Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Feb 17 14:43:06 2019
| Host         : zhatianyics-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file axi_spi_top_wrapper_timing_summary_routed.rpt -pb axi_spi_top_wrapper_timing_summary_routed.pb -rpx axi_spi_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : axi_spi_top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0               125487        0.021        0.000                      0               125439        1.100        0.000                       0                 42572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                 ------------         ----------      --------------
GBT_REFCLK_p                                                                                                                                                                                          {0.000 4.000}        8.000           125.000         
  clk_out1_axi_spi_top_clk_wiz_1_0                                                                                                                                                                    {0.000 40.000}       80.000          12.500          
  clkfbout_axi_spi_top_clk_wiz_1_0                                                                                                                                                                    {0.000 20.000}       40.000          25.000          
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                            {0.000 16.500}       33.000          30.303          
diff_clock_rtl_0_clk_p                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clk_out1_axi_spi_top_clk_wiz_0_0                                                                                                                                                                    {0.000 5.000}        10.000          100.000         
  clkfbout_axi_spi_top_clk_wiz_0_0                                                                                                                                                                    {0.000 2.500}        5.000           200.000         
rx_sync_n[0]                                                                                                                                                                                          {0.000 5.000}        10.000          100.000         
rx_sync_p[0]                                                                                                                                                                                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GBT_REFCLK_p                                                                                      0.128        0.000                      0               108252        0.021        0.000                      0               108252        2.000        0.000                       0                 36344  
  clk_out1_axi_spi_top_clk_wiz_1_0                                                               64.570        0.000                      0                 5848        0.073        0.000                      0                 5848       39.358        0.000                       0                  1085  
  clkfbout_axi_spi_top_clk_wiz_1_0                                                                                                                                                                                                           38.592        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.604        0.000                      0                  951        0.060        0.000                      0                  951       15.732        0.000                       0                   501  
diff_clock_rtl_0_clk_p                                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_axi_spi_top_clk_wiz_0_0                                                                4.186        0.000                      0                10027        0.063        0.000                      0                10027        4.232        0.000                       0                  4635  
  clkfbout_axi_spi_top_clk_wiz_0_0                                                                                                                                                                                                            3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_axi_spi_top_clk_wiz_0_0  GBT_REFCLK_p                            9.248        0.000                      0                   24                                                                        
GBT_REFCLK_p                      clk_out1_axi_spi_top_clk_wiz_1_0       77.366        0.000                      0                  124        0.137        0.000                      0                  124  
GBT_REFCLK_p                      clk_out1_axi_spi_top_clk_wiz_0_0      999.306        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           GBT_REFCLK_p                                                                                GBT_REFCLK_p                                                                                      6.272        0.000                      0                  119        0.235        0.000                      0                  119  
**async_default**                                                                           clk_out1_axi_spi_top_clk_wiz_0_0                                                            clk_out1_axi_spi_top_clk_wiz_0_0                                                                  8.688        0.000                      0                   18        0.290        0.000                      0                   18  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.654        0.000                      0                  100        0.263        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GBT_REFCLK_p
  To Clock:  GBT_REFCLK_p

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 0.440ns (5.246%)  route 7.947ns (94.754%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 12.219 - 8.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.198     4.766    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y229        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y229        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=138, routed)         7.947    12.936    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y40        MUXF7 (Prop_muxf7_S_O)       0.171    13.107 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    13.107    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[7]_i_2_n_0
    SLICE_X122Y40        MUXF8 (Prop_muxf8_I0_O)      0.046    13.153 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.153    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][7]
    SLICE_X122Y40        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.673    12.219    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X122Y40        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]/C
                         clock pessimism              1.022    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X122Y40        FDRE (Setup_fdre_C_D)        0.076    13.281    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 0.420ns (5.024%)  route 7.940ns (94.976%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 12.219 - 8.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.198     4.766    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y229        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y229        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=138, routed)         7.940    12.929    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y41        MUXF7 (Prop_muxf7_S_O)       0.154    13.083 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[8]_i_3/O
                         net (fo=1, routed)           0.000    13.083    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[8]_i_3_n_0
    SLICE_X122Y41        MUXF8 (Prop_muxf8_I1_O)      0.043    13.126 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.126    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][8]
    SLICE_X122Y41        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.673    12.219    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X122Y41        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]/C
                         clock pessimism              1.022    13.241    
                         clock uncertainty           -0.035    13.205    
    SLICE_X122Y41        FDRE (Setup_fdre_C_D)        0.076    13.281    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 0.431ns (5.174%)  route 7.899ns (94.826%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 12.221 - 8.000 ) 
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.200     4.768    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X60Y231        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y231        FDRE (Prop_fdre_C_Q)         0.223     4.991 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/Q
                         net (fo=128, routed)         7.899    12.889    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I4_O)        0.043    12.932 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[56]_i_4/O
                         net (fo=1, routed)           0.000    12.932    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[56]_i_4_n_0
    SLICE_X23Y40         MUXF7 (Prop_muxf7_I0_O)      0.120    13.052 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[56]_i_2/O
                         net (fo=1, routed)           0.000    13.052    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[56]_i_2_n_0
    SLICE_X23Y40         MUXF8 (Prop_muxf8_I0_O)      0.045    13.097 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[56]_i_1/O
                         net (fo=1, routed)           0.000    13.097    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][56]
    SLICE_X23Y40         FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.675    12.221    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X23Y40         FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]/C
                         clock pessimism              1.022    13.243    
                         clock uncertainty           -0.035    13.207    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.048    13.255    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.364ns (4.378%)  route 7.950ns (95.622%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 12.216 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.193     4.761    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y226        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y226        FDRE (Prop_fdre_C_Q)         0.223     4.984 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=125, routed)         7.950    12.933    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X123Y35        MUXF8 (Prop_muxf8_S_O)       0.141    13.074 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.074    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][2]
    SLICE_X123Y35        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.670    12.216    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X123Y35        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]/C
                         clock pessimism              1.022    13.238    
                         clock uncertainty           -0.035    13.202    
    SLICE_X123Y35        FDRE (Setup_fdre_C_D)        0.048    13.250    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.410ns (4.920%)  route 7.924ns (95.080%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 12.221 - 8.000 ) 
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.200     4.768    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X60Y231        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y231        FDRE (Prop_fdre_C_Q)         0.223     4.991 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/Q
                         net (fo=128, routed)         7.924    12.914    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.043    12.957 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[58]_i_6/O
                         net (fo=1, routed)           0.000    12.957    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[58]_i_6_n_0
    SLICE_X22Y40         MUXF7 (Prop_muxf7_I0_O)      0.101    13.058 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[58]_i_3/O
                         net (fo=1, routed)           0.000    13.058    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[58]_i_3_n_0
    SLICE_X22Y40         MUXF8 (Prop_muxf8_I1_O)      0.043    13.101 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[58]_i_1/O
                         net (fo=1, routed)           0.000    13.101    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][58]
    SLICE_X22Y40         FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.675    12.221    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X22Y40         FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]/C
                         clock pessimism              1.022    13.243    
                         clock uncertainty           -0.035    13.207    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.076    13.283    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 0.368ns (4.424%)  route 7.950ns (95.576%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 12.216 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.193     4.761    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y226        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y226        FDRE (Prop_fdre_C_Q)         0.223     4.984 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=125, routed)         7.950    12.933    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X122Y35        MUXF8 (Prop_muxf8_S_O)       0.145    13.078 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.078    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][0]
    SLICE_X122Y35        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.670    12.216    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X122Y35        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]/C
                         clock pessimism              1.022    13.238    
                         clock uncertainty           -0.035    13.202    
    SLICE_X122Y35        FDRE (Setup_fdre_C_D)        0.076    13.278    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 0.368ns (4.430%)  route 7.938ns (95.570%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.193     4.761    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y226        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y226        FDRE (Prop_fdre_C_Q)         0.223     4.984 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=125, routed)         7.938    12.922    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X122Y38        MUXF8 (Prop_muxf8_S_O)       0.145    13.067 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.067    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][3]
    SLICE_X122Y38        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.671    12.217    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X122Y38        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]/C
                         clock pessimism              1.022    13.239    
                         clock uncertainty           -0.035    13.203    
    SLICE_X122Y38        FDRE (Setup_fdre_C_D)        0.076    13.279    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 0.440ns (5.308%)  route 7.849ns (94.692%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 12.218 - 8.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.198     4.766    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y229        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y229        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/Q
                         net (fo=112, routed)         7.849    12.837    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0
    SLICE_X122Y39        MUXF7 (Prop_muxf7_S_O)       0.171    13.008 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    13.008    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[5]_i_2_n_0
    SLICE_X122Y39        MUXF8 (Prop_muxf8_I0_O)      0.046    13.054 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.054    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][5]
    SLICE_X122Y39        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.672    12.218    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X122Y39        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]/C
                         clock pessimism              1.022    13.240    
                         clock uncertainty           -0.035    13.204    
    SLICE_X122Y39        FDRE (Setup_fdre_C_D)        0.076    13.280    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.427ns (5.155%)  route 7.857ns (94.845%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.200     4.768    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X60Y231        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y231        FDRE (Prop_fdre_C_Q)         0.223     4.991 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/Q
                         net (fo=96, routed)          7.857    12.847    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1_n_0
    SLICE_X122Y37        LUT6 (Prop_lut6_I4_O)        0.043    12.890 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[1]_i_4/O
                         net (fo=1, routed)           0.000    12.890    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[1]_i_4_n_0
    SLICE_X122Y37        MUXF7 (Prop_muxf7_I0_O)      0.115    13.005 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    13.005    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[1]_i_2_n_0
    SLICE_X122Y37        MUXF8 (Prop_muxf8_I0_O)      0.046    13.051 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.051    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][1]
    SLICE_X122Y37        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.671    12.217    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X122Y37        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/C
                         clock pessimism              1.022    13.239    
                         clock uncertainty           -0.035    13.203    
    SLICE_X122Y37        FDRE (Setup_fdre_C_D)        0.076    13.279    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 0.431ns (5.221%)  route 7.824ns (94.779%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.198     4.766    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X59Y229        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y229        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/Q
                         net (fo=112, routed)         7.824    12.812    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0
    SLICE_X123Y36        MUXF7 (Prop_muxf7_S_O)       0.163    12.975 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    12.975    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[4]_i_2_n_0
    SLICE_X123Y36        MUXF8 (Prop_muxf8_I0_O)      0.045    13.020 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.020    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3][4]
    SLICE_X123Y36        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.671    12.217    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X123Y36        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]/C
                         clock pessimism              1.022    13.239    
                         clock uncertainty           -0.035    13.203    
    SLICE_X123Y36        FDRE (Setup_fdre_C_D)        0.048    13.251    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][12]__0/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][12]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.217%)  route 0.120ns (52.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.607     1.616    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X102Y149       FDRE                                         r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y149       FDRE (Prop_fdre_C_Q)         0.107     1.723 r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][12]__0/Q
                         net (fo=3, routed)           0.120     1.842    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/A[12]
    SLICE_X102Y150       SRL16E                                       r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][12]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.755     2.099    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X102Y150       SRL16E                                       r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][12]_srl10/CLK
                         clock pessimism             -0.343     1.756    
    SLICE_X102Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.822    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][12]_srl10
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.904%)  route 0.104ns (51.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.650     1.659    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X128Y288       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y288       FDRE (Prop_fdre_C_Q)         0.100     1.759 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=244, routed)         0.104     1.863    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/ADDRD5
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.873     2.217    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/WCLK
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMA/CLK
                         clock pessimism             -0.546     1.671    
    SLICE_X130Y287       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.827    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.904%)  route 0.104ns (51.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.650     1.659    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X128Y288       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y288       FDRE (Prop_fdre_C_Q)         0.100     1.759 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=244, routed)         0.104     1.863    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/ADDRD5
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.873     2.217    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/WCLK
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMB/CLK
                         clock pessimism             -0.546     1.671    
    SLICE_X130Y287       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.827    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.904%)  route 0.104ns (51.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.650     1.659    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X128Y288       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y288       FDRE (Prop_fdre_C_Q)         0.100     1.759 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=244, routed)         0.104     1.863    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/ADDRD5
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.873     2.217    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/WCLK
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMC/CLK
                         clock pessimism             -0.546     1.671    
    SLICE_X130Y287       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.827    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.904%)  route 0.104ns (51.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.650     1.659    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X128Y288       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y288       FDRE (Prop_fdre_C_Q)         0.100     1.759 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=244, routed)         0.104     1.863    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/ADDRD5
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.873     2.217    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/WCLK
    SLICE_X130Y287       RAMD64E                                      r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMD/CLK
                         clock pessimism             -0.546     1.671    
    SLICE_X130Y287       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.827    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_33_35/RAMD
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][3]__0/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][3]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (41.020%)  route 0.170ns (58.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.612     1.621    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_delay_line/g_buff.i_buff/aclk
    SLICE_X108Y149       FDRE                                         r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.118     1.739 r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][3]__0/Q
                         net (fo=2, routed)           0.170     1.908    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][3]__0
    SLICE_X108Y150       SRLC32E                                      r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][3]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.760     2.104    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly/aclk
    SLICE_X108Y150       SRLC32E                                      r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][3]_srl17/CLK
                         clock pessimism             -0.343     1.761    
    SLICE_X108Y150       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.855    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][3]_srl17
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.068%)  route 0.117ns (53.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.696     1.705    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X113Y317       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y317       FDRE (Prop_fdre_C_Q)         0.100     1.805 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]/Q
                         net (fo=4, routed)           0.117     1.922    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14/DIC
    SLICE_X110Y316       RAMD64E                                      r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.939     2.283    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14/WCLK
    SLICE_X110Y316       RAMD64E                                      r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14/RAMC/CLK
                         clock pessimism             -0.548     1.735    
    SLICE_X110Y316       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.864    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.100ns (18.887%)  route 0.429ns (81.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.590     1.599    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X23Y159        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y159        FDRE (Prop_fdre_C_Q)         0.100     1.699 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]_rep__16/Q
                         net (fo=10, routed)          0.429     2.128    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/ADDRBWRADDR[4]
    RAMB36_X1Y26         RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.884     2.227    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y26         RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.343     1.884    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.067    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][13]__0/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][13]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.256%)  route 0.106ns (49.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.544     1.553    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_delay_line/g_buff.i_buff/aclk
    SLICE_X82Y190        FDRE                                         r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y190        FDRE (Prop_fdre_C_Q)         0.107     1.660 r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][13]__0/Q
                         net (fo=2, routed)           0.106     1.766    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][13]__0
    SLICE_X86Y190        SRLC32E                                      r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][13]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.745     2.089    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly/aclk
    SLICE_X86Y190        SRLC32E                                      r  axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][13]_srl30/CLK
                         clock pessimism             -0.503     1.586    
    SLICE_X86Y190        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.702    axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][13]_srl30
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.327%)  route 0.107ns (51.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.693     1.702    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X113Y320       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y320       FDRE (Prop_fdre_C_Q)         0.100     1.802 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]/Q
                         net (fo=4, routed)           0.107     1.909    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/DIA
    SLICE_X114Y321       RAMD64E                                      r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.935     2.279    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/WCLK
    SLICE_X114Y321       RAMD64E                                      r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/CLK
                         clock pessimism             -0.566     1.713    
    SLICE_X114Y321       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     1.844    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GBT_REFCLK_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GBT_REFCLK_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y8   axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y8   axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y8   axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y8   axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y10  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y10  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y10  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y10  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            2.095         8.000       5.905      RAMB18_X3Y123        axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         8.000       5.905      RAMB36_X3Y59         axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y3      axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3      axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3      axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X90Y126        axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3      axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3      axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.000       3.232      SLICE_X110Y112       axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_12_12/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_axi_spi_top_clk_wiz_1_0
  To Clock:  clk_out1_axi_spi_top_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       64.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.570ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 0.223ns (1.473%)  route 14.915ns (98.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 84.244 - 80.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.379     4.949    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X81Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y257        FDRE (Prop_fdre_C_Q)         0.223     5.172 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=224, routed)        14.915    20.087    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/out[11]
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.696    84.244    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.266    
                         clock uncertainty           -0.193    85.073    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    84.657    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.657    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 64.570    

Slack (MET) :             64.779ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.939ns  (logic 0.223ns (1.493%)  route 14.716ns (98.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 84.244 - 80.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.370     4.940    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X77Y253        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y253        FDRE (Prop_fdre_C_Q)         0.223     5.163 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=224, routed)        14.716    19.878    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/out[5]
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.696    84.244    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.266    
                         clock uncertainty           -0.193    85.073    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    84.657    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.657    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 64.779    

Slack (MET) :             64.832ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.875ns  (logic 0.223ns (1.499%)  route 14.652ns (98.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 84.244 - 80.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.380     4.950    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X83Y254        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y254        FDRE (Prop_fdre_C_Q)         0.223     5.173 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=224, routed)        14.652    19.825    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/out[0]
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.696    84.244    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.266    
                         clock uncertainty           -0.193    85.073    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    84.657    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.657    
                         arrival time                         -19.825    
  -------------------------------------------------------------------
                         slack                                 64.832    

Slack (MET) :             64.838ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 0.223ns (1.499%)  route 14.650ns (98.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 84.247 - 80.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.379     4.949    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X81Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y257        FDRE (Prop_fdre_C_Q)         0.223     5.172 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=224, routed)        14.650    19.822    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/out[11]
    RAMB36_X0Y7          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.699    84.247    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.269    
                         clock uncertainty           -0.193    85.076    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    84.660    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.660    
                         arrival time                         -19.822    
  -------------------------------------------------------------------
                         slack                                 64.838    

Slack (MET) :             64.861ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.849ns  (logic 0.223ns (1.502%)  route 14.626ns (98.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 84.244 - 80.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.378     4.948    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X81Y258        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y258        FDRE (Prop_fdre_C_Q)         0.223     5.171 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=224, routed)        14.626    19.796    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/out[9]
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.696    84.244    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.266    
                         clock uncertainty           -0.193    85.073    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    84.657    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.657    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                 64.861    

Slack (MET) :             64.896ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.813ns  (logic 0.223ns (1.505%)  route 14.590ns (98.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 84.244 - 80.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.379     4.949    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X81Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y257        FDRE (Prop_fdre_C_Q)         0.223     5.172 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=224, routed)        14.590    19.761    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/out[6]
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.696    84.244    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.266    
                         clock uncertainty           -0.193    85.073    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    84.657    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.657    
                         arrival time                         -19.761    
  -------------------------------------------------------------------
                         slack                                 64.896    

Slack (MET) :             65.029ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.673ns  (logic 0.223ns (1.520%)  route 14.450ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 84.238 - 80.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.379     4.949    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X81Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y257        FDRE (Prop_fdre_C_Q)         0.223     5.172 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=224, routed)        14.450    19.622    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/out[11]
    RAMB36_X1Y5          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.690    84.238    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.260    
                         clock uncertainty           -0.193    85.067    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    84.651    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.651    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 65.029    

Slack (MET) :             65.047ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 0.223ns (1.520%)  route 14.451ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 84.247 - 80.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.370     4.940    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X77Y253        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y253        FDRE (Prop_fdre_C_Q)         0.223     5.163 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=224, routed)        14.451    19.613    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/out[5]
    RAMB36_X0Y7          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.699    84.247    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.269    
                         clock uncertainty           -0.193    85.076    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    84.660    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.660    
                         arrival time                         -19.613    
  -------------------------------------------------------------------
                         slack                                 65.047    

Slack (MET) :             65.100ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.610ns  (logic 0.223ns (1.526%)  route 14.387ns (98.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 84.247 - 80.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.380     4.950    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X83Y254        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y254        FDRE (Prop_fdre_C_Q)         0.223     5.173 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=224, routed)        14.387    19.560    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/out[0]
    RAMB36_X0Y7          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.699    84.247    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.269    
                         clock uncertainty           -0.193    85.076    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    84.660    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.660    
                         arrival time                         -19.560    
  -------------------------------------------------------------------
                         slack                                 65.100    

Slack (MET) :             65.103ns  (required time - arrival time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.604ns  (logic 0.223ns (1.527%)  route 14.381ns (98.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 84.244 - 80.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.421     4.989    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977     2.012 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.477    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.570 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.380     4.950    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X81Y253        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y253        FDRE (Prop_fdre_C_Q)         0.223     5.173 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=224, routed)        14.381    19.554    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/out[3]
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.696    84.244    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.022    85.266    
                         clock uncertainty           -0.193    85.073    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    84.657    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         84.657    
                         arrival time                         -19.554    
  -------------------------------------------------------------------
                         slack                                 65.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_im_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.525%)  route 0.141ns (58.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.541     1.552    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X105Y240       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y240       FDRE (Prop_fdre_C_Q)         0.100     1.652 r  axi_spi_top_i/resample_0/inst/o_im_data_reg[31]/Q
                         net (fo=2, routed)           0.141     1.792    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe0[31]
    SLICE_X104Y241       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.746     2.092    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X104Y241       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism             -0.526     1.566    
    SLICE_X104Y241       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.720    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_im_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.643%)  route 0.110ns (52.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.545     1.556    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X113Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y248       FDRE (Prop_fdre_C_Q)         0.100     1.656 r  axi_spi_top_i/resample_0/inst/o_im_data_reg[33]/Q
                         net (fo=2, routed)           0.110     1.766    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe0[33]
    SLICE_X108Y248       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.749     2.095    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X108Y248       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism             -0.508     1.587    
    SLICE_X108Y248       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.685    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_im_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.781%)  route 0.097ns (49.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.544     1.555    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X111Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y248       FDRE (Prop_fdre_C_Q)         0.100     1.655 r  axi_spi_top_i/resample_0/inst/o_im_data_reg[36]/Q
                         net (fo=2, routed)           0.097     1.752    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe0[36]
    SLICE_X108Y248       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.749     2.095    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X108Y248       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism             -0.526     1.569    
    SLICE_X108Y248       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.671    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_im_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.078%)  route 0.112ns (52.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.545     1.556    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X112Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y248       FDRE (Prop_fdre_C_Q)         0.100     1.656 r  axi_spi_top_i/resample_0/inst/o_im_data_reg[38]/Q
                         net (fo=2, routed)           0.112     1.768    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe0[38]
    SLICE_X108Y248       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.749     2.095    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X108Y248       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -0.508     1.587    
    SLICE_X108Y248       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.681    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_im_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.541     1.552    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X105Y241       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y241       FDRE (Prop_fdre_C_Q)         0.100     1.652 r  axi_spi_top_i/resample_0/inst/o_im_data_reg[29]/Q
                         net (fo=2, routed)           0.103     1.755    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe0[29]
    SLICE_X104Y241       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.746     2.092    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X104Y241       SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism             -0.529     1.563    
    SLICE_X104Y241       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.662    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_re_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.566%)  route 0.115ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.609     1.620    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X55Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y254        FDRE (Prop_fdre_C_Q)         0.100     1.720 r  axi_spi_top_i/resample_0/inst/o_re_data_reg[30]/Q
                         net (fo=2, routed)           0.115     1.834    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe1[30]
    SLICE_X54Y254        SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.833     2.179    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y254        SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism             -0.548     1.631    
    SLICE_X54Y254        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.733    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/o_re_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.844%)  route 0.163ns (64.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.606     1.617    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X68Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y258        FDRE (Prop_fdre_C_Q)         0.091     1.708 r  axi_spi_top_i/resample_0/inst/o_re_data_reg[49]/Q
                         net (fo=2, routed)           0.163     1.871    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe1[49]
    SLICE_X74Y259        SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.829     2.175    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X74Y259        SRL16E                                       r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism             -0.528     1.647    
    SLICE_X74Y259        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.765    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.538     1.549    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X97Y247        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y247        FDRE (Prop_fdre_C_Q)         0.100     1.649 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.704    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1[7]
    SLICE_X97Y247        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.742     2.088    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X97Y247        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[7]/C
                         clock pessimism             -0.539     1.549    
    SLICE_X97Y247        FDRE (Hold_fdre_C_D)         0.049     1.598    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.538     1.549    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X99Y247        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y247        FDRE (Prop_fdre_C_Q)         0.100     1.649 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.704    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1[9]
    SLICE_X99Y247        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.742     2.088    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X99Y247        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[9]/C
                         clock pessimism             -0.539     1.549    
    SLICE_X99Y247        FDRE (Hold_fdre_C_D)         0.049     1.598    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.606     1.615    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.411 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     0.985    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.011 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.603     1.614    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X79Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y257        FDRE (Prop_fdre_C_Q)         0.100     1.714 r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]/Q
                         net (fo=1, routed)           0.055     1.769    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[15]
    SLICE_X79Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.828     2.174    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X79Y257        FDRE                                         r  axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[15]/C
                         clock pessimism             -0.560     1.614    
    SLICE_X79Y257        FDRE (Hold_fdre_C_D)         0.049     1.663    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_axi_spi_top_clk_wiz_1_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X5Y8      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X1Y9      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X0Y10     axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X0Y6      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X1Y11     axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X1Y5      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X0Y7      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X1Y10     axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X0Y8      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         80.000      78.161     RAMB36_X2Y6      axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y3  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X58Y256    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X58Y256    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y180   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y180   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X104Y198   axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         40.000      39.358     SLICE_X74Y260    axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_axi_spi_top_clk_wiz_1_0
  To Clock:  clkfbout_axi_spi_top_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_axi_spi_top_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         40.000      38.592     BUFGCTRL_X0Y4    axi_spi_top_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y3  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y3  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y3  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y3  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.664ns (19.712%)  route 2.704ns (80.288%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.209     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X74Y258        LUT4 (Prop_lut4_I1_O)        0.126     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.622     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X71Y260        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X71Y260        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X71Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.874     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X60Y262        LUT5 (Prop_lut5_I2_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X60Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.201    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.601    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X60Y262        FDRE (Setup_fdre_C_D)        0.034    37.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.355    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 29.604    

Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.664ns (20.204%)  route 2.622ns (79.796%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.209     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X74Y258        LUT4 (Prop_lut4_I1_O)        0.126     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.622     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X71Y260        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X71Y260        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X71Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.792     7.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X60Y262        LUT5 (Prop_lut5_I2_O)        0.043     7.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X60Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.201    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.601    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X60Y262        FDRE (Setup_fdre_C_D)        0.033    37.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.664ns (20.359%)  route 2.598ns (79.641%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.209     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X74Y258        LUT4 (Prop_lut4_I1_O)        0.126     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.622     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X71Y260        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X71Y260        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X71Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.767     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X61Y260        LUT5 (Prop_lut5_I3_O)        0.043     7.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.202    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.626    37.383    
                         clock uncertainty           -0.035    37.347    
    SLICE_X61Y260        FDRE (Setup_fdre_C_D)        0.034    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             29.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.371ns (13.292%)  route 2.420ns (86.708%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.174     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y262        LUT5 (Prop_lut5_I1_O)        0.124     5.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/state_reg[0]
    SLICE_X90Y263        LUT4 (Prop_lut4_I2_O)        0.043     6.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.391     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.212    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.501    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X92Y265        FDRE (Setup_fdre_C_R)       -0.304    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 29.754    

Slack (MET) :             29.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.371ns (13.292%)  route 2.420ns (86.708%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.174     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y262        LUT5 (Prop_lut5_I1_O)        0.124     5.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/state_reg[0]
    SLICE_X90Y263        LUT4 (Prop_lut4_I2_O)        0.043     6.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.391     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.212    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.501    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X92Y265        FDRE (Setup_fdre_C_R)       -0.304    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 29.754    

Slack (MET) :             29.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.371ns (13.292%)  route 2.420ns (86.708%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.174     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y262        LUT5 (Prop_lut5_I1_O)        0.124     5.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/state_reg[0]
    SLICE_X90Y263        LUT4 (Prop_lut4_I2_O)        0.043     6.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.391     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.212    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.501    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X92Y265        FDRE (Setup_fdre_C_R)       -0.304    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 29.754    

Slack (MET) :             29.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.371ns (13.292%)  route 2.420ns (86.708%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.174     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y262        LUT5 (Prop_lut5_I1_O)        0.124     5.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/state_reg[0]
    SLICE_X90Y263        LUT4 (Prop_lut4_I2_O)        0.043     6.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.391     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.212    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X92Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.501    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X92Y265        FDRE (Setup_fdre_C_R)       -0.304    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 29.754    

Slack (MET) :             29.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.664ns (20.963%)  route 2.503ns (79.037%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.209     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X74Y258        LUT4 (Prop_lut4_I1_O)        0.126     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.622     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X71Y260        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X71Y260        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X71Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.673     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X60Y261        LUT5 (Prop_lut5_I2_O)        0.043     7.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X60Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.201    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.601    37.357    
                         clock uncertainty           -0.035    37.321    
    SLICE_X60Y261        FDRE (Setup_fdre_C_D)        0.033    37.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 29.804    

Slack (MET) :             29.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.414ns (15.404%)  route 2.274ns (84.596%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.769ns = ( 36.769 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.174     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y262        LUT5 (Prop_lut5_I1_O)        0.124     5.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.465     6.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X91Y262        LUT4 (Prop_lut4_I1_O)        0.043     6.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.342     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X93Y265        LUT5 (Prop_lut5_I4_O)        0.043     6.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X93Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.214    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X93Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.501    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X93Y263        FDRE (Setup_fdre_C_R)       -0.304    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 29.860    

Slack (MET) :             29.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.414ns (15.404%)  route 2.274ns (84.596%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.769ns = ( 36.769 - 33.000 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.370     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDRE (Prop_fdre_C_Q)         0.204     4.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.174     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y262        LUT5 (Prop_lut5_I1_O)        0.124     5.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.465     6.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X91Y262        LUT4 (Prop_lut4_I1_O)        0.043     6.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.342     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X93Y265        LUT5 (Prop_lut5_I4_O)        0.043     6.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X93Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.214    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X93Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.501    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X93Y263        FDRE (Setup_fdre_C_R)       -0.304    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 29.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.280%)  route 0.103ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y264       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.103     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X102Y265       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.837     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X102Y265       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.488     2.201    
    SLICE_X102Y265       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y263       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.102     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X102Y263       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X102Y263       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.488     2.202    
    SLICE_X102Y263       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y263       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.101     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X102Y263       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X102Y263       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.488     2.202    
    SLICE_X102Y263       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.236%)  route 0.103ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y264       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.103     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X102Y265       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.837     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X102Y265       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.488     2.201    
    SLICE_X102Y265       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.609     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X99Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_fdre_C_Q)         0.100     2.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.054     2.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X98Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.831     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X98Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.488     2.195    
    SLICE_X98Y269        FDRE (Hold_fdre_C_D)         0.059     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.674%)  route 0.100ns (52.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y264       FDCE (Prop_fdce_C_Q)         0.091     2.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.100     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.488     2.202    
    SLICE_X102Y264       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.994%)  route 0.104ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y263       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.104     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.488     2.202    
    SLICE_X102Y264       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y264       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.143     2.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.488     2.202    
    SLICE_X102Y264       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.757%)  route 0.100ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.614     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y264       FDCE (Prop_fdce_C_Q)         0.091     2.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.100     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X102Y264       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.488     2.202    
    SLICE_X102Y264       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.617     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X105Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     2.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X105Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.840     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X105Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.500     2.192    
    SLICE_X105Y266       FDCE (Hold_fdce_C_D)         0.049     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y274   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y274   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y274   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y274   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X99Y265   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y268   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X101Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X99Y269   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X100Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X102Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_0_clk_p
  To Clock:  diff_clock_rtl_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_rtl_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_axi_spi_top_clk_wiz_0_0
  To Clock:  clk_out1_axi_spi_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.731ns (13.272%)  route 4.777ns (86.728%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.888     3.473    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X119Y316       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.353     8.469    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X119Y316       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism             -0.542     7.927    
                         clock uncertainty           -0.066     7.860    
    SLICE_X119Y316       FDRE (Setup_fdre_C_CE)      -0.201     7.659    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.731ns (13.272%)  route 4.777ns (86.728%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.888     3.473    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X119Y316       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.353     8.469    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X119Y316       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism             -0.542     7.927    
                         clock uncertainty           -0.066     7.860    
    SLICE_X119Y316       FDRE (Setup_fdre_C_CE)      -0.201     7.659    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.731ns (13.272%)  route 4.777ns (86.728%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.888     3.473    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X119Y316       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.353     8.469    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X119Y316       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism             -0.542     7.927    
                         clock uncertainty           -0.066     7.860    
    SLICE_X119Y316       FDRE (Setup_fdre_C_CE)      -0.201     7.659    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.731ns (13.379%)  route 4.733ns (86.621%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.844     3.430    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X119Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.354     8.470    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X119Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism             -0.542     7.928    
                         clock uncertainty           -0.066     7.861    
    SLICE_X119Y315       FDRE (Setup_fdre_C_CE)      -0.201     7.660    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.731ns (13.379%)  route 4.733ns (86.621%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.844     3.430    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X119Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.354     8.470    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X119Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                         clock pessimism             -0.542     7.928    
                         clock uncertainty           -0.066     7.861    
    SLICE_X119Y315       FDRE (Setup_fdre_C_CE)      -0.201     7.660    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.731ns (13.379%)  route 4.733ns (86.621%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.844     3.430    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X119Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.354     8.470    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X119Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism             -0.542     7.928    
                         clock uncertainty           -0.066     7.861    
    SLICE_X119Y315       FDRE (Setup_fdre_C_CE)      -0.201     7.660    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.731ns (13.607%)  route 4.641ns (86.393%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          1.021     2.597    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X114Y323       LUT4 (Prop_lut4_I2_O)        0.138     2.735 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.603     3.338    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X120Y322       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.347     8.463    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X120Y322       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.542     7.921    
                         clock uncertainty           -0.066     7.854    
    SLICE_X120Y322       FDRE (Setup_fdre_C_CE)      -0.178     7.676    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.731ns (13.607%)  route 4.641ns (86.393%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          1.021     2.597    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X114Y323       LUT4 (Prop_lut4_I2_O)        0.138     2.735 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.603     3.338    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X120Y322       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.347     8.463    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X120Y322       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.542     7.921    
                         clock uncertainty           -0.066     7.854    
    SLICE_X120Y322       FDRE (Setup_fdre_C_CE)      -0.178     7.676    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.731ns (13.774%)  route 4.576ns (86.226%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.687     3.273    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X115Y317       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.351     8.467    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X115Y317       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism             -0.542     7.925    
                         clock uncertainty           -0.066     7.858    
    SLICE_X115Y317       FDRE (Setup_fdre_C_CE)      -0.201     7.657    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.731ns (13.774%)  route 4.576ns (86.226%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.545    -2.034    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y331       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y331       FDRE (Prop_fdre_C_Q)         0.236    -1.798 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=5, routed)           0.366    -1.433    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][2]
    SLICE_X107Y331       LUT6 (Prop_lut6_I4_O)        0.123    -1.310 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.661    -0.649    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X116Y330       LUT3 (Prop_lut3_I2_O)        0.047    -0.602 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=14, routed)          1.514     0.912    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X126Y316       LUT6 (Prop_lut6_I5_O)        0.134     1.046 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.477     1.523    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X130Y322       LUT2 (Prop_lut2_I1_O)        0.053     1.576 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=13, routed)          0.871     2.448    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X113Y322       LUT5 (Prop_lut5_I1_O)        0.138     2.586 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0/O
                         net (fo=48, routed)          0.687     3.273    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dm_rd_en
    SLICE_X115Y317       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.351     8.467    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/aclk
    SLICE_X115Y317       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism             -0.542     7.925    
                         clock uncertainty           -0.066     7.858    
    SLICE_X115Y317       FDRE (Setup_fdre_C_CE)      -0.201     7.657    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.212%)  route 0.297ns (74.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.699    -0.486    axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X101Y301       FDRE                                         r  axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y301       FDRE (Prop_fdre_C_Q)         0.100    -0.386 r  axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=5, routed)           0.297    -0.090    axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][2]
    RAMB36_X3Y59         RAMB36E1                                     r  axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.878    -0.559    axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y59         RAMB36E1                                     r  axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.223    -0.336    
    RAMB36_X3Y59         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.153    axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.445%)  route 0.102ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.733    -0.452    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X125Y304       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y304       FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.102    -0.250    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X122Y304       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.977    -0.459    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X122Y304       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.038    -0.421    
    SLICE_X122Y304       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.319    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.691%)  route 0.101ns (50.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.733    -0.452    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X125Y304       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y304       FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.101    -0.251    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X122Y304       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.977    -0.459    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X122Y304       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.038    -0.421    
    SLICE_X122Y304       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.322    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.122%)  route 0.144ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.704    -0.481    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X114Y305       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y305       FDRE (Prop_fdre_C_Q)         0.118    -0.363 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.144    -0.220    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X116Y305       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.949    -0.487    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X116Y305       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.038    -0.449    
    SLICE_X116Y305       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.295    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.425%)  route 0.107ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.728    -0.457    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X140Y320       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y320       FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.251    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X138Y320       SRL16E                                       r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.972    -0.464    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X138Y320       SRL16E                                       r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism              0.038    -0.426    
    SLICE_X138Y320       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.331    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.699    -0.486    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X105Y337       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y337       FDRE (Prop_fdre_C_Q)         0.100    -0.386 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.333    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg_n_0_[4]
    SLICE_X104Y337       LUT5 (Prop_lut5_I0_O)        0.028    -0.305 r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[3]_i_1_n_0
    SLICE_X104Y337       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.943    -0.493    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X104Y337       FDRE                                         r  axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism              0.018    -0.475    
    SLICE_X104Y337       FDRE (Hold_fdre_C_D)         0.087    -0.388    axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.727    -0.458    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X131Y318       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y318       FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.303    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[8]
    SLICE_X130Y318       LUT5 (Prop_lut5_I0_O)        0.028    -0.275 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0_n_0
    SLICE_X130Y318       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.970    -0.466    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X130Y318       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism              0.019    -0.447    
    SLICE_X130Y318       FDRE (Hold_fdre_C_D)         0.087    -0.360    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.723%)  route 0.102ns (46.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.704    -0.481    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X114Y305       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y305       FDRE (Prop_fdre_C_Q)         0.118    -0.363 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.102    -0.262    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X116Y305       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.949    -0.487    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X116Y305       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.038    -0.449    
    SLICE_X116Y305       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.347    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.605%)  route 0.106ns (47.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.704    -0.481    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X114Y303       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y303       FDRE (Prop_fdre_C_Q)         0.118    -0.363 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.106    -0.257    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X116Y302       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.950    -0.486    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X116Y302       SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.038    -0.448    
    SLICE_X116Y302       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.346    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.425%)  route 0.107ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.727    -0.458    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X140Y321       FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y321       FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.252    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X138Y321       SRL16E                                       r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.971    -0.465    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X138Y321       SRL16E                                       r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                         clock pessimism              0.038    -0.427    
    SLICE_X138Y321       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086    -0.341    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_axi_spi_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB18_X4Y136        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB18_X4Y136        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB18_X3Y134        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB18_X3Y134        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB36_X4Y63         axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB18_X3Y122        axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB36_X5Y63         axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB18_X3Y123        axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y321       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y321       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y321       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y321       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y325       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y325       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y325       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y325       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y328       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X126Y328       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y324       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y324       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y324       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y324       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y327       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y327       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y327       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y327       axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X120Y329       axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X120Y329       axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_axi_spi_top_clk_wiz_0_0
  To Clock:  clkfbout_axi_spi_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_axi_spi_top_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    axi_spi_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_axi_spi_top_clk_wiz_0_0
  To Clock:  GBT_REFCLK_p

Setup :            0  Failing Endpoints,  Worst Slack        9.248ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.694ns  (logic 0.236ns (34.003%)  route 0.458ns (65.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y310                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X120Y310       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.458     0.694    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X120Y311       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X120Y311       FDRE (Setup_fdre_C_D)       -0.058     9.942    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             9.326ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.886%)  route 0.381ns (65.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y301                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X109Y301       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.381     0.585    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X109Y300       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y300       FDRE (Setup_fdre_C_D)       -0.089     9.911    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  9.326    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.757%)  route 0.367ns (64.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y301                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y301       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367     0.571    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X109Y300       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y300       FDRE (Setup_fdre_C_D)       -0.093     9.907    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.651ns  (logic 0.259ns (39.806%)  route 0.392ns (60.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y302                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y302       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.392     0.651    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y299       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y299       FDRE (Setup_fdre_C_D)        0.021    10.021    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.515ns  (logic 0.236ns (45.824%)  route 0.279ns (54.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y313                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X138Y313       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     0.515    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X141Y313       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X141Y313       FDRE (Setup_fdre_C_D)       -0.090     9.910    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.403ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.539ns  (logic 0.236ns (43.768%)  route 0.303ns (56.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y314                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X110Y314       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.303     0.539    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X108Y313       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y313       FDRE (Setup_fdre_C_D)       -0.058     9.942    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  9.403    

Slack (MET) :             9.423ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.518ns  (logic 0.236ns (45.589%)  route 0.282ns (54.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y302                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y302       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.282     0.518    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y299       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y299       FDRE (Setup_fdre_C_D)       -0.059     9.941    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  9.423    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.382%)  route 0.301ns (59.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y315                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y315       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.301     0.505    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X108Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y315       FDRE (Setup_fdre_C_D)       -0.059     9.941    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.445ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y301                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X109Y301       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.323     0.546    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X109Y300       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y300       FDRE (Setup_fdre_C_D)       -0.009     9.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  9.445    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GBT_REFCLK_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.566ns  (logic 0.259ns (45.772%)  route 0.307ns (54.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y310                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X120Y310       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.307     0.566    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X120Y311       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X120Y311       FDRE (Setup_fdre_C_D)        0.023    10.023    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  9.457    





---------------------------------------------------------------------------------------------------
From Clock:  GBT_REFCLK_p
  To Clock:  clk_out1_axi_spi_top_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       77.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.366ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.223ns (10.440%)  route 1.913ns (89.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 83.777 - 80.000 ) 
    Source Clock Delay      (SCD):    4.800ns = ( 76.800 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.232     4.800    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X121Y213       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y213       FDRE (Prop_fdre_C_Q)         0.223     5.023 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[52]/Q
                         net (fo=1, routed)           1.913     6.936    axi_spi_top_i/resample_0/inst/buf_im_data[52]
    SLICE_X112Y250       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.229    83.777    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X112Y250       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[52]/C
                         clock pessimism              1.022    84.799    
                         clock uncertainty           -0.475    84.323    
    SLICE_X112Y250       FDRE (Setup_fdre_C_D)       -0.022    84.301    axi_spi_top_i/resample_0/inst/o_im_data_reg[52]
  -------------------------------------------------------------------
                         required time                         84.301    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 77.366    

Slack (MET) :             77.417ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.510%)  route 1.714ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 83.641 - 80.000 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 76.802 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.234     4.802    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X113Y209       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y209       FDRE (Prop_fdre_C_Q)         0.223     5.025 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[31]/Q
                         net (fo=1, routed)           1.714     6.739    axi_spi_top_i/resample_0/inst/buf_im_data[31]
    SLICE_X105Y240       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.093    83.641    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X105Y240       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[31]/C
                         clock pessimism              1.022    84.663    
                         clock uncertainty           -0.475    84.187    
    SLICE_X105Y240       FDRE (Setup_fdre_C_D)       -0.031    84.156    axi_spi_top_i/resample_0/inst/o_im_data_reg[31]
  -------------------------------------------------------------------
                         required time                         84.156    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 77.417    

Slack (MET) :             77.446ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.223ns (11.629%)  route 1.695ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 83.641 - 80.000 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 76.802 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.234     4.802    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X112Y209       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y209       FDRE (Prop_fdre_C_Q)         0.223     5.025 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[28]/Q
                         net (fo=1, routed)           1.695     6.719    axi_spi_top_i/resample_0/inst/buf_im_data[28]
    SLICE_X107Y239       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.093    83.641    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X107Y239       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[28]/C
                         clock pessimism              1.022    84.663    
                         clock uncertainty           -0.475    84.187    
    SLICE_X107Y239       FDRE (Setup_fdre_C_D)       -0.022    84.165    axi_spi_top_i/resample_0/inst/o_im_data_reg[28]
  -------------------------------------------------------------------
                         required time                         84.165    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 77.446    

Slack (MET) :             77.455ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.223ns (11.643%)  route 1.692ns (88.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 83.647 - 80.000 ) 
    Source Clock Delay      (SCD):    4.801ns = ( 76.801 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.233     4.801    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X119Y211       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y211       FDRE (Prop_fdre_C_Q)         0.223     5.024 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[33]/Q
                         net (fo=1, routed)           1.692     6.716    axi_spi_top_i/resample_0/inst/buf_im_data[33]
    SLICE_X113Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.099    83.647    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X113Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[33]/C
                         clock pessimism              1.022    84.669    
                         clock uncertainty           -0.475    84.193    
    SLICE_X113Y248       FDRE (Setup_fdre_C_D)       -0.022    84.171    axi_spi_top_i/resample_0/inst/o_im_data_reg[33]
  -------------------------------------------------------------------
                         required time                         84.171    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                 77.455    

Slack (MET) :             77.468ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.223ns (11.917%)  route 1.648ns (88.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 83.749 - 80.000 ) 
    Source Clock Delay      (SCD):    4.937ns = ( 76.937 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.369     4.937    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X68Y256        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y256        FDRE (Prop_fdre_C_Q)         0.223     5.160 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[57]/Q
                         net (fo=1, routed)           1.648     6.808    axi_spi_top_i/resample_0/inst/buf_re_data[57]
    SLICE_X69Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.201    83.749    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X69Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[57]/C
                         clock pessimism              1.022    84.771    
                         clock uncertainty           -0.475    84.295    
    SLICE_X69Y258        FDRE (Setup_fdre_C_D)       -0.019    84.276    axi_spi_top_i/resample_0/inst/o_re_data_reg[57]
  -------------------------------------------------------------------
                         required time                         84.276    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 77.468    

Slack (MET) :             77.477ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.259ns (13.911%)  route 1.603ns (86.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 83.752 - 80.000 ) 
    Source Clock Delay      (SCD):    4.938ns = ( 76.938 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.370     4.938    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X66Y255        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y255        FDRE (Prop_fdre_C_Q)         0.259     5.197 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[11]/Q
                         net (fo=1, routed)           1.603     6.799    axi_spi_top_i/resample_0/inst/buf_re_data[11]
    SLICE_X65Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.204    83.752    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X65Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[11]/C
                         clock pessimism              1.022    84.774    
                         clock uncertainty           -0.475    84.298    
    SLICE_X65Y254        FDRE (Setup_fdre_C_D)       -0.022    84.276    axi_spi_top_i/resample_0/inst/o_re_data_reg[11]
  -------------------------------------------------------------------
                         required time                         84.276    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                 77.477    

Slack (MET) :             77.493ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.223ns (12.072%)  route 1.624ns (87.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 83.752 - 80.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 76.939 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.371     4.939    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X60Y255        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y255        FDRE (Prop_fdre_C_Q)         0.223     5.162 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[61]/Q
                         net (fo=1, routed)           1.624     6.786    axi_spi_top_i/resample_0/inst/buf_re_data[61]
    SLICE_X60Y257        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.204    83.752    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X60Y257        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[61]/C
                         clock pessimism              1.022    84.774    
                         clock uncertainty           -0.475    84.298    
    SLICE_X60Y257        FDRE (Setup_fdre_C_D)       -0.019    84.279    axi_spi_top_i/resample_0/inst/o_re_data_reg[61]
  -------------------------------------------------------------------
                         required time                         84.279    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                 77.493    

Slack (MET) :             77.500ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.204ns (11.364%)  route 1.591ns (88.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 83.647 - 80.000 ) 
    Source Clock Delay      (SCD):    4.798ns = ( 76.798 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.230     4.798    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X119Y214       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y214       FDRE (Prop_fdre_C_Q)         0.204     5.002 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[39]/Q
                         net (fo=1, routed)           1.591     6.593    axi_spi_top_i/resample_0/inst/buf_im_data[39]
    SLICE_X112Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.099    83.647    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X112Y248       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[39]/C
                         clock pessimism              1.022    84.669    
                         clock uncertainty           -0.475    84.193    
    SLICE_X112Y248       FDRE (Setup_fdre_C_D)       -0.101    84.092    axi_spi_top_i/resample_0/inst/o_im_data_reg[39]
  -------------------------------------------------------------------
                         required time                         84.092    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 77.500    

Slack (MET) :             77.509ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.223ns (12.124%)  route 1.616ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 83.749 - 80.000 ) 
    Source Clock Delay      (SCD):    4.938ns = ( 76.938 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.370     4.938    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X68Y255        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y255        FDRE (Prop_fdre_C_Q)         0.223     5.161 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[48]/Q
                         net (fo=1, routed)           1.616     6.777    axi_spi_top_i/resample_0/inst/buf_re_data[48]
    SLICE_X68Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.201    83.749    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X68Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[48]/C
                         clock pessimism              1.022    84.771    
                         clock uncertainty           -0.475    84.295    
    SLICE_X68Y258        FDRE (Setup_fdre_C_D)       -0.010    84.285    axi_spi_top_i/resample_0/inst/o_re_data_reg[48]
  -------------------------------------------------------------------
                         required time                         84.285    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 77.509    

Slack (MET) :             77.511ns  (required time - arrival time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@80.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.204ns (11.462%)  route 1.576ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 83.644 - 80.000 ) 
    Source Clock Delay      (SCD):    4.800ns = ( 76.800 - 72.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.232     4.800    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X115Y212       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y212       FDRE (Prop_fdre_C_Q)         0.204     5.004 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[48]/Q
                         net (fo=1, routed)           1.576     6.579    axi_spi_top_i/resample_0/inst/buf_im_data[48]
    SLICE_X107Y246       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    G8                                                0.000    80.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    80.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000    80.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    81.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    82.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    82.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.267    83.813    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    81.110 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    82.465    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    82.548 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        1.096    83.644    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X107Y246       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[48]/C
                         clock pessimism              1.022    84.666    
                         clock uncertainty           -0.475    84.190    
    SLICE_X107Y246       FDRE (Setup_fdre_C_D)       -0.100    84.090    axi_spi_top_i/resample_0/inst/o_im_data_reg[48]
  -------------------------------------------------------------------
                         required time                         84.090    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 77.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.100ns (11.361%)  route 0.780ns (88.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.607     1.616    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X55Y253        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y253        FDRE (Prop_fdre_C_Q)         0.100     1.716 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[29]/Q
                         net (fo=1, routed)           0.780     2.496    axi_spi_top_i/resample_0/inst/buf_re_data[29]
    SLICE_X55Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.833     2.179    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X55Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[29]/C
                         clock pessimism             -0.335     1.844    
                         clock uncertainty            0.475     2.319    
    SLICE_X55Y254        FDRE (Hold_fdre_C_D)         0.040     2.359    axi_spi_top_i/resample_0/inst/o_re_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.356%)  route 0.781ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.608     1.617    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X55Y251        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y251        FDRE (Prop_fdre_C_Q)         0.100     1.717 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[19]/Q
                         net (fo=1, routed)           0.781     2.497    axi_spi_top_i/resample_0/inst/buf_re_data[19]
    SLICE_X57Y251        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.834     2.180    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X57Y251        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[19]/C
                         clock pessimism             -0.335     1.845    
                         clock uncertainty            0.475     2.320    
    SLICE_X57Y251        FDRE (Hold_fdre_C_D)         0.040     2.360    axi_spi_top_i/resample_0/inst/o_re_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.100ns (11.720%)  route 0.753ns (88.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.540     1.549    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X109Y241       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y241       FDRE (Prop_fdre_C_Q)         0.100     1.649 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[10]/Q
                         net (fo=1, routed)           0.753     2.402    axi_spi_top_i/resample_0/inst/buf_im_data[10]
    SLICE_X105Y241       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.746     2.092    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X105Y241       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[10]/C
                         clock pessimism             -0.335     1.757    
                         clock uncertainty            0.475     2.232    
    SLICE_X105Y241       FDRE (Hold_fdre_C_D)         0.032     2.264    axi_spi_top_i/resample_0/inst/o_im_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.100ns (11.428%)  route 0.775ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.605     1.614    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X68Y256        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y256        FDRE (Prop_fdre_C_Q)         0.100     1.714 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[46]/Q
                         net (fo=1, routed)           0.775     2.489    axi_spi_top_i/resample_0/inst/buf_re_data[46]
    SLICE_X68Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.831     2.177    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X68Y258        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[46]/C
                         clock pessimism             -0.335     1.842    
                         clock uncertainty            0.475     2.317    
    SLICE_X68Y258        FDRE (Hold_fdre_C_D)         0.033     2.350    axi_spi_top_i/resample_0/inst/o_re_data_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.100ns (11.336%)  route 0.782ns (88.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.607     1.616    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X59Y253        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y253        FDRE (Prop_fdre_C_Q)         0.100     1.716 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[33]/Q
                         net (fo=1, routed)           0.782     2.498    axi_spi_top_i/resample_0/inst/buf_re_data[33]
    SLICE_X59Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.833     2.179    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X59Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[33]/C
                         clock pessimism             -0.335     1.844    
                         clock uncertainty            0.475     2.319    
    SLICE_X59Y254        FDRE (Hold_fdre_C_D)         0.040     2.359    axi_spi_top_i/resample_0/inst/o_re_data_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.100ns (11.333%)  route 0.782ns (88.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.607     1.616    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X60Y255        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y255        FDRE (Prop_fdre_C_Q)         0.100     1.716 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[60]/Q
                         net (fo=1, routed)           0.782     2.498    axi_spi_top_i/resample_0/inst/buf_re_data[60]
    SLICE_X60Y257        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.832     2.178    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X60Y257        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[60]/C
                         clock pessimism             -0.335     1.843    
                         clock uncertainty            0.475     2.318    
    SLICE_X60Y257        FDRE (Hold_fdre_C_D)         0.041     2.359    axi_spi_top_i/resample_0/inst/o_re_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.100ns (11.359%)  route 0.780ns (88.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.607     1.616    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X55Y253        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y253        FDRE (Prop_fdre_C_Q)         0.100     1.716 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[30]/Q
                         net (fo=1, routed)           0.780     2.496    axi_spi_top_i/resample_0/inst/buf_re_data[30]
    SLICE_X55Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.833     2.179    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X55Y254        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[30]/C
                         clock pessimism             -0.335     1.844    
                         clock uncertainty            0.475     2.319    
    SLICE_X55Y254        FDRE (Hold_fdre_C_D)         0.038     2.357    axi_spi_top_i/resample_0/inst/o_re_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_im_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_im_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.100ns (11.591%)  route 0.763ns (88.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.540     1.549    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X109Y240       FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y240       FDRE (Prop_fdre_C_Q)         0.100     1.649 r  axi_spi_top_i/resample_0/inst/buf_im_data_reg[0]/Q
                         net (fo=1, routed)           0.763     2.411    axi_spi_top_i/resample_0/inst/buf_im_data[0]
    SLICE_X105Y240       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.746     2.092    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X105Y240       FDRE                                         r  axi_spi_top_i/resample_0/inst/o_im_data_reg[0]/C
                         clock pessimism             -0.335     1.757    
                         clock uncertainty            0.475     2.232    
    SLICE_X105Y240       FDRE (Hold_fdre_C_D)         0.040     2.272    axi_spi_top_i/resample_0/inst/o_im_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.100ns (11.424%)  route 0.775ns (88.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.608     1.617    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X59Y252        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y252        FDRE (Prop_fdre_C_Q)         0.100     1.717 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[23]/Q
                         net (fo=1, routed)           0.775     2.492    axi_spi_top_i/resample_0/inst/buf_re_data[23]
    SLICE_X60Y252        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.834     2.180    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X60Y252        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[23]/C
                         clock pessimism             -0.335     1.845    
                         clock uncertainty            0.475     2.320    
    SLICE_X60Y252        FDRE (Hold_fdre_C_D)         0.032     2.352    axi_spi_top_i/resample_0/inst/o_re_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 axi_spi_top_i/resample_0/inst/buf_re_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/resample_0/inst/o_re_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_1_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_1_0 rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.091ns (10.640%)  route 0.764ns (89.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.282ns
  Timing Exception:       MultiCycle Path   Setup -start 10    Hold  -start 9  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.608     1.617    axi_spi_top_i/resample_0/inst/in_clk
    SLICE_X59Y252        FDRE                                         r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y252        FDRE (Prop_fdre_C_Q)         0.091     1.708 r  axi_spi_top_i/resample_0/inst/buf_re_data_reg[26]/Q
                         net (fo=1, routed)           0.764     2.472    axi_spi_top_i/resample_0/inst/buf_re_data[26]
    SLICE_X60Y252        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.816     2.160    axi_spi_top_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.679 r  axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.316    axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.346 r  axi_spi_top_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1083, routed)        0.834     2.180    axi_spi_top_i/resample_0/inst/out_clk
    SLICE_X60Y252        FDRE                                         r  axi_spi_top_i/resample_0/inst/o_re_data_reg[26]/C
                         clock pessimism             -0.335     1.845    
                         clock uncertainty            0.475     2.320    
    SLICE_X60Y252        FDRE (Hold_fdre_C_D)         0.011     2.331    axi_spi_top_i/resample_0/inst/o_re_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  GBT_REFCLK_p
  To Clock:  clk_out1_axi_spi_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      999.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.306ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.871%)  route 0.371ns (61.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y300                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y300       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371     0.607    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X107Y300       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X107Y300       FDRE (Setup_fdre_C_D)       -0.087   999.913    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.913    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                999.306    

Slack (MET) :             999.360ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.550ns  (logic 0.204ns (37.076%)  route 0.346ns (62.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y322                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y322       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.346     0.550    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X112Y323       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X112Y323       FDRE (Setup_fdre_C_D)       -0.090   999.910    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                999.360    

Slack (MET) :             999.362ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.391%)  route 0.372ns (64.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y302                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X105Y302       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     0.576    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X108Y302       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X108Y302       FDRE (Setup_fdre_C_D)       -0.062   999.938    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.938    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                999.362    

Slack (MET) :             999.369ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.622ns  (logic 0.223ns (35.847%)  route 0.399ns (64.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y318                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y318       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.399     0.622    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y319       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X112Y319       FDRE (Setup_fdre_C_D)       -0.009   999.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                999.369    

Slack (MET) :             999.375ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.535ns  (logic 0.236ns (44.116%)  route 0.299ns (55.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y315                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X110Y315       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.299     0.535    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X109Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y315       FDRE (Setup_fdre_C_D)       -0.090   999.910    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                999.375    

Slack (MET) :             999.399ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.543ns  (logic 0.236ns (43.446%)  route 0.307ns (56.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y314                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X136Y314       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.543    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X136Y312       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X136Y312       FDRE (Setup_fdre_C_D)       -0.058   999.942    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.942    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                999.399    

Slack (MET) :             999.406ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.506%)  route 0.300ns (59.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y311                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X121Y311       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.300     0.504    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X119Y311       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X119Y311       FDRE (Setup_fdre_C_D)       -0.090   999.910    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                999.406    

Slack (MET) :             999.407ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.443%)  route 0.300ns (59.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y318                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X111Y318       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.300     0.504    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X111Y320       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X111Y320       FDRE (Setup_fdre_C_D)       -0.089   999.911    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.911    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                999.407    

Slack (MET) :             999.412ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.579ns  (logic 0.259ns (44.710%)  route 0.320ns (55.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y315                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X108Y315       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.320     0.579    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X109Y315       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y315       FDRE (Setup_fdre_C_D)       -0.009   999.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                999.412    

Slack (MET) :             999.419ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.754%)  route 0.285ns (58.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y318                                    0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y318       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.285     0.489    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y318       FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X112Y318       FDRE (Setup_fdre_C_D)       -0.092   999.908    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.908    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                999.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GBT_REFCLK_p
  To Clock:  GBT_REFCLK_p

Setup :            0  Failing Endpoints,  Worst Slack        6.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.223ns (15.174%)  route 1.247ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 11.750 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.247     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.204    11.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/C
                         clock pessimism              1.145    12.895    
                         clock uncertainty           -0.035    12.859    
    SLICE_X102Y275       FDCE (Recov_fdce_C_CLR)     -0.187    12.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.223ns (15.174%)  route 1.247ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 11.750 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.247     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.204    11.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism              1.145    12.895    
                         clock uncertainty           -0.035    12.859    
    SLICE_X102Y275       FDCE (Recov_fdce_C_CLR)     -0.154    12.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.359ns (25.407%)  route 1.054ns (74.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 11.763 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.390     4.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X106Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y262       FDRE (Prop_fdre_C_Q)         0.236     5.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X106Y262       LUT2 (Prop_lut2_I1_O)        0.123     5.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.590     6.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y266       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.217    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              1.167    12.930    
                         clock uncertainty           -0.035    12.894    
    SLICE_X106Y266       FDPE (Recov_fdpe_C_PRE)     -0.187    12.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.359ns (25.407%)  route 1.054ns (74.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 11.763 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.390     4.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X106Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y262       FDRE (Prop_fdre_C_Q)         0.236     5.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X106Y262       LUT2 (Prop_lut2_I1_O)        0.123     5.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.590     6.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y266       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.217    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              1.167    12.930    
                         clock uncertainty           -0.035    12.894    
    SLICE_X106Y266       FDPE (Recov_fdpe_C_PRE)     -0.187    12.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.223ns (16.200%)  route 1.154ns (83.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 11.751 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.154     6.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.205    11.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism              1.145    12.896    
                         clock uncertainty           -0.035    12.860    
    SLICE_X103Y276       FDCE (Recov_fdce_C_CLR)     -0.212    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.223ns (16.200%)  route 1.154ns (83.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 11.751 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.154     6.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.205    11.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism              1.145    12.896    
                         clock uncertainty           -0.035    12.860    
    SLICE_X102Y276       FDCE (Recov_fdce_C_CLR)     -0.154    12.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.223ns (17.478%)  route 1.053ns (82.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 11.750 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.053     6.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y274       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.204    11.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y274       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              1.145    12.895    
                         clock uncertainty           -0.035    12.859    
    SLICE_X103Y274       FDCE (Recov_fdce_C_CLR)     -0.212    12.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.223ns (17.810%)  route 1.029ns (82.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 11.756 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.029     6.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y268       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.210    11.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              1.145    12.901    
                         clock uncertainty           -0.035    12.865    
    SLICE_X100Y268       FDCE (Recov_fdce_C_CLR)     -0.212    12.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.223ns (17.810%)  route 1.029ns (82.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 11.756 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.363     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDRE (Prop_fdre_C_Q)         0.223     5.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.029     6.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y268       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.210    11.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              1.145    12.901    
                         clock uncertainty           -0.035    12.865    
    SLICE_X100Y268       FDCE (Recov_fdce_C_CLR)     -0.212    12.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GBT_REFCLK_p rise@8.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.359ns (28.680%)  route 0.893ns (71.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.119     3.475    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.390     4.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X106Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y262       FDRE (Prop_fdre_C_Q)         0.236     5.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X106Y262       LUT2 (Prop_lut2_I1_O)        0.123     5.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X104Y264       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     8.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           1.044    10.463    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       1.218    11.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              1.145    12.909    
                         clock uncertainty           -0.035    12.873    
    SLICE_X104Y264       FDPE (Recov_fdpe_C_PRE)     -0.187    12.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  6.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.849%)  route 0.097ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.600     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.822     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.545     1.621    
    SLICE_X90Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.849%)  route 0.097ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.600     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.822     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.545     1.621    
    SLICE_X90Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.849%)  route 0.097ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.600     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.822     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.545     1.621    
    SLICE_X90Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.849%)  route 0.097ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.600     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.822     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.545     1.621    
    SLICE_X90Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.849%)  route 0.097ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.600     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y272        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.822     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.545     1.621    
    SLICE_X90Y272        FDPE (Remov_fdpe_C_PRE)     -0.052     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.615     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDPE (Prop_fdpe_C_Q)         0.118     1.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y266       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.838     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X104Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.528     1.654    
    SLICE_X104Y266       FDCE (Remov_fdce_C_CLR)     -0.050     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.615     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDPE (Prop_fdpe_C_Q)         0.118     1.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y266       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.838     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X104Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.528     1.654    
    SLICE_X104Y266       FDCE (Remov_fdce_C_CLR)     -0.050     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.615     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDPE (Prop_fdpe_C_Q)         0.118     1.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y266       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.838     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X104Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.528     1.654    
    SLICE_X104Y266       FDCE (Remov_fdce_C_CLR)     -0.050     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.615     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDPE (Prop_fdpe_C_Q)         0.118     1.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y266       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.838     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X104Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.528     1.654    
    SLICE_X104Y266       FDCE (Remov_fdce_C_CLR)     -0.050     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock GBT_REFCLK_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GBT_REFCLK_p rise@0.000ns - GBT_REFCLK_p rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.541     0.983    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.615     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y266       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDPE (Prop_fdpe_C_Q)         0.118     1.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y266       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GBT_REFCLK_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  GBT_REFCLK_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0/O
                         net (fo=5, routed)           0.581     1.314    axi_spi_top_i/jesd204_0/inst/i_shared_clocks/cpll_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/refclk_buf/O
                         net (fo=36331, routed)       0.838     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X104Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.528     1.654    
    SLICE_X104Y266       FDCE (Remov_fdce_C_CLR)     -0.050     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_axi_spi_top_clk_wiz_0_0
  To Clock:  clk_out1_axi_spi_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.223ns (22.125%)  route 0.785ns (77.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.785    -1.132    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X137Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X137Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X137Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.223ns (22.125%)  route 0.785ns (77.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.785    -1.132    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X137Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X137Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X137Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.223ns (22.125%)  route 0.785ns (77.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.785    -1.132    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X137Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X137Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X137Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.223ns (22.125%)  route 0.785ns (77.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.785    -1.132    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X137Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X137Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X137Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.223ns (22.125%)  route 0.785ns (77.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.785    -1.132    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X137Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X137Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X137Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.223ns (22.125%)  route 0.785ns (77.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.785    -1.132    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X137Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X137Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X137Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.223ns (24.318%)  route 0.694ns (75.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.694    -1.223    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y273       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.267     8.383    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X139Y273       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.550     7.833    
                         clock uncertainty           -0.066     7.766    
    SLICE_X139Y273       FDCE (Recov_fdce_C_CLR)     -0.212     7.554    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.223ns (24.318%)  route 0.694ns (75.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.694    -1.223    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y273       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.267     8.383    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X139Y273       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.550     7.833    
                         clock uncertainty           -0.066     7.766    
    SLICE_X139Y273       FDCE (Recov_fdce_C_CLR)     -0.212     7.554    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.223ns (26.815%)  route 0.609ns (73.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.439    -2.140    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.223    -1.917 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.609    -1.309    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.268     8.384    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X139Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.550     7.834    
                         clock uncertainty           -0.066     7.767    
    SLICE_X139Y272       FDCE (Recov_fdce_C_CLR)     -0.212     7.555    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.223ns (33.365%)  route 0.445ns (66.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.136ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.443    -2.136    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.223    -1.913 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.445    -1.468    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y264       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        1.276     8.392    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y264       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.550     7.842    
                         clock uncertainty           -0.066     7.775    
    SLICE_X138Y264       FDCE (Recov_fdce_C_CLR)     -0.154     7.621    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  9.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.709%)  route 0.152ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.152    -0.281    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.039    -0.520    
    SLICE_X138Y265       FDCE (Remov_fdce_C_CLR)     -0.050    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.365%)  route 0.154ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.154    -0.278    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y265       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.877    -0.559    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X140Y265       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.058    -0.501    
    SLICE_X140Y265       FDCE (Remov_fdce_C_CLR)     -0.069    -0.570    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.535%)  route 0.207ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.653    -0.532    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y265       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.207    -0.225    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y264       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.878    -0.558    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y264       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.039    -0.519    
    SLICE_X138Y264       FDCE (Remov_fdce_C_CLR)     -0.050    -0.569    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.100ns (24.003%)  route 0.317ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.649    -0.536    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y269       FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y269       FDRE (Prop_fdre_C_Q)         0.100    -0.436 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.317    -0.120    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y272       FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4633, routed)        0.870    -0.566    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X139Y272       FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.039    -0.527    
    SLICE_X139Y272       FDCE (Remov_fdce_C_CLR)     -0.069    -0.596    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.352ns (11.800%)  route 2.631ns (88.200%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y265        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.210    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.501    37.266    
                         clock uncertainty           -0.035    37.230    
    SLICE_X91Y265        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 29.654    

Slack (MET) :             29.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.352ns (12.905%)  route 2.376ns (87.095%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y262        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.212    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.501    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X91Y262        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 29.911    

Slack (MET) :             29.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.352ns (12.905%)  route 2.376ns (87.095%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.920     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.369     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y261        FDRE (Prop_fdre_C_Q)         0.223     4.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.438     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X59Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.921     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X74Y262        LUT4 (Prop_lut4_I3_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y262        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.472    35.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         1.212    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.501    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X91Y262        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 29.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDCE (Remov_fdce_C_CLR)     -0.069     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDCE (Remov_fdce_C_CLR)     -0.069     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDCE (Remov_fdce_C_CLR)     -0.069     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y267        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDPE (Remov_fdpe_C_PRE)     -0.072     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y267        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDPE (Remov_fdpe_C_PRE)     -0.072     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X91Y267        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X91Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDPE (Remov_fdpe_C_PRE)     -0.072     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.200%)  route 0.107ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.606     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y268        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X91Y267        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.829     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X91Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.487     2.194    
    SLICE_X91Y267        FDPE (Remov_fdpe_C_PRE)     -0.072     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.034%)  route 0.150ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.613     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X99Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y265        FDRE (Prop_fdre_C_Q)         0.100     2.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     2.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X101Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.470     2.220    
    SLICE_X101Y264       FDCE (Remov_fdce_C_CLR)     -0.069     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.034%)  route 0.150ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.613     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X99Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y265        FDRE (Prop_fdre_C_Q)         0.100     2.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     2.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X101Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.470     2.220    
    SLICE_X101Y264       FDCE (Remov_fdce_C_CLR)     -0.069     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.034%)  route 0.150ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.549     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.613     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X99Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y265        FDRE (Prop_fdre_C_Q)         0.100     2.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     2.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X101Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.822     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=500, routed)         0.838     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.470     2.220    
    SLICE_X101Y264       FDCE (Remov_fdce_C_CLR)     -0.069     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.287    





