AArch64 WW+RW+FW+dmb.sy+ctrlisb+po
"DMB.SYdWW Rfe DpCtrlIsbdW Iffe PodRW Wse"
Cycle=Rfe DpCtrlIsbdW Iffe PodRW Wse DMB.SYdWW
Relax=Iffe
Safe=Rfe Wse PodRW DMB.SYdWW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Iff Ws
Orig=DMB.SYdWW Rfe DpCtrlIsbdW Iffe PodRW Wse
{
0:X0=0x2; 0:X1=x; 0:X2=0x1; 0:X3=y;
1:X1=y; 1:X2=0x14000001; 1:X3=P2:Lself07;
2:X1=0x1; 2:X2=x;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | LDR W0,[X1]  | Lself07:    ;
 DMB SY      | CBNZ W0,LC00 | B L01       ;
 STR W2,[X3] | LC00:        | MOV W0,#2   ;
             | ISB          | B L02       ;
             | STR W2,[X3]  | L01:        ;
             |              | MOV W0,#1   ;
             |              | L02:        ;
             |              | STR W1,[X2] ;
exists
(x=0x2 /\ 1:X0=0x1 /\ 2:X0=0x2)
