$date
	Sun Oct 23 06:35:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#835629
b1000 !
1"
#835630
b1000 &
b1000 %
1$
#835631
0"
#835634
b100 &
b100 %
#835638
b10 &
b10 %
#835642
b1 &
b1 %
1#
#835646
b0 &
0#
b0 %
0$
#1814043
b11010 !
1"
#1814046
b11010 &
b11010 %
1$
#1814047
0"
#1814050
b1101 &
b1101 %
#1814054
b101000 &
b101000 %
#1814058
b10100 &
b10100 %
#1814062
b1010 &
b1010 %
#1814066
b101 &
b101 %
#1814070
b10000 &
b10000 %
#1814074
b1000 &
b1000 %
#1814078
b100 &
b100 %
#1814082
b10 &
b10 %
#1814086
b1 &
1#
b1 %
#1814090
b0 &
b0 %
0#
0$
#2814815
b1110 !
1"
#2814818
b1110 &
b1110 %
1$
#2814819
0"
#2814822
b111 &
b111 %
#2814826
b10110 &
b10110 %
#2814830
b1011 &
b1011 %
#2814834
b100010 &
b100010 %
#2814838
b10001 &
b10001 %
#2814842
b110100 &
b110100 %
#2814846
b11010 &
b11010 %
#2814850
b1101 &
b1101 %
#2814854
b101000 &
b101000 %
#2814858
b10100 &
b10100 %
#2814862
b1010 &
b1010 %
#2814866
b101 &
b101 %
#2814870
b10000 &
b10000 %
#2814874
b1000 &
b1000 %
#2814878
b100 &
b100 %
#2814882
b10 &
b10 %
#2814886
b1 &
1#
b1 %
#2814890
b0 &
b0 %
0#
0$
#4500012
