0.7
2020.1
May 27 2020
20:09:33
C:/Salman Adnan/HU Files/4th Semester/CA - CE CS 321 330 L4 T3/Project/CA_Project_Final/CA_Proj_p3/CA_Proj_p3.sim/sim_1/behav/xsim/glbl.v,1714444301,verilog,,,,glbl,,,,,,,,
C:/Salman Adnan/HU Files/4th Semester/CA - CE CS 321 330 L4 T3/Project/CA_Project_Final/CA_Proj_p3/CA_Proj_p3.srcs/sim_1/new/tbproc.v,1714444303,verilog,,,,tb,,,,,,,,
C:/Salman Adnan/HU Files/4th Semester/CA - CE CS 321 330 L4 T3/Project/CA_Project_Final/CA_Proj_p3/CA_Proj_p3.srcs/sources_1/new/RiscV_Pipelined_Processor.v,1714447447,verilog,,C:/Salman Adnan/HU Files/4th Semester/CA - CE CS 321 330 L4 T3/Project/CA_Project_Final/CA_Proj_p3/CA_Proj_p3.srcs/sim_1/new/tbproc.v,,ALU_Control;Adder;Branch_Control;Control_Unit;Data_Memory;EX_MEM;Forwarding_Unit;Hazard_Detection;ID_EX;IF_ID;Instruction_Memory;Instruction_Parser;MEM_WB;Program_Counter;RISC_V_Processor;alu_64;data_extractor;mux2x1;mux3x1;registerFile,,,,,,,,
