<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351.html#Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169671"  onclick="showContent('inst_tag_169671')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_ted_squelch_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169671_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169671_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169671_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169672"  onclick="showContent('inst_tag_169672')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_hsrx_calib_comp_out</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169672_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169672_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169672_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169673"  onclick="showContent('inst_tag_169673')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_sampler_data</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169673_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169673_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169673_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169674"  onclick="showContent('inst_tag_169674')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_3p36G_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169674_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169674_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169674_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169675"  onclick="showContent('inst_tag_169675')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_480_rx_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169675_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169675_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169675_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169676"  onclick="showContent('inst_tag_169676')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_scan_cdr_rstn_clkdiv</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169676_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169676_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169676_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169677"  onclick="showContent('inst_tag_169677')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_rstgen_3p36G_clk_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169677_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169677_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169677_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169678"  onclick="showContent('inst_tag_169678')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_scan_hsrx_rec_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169678_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169678_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169678_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169679"  onclick="showContent('inst_tag_169679')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_scan_cdr_clk480</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169679_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169679_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169679_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169680"  onclick="showContent('inst_tag_169680')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169680_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169680_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169680_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169682"  onclick="showContent('inst_tag_169682')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_vbusvalid_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169682_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169682_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169682_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169683"  onclick="showContent('inst_tag_169683')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_sessvalid_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169683_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169683_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169683_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169684"  onclick="showContent('inst_tag_169684')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_afe_rxdm_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169684_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169684_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169684_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169685"  onclick="showContent('inst_tag_169685')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_afe_rxdp_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169685_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169685_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169685_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169686"  onclick="showContent('inst_tag_169686')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_mux_databus</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169686_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169686_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169686_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169689"  onclick="showContent('inst_tag_169689')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_hsrx_rec_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169689_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169689_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169689_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169690"  onclick="showContent('inst_tag_169690')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_en</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169690_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169690_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169690_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169691"  onclick="showContent('inst_tag_169691')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_adp_sense</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169691_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169691_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169691_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169692"  onclick="showContent('inst_tag_169692')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_adp_probe</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169692_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169692_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169692_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169693"  onclick="showContent('inst_tag_169693')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_afe_lsfsrx_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169693_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169693_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169693_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169694"  onclick="showContent('inst_tag_169694')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_dp_vdat_ref_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169694_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169694_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169694_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169695"  onclick="showContent('inst_tag_169695')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_dm_vdat_ref_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169695_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169695_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169695_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169696"  onclick="showContent('inst_tag_169696')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_rid_float_a_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169696_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169696_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169696_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169697"  onclick="showContent('inst_tag_169697')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_rid_b_c_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169697_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169697_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169697_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169698"  onclick="showContent('inst_tag_169698')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ded_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169698_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169698_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169698_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169699"  onclick="showContent('inst_tag_169699')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_calib_cmp_out</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169699_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169699_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169699_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169700"  onclick="showContent('inst_tag_169700')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ted_comp_out_up</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169700_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169700_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169700_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169701"  onclick="showContent('inst_tag_169701')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ted_comp_out_down</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169701_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169701_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169701_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169702"  onclick="showContent('inst_tag_169702')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_pll_pd_int1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169702_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169702_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169702_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169703"  onclick="showContent('inst_tag_169703')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_pll_pd_int2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169703_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169703_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169703_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169704"  onclick="showContent('inst_tag_169704')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_pll_startloop</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169704_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169704_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169704_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169705"  onclick="showContent('inst_tag_169705')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.C_scan_mux_tap_tck</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169705_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169705_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169705_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169706"  onclick="showContent('inst_tag_169706')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.C_scan_mux_tap_rst_n</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169706_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169706_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169706_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169707"  onclick="showContent('inst_tag_169707')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_tap_complex.u_reset_sync_clk_div2.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169707_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169707_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169707_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169708"  onclick="showContent('inst_tag_169708')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_scan_mux_apb_pclk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169708_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169708_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169708_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169709"  onclick="showContent('inst_tag_169709')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_reset_sync_apb_preset.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169709_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169709_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169709_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169710"  onclick="showContent('inst_tag_169710')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_scan_debug_reset</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169710_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169710_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169710_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169711"  onclick="showContent('inst_tag_169711')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_scan_udc_bc_calib_rstn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169711_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169711_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169711_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169712"  onclick="showContent('inst_tag_169712')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169712_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169712_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169712_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169713"  onclick="showContent('inst_tag_169713')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_byte_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169713_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169713_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169713_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169714"  onclick="showContent('inst_tag_169714')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169714_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169714_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169714_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169715"  onclick="showContent('inst_tag_169715')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_hssi_tx_clockout</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169715_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169715_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169715_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169716"  onclick="showContent('inst_tag_169716')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_1M_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169716_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169716_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169716_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169717"  onclick="showContent('inst_tag_169717')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_tx_clockin</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169717_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169717_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169717_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169718"  onclick="showContent('inst_tag_169718')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pll_rx_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169718_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169718_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169718_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169719"  onclick="showContent('inst_tag_169719')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pclk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169719_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169719_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169719_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169720"  onclick="showContent('inst_tag_169720')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_hsclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169720_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169720_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169720_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169721"  onclick="showContent('inst_tag_169721')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_hssiclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169721_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169721_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169721_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169722"  onclick="showContent('inst_tag_169722')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169722_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169722_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169722_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169723"  onclick="showContent('inst_tag_169723')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169723_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169723_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169723_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169724"  onclick="showContent('inst_tag_169724')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_highfreq_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169724_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169724_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169724_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169725"  onclick="showContent('inst_tag_169725')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169725_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169725_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169725_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169726"  onclick="showContent('inst_tag_169726')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_rx_clk1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169726_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169726_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169726_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169727"  onclick="showContent('inst_tag_169727')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_rx_clk2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169727_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169727_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169727_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169728"  onclick="showContent('inst_tag_169728')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169728_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169728_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169728_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169729"  onclick="showContent('inst_tag_169729')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169729_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169729_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169729_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169730"  onclick="showContent('inst_tag_169730')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_div_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169730_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169730_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169730_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169731"  onclick="showContent('inst_tag_169731')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_fb_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169731_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169731_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169731_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169733"  onclick="showContent('inst_tag_169733')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_clkdiv_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169733_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169733_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169733_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169734"  onclick="showContent('inst_tag_169734')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_ats_clkgate_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169734_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169734_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169734_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169735"  onclick="showContent('inst_tag_169735')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_clkgate_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169735_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169735_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169735_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169736"  onclick="showContent('inst_tag_169736')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169736_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169736_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169736_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169737"  onclick="showContent('inst_tag_169737')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_global_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169737_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169737_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169737_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169738"  onclick="showContent('inst_tag_169738')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_sieclock_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169738_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169738_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169738_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169739"  onclick="showContent('inst_tag_169739')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_apb_presetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169739_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169739_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169739_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169740"  onclick="showContent('inst_tag_169740')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_apb_presetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169740_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169740_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169740_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169742"  onclick="showContent('inst_tag_169742')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_refclock_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169742_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169742_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169742_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169743"  onclick="showContent('inst_tag_169743')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_clkdiv_resetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169743_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169743_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169743_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169744"  onclick="showContent('inst_tag_169744')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_clkdiv_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169744_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169744_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169744_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169746"  onclick="showContent('inst_tag_169746')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_calib_clkdiv_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169746_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169746_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169746_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169747"  onclick="showContent('inst_tag_169747')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pll_ext_resetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169747_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169747_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169747_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169748"  onclick="showContent('inst_tag_169748')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_pll_ext_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169748_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169748_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169748_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169756"  onclick="showContent('inst_tag_169756')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_offset_correction_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169756_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169756_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169756_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169757"  onclick="showContent('inst_tag_169757')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169757_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169757_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169757_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169758"  onclick="showContent('inst_tag_169758')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_pri_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169758_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169758_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169758_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169759"  onclick="showContent('inst_tag_169759')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_rescalib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169759_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169759_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169759_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169760"  onclick="showContent('inst_tag_169760')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_bc_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169760_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169760_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169760_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169761"  onclick="showContent('inst_tag_169761')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_xcvr_sie_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169761_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_0.html#inst_tag_169761_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169761_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169762"  onclick="showContent('inst_tag_169762')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_xcvr_aon_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169762_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169762_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169762_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169763"  onclick="showContent('inst_tag_169763')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_udc_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169763_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169763_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169763_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169764"  onclick="showContent('inst_tag_169764')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169764_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169764_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169764_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169765"  onclick="showContent('inst_tag_169765')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_bist_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169765_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169765_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169765_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169766"  onclick="showContent('inst_tag_169766')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstn_bist_mode_en.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169766_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169766_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169766_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169767"  onclick="showContent('inst_tag_169767')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169767_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169767_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169767_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169768"  onclick="showContent('inst_tag_169768')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_dft_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169768_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169768_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169768_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169769"  onclick="showContent('inst_tag_169769')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_cdr</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169769_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169769_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169769_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169770"  onclick="showContent('inst_tag_169770')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_dft_global_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169770_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169770_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169770_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169771"  onclick="showContent('inst_tag_169771')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_txfifo.c_scan_rst240</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169771_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169771_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169771_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169772"  onclick="showContent('inst_tag_169772')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_cdrrxwrap.c_scan_rstrx</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169772_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169772_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169772_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169773"  onclick="showContent('inst_tag_169773')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.c_scan_RST_FDBK_DIV</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169773_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169773_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169773_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169774"  onclick="showContent('inst_tag_169774')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_scan_calib_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169774_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169774_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169774_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169775"  onclick="showContent('inst_tag_169775')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_dft_in_tp1.dft_tp_scan1_no_synth.dft_tp_scan1_no_synth_width_1.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169775_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1351_1.html#inst_tag_169775_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_1.html#inst_tag_169775_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169681"  onclick="showContent('inst_tag_169681')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_id_ana</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169681_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169681_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169681_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169687"  onclick="showContent('inst_tag_169687')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_bg_powergood_ats</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169687_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169687_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169687_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169688"  onclick="showContent('inst_tag_169688')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_bg_powergood</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169688_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169688_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169688_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169732"  onclick="showContent('inst_tag_169732')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_ats_clkdiv_resetn</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169732_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169732_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169732_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169741"  onclick="showContent('inst_tag_169741')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_refclock_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169741_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169741_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169741_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169745"  onclick="showContent('inst_tag_169745')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_clkdiv_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169745_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169745_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169745_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169749"  onclick="showContent('inst_tag_169749')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169749_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169749_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169749_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169750"  onclick="showContent('inst_tag_169750')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pri_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169750_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169750_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169750_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169751"  onclick="showContent('inst_tag_169751')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rescalib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169751_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169751_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169751_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169752"  onclick="showContent('inst_tag_169752')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_bc_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169752_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169752_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169752_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169753"  onclick="showContent('inst_tag_169753')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_xcvr_sie_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169753_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169753_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169753_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169754"  onclick="showContent('inst_tag_169754')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_xcvr_aon_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169754_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169754_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169754_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169755"  onclick="showContent('inst_tag_169755')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_off_corr_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169755_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1351_0.html#inst_tag_169755_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1351_0.html#inst_tag_169755_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1351.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       339
 EXPRESSION (scan_mode_en_in ? scan_signal_in : fcn_signal_in)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1351.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_signal_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fcn_signal_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fcn_signal_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1351.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">339</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339           assign fcn_signal_out = scan_mode_en_in ?  
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
