timestamp 1764813733
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use ff ff_0 1 0 1721 0 1 412
use ff ff_1 1 0 1562 0 1 120
use ff ff_2 1 0 1221 0 1 -34
use ff ff_3 1 0 963 0 1 -31
use ff ff_4 1 0 618 0 1 -38
use ff ff_5 1 0 320 0 1 -41
use ff ff_6 1 0 -185 0 1 444
use ff ff_7 1 0 47 0 1 806
use ff ff_8 1 0 260 0 1 805
use ff ff_10 1 0 491 0 1 930
use ff ff_9 1 0 489 0 1 783
use ff ff_12 1 0 781 0 1 925
use ff ff_11 1 0 717 0 1 791
use ff ff_13 1 0 979 0 1 789
use ff ff_14 1 0 1164 0 1 918
use ff ff_15 1 0 1354 0 1 791
use ff ff_16 1 0 1543 0 1 911
use cla5_final_without_ff cla5_final_without_ff_0 1 0 178 0 1 334
node "clk_mca" 0 11.4987 98 459 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39 32 0 0 0 0 0 0
node "m1_339_n112#" 2 236.245 339 -112 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_1239_n105#" 2 236.245 1239 -105 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_1582_50#" 2 236.245 1582 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_1328_n105#" 6 1400.42 1328 -105 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1940 786 0 0 0 0 0 0 0 0 0 0
node "m1_1070_n102#" 3 514.07 1070 -102 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 625 316 0 0 0 0 0 0 0 0 0 0
node "m1_981_n101#" 2 236.245 981 -101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_426_n111#" 12 1757.39 426 -111 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2055 1106 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1252 -94 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 650 -98 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 351 -101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 995 -92 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1216 -77 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 614 -81 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 319 -83 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 960 -74 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1303 -57 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1044 -54 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "S3_f" 1 139.026 1381 -37 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180 82 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1257 -38 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1596 61 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1557 77 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1490_79#" 1 266.946 1490 79 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 420 134 0 0 0 0 0 0 0 0 0 0
node "m1_1197_n53#" 2 564.159 1197 -53 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 847 296 0 0 0 0 0 0 0 0 0 0
node "S2_f" 1 99.5088 1123 -34 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 64 0 0 0 0 0 0 0 0 0 0
node "clk" 0 24.354 997 -35 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0 0 0
node "m1_983_n7#" 6 1551.61 983 -7 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 501 328 418 210 0 0 0 0 0 0 0 0
node "m1_916_n74#" 2 909.498 916 -74 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1623 396 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 700 -60 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "S1_f" 0 99.6075 778 -42 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125 60 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 653 -42 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_637_n14#" 7 2705.79 637 -14 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 641 366 1220 408 0 0 0 0 0 0 0 0
node "m1_580_n74#" 2 700.421 580 -74 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1069 362 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 401 -64 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "S0_f" 1 125.65 480 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 80 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 353 -45 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_340_n16#" 5 2290.25 340 -16 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 719 376 1172 314 0 0 0 0 0 0 0 0
node "m1_278_n64#" 3 648.712 278 -64 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 918 358 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1645 98 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "S4_f" 1 135.442 1722 116 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 175 80 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1597 117 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1468_150#" 2 364.402 1468 150 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 230 0 0 0 0 0 0 0 0 0 0
node "m1_1669_49#" 8 2576.12 1669 49 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2131 860 533 214 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1752 353 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1718 369 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_n168_374#" 17 3944.79 -168 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5522 2196 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1802 390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "Cout_f" 1 139.026 1881 409 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180 82 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1756 408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1240_n9#" 25 10011 1240 -9 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5253 2108 3018 1140 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 -154 385 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 -189 401 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "Cin_in" 0 109.509 -222 416 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150 62 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 -104 423 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_n25_441#" 2 463.398 -25 441 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81 38 147 56 731 254 0 0 0 0 0 0
node "clk" 0 20.7705 -152 440 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1629_449#" 2 560.062 1629 449 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 815 302 0 0 0 0 0 0 0 0 0 0
node "clk" 0 81.0483 -1 460 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117 44 0 0 0 0 0 0 0 0 0 0
node "m1_n165_468#" 3 354.313 -165 468 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 354 242 0 0 0 0 0 0 0 0 0 0
node "m1_n32_467#" 2 323.098 -32 467 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344 214 0 0 0 0 0 0 0 0 0 0
node "m1_845_616#" 3 2727.76 845 616 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 585 148 1520 442 0 0 0 0 0 0 0 0
node "m1_1463_623#" 5 3175.61 1463 623 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 395 144 1511 536 0 0 0 0 0 0 0 0
node "m1_1367_721#" 2 236.245 1367 721 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_1460_720#" 5 1107.72 1460 720 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1559 614 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1386 732 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1350 749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "A4_in" 0 117.308 1316 763 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 162 66 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1438 769 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1514_788#" 4 2937.83 1514 788 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 169 68 1282 518 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1388 788 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_507_712#" 2 236.245 507 712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_996_719#" 2 236.245 996 719 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_824_720#" 3 516.074 824 720 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 625 318 0 0 0 0 0 0 0 0 0 0
node "m1_732_720#" 2 236.245 732 720 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_595_712#" 3 473.062 595 712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 584 288 0 0 0 0 0 0 0 0 0 0
node "m1_1085_718#" 4 1756.21 1085 718 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1068 328 662 190 1081 294 0 0 0 0 0 0
node "clk" 0 20.7705 1010 728 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 520 724 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 748 731 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_366_734#" 3 481.088 366 734 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 565 302 0 0 0 0 0 0 0 0 0 0
node "m1_278_735#" 2 236.245 278 735 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_150_735#" 3 327.747 150 735 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 327 224 0 0 0 0 0 0 0 0 0 0
node "m1_62_735#" 2 236.245 62 735 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_n253_371#" 9 2853.27 -253 371 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4452 1444 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 974 746 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 484 742 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 712 748 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 27.6216 292 744 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0 0 0
node "clk" 0 51.018 78 744 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60 32 0 0 0 0 0 0 0 0 0 0
node "A3_in" 0 115.195 944 759 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 62 0 0 0 0 0 0 0 0 0 0
node "A2_in" 0 153.133 672 758 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 231 80 0 0 0 0 0 0 0 0 0 0
node "A1_in" 0 76.6356 456 756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84 50 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 570 761 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1060 767 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 798 768 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 27.6216 255 763 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0 0 0
node "clk" 0 29.6256 42 762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 22 0 0 0 0 0 0 0 0 0 0
node "m1_228_773#" 0 90.012 228 773 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 52 0 0 0 0 0 0 0 0 0 0
node "m1_649_780#" 7 3211.74 649 780 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97 52 1067 582 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 522 779 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1139_786#" 4 2140.49 1139 786 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 58 898 418 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1012 784 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_877_788#" 5 2804.4 877 788 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 156 76 1015 498 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 750 787 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 27.6216 341 782 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0 0 0
node "clk" 0 29.6256 127 784 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 22 0 0 0 0 0 0 0 0 0 0
node "A0_in" 0 115.195 11 780 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 62 0 0 0 0 0 0 0 0 0 0
node "m1_263_619#" 4 3895.8 263 619 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 489 190 2556 628 0 0 0 0 0 0 0 0
node "clk" 0 27.6216 293 801 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0 0 0
node "m1_207_803#" 3 1815.42 207 803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69 40 679 328 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 80 802 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1556_841#" 2 236.245 1556 841 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1576 852 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1541 870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "B4_in" 0 110.358 1503 885 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140 66 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1625 890 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1703_908#" 3 2833.69 1703 908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215 84 1965 472 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1579 908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1561_936#" 4 410.395 1561 936 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 411 280 0 0 0 0 0 0 0 0 0 0
node "m1_736_816#" 6 762.348 736 816 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 840 496 0 0 0 0 0 0 0 0 0 0
node "m1_510_808#" 5 689.908 510 808 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801 436 0 0 0 0 0 0 0 0 0 0
node "m1_997_814#" 4 2423.67 997 814 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4475 1008 0 0 0 0 0 0 0 0 0 0
node "m1_67_830#" 2 285.762 67 830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340 178 0 0 0 0 0 0 0 0 0 0
node "m1_1271_847#" 5 2259.67 1271 847 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 511 262 883 360 0 0 0 0 0 0 0 0
node "m1_1178_848#" 2 236.245 1178 848 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "m1_886_854#" 7 858.096 886 854 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 883 578 0 0 0 0 0 0 0 0 0 0
node "m1_796_853#" 2 236.245 796 853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1195 858 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_589_854#" 3 690.885 589 854 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 950 390 0 0 0 0 0 0 0 0 0 0
node "m1_507_858#" 2 236.245 507 858 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 812 865 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 26.6739 522 869 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 20 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1159 876 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "B3_in" 0 121.207 1124 887 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 68 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 777 883 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 26.6739 486 888 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 20 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1245 896 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 862 902 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "B2_in" 0 81.69 750 900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1144_619#" 8 4713.33 1144 619 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 517 210 2752 920 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 1197 914 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "clk" 0 26.6739 572 908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 20 0 0 0 0 0 0 0 0 0 0
node "B1_in" 0 140.704 447 907 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 198 78 0 0 0 0 0 0 0 0 0 0
node "m1_941_922#" 2 1896.22 941 922 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 68 1240 326 0 0 0 0 0 0 0 0
node "clk" 0 20.7705 815 920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_550_620#" 7 4786.4 550 620 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 635 230 2411 826 0 0 0 0 0 0 0 0
node "clk" 0 26.6739 524 926 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 20 0 0 0 0 0 0 0 0 0 0
node "m1_1184_942#" 9 2356.48 1184 942 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3463 1260 0 0 0 0 0 0 0 0 0 0
node "m1_801_950#" 4 1519.76 801 950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2451 744 0 0 0 0 0 0 0 0 0 0
node "m1_155_830#" 7 1661.26 155 830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2328 924 0 0 0 0 0 0 0 0 0 0
node "m1_511_955#" 5 984.238 511 955 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1295 574 0 0 0 0 0 0 0 0 0 0
cap "m1_845_616#" "m1_824_720#" 130.55
cap "m1_1240_n9#" "m1_1468_150#" 6.873
cap "m1_340_n16#" "m1_580_n74#" 155.506
cap "m1_886_854#" "m1_941_922#" 118.073
cap "m1_983_n7#" "m1_1197_n53#" 143.34
cap "m1_877_788#" "m1_845_616#" 126.175
cap "m1_1703_908#" "m1_1463_623#" 11.9314
cap "m1_1240_n9#" "m1_1328_n105#" 85.1355
cap "m1_649_780#" "m1_595_712#" 96.714
cap "m1_1271_847#" "m1_1184_942#" 166.185
cap "m1_997_814#" "A4_in" 49.4856
cap "m1_1460_720#" "m1_1463_623#" 188.633
cap "m1_1556_841#" "m1_1460_720#" 27.492
cap "m1_589_854#" "m1_507_858#" 10.3095
cap "m1_736_816#" "m1_845_616#" 80.64
cap "m1_1144_619#" "m1_1085_718#" 202.871
cap "m1_637_n14#" "m1_916_n74#" 167.384
cap "m1_1514_788#" "m1_1460_720#" 107.993
cap "m1_1144_619#" "m1_997_814#" 1380.16
cap "m1_1139_786#" "m1_1085_718#" 470.683
cap "A2_in" "m1_550_620#" 155.805
cap "m1_150_735#" "m1_207_803#" 74.1564
cap "m1_1271_847#" "m1_1144_619#" 119.272
cap "m1_550_620#" "m1_589_854#" 131.45
cap "m1_1669_49#" "m1_1240_n9#" 270.881
cap "m1_997_814#" "m1_1085_718#" 81.6642
cap "clk" "m1_278_735#" 27.492
cap "m1_1178_848#" "clk" 17.6734
cap "clk" "m1_1490_79#" 17.6734
cap "m1_1514_788#" "m1_1463_623#" 102.909
cap "m1_550_620#" "m1_649_780#" 302.76
cap "m1_877_788#" "m1_824_720#" 96.714
cap "m1_510_808#" "m1_550_620#" 131.45
cap "m1_736_816#" "m1_941_922#" 80.64
cap "clk" "m1_981_n101#" 20.619
cap "m1_941_922#" "m1_845_616#" 20.88
cap "m1_550_620#" "m1_595_712#" 119.272
cap "m1_263_619#" "m1_366_734#" 130.55
cap "m1_67_830#" "m1_155_830#" 54.984
cap "m1_62_735#" "clk" 41.238
cap "m1_1703_908#" "m1_1460_720#" 80.64
cap "m1_996_719#" "clk" 20.619
subcap "clk" -30.8793
subcap "clk" -35.9337
subcap "m1_340_n16#" -2245
cap "ff_5/pmos_0/w_n8_n5#" "ff_5/pmos_0/a_n1_2#" 1.42109e-14
subcap "m1_426_n111#" -1409.84
subcap "m1_340_n16#" -2096.77
cap "ff_5/pmos_2/a_n1_2#" "ff_5/pmos_2/w_n8_n5#" 1.42109e-14
cap "ff_5/nmos_2/a_0_n10#" "ff_5/nmos_2/a_n1_n17#" 12.7641
cap "ff_5/nmos_3/a_0_n10#" "ff_5/nmos_3/a_n1_n17#" 20.619
cap "ff_5/inverter_0/vdd!" "ff_5/inverter_0/w_n8_n5#" 6.222
subcap "clk" -27.0885
subcap "clk" -33.4065
subcap "m1_637_n14#" -2454.51
cap "ff_4/pmos_1/a_0_n10#" "ff_4/m1_n14_n56#" 41.238
cap "ff_4/nmos_3/a_n1_n17#" "ff_4/nmos_3/a_0_n10#" 20.0299
cap "ff_4/nmos_2/a_n1_n17#" "ff_4/nmos_2/a_0_n10#" 20.0299
cap "ff_4/inverter_0/w_n8_n5#" "ff_4/inverter_0/vdd!" 5.22
subcap "m1_916_n74#" -554.302
subcap "clk" -24.1464
subcap "m1_983_n7#" -1873.62
cap "ff_3/pmos_1/a_0_n10#" "ff_3/m1_n14_n56#" 34.365
cap "ff_3/nmos_2/a_0_n10#" "ff_3/nmos_2/a_n1_n17#" 16.4952
cap "ff_3/nmos_3/a_n1_n17#" "ff_3/nmos_3/a_0_n10#" 13.746
subcap "m1_1070_n102#" -170.231
cap "ff_3/nmos_3/a_n1_n17#" "ff_3/nmos_3/a_0_n10#" 6.873
subcap "clk" -33.4065
subcap "m1_1240_n9#" -10090.9
cap "ff_2/pmos_1/a_0_n10#" "ff_2/m1_n14_n56#" 51.5475
subcap "m1_1328_n105#" -1040.55
subcap "m1_1240_n9#" -10136.1
cap "ff_2/nmos_2/a_0_n10#" "ff_2/nmos_2/a_n1_n17#" 12.7641
cap "ff_2/nmos_3/a_0_n10#" "ff_2/nmos_3/a_n1_n17#" 30.2412
subcap "m1_340_n16#" -2327.84
cap "cla5_final_without_ff_0/m1_54_n320#" "cla5_final_without_ff_0/S0" 108.293
subcap "m1_340_n16#" -2383.75
subcap "m1_637_n14#" -2362.76
cap "cla5_final_without_ff_0/S1" "cla5_final_without_ff_0/m1_362_n322#" 107.993
cap "cla5_final_without_ff_0/xorg_2/nmos_3/a_n1_n17#" "cla5_final_without_ff_0/S2" 141.829
subcap "m1_983_n7#" -1169.21
cap "ff_3/pmos_0/a_n1_2#" "ff_3/pmos_0/w_n8_n5#" 1.42109e-14
cap "ff_3/pmos_0/a_n1_2#" "cla5_final_without_ff_0/xorg_3/m1_n62_n125#" 153.17
cap "ff_3/pmos_0/a_n1_2#" "ff_3/pmos_2/w_n8_n5#" 1.42109e-14
cap "cla5_final_without_ff_0/xorg_3/m1_n62_n125#" "ff_3/inverter_0/vdd!" 141.387
cap "ff_3/inverter_0/w_n8_n5#" "ff_3/inverter_0/vdd!" 7.10543e-15
cap "ff_3/pmos_3/w_n8_n5#" "ff_3/inverter_0/vdd!" -9.018
subcap "m1_1240_n9#" -9213.32
cap "cla5_final_without_ff_0/S3" "cla5_final_without_ff_0/xorg_3/nmos_3/a_n1_n17#" 96.1146
cap "ff_2/pmos_0/a_n1_2#" "ff_2/pmos_0/w_n8_n5#" 7.10543e-15
subcap "m1_1240_n9#" -9821.67
cap "ff_2/pmos_2/a_n1_2#" "ff_2/pmos_2/w_n8_n5#" 7.10543e-15
cap "ff_2/pmos_2/a_n1_2#" "ff_2/pmos_3/w_n8_n5#" 7.10543e-15
cap "ff_2/pmos_2/a_n1_2#" "cla5_final_without_ff_0/xorg_4/m1_n62_n125#" 467.364
cap "ff_2/inverter_0/out" "ff_2/inverter_0/vdd!" -16.4952
cap "ff_2/inverter_0/w_n8_n5#" "ff_2/inverter_0/vdd!" -21.042
cap "cla5_final_without_ff_0/xorg_4/m1_n62_n125#" "ff_2/inverter_0/vdd!" 254.301
cap "ff_1/pmos_1/a_0_n10#" "ff_1/m1_n14_n56#" 33.8741
subcap "m1_1669_49#" -2300.14
subcap "m1_1490_79#" -575.245
subcap "m1_1468_150#" -118.171
subcap "clk" -24.5385
cap "ff_1/nmos_3/a_0_n10#" "ff_1/nmos_3/a_n1_n17#" 15.9061
cap "ff_1/nmos_3/a_n1_n17#" "ff_1/nmos_3/a_0_n10#" 16.2006
cap "ff_1/inverter_0/vdd!" "ff_1/pmos_3/w_n8_n5#" -9.018
subcap "m1_n168_374#" -3750.03
subcap "clk" -15.8148
subcap "clk" -31.827
cap "ff_0/m1_n14_n56#" "ff_0/pmos_1/a_0_n10#" 34.365
subcap "clk" -48.2015
cap "ff_0/nmos_3/a_n1_n17#" "ff_0/nmos_3/a_0_n10#" 2.94557
subcap "clk" -14.4969
subcap "clk" -23.2977
subcap "m1_n165_468#" -292.732
cap "ff_6/pmos_1/a_0_n10#" "ff_6/m1_n14_n56#" 41.238
cap "ff_6/pmos_0/a_n1_2#" "ff_6/pmos_0/w_n8_n5#" 1.42109e-14
subcap "m1_n25_441#" -11.4648
subcap "m1_n32_467#" -227.162
cap "ff_6/inverter_0/out" "cla5_final_without_ff_0/inverter_6/gnd!" 89.0028
cap "ff_6/inverter_0/vdd!" "ff_6/inverter_0/w_n8_n5#" 1.42109e-14
cap "ff_6/inverter_0/in" "ff_6/inverter_0/w_n8_n5#" -1.42109e-14
cap "cla5_final_without_ff_0/clk_mca" "cla5_final_without_ff_0/Cin" 4.08857
subcap "m1_1629_449#" -467.829
cap "ff_0/pmos_0/w_n8_n5#" "ff_0/pmos_0/a_n1_2#" 1.42109e-14
cap "ff_0/pmos_2/w_n8_n5#" "ff_0/pmos_2/a_n1_2#" 1.42109e-14
cap "ff_0/nmos_3/a_0_n10#" "ff_0/nmos_3/a_n1_n17#" 9.81857
cap "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/pmos_0/a_0_n10#" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/An" 26.3988
cap "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/An" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/pmos_0/a_n1_2#" 31.4388
subcap "m1_263_619#" -3224.48
cap "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/A" 108.643
cap "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/inverter_1/vdd!" 88.6959
cap "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/pmos_0/a_6_2#" 23.5646
subcap "m1_550_620#" -4704.02
cap "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/pmos_1/a_n1_2#" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/pmos_1/a_0_n10#" 11.7823
cap "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/An" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/pmos_0/a_0_n10#" 20.4597
subcap "m1_550_620#" -4228.94
cap "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/pmos_0/a_6_2#" 11.7823
cap "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/A" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/inverter_1/in" 96.1146
cap "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/inverter_1/vdd!" 108.945
subcap "m1_845_616#" -2342.72
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/An" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_0/a_n1_2#" 37.0782
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_0/w_n8_n5#" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_1/a_n1_2#" 7.10543e-15
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_1/a_0_n10#" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_1/a_n1_2#" 23.5646
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/An" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_0/a_0_n10#" 15.12
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/An" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_1/a_0_n10#" 1.7982
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_0/a_n1_2#" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_1/a_0_n10#" 22.734
subcap "m1_845_616#" -2221.14
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/A" 36.5337
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/inverter_1/vdd!" 82.5828
subcap "m1_1144_619#" -4261.58
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/An" 42.4516
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/pmos_0/a_n1_2#" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/An" 51.5988
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/pmos_0/a_0_n10#" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/An" 20.4597
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/pmos_0/a_n1_2#" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" 1.6578
subcap "m1_1144_619#" -4427.23
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/vdd!" 27.492
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/A" -17.4361
cap "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" "cla5_final_without_ff_0/m1_758_353#" 35.529
cap "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/An" "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/pmos_0/a_0_n10#" 15.12
subcap "m1_1463_623#" -2617.77
cap "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/inverter_1/vdd!" 44.1836
cap "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/inverter_1/in" "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/A" 96.1146
subcap "clk" -14.3874
cap "ff_7/pmos_1/a_0_n10#" "ff_7/m1_n14_n56#" 61.857
cap "ff_7/nmos_1/a_6_n17#" "ff_7/nmos_3/a_0_n10#" 23.5646
cap "ff_7/nmos_2/a_0_n10#" "ff_7/nmos_0/a_n1_n17#" 46.7364
cap "ff_7/nmos_3/a_n1_n17#" "ff_7/nmos_3/a_0_n10#" 5.89114
subcap "m1_150_735#" -47.0544
subcap "clk" -47.8392
cap "m1_207_803#" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/pmos_0/a_n1_2#" 107.993
subcap "clk" -53.1378
cap "ff_8/nmos_2/a_0_n10#" "ff_8/nmos_2/a_n1_n17#" 20.619
cap "ff_8/m1_n14_n56#" "ff_8/pmos_1/a_0_n10#" 41.238
cap "m1_263_619#" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/pmos_0/a_n1_2#" 71.8137
cap "ff_8/nmos_3/a_0_n10#" "ff_8/nmos_3/a_n1_n17#" 21.9936
subcap "m1_366_734#" -143.044
cap "ff_8/nmos_4/a_n1_n17#" "m1_263_619#" 2.84217e-14
cap "ff_8/nmos_3/a_0_n10#" "ff_8/nmos_3/a_n1_n17#" 8.2476
cap "ff_9/m1_n14_n56#" "ff_9/pmos_1/a_0_n10#" 30.9285
cap "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/pmos_0/a_n1_2#" "m1_649_780#" 74.1564
subcap "m1_595_712#" -134.801
subcap "m1_649_780#" -3163.77
cap "ff_9/nmos_3/a_0_n10#" "ff_9/nmos_3/a_n1_n17#" 12.7641
cap "m1_550_620#" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/pmos_2/a_n1_2#" 59.9355
subcap "clk" -23.2977
subcap "m1_649_780#" -2139.87
subcap "clk" -18.8751
cap "ff_11/m1_n14_n56#" "ff_11/pmos_1/a_0_n10#" 51.5475
subcap "m1_824_720#" -163.207
subcap "clk" -41.2806
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_0/a_n1_2#" "m1_845_616#" 11.5785
cap "ff_11/nmos_2/a_0_n10#" "ff_11/nmos_2/a_n1_n17#" 12.7641
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_0/a_n1_2#" "m1_877_788#" 48.0573
cap "ff_11/nmos_3/a_0_n10#" "ff_11/nmos_3/a_n1_n17#" 20.619
subcap "A3_in" -95.5353
subcap "m1_877_788#" -1365.6
cap "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/pmos_2/a_n1_2#" "m1_845_616#" -22.8024
subcap "clk" -9.5203
cap "ff_13/m1_n14_n56#" "ff_13/pmos_1/a_0_n10#" 51.5475
cap "ff_13/nmos_2/a_0_n10#" "ff_13/nmos_2/a_n1_n17#" 13.746
subcap "m1_1085_718#" -1390.93
subcap "m1_1139_786#" -1014.09
cap "ff_13/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/pmos_0/a_n1_2#" 42.7176
cap "ff_13/nmos_3/a_0_n10#" "ff_13/nmos_3/a_n1_n17#" 12.7641
cap "m1_1144_619#" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/pmos_0/a_n1_2#" -3.8412
subcap "m1_1139_786#" -1660.78
cap "m1_1144_619#" "cla5_final_without_ff_0/m1_758_353#" 8.037
subcap "clk" -27.0885
cap "ff_15/m1_n14_n56#" "ff_15/pmos_1/a_0_n10#" 16.4952
subcap "clk" -44.2323
cap "ff_15/m1_n14_n56#" "ff_15/pmos_1/a_0_n10#" 16.4952
cap "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/pmos_0/a_n1_2#" "m1_1514_788#" 63.1773
cap "ff_15/nmos_3/a_0_n10#" "ff_15/nmos_3/a_n1_n17#" 31.4194
subcap "m1_1460_720#" -772.94
subcap "m1_1514_788#" -1078.37
cap "m1_1463_623#" "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/pmos_2/a_n1_2#" 885.811
cap "ff_15/nmos_3/a_n1_n17#" "ff_15/nmos_3/a_0_n10#" 3.4365
cap "m1_1463_623#" "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/pmos_2/a_n1_2#" 50.4
subcap "m1_67_830#" -97.7268
subcap "m1_155_830#" -1473.23
cap "ff_7/nmos_3/a_0_n10#" "ff_7/nmos_1/a_6_n17#" 23.5646
subcap "m1_207_803#" -1533.7
subcap "m1_155_830#" -1393.29
cap "ff_7/inverter_0/vdd!" "ff_7/inverter_0/w_n8_n5#" 1.42109e-14
subcap "clk" -1.4718
cap "ff_8/pmos_2/w_n8_n5#" "ff_8/pmos_0/a_n1_2#" 1.42109e-14
cap "ff_8/pmos_0/w_n8_n5#" "ff_8/pmos_0/a_n1_2#" 1.42109e-14
cap "ff_8/inverter_0/vdd!" "ff_8/pmos_3/w_n8_n5#" -9.018
subcap "clk" -33.2316
subcap "m1_510_808#" -594.476
subcap "clk" -59.5083
cap "ff_10/nmos_0/a_n1_n17#" "ff_10/nmos_2/a_0_n10#" 20.619
cap "ff_9/pmos_0/w_n8_n5#" "ff_9/pmos_0/a_n1_2#" 1.42109e-14
subcap "m1_649_780#" -3235.75
subcap "m1_589_854#" -307.485
cap "ff_9/pmos_2/w_n8_n5#" "ff_9/inverter_0/vdd!" -9.018
subcap "m1_649_780#" -3251.43
subcap "clk" -27.4044
subcap "m1_736_816#" -463.777
cap "ff_12/pmos_1/a_0_n10#" "ff_12/nmos_0/a_0_n10#" 32.9904
cap "ff_12/nmos_2/a_0_n10#" "ff_12/nmos_0/a_n1_n17#" 12.7641
cap "ff_11/pmos_2/w_n8_n5#" "ff_11/pmos_2/a_n1_2#" 1.42109e-14
subcap "m1_877_788#" -2569.69
subcap "m1_886_854#" -535.521
cap "ff_11/inverter_0/vdd!" "ff_11/inverter_0/w_n8_n5#" 1.42109e-14
cap "ff_12/nmos_4/a_n1_n17#" "m1_941_922#" -1.42109e-14
subcap "m1_997_814#" -2206.97
subcap "m1_1139_786#" -2112.93
subcap "B3_in" -108.847
cap "ff_13/inverter_0/w_n8_n5#" "ff_13/inverter_0/vdd!" 1.42109e-14
subcap "m1_1139_786#" -2073.96
subcap "clk" -25.8249
cap "ff_14/pmos_1/a_0_n10#" "ff_14/m1_n14_n56#" 41.238
cap "ff_14/nmos_2/a_0_n10#" "ff_14/nmos_2/a_n1_n17#" 6.873
subcap "m1_1271_847#" -1915.83
subcap "clk" -23.2977
cap "ff_14/nmos_4/a_n1_n17#" "m1_1144_619#" 2.84217e-14
cap "ff_15/pmos_0/a_n1_2#" "ff_15/pmos_2/w_n8_n5#" 1.42109e-14
cap "ff_15/pmos_0/a_n1_2#" "ff_15/pmos_0/w_n8_n5#" 1.42109e-14
subcap "m1_1514_788#" -2726.22
subcap "clk" -16.0626
cap "ff_15/inverter_0/w_n8_n5#" "ff_15/inverter_0/vdd!" 1.42109e-14
cap "ff_15/pmos_3/w_n8_n5#" "ff_15/inverter_0/vdd!" -18.036
cap "ff_16/m1_n14_n56#" "ff_16/pmos_1/a_0_n10#" 17.6734
subcap "clk" -38.8289
subcap "m1_511_955#" -776.445
cap "ff_10/pmos_0/a_n1_2#" "ff_10/pmos_0/w_n8_n5#" 1.42109e-14
cap "ff_10/pmos_1/a_0_n10#" "ff_10/m1_n14_n56#" 41.238
cap "ff_10/nmos_3/a_0_n10#" "ff_10/nmos_3/a_n1_n17#" 12.7641
cap "ff_10/inverter_0/vdd!" "ff_10/pmos_2/w_n8_n5#" -9.018
subcap "m1_801_950#" -1258.4
cap "ff_12/pmos_0/a_n1_2#" "ff_12/pmos_2/w_n8_n5#" 1.42109e-14
cap "ff_12/pmos_0/w_n8_n5#" "ff_12/pmos_0/a_n1_2#" 1.42109e-14
subcap "m1_941_922#" -1817.05
cap "ff_12/nmos_3/a_0_n10#" "ff_12/nmos_3/a_n1_n17#" 20.619
subcap "m1_941_922#" -1882.41
subcap "clk" -40.2009
subcap "m1_1184_942#" -2132.29
cap "ff_14/pmos_0/a_n1_2#" "ff_14/pmos_0/w_n8_n5#" 1.42109e-14
cap "ff_14/pmos_0/a_n1_2#" "ff_14/pmos_2/w_n8_n5#" 1.42109e-14
cap "ff_14/nmos_3/a_n1_n17#" "ff_14/nmos_3/a_0_n10#" 2.94557
cap "ff_14/nmos_3/a_n1_n17#" "ff_14/nmos_3/a_0_n10#" 12.7641
subcap "m1_1561_936#" -192.833
cap "ff_16/pmos_0/a_n1_2#" "ff_16/pmos_2/w_n8_n5#" 1.42109e-14
cap "ff_16/pmos_0/a_n1_2#" "ff_16/pmos_0/w_n8_n5#" -8.016
subcap "m1_1703_908#" -2740.72
cap "ff_16/inverter_0/vdd!" "ff_16/pmos_3/w_n8_n5#" -9.018
merge "ff_16/inverter_0/vdd!" "ff_16/pmos_3/a_n1_2#" -219.566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -159 -186 0 0 0 0 0 0 0 0 0 0
merge "ff_16/pmos_3/a_n1_2#" "ff_16/pmos_2/a_n1_2#"
merge "ff_16/pmos_2/a_n1_2#" "ff_16/pmos_0/a_n1_2#"
merge "ff_16/pmos_0/a_n1_2#" "ff_14/inverter_0/vdd!"
merge "ff_14/inverter_0/vdd!" "ff_14/pmos_3/a_n1_2#"
merge "ff_14/pmos_3/a_n1_2#" "ff_14/pmos_2/a_n1_2#"
merge "ff_14/pmos_2/a_n1_2#" "ff_14/pmos_0/a_n1_2#"
merge "ff_14/pmos_0/a_n1_2#" "ff_12/inverter_0/vdd!"
merge "ff_12/inverter_0/vdd!" "ff_12/pmos_3/a_n1_2#"
merge "ff_12/pmos_3/a_n1_2#" "ff_12/pmos_2/a_n1_2#"
merge "ff_12/pmos_2/a_n1_2#" "ff_12/pmos_0/a_n1_2#"
merge "ff_12/pmos_0/a_n1_2#" "ff_10/inverter_0/vdd!"
merge "ff_10/inverter_0/vdd!" "ff_10/pmos_3/a_n1_2#"
merge "ff_10/pmos_3/a_n1_2#" "ff_10/pmos_2/a_n1_2#"
merge "ff_10/pmos_2/a_n1_2#" "ff_10/pmos_0/a_n1_2#"
merge "ff_10/pmos_0/a_n1_2#" "ff_8/inverter_0/vdd!"
merge "ff_8/inverter_0/vdd!" "ff_8/pmos_3/a_n1_2#"
merge "ff_8/pmos_3/a_n1_2#" "ff_8/pmos_2/a_n1_2#"
merge "ff_8/pmos_2/a_n1_2#" "ff_8/pmos_0/a_n1_2#"
merge "ff_8/pmos_0/a_n1_2#" "ff_7/inverter_0/vdd!"
merge "ff_7/inverter_0/vdd!" "ff_7/pmos_3/a_n1_2#"
merge "ff_7/pmos_3/a_n1_2#" "ff_7/pmos_2/a_n1_2#"
merge "ff_7/pmos_2/a_n1_2#" "ff_7/pmos_0/a_n1_2#"
merge "ff_7/pmos_0/a_n1_2#" "m1_67_830#"
merge "m1_67_830#" "m1_155_830#"
merge "m1_155_830#" "m1_511_955#"
merge "m1_511_955#" "m1_801_950#"
merge "m1_801_950#" "ff_15/inverter_0/vdd!"
merge "ff_15/inverter_0/vdd!" "ff_15/pmos_3/a_n1_2#"
merge "ff_15/pmos_3/a_n1_2#" "ff_15/pmos_2/a_n1_2#"
merge "ff_15/pmos_2/a_n1_2#" "ff_15/pmos_0/a_n1_2#"
merge "ff_15/pmos_0/a_n1_2#" "ff_13/inverter_0/vdd!"
merge "ff_13/inverter_0/vdd!" "ff_13/pmos_3/a_n1_2#"
merge "ff_13/pmos_3/a_n1_2#" "ff_13/pmos_2/a_n1_2#"
merge "ff_13/pmos_2/a_n1_2#" "ff_13/pmos_0/a_n1_2#"
merge "ff_13/pmos_0/a_n1_2#" "ff_11/inverter_0/vdd!"
merge "ff_11/inverter_0/vdd!" "ff_11/pmos_3/a_n1_2#"
merge "ff_11/pmos_3/a_n1_2#" "ff_11/pmos_2/a_n1_2#"
merge "ff_11/pmos_2/a_n1_2#" "ff_11/pmos_0/a_n1_2#"
merge "ff_11/pmos_0/a_n1_2#" "ff_9/inverter_0/vdd!"
merge "ff_9/inverter_0/vdd!" "ff_9/pmos_3/a_n1_2#"
merge "ff_9/pmos_3/a_n1_2#" "ff_9/pmos_2/a_n1_2#"
merge "ff_9/pmos_2/a_n1_2#" "ff_9/pmos_0/a_n1_2#"
merge "ff_9/pmos_0/a_n1_2#" "m1_510_808#"
merge "m1_510_808#" "m1_736_816#"
merge "m1_736_816#" "cla5_final_without_ff_0/m1_1053_352#"
merge "cla5_final_without_ff_0/m1_1053_352#" "m1_997_814#"
merge "m1_997_814#" "m1_1184_942#"
merge "m1_1184_942#" "m1_1561_936#"
merge "ff_13/m1_n14_n56#" "A3_in" -26.6739 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21 -20 0 0 0 0 0 0 0 0 0 0
merge "ff_1/inverter_0/out" "S4_f" -17.9274 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -16 0 0 0 0 0 0 0 0 0 0
merge "ff_16/nmos_0/a_n1_n17#" "ff_14/nmos_0/a_n1_n17#" -177.773 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -106 -144 0 0 0 0 0 0 0 0 0 0
merge "ff_14/nmos_0/a_n1_n17#" "ff_12/nmos_4/a_n1_n17#"
merge "ff_12/nmos_4/a_n1_n17#" "ff_12/nmos_2/a_n1_n17#"
merge "ff_12/nmos_2/a_n1_n17#" "ff_12/nmos_0/a_n1_n17#"
merge "ff_12/nmos_0/a_n1_n17#" "ff_10/nmos_4/a_n1_n17#"
merge "ff_10/nmos_4/a_n1_n17#" "ff_10/nmos_2/a_n1_n17#"
merge "ff_10/nmos_2/a_n1_n17#" "ff_10/nmos_0/a_n1_n17#"
merge "ff_10/nmos_0/a_n1_n17#" "m1_507_858#"
merge "m1_507_858#" "m1_589_854#"
merge "m1_589_854#" "m1_796_853#"
merge "m1_796_853#" "m1_886_854#"
merge "m1_886_854#" "ff_14/nmos_4/a_n1_n17#"
merge "ff_14/nmos_4/a_n1_n17#" "ff_14/nmos_2/a_n1_n17#"
merge "ff_14/nmos_2/a_n1_n17#" "m1_1178_848#"
merge "m1_1178_848#" "m1_1271_847#"
merge "m1_1271_847#" "ff_16/nmos_4/a_n1_n17#"
merge "ff_16/nmos_4/a_n1_n17#" "ff_16/nmos_2/a_n1_n17#"
merge "ff_16/nmos_2/a_n1_n17#" "m1_1556_841#"
merge "m1_1556_841#" "ff_15/nmos_0/a_n1_n17#"
merge "ff_15/nmos_0/a_n1_n17#" "ff_13/nmos_4/a_n1_n17#"
merge "ff_13/nmos_4/a_n1_n17#" "ff_13/nmos_0/a_n1_n17#"
merge "ff_13/nmos_0/a_n1_n17#" "ff_11/nmos_4/a_n1_n17#"
merge "ff_11/nmos_4/a_n1_n17#" "ff_11/nmos_2/a_n1_n17#"
merge "ff_11/nmos_2/a_n1_n17#" "ff_11/nmos_0/a_n1_n17#"
merge "ff_11/nmos_0/a_n1_n17#" "ff_9/nmos_4/a_n1_n17#"
merge "ff_9/nmos_4/a_n1_n17#" "ff_9/nmos_2/a_n1_n17#"
merge "ff_9/nmos_2/a_n1_n17#" "ff_9/nmos_0/a_n1_n17#"
merge "ff_9/nmos_0/a_n1_n17#" "ff_8/nmos_0/a_n1_n17#"
merge "ff_8/nmos_0/a_n1_n17#" "ff_7/nmos_4/a_n1_n17#"
merge "ff_7/nmos_4/a_n1_n17#" "ff_7/nmos_2/a_n1_n17#"
merge "ff_7/nmos_2/a_n1_n17#" "ff_7/nmos_0/a_n1_n17#"
merge "ff_7/nmos_0/a_n1_n17#" "ff_0/nmos_4/a_n1_n17#"
merge "ff_0/nmos_4/a_n1_n17#" "ff_0/nmos_2/a_n1_n17#"
merge "ff_0/nmos_2/a_n1_n17#" "ff_0/nmos_0/a_n1_n17#"
merge "ff_0/nmos_0/a_n1_n17#" "ff_6/nmos_4/a_n1_n17#"
merge "ff_6/nmos_4/a_n1_n17#" "ff_6/nmos_0/a_n1_n17#"
merge "ff_6/nmos_0/a_n1_n17#" "m1_n253_371#"
merge "m1_n253_371#" "ff_6/nmos_2/a_n1_n17#"
merge "ff_6/nmos_2/a_n1_n17#" "cla5_final_without_ff_0/m1_n162_n313#"
merge "cla5_final_without_ff_0/m1_n162_n313#" "ff_1/nmos_0/a_n1_n17#"
merge "ff_1/nmos_0/a_n1_n17#" "ff_2/nmos_4/a_n1_n17#"
merge "ff_2/nmos_4/a_n1_n17#" "ff_2/nmos_2/a_n1_n17#"
merge "ff_2/nmos_2/a_n1_n17#" "ff_2/nmos_0/a_n1_n17#"
merge "ff_2/nmos_0/a_n1_n17#" "ff_3/nmos_0/a_n1_n17#"
merge "ff_3/nmos_0/a_n1_n17#" "ff_4/nmos_4/a_n1_n17#"
merge "ff_4/nmos_4/a_n1_n17#" "ff_4/nmos_2/a_n1_n17#"
merge "ff_4/nmos_2/a_n1_n17#" "ff_4/nmos_0/a_n1_n17#"
merge "ff_4/nmos_0/a_n1_n17#" "ff_5/nmos_4/a_n1_n17#"
merge "ff_5/nmos_4/a_n1_n17#" "ff_5/nmos_2/a_n1_n17#"
merge "ff_5/nmos_2/a_n1_n17#" "ff_5/nmos_0/a_n1_n17#"
merge "ff_5/nmos_0/a_n1_n17#" "m1_n168_374#"
merge "m1_n168_374#" "m1_339_n112#"
merge "m1_339_n112#" "m1_426_n111#"
merge "m1_426_n111#" "ff_3/nmos_4/a_n1_n17#"
merge "ff_3/nmos_4/a_n1_n17#" "ff_3/nmos_2/a_n1_n17#"
merge "ff_3/nmos_2/a_n1_n17#" "m1_981_n101#"
merge "m1_981_n101#" "m1_1070_n102#"
merge "m1_1070_n102#" "m1_1239_n105#"
merge "m1_1239_n105#" "m1_1328_n105#"
merge "m1_1328_n105#" "ff_1/nmos_4/a_n1_n17#"
merge "ff_1/nmos_4/a_n1_n17#" "ff_1/nmos_2/a_n1_n17#"
merge "ff_1/nmos_2/a_n1_n17#" "m1_1582_50#"
merge "m1_1582_50#" "m1_1669_49#"
merge "m1_1669_49#" "m1_62_735#"
merge "m1_62_735#" "m1_150_735#"
merge "m1_150_735#" "ff_8/nmos_4/a_n1_n17#"
merge "ff_8/nmos_4/a_n1_n17#" "ff_8/nmos_2/a_n1_n17#"
merge "ff_8/nmos_2/a_n1_n17#" "m1_278_735#"
merge "m1_278_735#" "m1_366_734#"
merge "m1_366_734#" "m1_507_712#"
merge "m1_507_712#" "m1_595_712#"
merge "m1_595_712#" "m1_732_720#"
merge "m1_732_720#" "m1_824_720#"
merge "m1_824_720#" "ff_13/nmos_2/a_n1_n17#"
merge "ff_13/nmos_2/a_n1_n17#" "m1_996_719#"
merge "m1_996_719#" "m1_1085_718#"
merge "m1_1085_718#" "ff_15/nmos_4/a_n1_n17#"
merge "ff_15/nmos_4/a_n1_n17#" "ff_15/nmos_2/a_n1_n17#"
merge "ff_15/nmos_2/a_n1_n17#" "m1_1367_721#"
merge "m1_1367_721#" "m1_1460_720#"
merge "ff_16/pmos_2/a_0_n10#" "ff_14/nmos_3/a_0_n10#" -656.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -142 -610 0 0 0 0 0 0 0 0 0 0
merge "ff_14/nmos_3/a_0_n10#" "ff_14/pmos_2/a_0_n10#"
merge "ff_14/pmos_2/a_0_n10#" "ff_12/nmos_3/a_0_n10#"
merge "ff_12/nmos_3/a_0_n10#" "ff_12/pmos_2/a_0_n10#"
merge "ff_12/pmos_2/a_0_n10#" "ff_10/nmos_3/a_0_n10#"
merge "ff_10/nmos_3/a_0_n10#" "ff_10/pmos_2/a_0_n10#"
merge "ff_10/pmos_2/a_0_n10#" "ff_16/nmos_2/a_0_n10#"
merge "ff_16/nmos_2/a_0_n10#" "ff_16/nmos_3/a_0_n10#"
merge "ff_16/nmos_3/a_0_n10#" "ff_16/pmos_1/a_0_n10#"
merge "ff_16/pmos_1/a_0_n10#" "ff_14/nmos_2/a_0_n10#"
merge "ff_14/nmos_2/a_0_n10#" "ff_14/pmos_1/a_0_n10#"
merge "ff_14/pmos_1/a_0_n10#" "ff_12/nmos_2/a_0_n10#"
merge "ff_12/nmos_2/a_0_n10#" "ff_12/pmos_1/a_0_n10#"
merge "ff_12/pmos_1/a_0_n10#" "ff_10/nmos_2/a_0_n10#"
merge "ff_10/nmos_2/a_0_n10#" "ff_10/pmos_1/a_0_n10#"
merge "ff_10/pmos_1/a_0_n10#" "ff_8/pmos_2/a_0_n10#"
merge "ff_8/pmos_2/a_0_n10#" "ff_7/pmos_2/a_0_n10#"
merge "ff_7/pmos_2/a_0_n10#" "ff_15/nmos_2/a_0_n10#"
merge "ff_15/nmos_2/a_0_n10#" "ff_15/nmos_3/a_0_n10#"
merge "ff_15/nmos_3/a_0_n10#" "ff_15/pmos_2/a_0_n10#"
merge "ff_15/pmos_2/a_0_n10#" "ff_15/pmos_1/a_0_n10#"
merge "ff_15/pmos_1/a_0_n10#" "ff_13/nmos_3/a_0_n10#"
merge "ff_13/nmos_3/a_0_n10#" "ff_13/nmos_2/a_0_n10#"
merge "ff_13/nmos_2/a_0_n10#" "ff_13/pmos_1/a_0_n10#"
merge "ff_13/pmos_1/a_0_n10#" "ff_13/pmos_2/a_0_n10#"
merge "ff_13/pmos_2/a_0_n10#" "ff_11/nmos_3/a_0_n10#"
merge "ff_11/nmos_3/a_0_n10#" "ff_11/nmos_2/a_0_n10#"
merge "ff_11/nmos_2/a_0_n10#" "ff_11/pmos_1/a_0_n10#"
merge "ff_11/pmos_1/a_0_n10#" "ff_11/pmos_2/a_0_n10#"
merge "ff_11/pmos_2/a_0_n10#" "ff_9/nmos_3/a_0_n10#"
merge "ff_9/nmos_3/a_0_n10#" "ff_9/nmos_2/a_0_n10#"
merge "ff_9/nmos_2/a_0_n10#" "ff_9/pmos_1/a_0_n10#"
merge "ff_9/pmos_1/a_0_n10#" "ff_9/pmos_2/a_0_n10#"
merge "ff_9/pmos_2/a_0_n10#" "ff_8/nmos_2/a_0_n10#"
merge "ff_8/nmos_2/a_0_n10#" "ff_8/nmos_3/a_0_n10#"
merge "ff_8/nmos_3/a_0_n10#" "ff_8/pmos_1/a_0_n10#"
merge "ff_8/pmos_1/a_0_n10#" "ff_7/nmos_2/a_0_n10#"
merge "ff_7/nmos_2/a_0_n10#" "ff_7/nmos_3/a_0_n10#"
merge "ff_7/nmos_3/a_0_n10#" "ff_7/pmos_1/a_0_n10#"
merge "ff_7/pmos_1/a_0_n10#" "ff_0/pmos_2/a_0_n10#"
merge "ff_0/pmos_2/a_0_n10#" "cla5_final_without_ff_0/clk"
merge "cla5_final_without_ff_0/clk" "ff_6/nmos_3/a_0_n10#"
merge "ff_6/nmos_3/a_0_n10#" "ff_6/pmos_1/a_0_n10#"
merge "ff_6/pmos_1/a_0_n10#" "ff_6/pmos_2/a_0_n10#"
merge "ff_6/pmos_2/a_0_n10#" "ff_0/nmos_3/a_0_n10#"
merge "ff_0/nmos_3/a_0_n10#" "ff_0/nmos_2/a_0_n10#"
merge "ff_0/nmos_2/a_0_n10#" "ff_0/pmos_1/a_0_n10#"
merge "ff_0/pmos_1/a_0_n10#" "ff_6/nmos_2/a_0_n10#"
merge "ff_6/nmos_2/a_0_n10#" "ff_1/nmos_3/a_0_n10#"
merge "ff_1/nmos_3/a_0_n10#" "ff_1/pmos_2/a_0_n10#"
merge "ff_1/pmos_2/a_0_n10#" "ff_1/nmos_2/a_0_n10#"
merge "ff_1/nmos_2/a_0_n10#" "ff_1/pmos_1/a_0_n10#"
merge "ff_1/pmos_1/a_0_n10#" "ff_2/nmos_3/a_0_n10#"
merge "ff_2/nmos_3/a_0_n10#" "ff_2/pmos_2/a_0_n10#"
merge "ff_2/pmos_2/a_0_n10#" "ff_2/nmos_2/a_0_n10#"
merge "ff_2/nmos_2/a_0_n10#" "ff_2/pmos_1/a_0_n10#"
merge "ff_2/pmos_1/a_0_n10#" "ff_3/nmos_2/a_0_n10#"
merge "ff_3/nmos_2/a_0_n10#" "ff_3/pmos_1/a_0_n10#"
merge "ff_3/pmos_1/a_0_n10#" "ff_3/nmos_3/a_0_n10#"
merge "ff_3/nmos_3/a_0_n10#" "ff_3/pmos_2/a_0_n10#"
merge "ff_3/pmos_2/a_0_n10#" "ff_4/nmos_3/a_0_n10#"
merge "ff_4/nmos_3/a_0_n10#" "ff_4/nmos_2/a_0_n10#"
merge "ff_4/nmos_2/a_0_n10#" "ff_4/pmos_1/a_0_n10#"
merge "ff_4/pmos_1/a_0_n10#" "ff_4/pmos_2/a_0_n10#"
merge "ff_4/pmos_2/a_0_n10#" "ff_5/nmos_3/a_0_n10#"
merge "ff_5/nmos_3/a_0_n10#" "ff_5/nmos_2/a_0_n10#"
merge "ff_5/nmos_2/a_0_n10#" "ff_5/pmos_1/a_0_n10#"
merge "ff_5/pmos_1/a_0_n10#" "ff_5/pmos_2/a_0_n10#"
merge "ff_5/pmos_2/a_0_n10#" "clk"
merge "ff_12/m1_n14_n56#" "B2_in" -78.1065 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -95 -48 0 0 0 0 0 0 0 0 0 0
merge "ff_11/m1_n14_n56#" "A2_in" -22.4586 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 -18 0 0 0 0 0 0 0 0 0 0
merge "ff_0/inverter_0/out" "Cout_f" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "ff_10/m1_n14_n56#" "B1_in" -23.7222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18 -18 0 0 0 0 0 0 0 0 0 0
merge "ff_8/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/inverter_1/in" -3103.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 -24 -2220 -533 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/inverter_1/in" "m1_263_619#"
merge "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/inverter_1/in" "m1_1463_623#" -1566.89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -31 -516 -279 0 0 0 0 0 0 0 0
merge "ff_13/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/An" -253.559 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 -8 -45 -36 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/An" "m1_1139_786#"
merge "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/inverter_1/in" "cla5_final_without_ff_0/B2" -2405.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -95 -87 -1373 -417 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/B2" "m1_845_616#"
merge "ff_11/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/An" -1033.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -309 -179 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_2/xorg_0/An" "m1_877_788#"
merge "cla5_final_without_ff_0/Cout" "ff_0/m1_n14_n56#" -423.07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -578 -240 0 0 0 0 0 0 0 0 0 0
merge "ff_0/m1_n14_n56#" "m1_1629_449#"
merge "ff_16/inverter_0/out" "m1_1703_908#" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "ff_7/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/An" -1383.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -497 -253 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_0/xorg_0/An" "m1_207_803#"
merge "cla5_final_without_ff_0/S2" "ff_3/m1_n14_n56#" -46.6053 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27 -38 0 0 0 0 0 0 0 0 0 0
merge "ff_3/m1_n14_n56#" "m1_916_n74#"
merge "ff_9/m1_n14_n56#" "A1_in" -14.5512 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 0 0 0 0 0 0 0 0
merge "ff_0/inverter_0/vdd!" "ff_0/pmos_3/a_n1_2#" -5187.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1019 -839 -598 -776 0 0 0 0 0 0 0 0
merge "ff_0/pmos_3/a_n1_2#" "ff_0/pmos_2/a_n1_2#"
merge "ff_0/pmos_2/a_n1_2#" "ff_0/pmos_0/a_n1_2#"
merge "ff_0/pmos_0/a_n1_2#" "ff_1/inverter_0/vdd!"
merge "ff_1/inverter_0/vdd!" "ff_1/pmos_3/a_n1_2#"
merge "ff_1/pmos_3/a_n1_2#" "ff_1/pmos_2/a_n1_2#"
merge "ff_1/pmos_2/a_n1_2#" "ff_1/pmos_0/a_n1_2#"
merge "ff_1/pmos_0/a_n1_2#" "cla5_final_without_ff_0/xorg_4/pmos_2/a_n1_2#"
merge "cla5_final_without_ff_0/xorg_4/pmos_2/a_n1_2#" "m1_1468_150#"
merge "m1_1468_150#" "ff_2/inverter_0/vdd!"
merge "ff_2/inverter_0/vdd!" "ff_2/pmos_3/a_n1_2#"
merge "ff_2/pmos_3/a_n1_2#" "ff_2/pmos_2/a_n1_2#"
merge "ff_2/pmos_2/a_n1_2#" "ff_2/pmos_0/a_n1_2#"
merge "ff_2/pmos_0/a_n1_2#" "ff_3/inverter_0/vdd!"
merge "ff_3/inverter_0/vdd!" "ff_3/pmos_3/a_n1_2#"
merge "ff_3/pmos_3/a_n1_2#" "ff_3/pmos_2/a_n1_2#"
merge "ff_3/pmos_2/a_n1_2#" "ff_3/pmos_0/a_n1_2#"
merge "ff_3/pmos_0/a_n1_2#" "ff_4/inverter_0/vdd!"
merge "ff_4/inverter_0/vdd!" "ff_4/pmos_3/a_n1_2#"
merge "ff_4/pmos_3/a_n1_2#" "ff_4/pmos_2/a_n1_2#"
merge "ff_4/pmos_2/a_n1_2#" "ff_4/pmos_0/a_n1_2#"
merge "ff_4/pmos_0/a_n1_2#" "ff_5/inverter_0/vdd!"
merge "ff_5/inverter_0/vdd!" "ff_5/pmos_3/a_n1_2#"
merge "ff_5/pmos_3/a_n1_2#" "ff_5/pmos_2/a_n1_2#"
merge "ff_5/pmos_2/a_n1_2#" "ff_5/pmos_0/a_n1_2#"
merge "ff_5/pmos_0/a_n1_2#" "m1_340_n16#"
merge "m1_340_n16#" "m1_637_n14#"
merge "m1_637_n14#" "m1_983_n7#"
merge "m1_983_n7#" "m1_1240_n9#"
merge "ff_15/m1_n14_n56#" "A4_in" -16.1406 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -18 0 0 0 0 0 0 0 0 0 0
merge "ff_14/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" -2145.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51 -20 -1473 -496 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_3/xorg_0/inverter_1/in" "m1_1144_619#"
merge "ff_3/inverter_0/out" "S2_f" -25.0944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -20 0 0 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/clk_mca" "clk_mca" -2.9418 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 0
merge "ff_4/inverter_0/out" "S1_f" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "ff_15/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/An" -811.843 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -271 -146 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_4/xorg_0/An" "m1_1514_788#"
merge "ff_10/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/inverter_1/in" -3326.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219 -22 -1681 -641 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/inverter_1/in" "cla5_final_without_ff_0/B1"
merge "cla5_final_without_ff_0/B1" "m1_550_620#"
merge "ff_8/m1_n14_n56#" "m1_228_773#" -19.8228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 0 0 0 0 0 0 0 0
merge "ff_5/inverter_0/out" "S0_f" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "ff_7/m1_n14_n56#" "A0_in" -18.9837 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3 -18 0 0 0 0 0 0 0 0 0 0
merge "ff_6/m1_n14_n56#" "Cin_in" -19.8228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 0 0 0 0 0 0 0 0
merge "ff_12/inverter_0/out" "m1_941_922#" 11.5698 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -8 78 0 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/S0" "ff_5/m1_n14_n56#" -28.2633 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7 -26 0 0 0 0 0 0 0 0 0 0
merge "ff_5/m1_n14_n56#" "m1_278_n64#"
merge "cla5_final_without_ff_0/S1" "ff_4/m1_n14_n56#" -41.8569 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -31 -32 0 0 0 0 0 0 0 0 0 0
merge "ff_4/m1_n14_n56#" "m1_580_n74#"
merge "cla5_final_without_ff_0/inverter_6/vdd!" "ff_6/inverter_0/vdd!" -50.5146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 -46 0 0 0 0 0 0 0 0 0 0
merge "ff_6/inverter_0/vdd!" "ff_6/pmos_3/a_n1_2#"
merge "ff_6/pmos_3/a_n1_2#" "ff_6/pmos_2/a_n1_2#"
merge "ff_6/pmos_2/a_n1_2#" "ff_6/pmos_0/a_n1_2#"
merge "ff_6/pmos_0/a_n1_2#" "m1_n165_468#"
merge "m1_n165_468#" "m1_n32_467#"
merge "cla5_final_without_ff_0/Cin" "ff_6/inverter_0/out" -21.726 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 -18 -18 0 0 0 0 0 0
merge "ff_6/inverter_0/out" "m1_n25_441#"
merge "cla5_final_without_ff_0/S3" "ff_2/m1_n14_n56#" -25.6275 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5 -24 0 0 0 0 0 0 0 0 0 0
merge "ff_2/m1_n14_n56#" "m1_1197_n53#"
merge "cla5_final_without_ff_0/S4" "ff_1/m1_n14_n56#" -244.447 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -685 -28 0 0 0 0 0 0 0 0 0 0
merge "ff_1/m1_n14_n56#" "m1_1490_79#"
merge "ff_9/inverter_0/out" "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/An" -1917.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -538 -351 0 0 0 0 0 0 0 0
merge "cla5_final_without_ff_0/1bit_mcl_1/xorg_0/An" "m1_649_780#"
merge "ff_14/m1_n14_n56#" "B3_in" -78.8271 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -129 -38 0 0 0 0 0 0 0 0 0 0
merge "ff_2/inverter_0/out" "S3_f" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "ff_16/m1_n14_n56#" "B4_in" -54.6558 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -62 -35 0 0 0 0 0 0 0 0 0 0
