Source Block: oh/emmu/hdl/emmu.v@88:98@HdlStmAssign
   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :
	                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :
			                                   6'b000000 ;

   //write data
   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};

   //todo: implement readback? worth it?
   assign mi_dout[DW-1:0] = 'b0;

   /*****************************/

Diff Content:
- 93    assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};
+ 93    assign mem_data[MW-1:0] = {reg_data[31:0], reg_data[31:0]};

Clone Blocks:
Clone Blocks 1:
oh/emmu/hdl/emmu.v@83:95
   /*****************************/
   /*MMU WRITE LOGIC            */
   /*****************************/

   //write controls
   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :
	                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :
			                                   6'b000000 ;

   //write data
   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};

   //todo: implement readback? worth it?

