/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  reg [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [24:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [8:0] celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [10:0] celloutsig_0_51z;
  wire [27:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_11z ? celloutsig_0_11z : celloutsig_0_5z;
  assign celloutsig_0_81z = celloutsig_0_44z[4] ? celloutsig_0_10z : celloutsig_0_52z[11];
  assign celloutsig_0_12z = celloutsig_0_10z ? celloutsig_0_11z : celloutsig_0_28z;
  assign celloutsig_0_31z = !(celloutsig_0_22z[3] ? celloutsig_0_24z[4] : celloutsig_0_6z);
  assign celloutsig_0_32z = !(celloutsig_0_0z ? celloutsig_0_18z[10] : celloutsig_0_11z);
  assign celloutsig_0_36z = !(celloutsig_0_3z ? celloutsig_0_18z[2] : celloutsig_0_15z[3]);
  assign celloutsig_0_42z = !(celloutsig_0_31z ? celloutsig_0_0z : celloutsig_0_8z[2]);
  assign celloutsig_0_48z = !(celloutsig_0_41z ? celloutsig_0_42z : celloutsig_0_23z);
  assign celloutsig_0_1z = !(in_data[16] ? in_data[17] : celloutsig_0_0z);
  assign celloutsig_0_23z = !(celloutsig_0_28z ? celloutsig_0_11z : celloutsig_0_20z);
  assign celloutsig_0_69z = ~(celloutsig_0_8z[1] | celloutsig_0_3z);
  assign celloutsig_1_13z = ~(celloutsig_1_0z[4] | celloutsig_1_8z);
  assign celloutsig_0_20z = ~celloutsig_0_12z;
  assign celloutsig_0_17z = ~celloutsig_0_0z;
  assign celloutsig_1_11z = ~celloutsig_1_7z[0];
  assign celloutsig_0_28z = ~celloutsig_0_11z;
  assign celloutsig_0_0z = ~((in_data[38] | in_data[20]) & (in_data[55] | in_data[22]));
  assign celloutsig_0_62z = ~((celloutsig_0_52z[14] | celloutsig_0_53z) & (celloutsig_0_60z[6] | celloutsig_0_48z));
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_28z) & (celloutsig_0_3z | celloutsig_0_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_11z | in_data[29]) & (celloutsig_0_12z | celloutsig_0_9z));
  assign celloutsig_0_30z = celloutsig_0_23z | celloutsig_0_16z;
  assign celloutsig_0_33z = in_data[85] | celloutsig_0_26z;
  assign celloutsig_0_41z = celloutsig_0_3z | celloutsig_0_40z[0];
  assign celloutsig_0_80z = celloutsig_0_8z[0] | celloutsig_0_75z;
  assign celloutsig_1_16z = celloutsig_1_7z[1] | celloutsig_1_0z[0];
  assign celloutsig_0_14z = celloutsig_0_4z[1] | celloutsig_0_4z[3];
  assign celloutsig_0_52z = { celloutsig_0_49z[7:2], celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_50z, celloutsig_0_34z } / { 1'h1, celloutsig_0_24z[11:4], celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_40z, celloutsig_0_28z };
  assign celloutsig_1_5z = { celloutsig_1_0z[7:6], celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[126:121], celloutsig_1_4z };
  assign celloutsig_0_53z = { celloutsig_0_51z[9:5], celloutsig_0_17z, celloutsig_0_12z } === celloutsig_0_52z[20:14];
  assign celloutsig_0_26z = { celloutsig_0_18z[8:6], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_28z } === { celloutsig_0_24z[10:4], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_11z = { in_data[11:7], celloutsig_0_1z } < { in_data[21:18], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[31], celloutsig_0_4z, celloutsig_0_4z } < { celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_14z = { celloutsig_1_7z[1], celloutsig_1_4z, celloutsig_1_13z } < { celloutsig_1_5z[7:5], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_27z } < { celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { in_data[189:188], celloutsig_1_1z, 1'h1 } : celloutsig_1_0z[10:3];
  assign celloutsig_1_18z = celloutsig_1_10z ? { in_data[155:149], celloutsig_1_13z } : { celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_15z[1] ? { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_15z[3:2], 1'h1, celloutsig_0_15z[0], celloutsig_0_15z[3:2], 1'h1, celloutsig_0_15z[0], celloutsig_0_17z } : { in_data[64], celloutsig_0_15z[3:2], 1'h0, celloutsig_0_15z[0], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_15z[3:2], 1'h0, celloutsig_0_15z[0] };
  assign celloutsig_0_27z = celloutsig_0_11z ? { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_3z } : celloutsig_0_13z;
  assign celloutsig_0_37z = in_data[27:23] != { celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_75z = { celloutsig_0_11z, celloutsig_0_46z, celloutsig_0_69z, celloutsig_0_62z } != { celloutsig_0_20z, celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_56z, celloutsig_0_26z };
  assign celloutsig_1_8z = { celloutsig_1_7z[6:1], celloutsig_1_3z } != celloutsig_1_0z[9:0];
  assign celloutsig_1_0z = ~ in_data[187:176];
  assign celloutsig_1_1z = ~ in_data[143:139];
  assign celloutsig_1_7z = ~ celloutsig_1_4z;
  assign celloutsig_0_39z = { in_data[74:73], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_8z } | { celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_4z = in_data[57:50] | { in_data[35:33], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_18z[9:7], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z } | { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_50z = ~^ { celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_1z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_49z = { celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_1z } >>> { celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_37z };
  assign celloutsig_0_56z = { celloutsig_0_39z[6:3], celloutsig_0_6z } >>> { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_50z };
  assign celloutsig_0_60z = { in_data[92:87], celloutsig_0_53z } >>> { celloutsig_0_46z, celloutsig_0_50z };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z } >>> { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_11z } >>> { celloutsig_0_21z[2], celloutsig_0_18z };
  assign celloutsig_0_44z = { celloutsig_0_40z[2:0], celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_28z } ~^ { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_18z[9:0] ~^ { celloutsig_0_18z[11:7], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_34z = { celloutsig_0_4z[5:4], celloutsig_0_12z } ^ { celloutsig_0_27z[1:0], celloutsig_0_16z };
  assign celloutsig_0_40z = in_data[74:70] ^ { celloutsig_0_22z[4:2], celloutsig_0_20z, celloutsig_0_28z };
  assign celloutsig_0_46z = { celloutsig_0_13z, celloutsig_0_27z } ^ { in_data[79:77], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_29z };
  assign celloutsig_0_15z = { celloutsig_0_4z[4:2], celloutsig_0_10z } ^ { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_51z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_51z = { celloutsig_0_21z[8:0], celloutsig_0_29z, celloutsig_0_29z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[73:70], celloutsig_0_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_3z = in_data[113:110];
  always_latch
    if (clkin_data[64]) celloutsig_0_19z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[9] & celloutsig_1_0z[3]) | (in_data[187] & celloutsig_1_1z[0]));
  assign celloutsig_1_10z = ~((celloutsig_1_4z[5] & celloutsig_1_0z[9]) | (celloutsig_1_1z[1] & celloutsig_1_4z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_5z[12] & celloutsig_1_16z) | (celloutsig_1_2z & celloutsig_1_3z[3]));
  assign celloutsig_0_25z = ~((celloutsig_0_15z[2] & celloutsig_0_19z[2]) | (celloutsig_0_19z[1] & celloutsig_0_23z));
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
