

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Tue Mar  9 14:42:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_axi_lite
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 4.966 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 26.666 ns | 26.666 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %a) nounwind" [example.cpp:103]   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%b_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %b) nounwind" [example.cpp:103]   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [2/2] (1.00ns)   --->   "%c_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %c) nounwind" [example.cpp:103]   --->   Operation 6 'read' 'c_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 7 [1/2] (1.00ns)   --->   "%c_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %c) nounwind" [example.cpp:103]   --->   Operation 7 'read' 'c_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 8 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i8 %a_read, %c_read" [example.cpp:103]   --->   Operation 8 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i8 %add_ln103, %b_read" [example.cpp:103]   --->   Operation 9 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i8P(i8* %c, i8 %add_ln103_1) nounwind" [example.cpp:103]   --->   Operation 10 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b) nounwind, !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %c) nounwind, !map !17"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [example.cpp:98]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [example.cpp:99]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %c, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [example.cpp:100]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [example.cpp:101]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i8P(i8* %c, i8 %add_ln103_1) nounwind" [example.cpp:103]   --->   Operation 19 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [example.cpp:104]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read              (read         ) [ 0010]
b_read              (read         ) [ 0010]
c_read              (read         ) [ 0000]
add_ln103           (add          ) [ 0000]
add_ln103_1         (add          ) [ 0001]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
spectopmodule_ln0   (spectopmodule) [ 0000]
specinterface_ln98  (specinterface) [ 0000]
specinterface_ln99  (specinterface) [ 0000]
specinterface_ln100 (specinterface) [ 0000]
specinterface_ln101 (specinterface) [ 0000]
write_ln103         (write        ) [ 0000]
ret_ln104           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i8P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="a_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="b_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="add_ln103_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="1"/>
<pin id="55" dir="0" index="1" bw="8" slack="0"/>
<pin id="56" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln103_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="1"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="a_read_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="1"/>
<pin id="66" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="69" class="1005" name="b_read_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="1"/>
<pin id="71" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="74" class="1005" name="add_ln103_1_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="1"/>
<pin id="76" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="40" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="62"><net_src comp="53" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="58" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="67"><net_src comp="28" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="72"><net_src comp="34" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 }
 - Input state : 
	Port: example : a | {1 }
	Port: example : b | {1 }
	Port: example : c | {1 }
  - Chain level:
	State 1
	State 2
		add_ln103_1 : 1
		write_ln103 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln103_fu_53  |    0    |    8    |
|          | add_ln103_1_fu_58 |    0    |    8    |
|----------|-------------------|---------|---------|
|          | a_read_read_fu_28 |    0    |    0    |
|   read   | b_read_read_fu_34 |    0    |    0    |
|          |   grp_read_fu_40  |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_46  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    16   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   a_read_reg_64  |    8   |
|add_ln103_1_reg_74|    8   |
|   b_read_reg_69  |    8   |
+------------------+--------+
|       Total      |   24   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_46 |  p2  |   2  |   8  |   16   ||    3    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  0.466  ||    3    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   16   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    3   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   24   |   19   |
+-----------+--------+--------+--------+
