<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/stm32/include/periph/cpu_fmc.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cpu__fmc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cpu_fmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu__fmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2023 Gunar Schorcht</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef PERIPH_CPU_FMC_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PERIPH_CPU_FMC_H</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu__gpio_8h.html">periph/cpu_gpio.h</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#ifndef FMC_BANK_CONFIG</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gaed7a824162ea5775855d1fde267aaeed">   75</a></span>&#160;<span class="preprocessor">#define FMC_BANK_CONFIG(n)  (&amp;fmc_bank_config[n])</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if MODULE_PERIPH_FMC_32BIT || DOXYGEN</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ga01f9230e11a78288f576ae2e9d92f5d4">   87</a></span>&#160;<span class="preprocessor">#define FMC_DATA_PIN_NUMOF      (32)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#elif MODULE_PERIPH_FMC_16BIT</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define FMC_DATA_PIN_NUMOF      (16)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define FMC_DATA_PIN_NUMOF      (8)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if MODULE_PERIPH_FMC_NOR_SRAM || DOXYGEN</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ga4c376973f7069198f5f31c4593383597">  105</a></span>&#160;<span class="preprocessor">#define FMC_ADDR_PIN_NUMOF      (26)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#elif MODULE_PERIPH_FMC_SDRAM</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define FMC_ADDR_PIN_NUMOF      (13)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define FMC_ADDR_PIN_NUMOF      (0)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#if DOXYGEN</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gaa0c9f4159e5629c9ed5c62118a4b110c">  123</a></span>&#160;<span class="preprocessor">#define FMC_RAM_ADDR    0x60000000</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ga237ddf955cf211da2030064d96f80c0e">  137</a></span>&#160;<span class="preprocessor">#define FMC_RAM_LEN     1024K</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">  147</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3">  148</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3">FMC_MODE_A</a> = 0,             </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc">  149</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc">FMC_MODE_B</a> = 1,             </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22">  150</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22">FMC_MODE_C</a> = 2,             </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e">  151</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e">FMC_MODE_D</a> = 3,             </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;} <a class="code" href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html">  160</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#abc5527011dd220f3359408819449055d">  161</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a> <a class="code" href="structfmc__nor__sram__timing__t.html#abc5527011dd220f3359408819449055d">mode</a>;     </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#a385419a8feac996dce9e1a5aa4d5e32d">  163</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__timing__t.html#a385419a8feac996dce9e1a5aa4d5e32d">clk_div</a>;            </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#ad62e34cd58399caf992dc0ab154bbb25">  164</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__timing__t.html#ad62e34cd58399caf992dc0ab154bbb25">addr_setup</a>;         </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#a969394807c74d5dc63020103cad09ea7">  165</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__timing__t.html#a969394807c74d5dc63020103cad09ea7">addr_hold</a>;          </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#a8bdbd04baf625a913117f8773ede93a2">  166</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__timing__t.html#a8bdbd04baf625a913117f8773ede93a2">data_setup</a>;         </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#ae8a5e95506ad984d6be36e089885be30">  167</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__timing__t.html#ae8a5e95506ad984d6be36e089885be30">data_latency</a>;       </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__timing__t.html#a29055136b6901800917bdfccdd5553fa">  169</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__timing__t.html#a29055136b6901800917bdfccdd5553fa">bus_turnaround</a>;     </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;} <a class="code" href="structfmc__nor__sram__timing__t.html">fmc_nor_sram_timing_t</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html">  175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html#aa1403542c0365a09a2c7b6989c40ff90">  176</a></span>&#160;    uint8_t <a class="code" href="structfmc__nor__sram__bank__conf__t.html#aa1403542c0365a09a2c7b6989c40ff90">sub_bank</a>;               </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html#a83050d5e64d0a45822fe7658537c3d1b">  177</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__nor__sram__bank__conf__t.html#a83050d5e64d0a45822fe7658537c3d1b">mux_enable</a>;                </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html#a772e3a3075d817b6188f8dab5d0ae5cc">  179</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__nor__sram__bank__conf__t.html#a772e3a3075d817b6188f8dab5d0ae5cc">wait_enable</a>;               </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html#a02b8c33ed215dd40fcab8add7b2291c1">  181</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__nor__sram__bank__conf__t.html#a02b8c33ed215dd40fcab8add7b2291c1">ext_mode</a>;                  </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html#ada1c5d922ed9a2100b6bbc2c7c3f3063">  183</a></span>&#160;    <a class="code" href="structfmc__nor__sram__timing__t.html">fmc_nor_sram_timing_t</a> <a class="code" href="structfmc__nor__sram__bank__conf__t.html#ada1c5d922ed9a2100b6bbc2c7c3f3063">r_timing</a>; </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structfmc__nor__sram__bank__conf__t.html#a3449e02f45d470862eaee5e5754bbbf8">  185</a></span>&#160;    <a class="code" href="structfmc__nor__sram__timing__t.html">fmc_nor_sram_timing_t</a> <a class="code" href="structfmc__nor__sram__bank__conf__t.html#a3449e02f45d470862eaee5e5754bbbf8">w_timing</a>; </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="structfmc__nor__sram__bank__conf__t.html">fmc_nor_sram_bank_conf_t</a>;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">  197</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    FMC_BURST_LENGTH_1 = 0,     <span class="comment">/* Burst length is 1 */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    FMC_BURST_LENGTH_2 = 1,     <span class="comment">/* Burst length is 2 */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    FMC_BURST_LENGTH_4 = 2,     <span class="comment">/* Burst length is 4 */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    FMC_BURST_LENGTH_8 = 3,     <span class="comment">/* Burst length is 8 */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    FMC_BURST_LENGTH_16 = 4,    <span class="comment">/* Burst length is 16 */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    FMC_BURST_LENGTH_32 = 5,    <span class="comment">/* Burst length is 32 */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    FMC_BURST_LENGTH_64 = 6,    <span class="comment">/* Burst length is 64 */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    FMC_BURST_LENGTH_FULL = 7,  <span class="comment">/* Burst length is full page */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html">  211</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#a8ed1ae8eee670c643a7b53e27e0dffa2">  212</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#a8ed1ae8eee670c643a7b53e27e0dffa2">row_to_col_delay</a>;   </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#a60d0fdf530ff19c28bb0080df94214b3">  215</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#a60d0fdf530ff19c28bb0080df94214b3">row_precharge</a>;      </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#aee5b040a5d32e0bfc0765b339b0baa2d">  218</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#aee5b040a5d32e0bfc0765b339b0baa2d">recovery_delay</a>;     </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#a76897cf4de830e4a78e00652d80f785a">  221</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#a76897cf4de830e4a78e00652d80f785a">row_cylce</a>;          </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#ab4222b744549928b12b6b0857dec0a96">  224</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#ab4222b744549928b12b6b0857dec0a96">self_refresh</a>;       </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#abce0c194159cb57615f1aecc106fe84b">  226</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#abce0c194159cb57615f1aecc106fe84b">exit_self_refresh</a>;  </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#a9bdccc07217144775ff9a4a2b08eecfa">  229</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#a9bdccc07217144775ff9a4a2b08eecfa">load_mode_register</a>; </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structfmc__sdram__timing__t.html#a15daec6ab4fef5c6413088e501982743">  232</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__timing__t.html#a15daec6ab4fef5c6413088e501982743">refresh_period</a>;     </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;} <a class="code" href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html">  238</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#af5d40cdae8550847e1c30411036c2bf5">  239</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__bank__conf__t.html#af5d40cdae8550847e1c30411036c2bf5">clk_period</a>;          </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#a975d480330b3ed13f9d911cd2bdce50e">  240</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__bank__conf__t.html#a975d480330b3ed13f9d911cd2bdce50e">row_bits</a>;            </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#a4e8d8bf814df1781c7a3dda7e362acc7">  241</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__bank__conf__t.html#a4e8d8bf814df1781c7a3dda7e362acc7">col_bits</a>;            </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#a082c58632158fe40ebd8b920d9421789">  242</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__bank__conf__t.html#a082c58632158fe40ebd8b920d9421789">cas_latency</a>;         </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#ad01b87222a382282821dc054de1cbe72">  243</a></span>&#160;    uint8_t <a class="code" href="structfmc__sdram__bank__conf__t.html#ad01b87222a382282821dc054de1cbe72">read_delay</a>;          </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#ae56c61616bf2e2cfe6846c9f2aef1fba">  244</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__sdram__bank__conf__t.html#ae56c61616bf2e2cfe6846c9f2aef1fba">four_banks</a>;             </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#acfe65b240f4326971e271cb515bbf4d8">  245</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__sdram__bank__conf__t.html#acfe65b240f4326971e271cb515bbf4d8">write_protect</a>;          </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#a551b241d81ca6f075e2ef2e21e85068c">  246</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__sdram__bank__conf__t.html#a551b241d81ca6f075e2ef2e21e85068c">burst_read</a>;             </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#a3a42002220ac474bbb8163ddb0877207">  247</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__sdram__bank__conf__t.html#a3a42002220ac474bbb8163ddb0877207">burst_write</a>;            </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#adbe62613538218d0762560b956c5d6b1">  248</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structfmc__sdram__bank__conf__t.html#adbe62613538218d0762560b956c5d6b1">burst_interleaved</a>;      </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#ab510edf13a01e865e27f8a9d9f6c38ad">  249</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a> <a class="code" href="structfmc__sdram__bank__conf__t.html#ab510edf13a01e865e27f8a9d9f6c38ad">burst_len</a>; </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structfmc__sdram__bank__conf__t.html#ac15bdc59c82737558a7d2a3e51342b0a">  250</a></span>&#160;    <a class="code" href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a> <a class="code" href="structfmc__sdram__bank__conf__t.html#ac15bdc59c82737558a7d2a3e51342b0a">timing</a>;   </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;} <a class="code" href="structfmc__sdram__bank__conf__t.html">fmc_sdram_bank_conf_t</a>;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structfmc__gpio__t.html">  261</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structfmc__gpio__t.html#a675c86ab7e8700d3db09c087ba0b212a">  262</a></span>&#160;    gpio_t <a class="code" href="structfmc__gpio__t.html#a675c86ab7e8700d3db09c087ba0b212a">pin</a>;                 </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structfmc__gpio__t.html#ab183760989056f6016ac7265312644cf">  263</a></span>&#160;    <a class="code" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> <a class="code" href="structfmc__gpio__t.html#ab183760989056f6016ac7265312644cf">af</a>;               </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html">  278</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a22b493b61773e8eacb13ff66f7f4ad4f">  279</a></span>&#160;    uint8_t <a class="code" href="structfmc__conf__t.html#a22b493b61773e8eacb13ff66f7f4ad4f">bus</a>;                         </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a9424326653bb485fff93381efbfd57af">  280</a></span>&#160;    uint32_t <a class="code" href="structfmc__conf__t.html#a9424326653bb485fff93381efbfd57af">rcc_mask</a>;                   </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a1dc115cd83588853e79128db852b5e44">  281</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> data[<a class="code" href="group__cpu__stm32__periph__fmc.html#ga01f9230e11a78288f576ae2e9d92f5d4">FMC_DATA_PIN_NUMOF</a>]; </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if FMC_ADDR_PIN_NUMOF || DOXYGEN</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#acc10dbc1374e4b5e4f825147fae4037e">  283</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> addr[<a class="code" href="group__cpu__stm32__periph__fmc.html#ga4c376973f7069198f5f31c4593383597">FMC_ADDR_PIN_NUMOF</a>]; </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">/* signals used by all kind of memories */</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a3a23ed9f4e91961f6e8526f1e8741116">  286</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> <a class="code" href="structfmc__conf__t.html#a3a23ed9f4e91961f6e8526f1e8741116">nbl0_pin</a>;                 </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a4397e7b5b0ba8355b9967041f787ba41">  287</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> <a class="code" href="structfmc__conf__t.html#a4397e7b5b0ba8355b9967041f787ba41">nbl1_pin</a>;                 </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a9202fc1fb4a0afee372d44fc78b27dab">  288</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> <a class="code" href="structfmc__conf__t.html#a9202fc1fb4a0afee372d44fc78b27dab">nbl2_pin</a>;                 </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#ae93c87d3388f1a6400c6c7e096207a13">  289</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> <a class="code" href="structfmc__conf__t.html#ae93c87d3388f1a6400c6c7e096207a13">nbl3_pin</a>;                 </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structfmc__conf__t.html#a076ba399563a7a011de965fc5043cca0">  290</a></span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> <a class="code" href="structfmc__conf__t.html#a076ba399563a7a011de965fc5043cca0">nwait_pin</a>;                </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#if MODULE_PERIPH_FMC_NOR_SRAM</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">/* NORs, PSRAMs, and SRAMs use CLK, NOE, NWE, NE, and NADV signals **/</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> clk_pin;                  </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> noe_pin;                  </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> nwe_pin;                  </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> ne1_pin;                  </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> ne2_pin;                  </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> ne3_pin;                  </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> ne4_pin;                  </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> nadv_pin;                 </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* MODULE_PERIPH_FMC_NORSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#if MODULE_PERIPH_FMC_SDRAM</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">/* SDRAMs use BAx, CLK, RAS, CAS, WE, ... signals **/</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> ba0_pin;                  </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> ba1_pin;                  </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdclk_pin;                </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdnwe_pin;                </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdnras_pin;               </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdncas_pin;               </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdcke0_pin;               </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdcke1_pin;               </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdne0_pin;                </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="structfmc__gpio__t.html">fmc_gpio_t</a> sdne1_pin;                </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* MODULE_PERIPH_FMC_SDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;} <a class="code" href="structfmc__conf__t.html">fmc_conf_t</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">  320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8">  321</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8">FMC_BANK_1</a> = 1,             </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#if defined(FMC_Bank2_3_R_BASE)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    FMC_BANK_2 = 2,             </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#if defined(FMC_Bank2_3_R_BASE) || defined(FMC_Bank3_R_BASE)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    FMC_BANK_3 = 3,             </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#if defined(FMC_Bank4_R_BASE)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    FMC_BANK_4 = 4,             </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#if defined(FMC_Bank5_6_R_BASE)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    FMC_BANK_5 = 5,             </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    FMC_BANK_6 = 6,             </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;} <a class="code" href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">  340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196">  341</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196">FMC_SRAM</a> = 0,               </div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c">  342</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c">FMC_PSRAM</a> = 1,              </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052">  343</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052">FMC_NOR</a> = 2,                </div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37">  344</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37">FMC_NAND</a> = 3,               </div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8">  345</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8">FMC_SDRAM</a> = 4,              </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;} <a class="code" href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">  351</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a">  352</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a">FMC_BUS_WIDTH_8BIT</a> = 0,     </div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876">  353</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876">FMC_BUS_WIDTH_16BIT</a> = 1,    </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2">  354</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2">FMC_BUS_WIDTH_32BIT</a> = 2,    </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;} <a class="code" href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="structfmc__bank__conf__t.html">  360</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structfmc__bank__conf__t.html#ae4492f29a0c6d5e4084b9257bc5c8e0a">  361</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a> <a class="code" href="structfmc__bank__conf__t.html#ae4492f29a0c6d5e4084b9257bc5c8e0a">bank</a>;                </div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="structfmc__bank__conf__t.html#acf88b47612bca54ce7ce90524d47a4e8">  362</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a> <a class="code" href="structfmc__bank__conf__t.html#acf88b47612bca54ce7ce90524d47a4e8">mem_type</a>;        </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="structfmc__bank__conf__t.html#a37718eb26c6378acb1ecd16226306d97">  363</a></span>&#160;    <a class="code" href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a> <a class="code" href="structfmc__bank__conf__t.html#a37718eb26c6378acb1ecd16226306d97">data_width</a>;     </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="structfmc__bank__conf__t.html#a87919d7f622d6c30099f9e9e70d91236">  364</a></span>&#160;    uint32_t <a class="code" href="structfmc__bank__conf__t.html#a87919d7f622d6c30099f9e9e70d91236">address</a>;               </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structfmc__bank__conf__t.html#a9b8a15c5cf21ff566054d3d6b7a99314">  365</a></span>&#160;    uint32_t <a class="code" href="structfmc__bank__conf__t.html#a9b8a15c5cf21ff566054d3d6b7a99314">size</a>;                  </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <a class="code" href="structfmc__nor__sram__bank__conf__t.html">fmc_nor_sram_bank_conf_t</a> nor_sram;  <span class="comment">/* Configuration in case of NOR/PSRAM/SRAM */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="structfmc__sdram__bank__conf__t.html">fmc_sdram_bank_conf_t</a> sdram;        <span class="comment">/* Configuration in case of SDRAM */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    };</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;} <a class="code" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__cpu__stm32__periph__fmc.html#ga689625e82f72aff1d53930590122c815">  372</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="group__cpu__stm32__periph__fmc.html#ga689625e82f72aff1d53930590122c815">fmc_bank_id_t</a>;  </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CPU_FMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="ttc" id="structfmc__gpio__t_html_ab183760989056f6016ac7265312644cf"><div class="ttname"><a href="structfmc__gpio__t.html#ab183760989056f6016ac7265312644cf">fmc_gpio_t::af</a></div><div class="ttdeci">gpio_af_t af</div><div class="ttdoc">Alternate function. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00263">cpu_fmc.h:263</a></div></div>
<div class="ttc" id="structfmc__gpio__t_html_a675c86ab7e8700d3db09c087ba0b212a"><div class="ttname"><a href="structfmc__gpio__t.html#a675c86ab7e8700d3db09c087ba0b212a">fmc_gpio_t::pin</a></div><div class="ttdeci">gpio_t pin</div><div class="ttdoc">GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00262">cpu_fmc.h:262</a></div></div>
<div class="ttc" id="cpu__gpio_8h_html"><div class="ttname"><a href="cpu__gpio_8h.html">cpu_gpio.h</a></div><div class="ttdoc">GPIO CPU definitions for the STM32 family. </div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html_a3449e02f45d470862eaee5e5754bbbf8"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html#a3449e02f45d470862eaee5e5754bbbf8">fmc_nor_sram_bank_conf_t::w_timing</a></div><div class="ttdeci">fmc_nor_sram_timing_t w_timing</div><div class="ttdoc">Write timings (only used if fmc_nor_sram_bank_conf_t::ext_mode is true) </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00185">cpu_fmc.h:185</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_a551b241d81ca6f075e2ef2e21e85068c"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#a551b241d81ca6f075e2ef2e21e85068c">fmc_sdram_bank_conf_t::burst_read</a></div><div class="ttdeci">bool burst_read</div><div class="ttdoc">Burst read mode enabled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00246">cpu_fmc.h:246</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_a9424326653bb485fff93381efbfd57af"><div class="ttname"><a href="structfmc__conf__t.html#a9424326653bb485fff93381efbfd57af">fmc_conf_t::rcc_mask</a></div><div class="ttdeci">uint32_t rcc_mask</div><div class="ttdoc">Bit in clock enable register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00280">cpu_fmc.h:280</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_a8bdbd04baf625a913117f8773ede93a2"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#a8bdbd04baf625a913117f8773ede93a2">fmc_nor_sram_timing_t::data_setup</a></div><div class="ttdeci">uint8_t data_setup</div><div class="ttdoc">Data setup time [0..15], default 15. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00166">cpu_fmc.h:166</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_a3a23ed9f4e91961f6e8526f1e8741116"><div class="ttname"><a href="structfmc__conf__t.html#a3a23ed9f4e91961f6e8526f1e8741116">fmc_conf_t::nbl0_pin</a></div><div class="ttdeci">fmc_gpio_t nbl0_pin</div><div class="ttdoc">NBL0 pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00286">cpu_fmc.h:286</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc">FMC_MODE_B</a></div><div class="ttdoc">Access mode B. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00149">cpu_fmc.h:149</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8">FMC_SDRAM</a></div><div class="ttdoc">SDRAM Controller used. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00345">cpu_fmc.h:345</a></div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html_a83050d5e64d0a45822fe7658537c3d1b"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html#a83050d5e64d0a45822fe7658537c3d1b">fmc_nor_sram_bank_conf_t::mux_enable</a></div><div class="ttdeci">bool mux_enable</div><div class="ttdoc">Multiplexed address/data signals used (only valid for PSRAMs and NORs. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00177">cpu_fmc.h:177</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_ad01b87222a382282821dc054de1cbe72"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#ad01b87222a382282821dc054de1cbe72">fmc_sdram_bank_conf_t::read_delay</a></div><div class="ttdeci">uint8_t read_delay</div><div class="ttdoc">Delay for reading data after CAS latency in HCLKs [0..2]. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00243">cpu_fmc.h:243</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_a76897cf4de830e4a78e00652d80f785a"><div class="ttname"><a href="structfmc__sdram__timing__t.html#a76897cf4de830e4a78e00652d80f785a">fmc_sdram_timing_t::row_cylce</a></div><div class="ttdeci">uint8_t row_cylce</div><div class="ttdoc">Row cycle delay in SDCLK clock cycles [1..15], delay between Refresh and Activate command...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00221">cpu_fmc.h:221</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_abc5527011dd220f3359408819449055d"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#abc5527011dd220f3359408819449055d">fmc_nor_sram_timing_t::mode</a></div><div class="ttdeci">fmc_access_mode_t mode</div><div class="ttdoc">Access Mode used (only used if fmc_nor_sram_bank_conf_t::ext_mode is true) </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00161">cpu_fmc.h:161</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ga6685a1b712ad877fd3db27f387c8afac"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a></div><div class="ttdeci">fmc_access_mode_t</div><div class="ttdoc">Memory access modes for NOR/PSRAM/SRAM in extended mode. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00147">cpu_fmc.h:147</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2">FMC_BUS_WIDTH_32BIT</a></div><div class="ttdoc">32 bit data bus width </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00354">cpu_fmc.h:354</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_a9bdccc07217144775ff9a4a2b08eecfa"><div class="ttname"><a href="structfmc__sdram__timing__t.html#a9bdccc07217144775ff9a4a2b08eecfa">fmc_sdram_timing_t::load_mode_register</a></div><div class="ttdeci">uint8_t load_mode_register</div><div class="ttdoc">Load Mode Register to Activate delay in SDCLK clock cycles [1..15], delay between Load Mode Register ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00229">cpu_fmc.h:229</a></div></div>
<div class="ttc" id="structfmc__bank__conf__t_html_acf88b47612bca54ce7ce90524d47a4e8"><div class="ttname"><a href="structfmc__bank__conf__t.html#acf88b47612bca54ce7ce90524d47a4e8">fmc_bank_conf_t::mem_type</a></div><div class="ttdeci">fmc_mem_type_t mem_type</div><div class="ttdoc">Type of memory. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00362">cpu_fmc.h:362</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_a3a42002220ac474bbb8163ddb0877207"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#a3a42002220ac474bbb8163ddb0877207">fmc_sdram_bank_conf_t::burst_write</a></div><div class="ttdeci">bool burst_write</div><div class="ttdoc">Burst write mode enabled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00247">cpu_fmc.h:247</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html"><div class="ttname"><a href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a></div><div class="ttdoc">Timing configuration for SDRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00211">cpu_fmc.h:211</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gaa5ab40a19c345116d07e001b7b3115e7"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a></div><div class="ttdeci">fmc_bus_width_t</div><div class="ttdoc">Memory data bus widths. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00351">cpu_fmc.h:351</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_a9202fc1fb4a0afee372d44fc78b27dab"><div class="ttname"><a href="structfmc__conf__t.html#a9202fc1fb4a0afee372d44fc78b27dab">fmc_conf_t::nbl2_pin</a></div><div class="ttdeci">fmc_gpio_t nbl2_pin</div><div class="ttdoc">NBL2 pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00288">cpu_fmc.h:288</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_a969394807c74d5dc63020103cad09ea7"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#a969394807c74d5dc63020103cad09ea7">fmc_nor_sram_timing_t::addr_hold</a></div><div class="ttdeci">uint8_t addr_hold</div><div class="ttdoc">Address hold time [0..15], default 15. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00165">cpu_fmc.h:165</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8">FMC_BANK_1</a></div><div class="ttdoc">Bank 1 is always available and used for NOR, PSRAM, SRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00321">cpu_fmc.h:321</a></div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html_a772e3a3075d817b6188f8dab5d0ae5cc"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html#a772e3a3075d817b6188f8dab5d0ae5cc">fmc_nor_sram_bank_conf_t::wait_enable</a></div><div class="ttdeci">bool wait_enable</div><div class="ttdoc">Wait signal used for synchronous access. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00179">cpu_fmc.h:179</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196">FMC_SRAM</a></div><div class="ttdoc">SRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00341">cpu_fmc.h:341</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_ae8a5e95506ad984d6be36e089885be30"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#ae8a5e95506ad984d6be36e089885be30">fmc_nor_sram_timing_t::data_latency</a></div><div class="ttdeci">uint8_t data_latency</div><div class="ttdoc">Data latency for synchronous access [0..15], default 15 (only used in read timing) ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00167">cpu_fmc.h:167</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ga4c376973f7069198f5f31c4593383597"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ga4c376973f7069198f5f31c4593383597">FMC_ADDR_PIN_NUMOF</a></div><div class="ttdeci">#define FMC_ADDR_PIN_NUMOF</div><div class="ttdoc">Number of address pins used. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00105">cpu_fmc.h:105</a></div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html_ada1c5d922ed9a2100b6bbc2c7c3f3063"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html#ada1c5d922ed9a2100b6bbc2c7c3f3063">fmc_nor_sram_bank_conf_t::r_timing</a></div><div class="ttdeci">fmc_nor_sram_timing_t r_timing</div><div class="ttdoc">Read timings (also used for write if fmc_nor_sram_bank_conf_t::ext_mode is false) ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00183">cpu_fmc.h:183</a></div></div>
<div class="ttc" id="structfmc__bank__conf__t_html_a87919d7f622d6c30099f9e9e70d91236"><div class="ttname"><a href="structfmc__bank__conf__t.html#a87919d7f622d6c30099f9e9e70d91236">fmc_bank_conf_t::address</a></div><div class="ttdeci">uint32_t address</div><div class="ttdoc">Address of the memory bank. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00364">cpu_fmc.h:364</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_ae56c61616bf2e2cfe6846c9f2aef1fba"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#ae56c61616bf2e2cfe6846c9f2aef1fba">fmc_sdram_bank_conf_t::four_banks</a></div><div class="ttdeci">bool four_banks</div><div class="ttdoc">SDRAM has four internal banks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00244">cpu_fmc.h:244</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_aee5b040a5d32e0bfc0765b339b0baa2d"><div class="ttname"><a href="structfmc__sdram__timing__t.html#aee5b040a5d32e0bfc0765b339b0baa2d">fmc_sdram_timing_t::recovery_delay</a></div><div class="ttdeci">uint8_t recovery_delay</div><div class="ttdoc">Recovery delay in SDCLK clock cycles [1..15], delay between Write and Precharge command. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00218">cpu_fmc.h:218</a></div></div>
<div class="ttc" id="structfmc__bank__conf__t_html_a37718eb26c6378acb1ecd16226306d97"><div class="ttname"><a href="structfmc__bank__conf__t.html#a37718eb26c6378acb1ecd16226306d97">fmc_bank_conf_t::data_width</a></div><div class="ttdeci">fmc_bus_width_t data_width</div><div class="ttdoc">Data bus width. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00363">cpu_fmc.h:363</a></div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html_aa1403542c0365a09a2c7b6989c40ff90"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html#aa1403542c0365a09a2c7b6989c40ff90">fmc_nor_sram_bank_conf_t::sub_bank</a></div><div class="ttdeci">uint8_t sub_bank</div><div class="ttdoc">Bank1 has 4 subbanks 1..4. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00176">cpu_fmc.h:176</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052">FMC_NOR</a></div><div class="ttdoc">NOR Flash. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00343">cpu_fmc.h:343</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_ab4222b744549928b12b6b0857dec0a96"><div class="ttname"><a href="structfmc__sdram__timing__t.html#ab4222b744549928b12b6b0857dec0a96">fmc_sdram_timing_t::self_refresh</a></div><div class="ttdeci">uint8_t self_refresh</div><div class="ttdoc">Self refresh time in SDCLK clock cycles [1..15]. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00224">cpu_fmc.h:224</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a">FMC_BUS_WIDTH_8BIT</a></div><div class="ttdoc">8 bit data bus width </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00352">cpu_fmc.h:352</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gaeac94cf807dec0e1a375da386380f043"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a></div><div class="ttdeci">fmc_bust_length_t</div><div class="ttdoc">SDRAM Burst Length as an exponent of a power of two. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00197">cpu_fmc.h:197</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_a4e8d8bf814df1781c7a3dda7e362acc7"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#a4e8d8bf814df1781c7a3dda7e362acc7">fmc_sdram_bank_conf_t::col_bits</a></div><div class="ttdeci">uint8_t col_bits</div><div class="ttdoc">Number column address bits [8..11]. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00241">cpu_fmc.h:241</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ga57e434ef101e4cbe9af5e00001698efe"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a></div><div class="ttdeci">fmc_mem_type_t</div><div class="ttdoc">Memory types supported by the FMC controller. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00340">cpu_fmc.h:340</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37">FMC_NAND</a></div><div class="ttdoc">NAND Flash. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00344">cpu_fmc.h:344</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_a975d480330b3ed13f9d911cd2bdce50e"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#a975d480330b3ed13f9d911cd2bdce50e">fmc_sdram_bank_conf_t::row_bits</a></div><div class="ttdeci">uint8_t row_bits</div><div class="ttdoc">Number row address bits [11..13]. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00240">cpu_fmc.h:240</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_a60d0fdf530ff19c28bb0080df94214b3"><div class="ttname"><a href="structfmc__sdram__timing__t.html#a60d0fdf530ff19c28bb0080df94214b3">fmc_sdram_timing_t::row_precharge</a></div><div class="ttdeci">uint8_t row_precharge</div><div class="ttdoc">Row precharge delay in SDCLK clock cycles [1..15], delay between Precharge and another command...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00215">cpu_fmc.h:215</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ga01f9230e11a78288f576ae2e9d92f5d4"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ga01f9230e11a78288f576ae2e9d92f5d4">FMC_DATA_PIN_NUMOF</a></div><div class="ttdeci">#define FMC_DATA_PIN_NUMOF</div><div class="ttdoc">Number of data pins used. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00087">cpu_fmc.h:87</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_adbe62613538218d0762560b956c5d6b1"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#adbe62613538218d0762560b956c5d6b1">fmc_sdram_bank_conf_t::burst_interleaved</a></div><div class="ttdeci">bool burst_interleaved</div><div class="ttdoc">Burst mode interleaved, otherwise sequential. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00248">cpu_fmc.h:248</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_a22b493b61773e8eacb13ff66f7f4ad4f"><div class="ttname"><a href="structfmc__conf__t.html#a22b493b61773e8eacb13ff66f7f4ad4f">fmc_conf_t::bus</a></div><div class="ttdeci">uint8_t bus</div><div class="ttdoc">AHB/APB bus. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00279">cpu_fmc.h:279</a></div></div>
<div class="ttc" id="structfmc__bank__conf__t_html_a9b8a15c5cf21ff566054d3d6b7a99314"><div class="ttname"><a href="structfmc__bank__conf__t.html#a9b8a15c5cf21ff566054d3d6b7a99314">fmc_bank_conf_t::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdoc">Size in bytes of the memory bank. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00365">cpu_fmc.h:365</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_a082c58632158fe40ebd8b920d9421789"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#a082c58632158fe40ebd8b920d9421789">fmc_sdram_bank_conf_t::cas_latency</a></div><div class="ttdeci">uint8_t cas_latency</div><div class="ttdoc">CAS latency in SDCLK clock cycles [1..3]. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00242">cpu_fmc.h:242</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_ae93c87d3388f1a6400c6c7e096207a13"><div class="ttname"><a href="structfmc__conf__t.html#ae93c87d3388f1a6400c6c7e096207a13">fmc_conf_t::nbl3_pin</a></div><div class="ttdeci">fmc_gpio_t nbl3_pin</div><div class="ttdoc">NBL3 pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00289">cpu_fmc.h:289</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_ab510edf13a01e865e27f8a9d9f6c38ad"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#ab510edf13a01e865e27f8a9d9f6c38ad">fmc_sdram_bank_conf_t::burst_len</a></div><div class="ttdeci">fmc_bust_length_t burst_len</div><div class="ttdoc">Burst length as an exponent of a power of two. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00249">cpu_fmc.h:249</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gaef94480dd64bc489e5f33a798dbf860f"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a></div><div class="ttdeci">fmc_bank_t</div><div class="ttdoc">Memory banks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00320">cpu_fmc.h:320</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html">fmc_nor_sram_timing_t</a></div><div class="ttdoc">Timing configuration for NOR/PSRAM/SRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00160">cpu_fmc.h:160</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22">FMC_MODE_C</a></div><div class="ttdoc">Access mode C. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00150">cpu_fmc.h:150</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3">FMC_MODE_A</a></div><div class="ttdoc">Access mode A. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00148">cpu_fmc.h:148</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_a8ed1ae8eee670c643a7b53e27e0dffa2"><div class="ttname"><a href="structfmc__sdram__timing__t.html#a8ed1ae8eee670c643a7b53e27e0dffa2">fmc_sdram_timing_t::row_to_col_delay</a></div><div class="ttdeci">uint8_t row_to_col_delay</div><div class="ttdoc">Row to column delay in SDCLK clock cycles [1..16], delay between Activate and Read/Write command...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00212">cpu_fmc.h:212</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_a076ba399563a7a011de965fc5043cca0"><div class="ttname"><a href="structfmc__conf__t.html#a076ba399563a7a011de965fc5043cca0">fmc_conf_t::nwait_pin</a></div><div class="ttdeci">fmc_gpio_t nwait_pin</div><div class="ttdoc">NWAIT pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00290">cpu_fmc.h:290</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_ac15bdc59c82737558a7d2a3e51342b0a"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#ac15bdc59c82737558a7d2a3e51342b0a">fmc_sdram_bank_conf_t::timing</a></div><div class="ttdeci">fmc_sdram_timing_t timing</div><div class="ttdoc">SDRAM Timing configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00250">cpu_fmc.h:250</a></div></div>
<div class="ttc" id="structfmc__gpio__t_html"><div class="ttname"><a href="structfmc__gpio__t.html">fmc_gpio_t</a></div><div class="ttdoc">FMC GPIO configuration type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00261">cpu_fmc.h:261</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_a15daec6ab4fef5c6413088e501982743"><div class="ttname"><a href="structfmc__sdram__timing__t.html#a15daec6ab4fef5c6413088e501982743">fmc_sdram_timing_t::refresh_period</a></div><div class="ttdeci">uint8_t refresh_period</div><div class="ttdoc">Refresh period in milliseconds. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00232">cpu_fmc.h:232</a></div></div>
<div class="ttc" id="structfmc__sdram__timing__t_html_abce0c194159cb57615f1aecc106fe84b"><div class="ttname"><a href="structfmc__sdram__timing__t.html#abce0c194159cb57615f1aecc106fe84b">fmc_sdram_timing_t::exit_self_refresh</a></div><div class="ttdeci">uint8_t exit_self_refresh</div><div class="ttdoc">Exit self-refresh delay in SDCLK clock cycles [1..15], delay between Self-Refresh and Activate comman...</div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00226">cpu_fmc.h:226</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_ad62e34cd58399caf992dc0ab154bbb25"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#ad62e34cd58399caf992dc0ab154bbb25">fmc_nor_sram_timing_t::addr_setup</a></div><div class="ttdeci">uint8_t addr_setup</div><div class="ttdoc">Address setup time [0..15], default 15. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00164">cpu_fmc.h:164</a></div></div>
<div class="ttc" id="structfmc__conf__t_html"><div class="ttname"><a href="structfmc__conf__t.html">fmc_conf_t</a></div><div class="ttdoc">FMC peripheral configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00278">cpu_fmc.h:278</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876">FMC_BUS_WIDTH_16BIT</a></div><div class="ttdoc">16 bit data bus width </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00353">cpu_fmc.h:353</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_af5d40cdae8550847e1c30411036c2bf5"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#af5d40cdae8550847e1c30411036c2bf5">fmc_sdram_bank_conf_t::clk_period</a></div><div class="ttdeci">uint8_t clk_period</div><div class="ttdoc">CLK period [0,2,3] (0 - disabled, n * HCLK cycles) </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00239">cpu_fmc.h:239</a></div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html_a02b8c33ed215dd40fcab8add7b2291c1"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html#a02b8c33ed215dd40fcab8add7b2291c1">fmc_nor_sram_bank_conf_t::ext_mode</a></div><div class="ttdeci">bool ext_mode</div><div class="ttdoc">Extended mode used (separate read and write timings) </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00181">cpu_fmc.h:181</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_a385419a8feac996dce9e1a5aa4d5e32d"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#a385419a8feac996dce9e1a5aa4d5e32d">fmc_nor_sram_timing_t::clk_div</a></div><div class="ttdeci">uint8_t clk_div</div><div class="ttdoc">Clock divide ratio, FMC_CLK = HCLK / (DIV + 1) </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00163">cpu_fmc.h:163</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c">FMC_PSRAM</a></div><div class="ttdoc">PSRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00342">cpu_fmc.h:342</a></div></div>
<div class="ttc" id="structfmc__bank__conf__t_html"><div class="ttname"><a href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a></div><div class="ttdoc">Bank configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00360">cpu_fmc.h:360</a></div></div>
<div class="ttc" id="structfmc__bank__conf__t_html_ae4492f29a0c6d5e4084b9257bc5c8e0a"><div class="ttname"><a href="structfmc__bank__conf__t.html#ae4492f29a0c6d5e4084b9257bc5c8e0a">fmc_bank_conf_t::bank</a></div><div class="ttdeci">fmc_bank_t bank</div><div class="ttdoc">Bank1 . </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00361">cpu_fmc.h:361</a></div></div>
<div class="ttc" id="structfmc__conf__t_html_a4397e7b5b0ba8355b9967041f787ba41"><div class="ttname"><a href="structfmc__conf__t.html#a4397e7b5b0ba8355b9967041f787ba41">fmc_conf_t::nbl1_pin</a></div><div class="ttdeci">fmc_gpio_t nbl1_pin</div><div class="ttdoc">NBL1 pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00287">cpu_fmc.h:287</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_ga689625e82f72aff1d53930590122c815"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#ga689625e82f72aff1d53930590122c815">fmc_bank_id_t</a></div><div class="ttdeci">uint8_t fmc_bank_id_t</div><div class="ttdoc">FMC bank identifier. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00372">cpu_fmc.h:372</a></div></div>
<div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_a06ed6aad7d9b996fee989c31338138cd"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a></div><div class="ttdeci">gpio_af_t</div><div class="ttdoc">Override alternative GPIO mode options. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00166">periph_cpu.h:166</a></div></div>
<div class="ttc" id="group__cpu__stm32__periph__fmc_html_gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e"><div class="ttname"><a href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e">FMC_MODE_D</a></div><div class="ttdoc">Access mode D. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00151">cpu_fmc.h:151</a></div></div>
<div class="ttc" id="structfmc__nor__sram__timing__t_html_a29055136b6901800917bdfccdd5553fa"><div class="ttname"><a href="structfmc__nor__sram__timing__t.html#a29055136b6901800917bdfccdd5553fa">fmc_nor_sram_timing_t::bus_turnaround</a></div><div class="ttdeci">uint8_t bus_turnaround</div><div class="ttdoc">Bus turnaround phase duration [0..15], default 15. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00169">cpu_fmc.h:169</a></div></div>
<div class="ttc" id="structfmc__nor__sram__bank__conf__t_html"><div class="ttname"><a href="structfmc__nor__sram__bank__conf__t.html">fmc_nor_sram_bank_conf_t</a></div><div class="ttdoc">Bank configuration structure for NOR/PSRAM/SRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00175">cpu_fmc.h:175</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html">fmc_sdram_bank_conf_t</a></div><div class="ttdoc">Bank configuration structure for SDRAM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00238">cpu_fmc.h:238</a></div></div>
<div class="ttc" id="structfmc__sdram__bank__conf__t_html_acfe65b240f4326971e271cb515bbf4d8"><div class="ttname"><a href="structfmc__sdram__bank__conf__t.html#acfe65b240f4326971e271cb515bbf4d8">fmc_sdram_bank_conf_t::write_protect</a></div><div class="ttdeci">bool write_protect</div><div class="ttdoc">Write protection enabled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__fmc_8h_source.html#l00245">cpu_fmc.h:245</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:21 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
