

================================================================
== Vitis HLS Report for 'loop_functions'
================================================================
* Date:           Mon Aug  2 06:13:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        function_pipe_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.324 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    4|   35|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+-----------+----------+-----+-----+---------+
        |                    |          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------+----------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_sub_func_fu_46  |sub_func  |        2|       33|  20.000 ns|  0.330 us|    2|   33|     none|
        |grp_sub_func_fu_56  |sub_func  |        2|       33|  20.000 ns|  0.330 us|    2|   33|     none|
        +--------------------+----------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      58|    184|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      62|    200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+----+----+----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------+----------+---------+----+----+----+-----+
    |grp_sub_func_fu_46  |sub_func  |        0|   0|  29|  92|    0|
    |grp_sub_func_fu_56  |sub_func  |        0|   0|  29|  92|    0|
    +--------------------+----------+---------+----+----+----+-----+
    |Total               |          |        0|   0|  58| 184|    0|
    +--------------------+----------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  2|   0|    2|          0|
    |grp_sub_func_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_sub_func_fu_56_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  4|   0|    4|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_functions|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_functions|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_functions|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_functions|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_functions|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_functions|  return value|
|A_address0  |  out|    5|   ap_memory|               A|         array|
|A_ce0       |  out|    1|   ap_memory|               A|         array|
|A_q0        |   in|    8|   ap_memory|               A|         array|
|B_address0  |  out|    5|   ap_memory|               B|         array|
|B_ce0       |  out|    1|   ap_memory|               B|         array|
|B_q0        |   in|    8|   ap_memory|               B|         array|
|X_address0  |  out|    5|   ap_memory|               X|         array|
|X_ce0       |  out|    1|   ap_memory|               X|         array|
|X_we0       |  out|    1|   ap_memory|               X|         array|
|X_d0        |  out|   16|   ap_memory|               X|         array|
|Y_address0  |  out|    5|   ap_memory|               Y|         array|
|Y_ce0       |  out|    1|   ap_memory|               Y|         array|
|Y_we0       |  out|    1|   ap_memory|               Y|         array|
|Y_d0        |  out|   16|   ap_memory|               Y|         array|
|xlimit      |   in|    5|     ap_none|          xlimit|        scalar|
|ylimit      |   in|    5|     ap_none|          ylimit|        scalar|
+------------+-----+-----+------------+----------------+--------------+

