$date
	Mon Jun 28 15:12:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sel2to1_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module sel2to1_test $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! out $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#1000
0!
0$
0'
0#
0&
0"
0%
#2000
1!
1$
1'
#3000
0!
0$
0'
1#
1&
#4000
1$
1'
#5000
0$
0'
0#
0&
1"
1%
#6000
1$
1'
#7000
1!
0$
0'
1#
1&
#8000
0!
1$
1'
#9000
