
---------- Begin Simulation Statistics ----------
host_inst_rate                                 204519                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324708                       # Number of bytes of host memory used
host_seconds                                    97.79                       # Real time elapsed on the host
host_tick_rate                              345493242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.033786                       # Number of seconds simulated
sim_ticks                                 33785959000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5575288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35780.534851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30521.019994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5128659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15980624500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.080109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               446629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            123627                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9858350500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.057935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          323002                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474510                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62328.620155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59195.572944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1263153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13173590170                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.143340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              211357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            68748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8441821462                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.096716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         142609                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 55842.585349                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.849937                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14470                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    808042210                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7049798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44308.259857                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39303.564482                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6391812                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29154214670                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.093334                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                657986                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             192375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18300171962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066046                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996529                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.003782                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.445275                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -3.872541                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7049798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44308.259857                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39303.564482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6391812                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29154214670                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.093334                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               657986                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            192375                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18300171962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066046                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385446                       # number of replacements
system.cpu.dcache.sampled_refs                 386470                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.509018                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6511995                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501859975000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145380                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13355452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14416.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11439.347680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13314052                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      596827000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41400                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460857000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40287                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 330.480105                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13355452                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14416.111111                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11439.347680                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13314052                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       596827000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003100                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41400                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40287                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435960                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.211425                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13355452                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14416.111111                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11439.347680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13314052                       # number of overall hits
system.cpu.icache.overall_miss_latency      596827000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003100                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41400                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460857000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40056                       # number of replacements
system.cpu.icache.sampled_refs                  40287                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.211425                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13314052                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 54488.556998                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     15114526337                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                277389                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     68422.754743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 53040.936996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        30245                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2434139500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.540489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      35575                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     228                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1874838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.537025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 35347                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69844.462856                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  54448.916514                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         257744                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7207529500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.285905                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       103194                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       469                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5593210500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.284603                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  102724                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   79943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    70175.837772                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 54687.195877                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5610066999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     79943                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4371858500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                79943                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145380                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145380                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.244841                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426758                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        69479.991929                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   54088.465355                       # average overall mshr miss latency
system.l2.demand_hits                          287989                       # number of demand (read+write) hits
system.l2.demand_miss_latency              9641669000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.325170                       # miss rate for demand accesses
system.l2.demand_misses                        138769                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7468048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.323535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   138071                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.639461                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.139176                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10476.924909                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2280.259910                       # Average occupied blocks per context
system.l2.overall_accesses                     426758                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       69479.991929                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  54355.593407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         287989                       # number of overall hits
system.l2.overall_miss_latency             9641669000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.325170                       # miss rate for overall accesses
system.l2.overall_misses                       138769                       # number of overall misses
system.l2.overall_mshr_hits                       697                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       22582574837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.973526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  415460                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.377311                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        104662                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        58097                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       352799                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           290712                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3989                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         332148                       # number of replacements
system.l2.sampled_refs                         345126                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12757.184820                       # Cycle average of tags in use
system.l2.total_refs                           429627                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            80625                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2975559                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2922954                       # DTB hits
system.switch_cpus.dtb.data_misses              52605                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2261305                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2210685                       # DTB read hits
system.switch_cpus.dtb.read_misses              50620                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714254                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712269                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052618                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052606                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 43651810                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2976188                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2496699                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3319301                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       302094                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3315180                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3905406                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172924                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1306133                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       345132                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17195608                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.618708                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.518036                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12910783     75.08%     75.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2148543     12.49%     87.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       791229      4.60%     92.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       421721      2.45%     94.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       259325      1.51%     96.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137904      0.80%     96.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       111783      0.65%     97.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        69188      0.40%     97.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       345132      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17195608                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10639054                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2361868                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3124109                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       301867                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10639054                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13407107                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.392011                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.392011                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4416541                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       406896                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28410790                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7424090                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5264208                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2049050                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          756                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90768                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4812634                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4648331                       # DTB hits
system.switch_cpus_1.dtb.data_misses           164303                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3908778                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3749298                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           159480                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        903856                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            899033                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4823                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3905406                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3302844                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8928691                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30115284                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        563350                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.163269                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3302844                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2669623                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.258994                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19244658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.564865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.768617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13618870     70.77%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         489184      2.54%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         342261      1.78%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         454026      2.36%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1330223      6.91%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         257209      1.34%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         278051      1.44%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         494415      2.57%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1980419     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19244658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4675450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2110080                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1544892                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.652625                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4813564                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           903856                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13025505                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14931371                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.736497                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9593251                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.624218                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15165146                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       355222                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2587105                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5827821                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       363065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1860086                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24831660                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3909708                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       407968                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15610852                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       119219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2049050                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       156001                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       288696                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        99177                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        22081                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3465953                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1097845                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        22081                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        67604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       287618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.418058                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.418058                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10487217     65.47%     65.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46228      0.29%     65.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       231251      1.44%     67.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7214      0.05%     67.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       206034      1.29%     68.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19667      0.12%     68.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64913      0.41%     69.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4033767     25.18%     94.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       922529      5.76%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16018820                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       152082                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009494                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23007     15.13%     15.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           66      0.04%     15.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          434      0.29%     15.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           16      0.01%     15.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73194     48.13%     63.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        46885     30.83%     94.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         8480      5.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19244658                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.832377                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.365449                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11985086     62.28%     62.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3115771     16.19%     78.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1681687      8.74%     87.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1106198      5.75%     92.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       791164      4.11%     97.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       365248      1.90%     98.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       172862      0.90%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        20123      0.10%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6519      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19244658                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.669680                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23286768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16018820                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13022156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        34550                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11334833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3302903                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3302844                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              59                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2550224                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       817203                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5827821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1860086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23920108                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3622220                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8001947                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       313028                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7746320                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       448806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        18987                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35242507                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27395194                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20325266                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5032456                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2049050                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       794611                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12323318                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1994048                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 87325                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
