--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml vgacore.twx vgacore.ncd -o
vgacore.twr vgacore.pcf

Design file:              vgacore.ncd
Physical constraint file: vgacore.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PS2CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PS2DATA     |    1.250(R)|    0.374(R)|PS2CLK_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    6.563(R)|   -3.166(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock PS2CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
rgb<0>      |   27.028(R)|PS2CLK_BUFGP      |   0.000|
rgb<1>      |   27.354(R)|PS2CLK_BUFGP      |   0.000|
rgb<2>      |   26.374(R)|PS2CLK_BUFGP      |   0.000|
rgb<3>      |   25.428(R)|PS2CLK_BUFGP      |   0.000|
rgb<4>      |   25.144(R)|PS2CLK_BUFGP      |   0.000|
rgb<5>      |   27.006(R)|PS2CLK_BUFGP      |   0.000|
rgb<6>      |   29.306(R)|PS2CLK_BUFGP      |   0.000|
rgb<7>      |   25.997(R)|PS2CLK_BUFGP      |   0.000|
rgb<8>      |   27.847(R)|PS2CLK_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
rgb<0>      |   23.878(R)|clock_BUFGP       |   0.000|
rgb<1>      |   24.204(R)|clock_BUFGP       |   0.000|
rgb<2>      |   23.224(R)|clock_BUFGP       |   0.000|
rgb<3>      |   22.278(R)|clock_BUFGP       |   0.000|
rgb<4>      |   21.994(R)|clock_BUFGP       |   0.000|
rgb<5>      |   23.856(R)|clock_BUFGP       |   0.000|
rgb<6>      |   26.156(R)|clock_BUFGP       |   0.000|
rgb<7>      |   22.847(R)|clock_BUFGP       |   0.000|
rgb<8>      |   24.697(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock PS2CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PS2CLK         |    2.766|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.942|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 06 20:29:02 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



