0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/cx-203-debugging-exam-main/4-bit-counter-II/counter_4bit.sv,1733819525,systemVerilog,,/home/it/Desktop/cx-203-debugging-exam-main/project_2/project_2.srcs/sim_1/new/tb.sv,,counter_4bit,,,,,,,,
/home/it/Desktop/cx-203-debugging-exam-main/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/cx-203-debugging-exam-main/project_2/project_2.srcs/sim_1/new/tb.sv,1733819482,systemVerilog,,,,tb,,,,,,,,
