#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 18 01:37:15 2023
# Process ID: 3284
# Current directory: D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1
# Command line: vivado.exe -log Accumulator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Accumulator.tcl
# Log file: D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/Accumulator.vds
# Journal file: D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1\vivado.jou
# Running On: DESKTOP-BR8935G, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 8481 MB
#-----------------------------------------------------------
source Accumulator.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 393.395 ; gain = 67.238
Command: read_checkpoint -auto_incremental -incremental D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Accumulator -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9956
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'pt_run', assumed default net type 'wire' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1773.602 ; gain = 331.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_gen' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'fifo_gen' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'process_data' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/process_data.sv:2]
INFO: [Synth 8-6157] synthesizing module 'multiplexer' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/multiplexer.sv:2]
	Parameter NO_INPUT bound to: 4 - type: integer 
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplexer' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/multiplexer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'demultiplexer' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/demultiplexer.sv:2]
	Parameter NO_OUTPUT bound to: 4 - type: integer 
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'demultiplexer' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/demultiplexer.sv:2]
WARNING: [Synth 8-567] referenced signal 'IS_EMPTY' should be on the sensitivity list [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/process_data.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'process_data' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/process_data.sv:2]
INFO: [Synth 8-6157] synthesizing module 'accumulator_gen' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:25]
INFO: [Synth 8-6157] synthesizing module 'enable_clf' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'enable_clf' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:116]
INFO: [Synth 8-6157] synthesizing module 'c_accum_1' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/.Xil/Vivado-3284-DESKTOP-BR8935G/realtime/c_accum_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_accum_1' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/.Xil/Vivado-3284-DESKTOP-BR8935G/realtime/c_accum_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reg_gen_clf' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'reg_gen_clf' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:156]
INFO: [Synth 8-6157] synthesizing module 'enable_rgs' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'enable_rgs' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:136]
INFO: [Synth 8-6157] synthesizing module 'reg_gen_rgs' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'reg_gen_rgs' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_gen' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv:3]
WARNING: [Synth 8-89] always_ff on 'RD_EN_reg' did not result in a flip-flop [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/process_data.sv:45]
WARNING: [Synth 8-7129] Port i_flush in module Accumulator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.949 ; gain = 420.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.949 ; gain = 420.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.949 ; gain = 420.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1862.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[0].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[0].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[1].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[1].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[2].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[2].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[3].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/genblk1[3].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/INST5'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accmum/INST5'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1965.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1965.352 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for multi_accmum/INST5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accmum/\genblk1[0].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accmum/\genblk1[1].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accmum/\genblk1[2].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accmum/\genblk1[3].INST2 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "fifo:/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-327] inferring latch for variable 'RD_EN_reg' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/process_data.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'B_gen_to_en_rgs_reg' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 4     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_fifo/FIFO[3].INST0/out_fifo_reg' and it is trimmed from '16' to '2' bits. [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_fifo/FIFO[2].INST0/out_fifo_reg' and it is trimmed from '16' to '2' bits. [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:111]
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[0].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[1].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[3].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[2].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design Accumulator has port o_in_fifo_is_full[3] driven by constant 0
WARNING: [Synth 8-3917] design Accumulator has port o_in_fifo_is_full[2] driven by constant 0
WARNING: [Synth 8-3917] design Accumulator has port o_in_fifo_is_full[1] driven by constant 0
WARNING: [Synth 8-3917] design Accumulator has port o_in_fifo_is_full[0] driven by constant 0
WARNING: [Synth 8-7129] Port i_flush in module Accumulator is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[0].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[1].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[3].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[2].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (multi_accmum/B_gen_to_en_rgs_reg[15]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accmum/B_gen_to_en_rgs_reg[4]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accmum/B_gen_to_en_rgs_reg[3]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accmum/B_gen_to_en_rgs_reg[2]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accmum/B_gen_to_en_rgs_reg[1]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accmum/B_gen_to_en_rgs_reg[0]) is unused and will be removed from module Accumulator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1965.352 ; gain = 523.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------+-----------+----------------------+----------------+
|Accumulator | multi_fifo/FIFO[0].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
|Accumulator | multi_fifo/FIFO[1].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
|Accumulator | multi_fifo/FIFO[3].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
|Accumulator | multi_fifo/FIFO[2].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
+------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2435.203 ; gain = 993.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2435.277 ; gain = 993.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------+-----------+----------------------+----------------+
|Accumulator | multi_fifo/FIFO[0].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
|Accumulator | multi_fifo/FIFO[1].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
|Accumulator | multi_fifo/FIFO[3].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
|Accumulator | multi_fifo/FIFO[2].INST0/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16  | 
+------------+----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2454.391 ; gain = 1012.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/wr_pt[2] with 1st driver pin 'multi_fifo/FIFO[0].INST0/wr_pt_reg[2]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/wr_pt[2] with 2nd driver pin 'multi_fifo/FIFO[0].INST0/wr_pt_reg[2]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/wr_pt[1] with 1st driver pin 'multi_fifo/FIFO[0].INST0/wr_pt_reg[1]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/wr_pt[1] with 2nd driver pin 'multi_fifo/FIFO[0].INST0/wr_pt_reg[1]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/wr_pt[0] with 1st driver pin 'multi_fifo/FIFO[0].INST0/wr_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/wr_pt[0] with 2nd driver pin 'multi_fifo/FIFO[0].INST0/wr_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/wr_pt[2] with 1st driver pin 'multi_fifo/FIFO[1].INST0/wr_pt_reg[2]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/wr_pt[2] with 2nd driver pin 'multi_fifo/FIFO[1].INST0/wr_pt_reg[2]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/wr_pt[1] with 1st driver pin 'multi_fifo/FIFO[1].INST0/wr_pt_reg[1]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/wr_pt[1] with 2nd driver pin 'multi_fifo/FIFO[1].INST0/wr_pt_reg[1]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/wr_pt[0] with 1st driver pin 'multi_fifo/FIFO[1].INST0/wr_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/wr_pt[0] with 2nd driver pin 'multi_fifo/FIFO[1].INST0/wr_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/wr_pt[2] with 1st driver pin 'multi_fifo/FIFO[2].INST0/wr_pt_reg[2]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/wr_pt[2] with 2nd driver pin 'multi_fifo/FIFO[2].INST0/wr_pt_reg[2]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/wr_pt[1] with 1st driver pin 'multi_fifo/FIFO[2].INST0/wr_pt_reg[1]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/wr_pt[1] with 2nd driver pin 'multi_fifo/FIFO[2].INST0/wr_pt_reg[1]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/wr_pt[0] with 1st driver pin 'multi_fifo/FIFO[2].INST0/wr_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/wr_pt[0] with 2nd driver pin 'multi_fifo/FIFO[2].INST0/wr_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/wr_pt[2] with 1st driver pin 'multi_fifo/FIFO[3].INST0/wr_pt_reg[2]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/wr_pt[2] with 2nd driver pin 'multi_fifo/FIFO[3].INST0/wr_pt_reg[2]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/wr_pt[1] with 1st driver pin 'multi_fifo/FIFO[3].INST0/wr_pt_reg[1]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/wr_pt[1] with 2nd driver pin 'multi_fifo/FIFO[3].INST0/wr_pt_reg[1]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/wr_pt[0] with 1st driver pin 'multi_fifo/FIFO[3].INST0/wr_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/wr_pt[0] with 2nd driver pin 'multi_fifo/FIFO[3].INST0/wr_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/rd_pt[0] with 1st driver pin 'multi_fifo/FIFO[0].INST0/rd_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[0].INST0/rd_pt[0] with 2nd driver pin 'multi_fifo/FIFO[0].INST0/rd_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/rd_pt[0] with 1st driver pin 'multi_fifo/FIFO[1].INST0/rd_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[1].INST0/rd_pt[0] with 2nd driver pin 'multi_fifo/FIFO[1].INST0/rd_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/rd_pt[0] with 1st driver pin 'multi_fifo/FIFO[2].INST0/rd_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[2].INST0/rd_pt[0] with 2nd driver pin 'multi_fifo/FIFO[2].INST0/rd_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/rd_pt[0] with 1st driver pin 'multi_fifo/FIFO[3].INST0/rd_pt_reg[0]__0/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin multi_fifo/FIFO[3].INST0/rd_pt[0] with 2nd driver pin 'multi_fifo/FIFO[3].INST0/rd_pt_reg[0]/Q' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:120]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_accum_1     |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |c_accum   |     1|
|2     |c_accum_1 |     4|
|6     |BUFG      |     1|
|7     |LUT1      |     6|
|8     |LUT2      |    14|
|9     |LUT3      |     9|
|10    |LUT4      |    23|
|11    |LUT5      |     2|
|12    |LUT6      |     2|
|13    |MUXF7     |     1|
|14    |RAM16X1S  |     8|
|15    |FDRE      |   129|
|16    |LD        |     4|
|17    |IBUF      |    16|
|18    |OBUF      |    89|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2461.668 ; gain = 1019.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 2461.668 ; gain = 917.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2461.668 ; gain = 1019.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2473.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances
  LD => LDCE: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

Synth Design complete, checksum: f87e9a29
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 19 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2497.891 ; gain = 2033.105
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/Accumulator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Accumulator_utilization_synth.rpt -pb Accumulator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 01:39:12 2023...
