#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26943b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2694540 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26862d0 .functor NOT 1, L_0x26e9af0, C4<0>, C4<0>, C4<0>;
L_0x26e98d0 .functor XOR 2, L_0x26e9770, L_0x26e9830, C4<00>, C4<00>;
L_0x26e99e0 .functor XOR 2, L_0x26e98d0, L_0x26e9940, C4<00>, C4<00>;
v0x26e3320_0 .net *"_ivl_10", 1 0, L_0x26e9940;  1 drivers
v0x26e3420_0 .net *"_ivl_12", 1 0, L_0x26e99e0;  1 drivers
v0x26e3500_0 .net *"_ivl_2", 1 0, L_0x26e66e0;  1 drivers
v0x26e35c0_0 .net *"_ivl_4", 1 0, L_0x26e9770;  1 drivers
v0x26e36a0_0 .net *"_ivl_6", 1 0, L_0x26e9830;  1 drivers
v0x26e37d0_0 .net *"_ivl_8", 1 0, L_0x26e98d0;  1 drivers
v0x26e38b0_0 .net "a", 0 0, v0x26df3b0_0;  1 drivers
v0x26e3950_0 .net "b", 0 0, v0x26df450_0;  1 drivers
v0x26e39f0_0 .net "c", 0 0, v0x26df4f0_0;  1 drivers
v0x26e3a90_0 .var "clk", 0 0;
v0x26e3b30_0 .net "d", 0 0, v0x26df630_0;  1 drivers
v0x26e3bd0_0 .net "out_pos_dut", 0 0, L_0x26e9470;  1 drivers
v0x26e3c70_0 .net "out_pos_ref", 0 0, L_0x26e51a0;  1 drivers
v0x26e3d10_0 .net "out_sop_dut", 0 0, L_0x26e6100;  1 drivers
v0x26e3db0_0 .net "out_sop_ref", 0 0, L_0x26b9b60;  1 drivers
v0x26e3e50_0 .var/2u "stats1", 223 0;
v0x26e3ef0_0 .var/2u "strobe", 0 0;
v0x26e3f90_0 .net "tb_match", 0 0, L_0x26e9af0;  1 drivers
v0x26e4060_0 .net "tb_mismatch", 0 0, L_0x26862d0;  1 drivers
v0x26e4100_0 .net "wavedrom_enable", 0 0, v0x26df900_0;  1 drivers
v0x26e41d0_0 .net "wavedrom_title", 511 0, v0x26df9a0_0;  1 drivers
L_0x26e66e0 .concat [ 1 1 0 0], L_0x26e51a0, L_0x26b9b60;
L_0x26e9770 .concat [ 1 1 0 0], L_0x26e51a0, L_0x26b9b60;
L_0x26e9830 .concat [ 1 1 0 0], L_0x26e9470, L_0x26e6100;
L_0x26e9940 .concat [ 1 1 0 0], L_0x26e51a0, L_0x26b9b60;
L_0x26e9af0 .cmp/eeq 2, L_0x26e66e0, L_0x26e99e0;
S_0x26946d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2694540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26866b0 .functor AND 1, v0x26df4f0_0, v0x26df630_0, C4<1>, C4<1>;
L_0x2686a90 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x2686e70 .functor NOT 1, v0x26df450_0, C4<0>, C4<0>, C4<0>;
L_0x26870f0 .functor AND 1, L_0x2686a90, L_0x2686e70, C4<1>, C4<1>;
L_0x269efd0 .functor AND 1, L_0x26870f0, v0x26df4f0_0, C4<1>, C4<1>;
L_0x26b9b60 .functor OR 1, L_0x26866b0, L_0x269efd0, C4<0>, C4<0>;
L_0x26e4620 .functor NOT 1, v0x26df450_0, C4<0>, C4<0>, C4<0>;
L_0x26e4690 .functor OR 1, L_0x26e4620, v0x26df630_0, C4<0>, C4<0>;
L_0x26e47a0 .functor AND 1, v0x26df4f0_0, L_0x26e4690, C4<1>, C4<1>;
L_0x26e4860 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x26e4930 .functor OR 1, L_0x26e4860, v0x26df450_0, C4<0>, C4<0>;
L_0x26e49a0 .functor AND 1, L_0x26e47a0, L_0x26e4930, C4<1>, C4<1>;
L_0x26e4b20 .functor NOT 1, v0x26df450_0, C4<0>, C4<0>, C4<0>;
L_0x26e4b90 .functor OR 1, L_0x26e4b20, v0x26df630_0, C4<0>, C4<0>;
L_0x26e4ab0 .functor AND 1, v0x26df4f0_0, L_0x26e4b90, C4<1>, C4<1>;
L_0x26e4d20 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x26e4e20 .functor OR 1, L_0x26e4d20, v0x26df630_0, C4<0>, C4<0>;
L_0x26e4ee0 .functor AND 1, L_0x26e4ab0, L_0x26e4e20, C4<1>, C4<1>;
L_0x26e5090 .functor XNOR 1, L_0x26e49a0, L_0x26e4ee0, C4<0>, C4<0>;
v0x2685c00_0 .net *"_ivl_0", 0 0, L_0x26866b0;  1 drivers
v0x2686000_0 .net *"_ivl_12", 0 0, L_0x26e4620;  1 drivers
v0x26863e0_0 .net *"_ivl_14", 0 0, L_0x26e4690;  1 drivers
v0x26867c0_0 .net *"_ivl_16", 0 0, L_0x26e47a0;  1 drivers
v0x2686ba0_0 .net *"_ivl_18", 0 0, L_0x26e4860;  1 drivers
v0x2686f80_0 .net *"_ivl_2", 0 0, L_0x2686a90;  1 drivers
v0x2687200_0 .net *"_ivl_20", 0 0, L_0x26e4930;  1 drivers
v0x26dd920_0 .net *"_ivl_24", 0 0, L_0x26e4b20;  1 drivers
v0x26dda00_0 .net *"_ivl_26", 0 0, L_0x26e4b90;  1 drivers
v0x26ddae0_0 .net *"_ivl_28", 0 0, L_0x26e4ab0;  1 drivers
v0x26ddbc0_0 .net *"_ivl_30", 0 0, L_0x26e4d20;  1 drivers
v0x26ddca0_0 .net *"_ivl_32", 0 0, L_0x26e4e20;  1 drivers
v0x26ddd80_0 .net *"_ivl_36", 0 0, L_0x26e5090;  1 drivers
L_0x7f7ae8bc0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26dde40_0 .net *"_ivl_38", 0 0, L_0x7f7ae8bc0018;  1 drivers
v0x26ddf20_0 .net *"_ivl_4", 0 0, L_0x2686e70;  1 drivers
v0x26de000_0 .net *"_ivl_6", 0 0, L_0x26870f0;  1 drivers
v0x26de0e0_0 .net *"_ivl_8", 0 0, L_0x269efd0;  1 drivers
v0x26de1c0_0 .net "a", 0 0, v0x26df3b0_0;  alias, 1 drivers
v0x26de280_0 .net "b", 0 0, v0x26df450_0;  alias, 1 drivers
v0x26de340_0 .net "c", 0 0, v0x26df4f0_0;  alias, 1 drivers
v0x26de400_0 .net "d", 0 0, v0x26df630_0;  alias, 1 drivers
v0x26de4c0_0 .net "out_pos", 0 0, L_0x26e51a0;  alias, 1 drivers
v0x26de580_0 .net "out_sop", 0 0, L_0x26b9b60;  alias, 1 drivers
v0x26de640_0 .net "pos0", 0 0, L_0x26e49a0;  1 drivers
v0x26de700_0 .net "pos1", 0 0, L_0x26e4ee0;  1 drivers
L_0x26e51a0 .functor MUXZ 1, L_0x7f7ae8bc0018, L_0x26e49a0, L_0x26e5090, C4<>;
S_0x26de880 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2694540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26df3b0_0 .var "a", 0 0;
v0x26df450_0 .var "b", 0 0;
v0x26df4f0_0 .var "c", 0 0;
v0x26df590_0 .net "clk", 0 0, v0x26e3a90_0;  1 drivers
v0x26df630_0 .var "d", 0 0;
v0x26df720_0 .var/2u "fail", 0 0;
v0x26df7c0_0 .var/2u "fail1", 0 0;
v0x26df860_0 .net "tb_match", 0 0, L_0x26e9af0;  alias, 1 drivers
v0x26df900_0 .var "wavedrom_enable", 0 0;
v0x26df9a0_0 .var "wavedrom_title", 511 0;
E_0x2692d20/0 .event negedge, v0x26df590_0;
E_0x2692d20/1 .event posedge, v0x26df590_0;
E_0x2692d20 .event/or E_0x2692d20/0, E_0x2692d20/1;
S_0x26debb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x26de880;
 .timescale -12 -12;
v0x26dedf0_0 .var/2s "i", 31 0;
E_0x2692bc0 .event posedge, v0x26df590_0;
S_0x26deef0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x26de880;
 .timescale -12 -12;
v0x26df0f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26df1d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x26de880;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26dfb80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2694540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26e5350 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x26e53e0 .functor AND 1, L_0x26e5350, v0x26df450_0, C4<1>, C4<1>;
L_0x26e55d0 .functor NOT 1, v0x26df4f0_0, C4<0>, C4<0>, C4<0>;
L_0x26e5750 .functor AND 1, L_0x26e53e0, L_0x26e55d0, C4<1>, C4<1>;
L_0x26e5890 .functor AND 1, L_0x26e5750, v0x26df630_0, C4<1>, C4<1>;
L_0x26e5a60 .functor AND 1, v0x26df3b0_0, v0x26df450_0, C4<1>, C4<1>;
L_0x26e5c20 .functor AND 1, L_0x26e5a60, v0x26df4f0_0, C4<1>, C4<1>;
L_0x26e5ce0 .functor AND 1, L_0x26e5c20, v0x26df630_0, C4<1>, C4<1>;
L_0x26e5df0 .functor OR 1, L_0x26e5890, L_0x26e5ce0, C4<0>, C4<0>;
L_0x26e5f00 .functor AND 1, v0x26df3b0_0, v0x26df450_0, C4<1>, C4<1>;
L_0x26e5fd0 .functor NOT 1, v0x26df4f0_0, C4<0>, C4<0>, C4<0>;
L_0x26e6040 .functor AND 1, L_0x26e5f00, L_0x26e5fd0, C4<1>, C4<1>;
L_0x26e6170 .functor NOT 1, v0x26df630_0, C4<0>, C4<0>, C4<0>;
L_0x26e61e0 .functor AND 1, L_0x26e6040, L_0x26e6170, C4<1>, C4<1>;
L_0x26e6100 .functor OR 1, L_0x26e5df0, L_0x26e61e0, C4<0>, C4<0>;
L_0x26e6460 .functor NOT 1, v0x26df450_0, C4<0>, C4<0>, C4<0>;
L_0x26e6560 .functor OR 1, v0x26df3b0_0, L_0x26e6460, C4<0>, C4<0>;
L_0x26e6620 .functor OR 1, L_0x26e6560, v0x26df4f0_0, C4<0>, C4<0>;
L_0x26e6780 .functor NOT 1, v0x26df630_0, C4<0>, C4<0>, C4<0>;
L_0x26e67f0 .functor OR 1, L_0x26e6620, L_0x26e6780, C4<0>, C4<0>;
L_0x26e69b0 .functor NOT 1, v0x26df450_0, C4<0>, C4<0>, C4<0>;
L_0x26e6a20 .functor OR 1, v0x26df3b0_0, L_0x26e69b0, C4<0>, C4<0>;
L_0x26e6ba0 .functor NOT 1, v0x26df4f0_0, C4<0>, C4<0>, C4<0>;
L_0x26e6c10 .functor OR 1, L_0x26e6a20, L_0x26e6ba0, C4<0>, C4<0>;
L_0x26e6df0 .functor NOT 1, v0x26df630_0, C4<0>, C4<0>, C4<0>;
L_0x26e6e60 .functor OR 1, L_0x26e6c10, L_0x26e6df0, C4<0>, C4<0>;
L_0x26e7050 .functor AND 1, L_0x26e67f0, L_0x26e6e60, C4<1>, C4<1>;
L_0x26e7160 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x26e72c0 .functor OR 1, L_0x26e7160, v0x26df450_0, C4<0>, C4<0>;
L_0x26e7380 .functor OR 1, L_0x26e72c0, v0x26df4f0_0, C4<0>, C4<0>;
L_0x26e7540 .functor NOT 1, v0x26df630_0, C4<0>, C4<0>, C4<0>;
L_0x26e75b0 .functor OR 1, L_0x26e7380, L_0x26e7540, C4<0>, C4<0>;
L_0x26e77d0 .functor AND 1, L_0x26e7050, L_0x26e75b0, C4<1>, C4<1>;
L_0x26e78e0 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x26e7a70 .functor OR 1, L_0x26e78e0, v0x26df450_0, C4<0>, C4<0>;
L_0x26e7b30 .functor NOT 1, v0x26df4f0_0, C4<0>, C4<0>, C4<0>;
L_0x26e7cd0 .functor OR 1, L_0x26e7a70, L_0x26e7b30, C4<0>, C4<0>;
L_0x26e7de0 .functor OR 1, L_0x26e7cd0, v0x26df630_0, C4<0>, C4<0>;
L_0x26e7ba0 .functor AND 1, L_0x26e77d0, L_0x26e7de0, C4<1>, C4<1>;
L_0x26e7fe0 .functor NOT 1, v0x26df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x26e81a0 .functor OR 1, L_0x26e7fe0, v0x26df450_0, C4<0>, C4<0>;
L_0x26e8260 .functor NOT 1, v0x26df4f0_0, C4<0>, C4<0>, C4<0>;
L_0x26e8430 .functor OR 1, L_0x26e81a0, L_0x26e8260, C4<0>, C4<0>;
L_0x26e8540 .functor NOT 1, v0x26df630_0, C4<0>, C4<0>, C4<0>;
L_0x26e8720 .functor OR 1, L_0x26e8430, L_0x26e8540, C4<0>, C4<0>;
L_0x26e8830 .functor AND 1, L_0x26e7ba0, L_0x26e8720, C4<1>, C4<1>;
L_0x26e8ac0 .functor OR 1, v0x26df3b0_0, v0x26df450_0, C4<0>, C4<0>;
L_0x26e8d40 .functor OR 1, L_0x26e8ac0, v0x26df4f0_0, C4<0>, C4<0>;
L_0x26e91a0 .functor OR 1, L_0x26e8d40, v0x26df630_0, C4<0>, C4<0>;
L_0x26e9470 .functor AND 1, L_0x26e8830, L_0x26e91a0, C4<1>, C4<1>;
v0x26dfd40_0 .net *"_ivl_0", 0 0, L_0x26e5350;  1 drivers
v0x26dfe20_0 .net *"_ivl_10", 0 0, L_0x26e5a60;  1 drivers
v0x26dff00_0 .net *"_ivl_12", 0 0, L_0x26e5c20;  1 drivers
v0x26dfff0_0 .net *"_ivl_14", 0 0, L_0x26e5ce0;  1 drivers
v0x26e00d0_0 .net *"_ivl_16", 0 0, L_0x26e5df0;  1 drivers
v0x26e0200_0 .net *"_ivl_18", 0 0, L_0x26e5f00;  1 drivers
v0x26e02e0_0 .net *"_ivl_2", 0 0, L_0x26e53e0;  1 drivers
v0x26e03c0_0 .net *"_ivl_20", 0 0, L_0x26e5fd0;  1 drivers
v0x26e04a0_0 .net *"_ivl_22", 0 0, L_0x26e6040;  1 drivers
v0x26e0610_0 .net *"_ivl_24", 0 0, L_0x26e6170;  1 drivers
v0x26e06f0_0 .net *"_ivl_26", 0 0, L_0x26e61e0;  1 drivers
v0x26e07d0_0 .net *"_ivl_30", 0 0, L_0x26e6460;  1 drivers
v0x26e08b0_0 .net *"_ivl_32", 0 0, L_0x26e6560;  1 drivers
v0x26e0990_0 .net *"_ivl_34", 0 0, L_0x26e6620;  1 drivers
v0x26e0a70_0 .net *"_ivl_36", 0 0, L_0x26e6780;  1 drivers
v0x26e0b50_0 .net *"_ivl_38", 0 0, L_0x26e67f0;  1 drivers
v0x26e0c30_0 .net *"_ivl_4", 0 0, L_0x26e55d0;  1 drivers
v0x26e0e20_0 .net *"_ivl_40", 0 0, L_0x26e69b0;  1 drivers
v0x26e0f00_0 .net *"_ivl_42", 0 0, L_0x26e6a20;  1 drivers
v0x26e0fe0_0 .net *"_ivl_44", 0 0, L_0x26e6ba0;  1 drivers
v0x26e10c0_0 .net *"_ivl_46", 0 0, L_0x26e6c10;  1 drivers
v0x26e11a0_0 .net *"_ivl_48", 0 0, L_0x26e6df0;  1 drivers
v0x26e1280_0 .net *"_ivl_50", 0 0, L_0x26e6e60;  1 drivers
v0x26e1360_0 .net *"_ivl_52", 0 0, L_0x26e7050;  1 drivers
v0x26e1440_0 .net *"_ivl_54", 0 0, L_0x26e7160;  1 drivers
v0x26e1520_0 .net *"_ivl_56", 0 0, L_0x26e72c0;  1 drivers
v0x26e1600_0 .net *"_ivl_58", 0 0, L_0x26e7380;  1 drivers
v0x26e16e0_0 .net *"_ivl_6", 0 0, L_0x26e5750;  1 drivers
v0x26e17c0_0 .net *"_ivl_60", 0 0, L_0x26e7540;  1 drivers
v0x26e18a0_0 .net *"_ivl_62", 0 0, L_0x26e75b0;  1 drivers
v0x26e1980_0 .net *"_ivl_64", 0 0, L_0x26e77d0;  1 drivers
v0x26e1a60_0 .net *"_ivl_66", 0 0, L_0x26e78e0;  1 drivers
v0x26e1b40_0 .net *"_ivl_68", 0 0, L_0x26e7a70;  1 drivers
v0x26e1e30_0 .net *"_ivl_70", 0 0, L_0x26e7b30;  1 drivers
v0x26e1f10_0 .net *"_ivl_72", 0 0, L_0x26e7cd0;  1 drivers
v0x26e1ff0_0 .net *"_ivl_74", 0 0, L_0x26e7de0;  1 drivers
v0x26e20d0_0 .net *"_ivl_76", 0 0, L_0x26e7ba0;  1 drivers
v0x26e21b0_0 .net *"_ivl_78", 0 0, L_0x26e7fe0;  1 drivers
v0x26e2290_0 .net *"_ivl_8", 0 0, L_0x26e5890;  1 drivers
v0x26e2370_0 .net *"_ivl_80", 0 0, L_0x26e81a0;  1 drivers
v0x26e2450_0 .net *"_ivl_82", 0 0, L_0x26e8260;  1 drivers
v0x26e2530_0 .net *"_ivl_84", 0 0, L_0x26e8430;  1 drivers
v0x26e2610_0 .net *"_ivl_86", 0 0, L_0x26e8540;  1 drivers
v0x26e26f0_0 .net *"_ivl_88", 0 0, L_0x26e8720;  1 drivers
v0x26e27d0_0 .net *"_ivl_90", 0 0, L_0x26e8830;  1 drivers
v0x26e28b0_0 .net *"_ivl_92", 0 0, L_0x26e8ac0;  1 drivers
v0x26e2990_0 .net *"_ivl_94", 0 0, L_0x26e8d40;  1 drivers
v0x26e2a70_0 .net *"_ivl_96", 0 0, L_0x26e91a0;  1 drivers
v0x26e2b50_0 .net "a", 0 0, v0x26df3b0_0;  alias, 1 drivers
v0x26e2bf0_0 .net "b", 0 0, v0x26df450_0;  alias, 1 drivers
v0x26e2ce0_0 .net "c", 0 0, v0x26df4f0_0;  alias, 1 drivers
v0x26e2dd0_0 .net "d", 0 0, v0x26df630_0;  alias, 1 drivers
v0x26e2ec0_0 .net "out_pos", 0 0, L_0x26e9470;  alias, 1 drivers
v0x26e2f80_0 .net "out_sop", 0 0, L_0x26e6100;  alias, 1 drivers
S_0x26e3100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2694540;
 .timescale -12 -12;
E_0x267b9f0 .event anyedge, v0x26e3ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26e3ef0_0;
    %nor/r;
    %assign/vec4 v0x26e3ef0_0, 0;
    %wait E_0x267b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26de880;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df7c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26de880;
T_4 ;
    %wait E_0x2692d20;
    %load/vec4 v0x26df860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df720_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26de880;
T_5 ;
    %wait E_0x2692bc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %wait E_0x2692bc0;
    %load/vec4 v0x26df720_0;
    %store/vec4 v0x26df7c0_0, 0, 1;
    %fork t_1, S_0x26debb0;
    %jmp t_0;
    .scope S_0x26debb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26dedf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26dedf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2692bc0;
    %load/vec4 v0x26dedf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26dedf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26dedf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x26de880;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2692d20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26df630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26df450_0, 0;
    %assign/vec4 v0x26df3b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x26df720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26df7c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2694540;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e3a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e3ef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2694540;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x26e3a90_0;
    %inv;
    %store/vec4 v0x26e3a90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2694540;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26df590_0, v0x26e4060_0, v0x26e38b0_0, v0x26e3950_0, v0x26e39f0_0, v0x26e3b30_0, v0x26e3db0_0, v0x26e3d10_0, v0x26e3c70_0, v0x26e3bd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2694540;
T_9 ;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2694540;
T_10 ;
    %wait E_0x2692d20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26e3e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
    %load/vec4 v0x26e3f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26e3e50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26e3db0_0;
    %load/vec4 v0x26e3db0_0;
    %load/vec4 v0x26e3d10_0;
    %xor;
    %load/vec4 v0x26e3db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26e3c70_0;
    %load/vec4 v0x26e3c70_0;
    %load/vec4 v0x26e3bd0_0;
    %xor;
    %load/vec4 v0x26e3c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x26e3e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e3e50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response31/top_module.sv";
