{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573918115924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573918115925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 23:28:35 2019 " "Processing started: Sat Nov 16 23:28:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573918115925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573918115925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dpram -c dpram " "Command: quartus_map --read_settings_files=on --write_settings_files=off dpram -c dpram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573918115925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573918116291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/testbench/key_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/testbench/key_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_model " "Found entity 1: key_model" {  } { { "../testbench/key_model.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/testbench/key_model.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/rtl/uart_tx_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/rtl/uart_tx_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_byte " "Found entity 1: uart_tx_byte" {  } { { "../rtl/uart_tx_byte.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_tx_byte.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/rtl/uart_rx_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/rtl/uart_rx_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_byte " "Found entity 1: uart_rx_byte" {  } { { "../rtl/uart_rx_byte.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_rx_byte.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ip_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ip_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_dpram " "Found entity 1: ip_dpram" {  } { { "ip/ip_dpram.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/prj/ip/ip_dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/testbench/dpram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/testbench/dpram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tb " "Found entity 1: dpram_tb" {  } { { "../testbench/dpram_tb.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/testbench/dpram_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/rtl/uart_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/rtl/uart_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_dpram " "Found entity 1: uart_dpram" {  } { { "../rtl/uart_dpram.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/rtl/uart_dpram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/rtl/uart_dpram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_dpram_ctrl " "Found entity 1: uart_dpram_ctrl" {  } { { "../rtl/uart_dpram_ctrl.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/dpram/testbench/uart_dpram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/dpram/testbench/uart_dpram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_dpram_tb " "Found entity 1: uart_dpram_tb" {  } { { "../testbench/uart_dpram_tb.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/testbench/uart_dpram_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_dpram " "Elaborating entity \"uart_dpram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573918116399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_dpram ip_dpram:u_ip_dpram " "Elaborating entity \"ip_dpram\" for hierarchy \"ip_dpram:u_ip_dpram\"" {  } { { "../rtl/uart_dpram.v" "u_ip_dpram" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component\"" {  } { { "ip/ip_dpram.v" "altsyncram_component" { Text "D:/gitwork/FPFA_EXC/dpram/prj/ip/ip_dpram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component\"" {  } { { "ip/ip_dpram.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/prj/ip/ip_dpram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116448 ""}  } { { "ip/ip_dpram.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/prj/ip/ip_dpram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573918116448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufn1 " "Found entity 1: altsyncram_ufn1" {  } { { "db/altsyncram_ufn1.tdf" "" { Text "D:/gitwork/FPFA_EXC/dpram/prj/db/altsyncram_ufn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573918116503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573918116503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufn1 ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component\|altsyncram_ufn1:auto_generated " "Elaborating entity \"altsyncram_ufn1\" for hierarchy \"ip_dpram:u_ip_dpram\|altsyncram:altsyncram_component\|altsyncram_ufn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:u_uart_tx_byte " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:u_uart_tx_byte\"" {  } { { "../rtl/uart_dpram.v" "u_uart_tx_byte" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_byte uart_rx_byte:u_uart_rx_byte " "Elaborating entity \"uart_rx_byte\" for hierarchy \"uart_rx_byte:u_uart_rx_byte\"" {  } { { "../rtl/uart_dpram.v" "u_uart_rx_byte" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:u_key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:u_key_filter\"" {  } { { "../rtl/uart_dpram.v" "u_key_filter" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_dpram_ctrl uart_dpram_ctrl:u_uart_dpram_ctrl " "Elaborating entity \"uart_dpram_ctrl\" for hierarchy \"uart_dpram_ctrl:u_uart_dpram_ctrl\"" {  } { { "../rtl/uart_dpram.v" "u_uart_dpram_ctrl" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_dpram.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573918116512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx_byte.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_tx_byte.v" 30 -1 0 } } { "../rtl/uart_rx_byte.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/uart_rx_byte.v" 60 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/key_filter.v" 8 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/key_filter.v" 20 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/key_filter.v" 21 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/key_filter.v" 18 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/dpram/rtl/key_filter.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1573918117700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1573918117700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573918117859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573918118169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573918118169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573918118219 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573918118219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573918118219 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573918118219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573918118219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573918118235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 23:28:38 2019 " "Processing ended: Sat Nov 16 23:28:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573918118235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573918118235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573918118235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573918118235 ""}
