Info (10281): Verilog HDL Declaration information at top.sv(35): object "Reg1" differs only in case from object "REG1" in the same scope File: F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv Line: 35
Info (10281): Verilog HDL Declaration information at top.sv(35): object "Reg2" differs only in case from object "REG2" in the same scope File: F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv Line: 35
Warning (10268): Verilog HDL information at debugMode.sv(61): always construct contains both blocking and non-blocking assignments File: F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv Line: 61
Info (10281): Verilog HDL Declaration information at debugMode.sv(19): object "debug" differs only in case from object "DEBUG" in the same scope File: F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv Line: 19
Warning (10268): Verilog HDL information at interconexLogic.sv(29): always construct contains both blocking and non-blocking assignments File: F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv Line: 29
Info (10281): Verilog HDL Declaration information at interconexLogic.sv(22): object "readExt" differs only in case from object "READEXT" in the same scope File: F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv Line: 22
Info (10281): Verilog HDL Declaration information at interconexLogic.sv(22): object "readInstr" differs only in case from object "READINSTR" in the same scope File: F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv Line: 22
Info (10281): Verilog HDL Declaration information at readControl.sv(4): object "Done" differs only in case from object "DONE" in the same scope File: F:/Datos/Doumentos/GitHub/avalonRiscV/readControl.sv Line: 4
