#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 24 22:53:14 2023
# Process ID: 727548
# Current directory: /doc/xzh/out_exp_48/fuzz_736/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/xzh/out_exp_48/fuzz_736/vivado/vivado.log
# Journal file: /doc/xzh/out_exp_48/fuzz_736/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 4828.155 MHz, CPU Physical cores: 10, Host memory: 134967 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 727757
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.559 ; gain = 0.000 ; free physical = 910 ; free virtual = 114419
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module13' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:58]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module30' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1364]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module30' (0#1) [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1364]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (357) of module 'module30' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:210]
WARNING: [Synth 8-689] width (8) of port connection 'wire34' does not match port width (5) of module 'module30' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:210]
WARNING: [Synth 8-689] width (11) of port connection 'wire32' does not match port width (9) of module 'module30' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:210]
WARNING: [Synth 8-689] width (16) of port connection 'wire31' does not match port width (9) of module 'module30' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:210]
INFO: [Synth 8-6157] synthesizing module 'module73' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1211]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module73' (0#1) [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1211]
WARNING: [Synth 8-689] width (18) of port connection 'wire77' does not match port width (5) of module 'module73' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:212]
WARNING: [Synth 8-689] width (12) of port connection 'wire76' does not match port width (9) of module 'module73' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (301) of module 'module73' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:212]
INFO: [Synth 8-6157] synthesizing module 'module106' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:678]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module106' (0#1) [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:678]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (806) of module 'module106' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:213]
WARNING: [Synth 8-689] width (22) of port connection 'wire111' does not match port width (13) of module 'module106' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:213]
WARNING: [Synth 8-689] width (13) of port connection 'wire110' does not match port width (9) of module 'module106' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:213]
WARNING: [Synth 8-689] width (12) of port connection 'wire108' does not match port width (7) of module 'module106' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:213]
WARNING: [Synth 8-689] width (18) of port connection 'wire107' does not match port width (16) of module 'module106' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:213]
INFO: [Synth 8-6157] synthesizing module 'module207' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:244]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:621]
INFO: [Synth 8-6155] done synthesizing module 'module207' (0#1) [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:244]
WARNING: [Synth 8-689] width (8) of port connection 'wire211' does not match port width (6) of module 'module207' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:237]
WARNING: [Synth 8-689] width (16) of port connection 'wire210' does not match port width (3) of module 'module207' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:237]
WARNING: [Synth 8-689] width (22) of port connection 'wire209' does not match port width (19) of module 'module207' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:237]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (843) of module 'module207' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:237]
INFO: [Synth 8-6155] done synthesizing module 'module13' (0#1) [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:58]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (351) of module 'module13' [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg67_reg was removed.  [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:1407]
WARNING: [Synth 8-6014] Unused sequential element reg187_reg was removed.  [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:774]
WARNING: [Synth 8-6014] Unused sequential element reg276_reg was removed.  [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:324]
WARNING: [Synth 8-6014] Unused sequential element reg277_reg was removed.  [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:323]
WARNING: [Synth 8-3917] design top has port y[73] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[72] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[47] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[46] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[45] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[44] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[43] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[42] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[41] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[40] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[39] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[38] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[37] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[36] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[35] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[34] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[33] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2898.559 ; gain = 0.000 ; free physical = 1960 ; free virtual = 115492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2898.559 ; gain = 0.000 ; free physical = 1953 ; free virtual = 115493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1950 ; free virtual = 115491
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'reg186_reg' and it is trimmed from '5' to '2' bits. [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:775]
WARNING: [Synth 8-5577] Initial value set on signal reg130 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:750]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1855 ; free virtual = 115412
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     26 Bit         XORs := 1     
	   2 Input     22 Bit         XORs := 4     
	   2 Input     20 Bit         XORs := 3     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               21 Bit    Wide XORs := 1     
	               20 Bit    Wide XORs := 2     
	               19 Bit    Wide XORs := 5     
	               18 Bit    Wide XORs := 4     
	               17 Bit    Wide XORs := 3     
	               16 Bit    Wide XORs := 3     
	               15 Bit    Wide XORs := 4     
	               14 Bit    Wide XORs := 1     
	               13 Bit    Wide XORs := 3     
	               11 Bit    Wide XORs := 5     
	                9 Bit    Wide XORs := 3     
	                8 Bit    Wide XORs := 4     
	                7 Bit    Wide XORs := 5     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 5     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 2     
	                1 Bit    Wide XORs := 4     
+---Registers : 
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 10    
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Multipliers : 
	               4x22  Multipliers := 1     
	               1x20  Multipliers := 1     
	              11x19  Multipliers := 1     
	               4x18  Multipliers := 1     
	               1x16  Multipliers := 1     
	               8x15  Multipliers := 1     
	              11x14  Multipliers := 1     
	               7x11  Multipliers := 1     
	               1x11  Multipliers := 2     
	               3x11  Multipliers := 1     
	                1x8  Multipliers := 1     
	                3x7  Multipliers := 1     
	                1x3  Multipliers := 1     
	                1x1  Multipliers := 1     
+---Muxes : 
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 12    
	   2 Input   21 Bit        Muxes := 15    
	   3 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 15    
	   2 Input   19 Bit        Muxes := 15    
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 9     
	   2 Input   17 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 12    
	   2 Input   15 Bit        Muxes := 13    
	   2 Input   14 Bit        Muxes := 6     
	   5 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 11    
	   5 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 26    
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 18    
	   2 Input    9 Bit        Muxes := 19    
	   2 Input    8 Bit        Muxes := 27    
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 13    
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 21    
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 24    
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 22    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'reg275_reg' and it is trimmed from '16' to '14' bits. [/doc/xzh/out_exp_48/fuzz_736/vivado/rtl.v:325]
WARNING: [Synth 8-3917] design top has port y[73] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[72] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[47] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[46] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[45] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[44] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[43] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[42] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[41] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[40] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[39] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[38] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[37] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[36] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[35] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[34] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[33] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[32] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1543 ; free virtual = 115170
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1541 ; free virtual = 115169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1539 ; free virtual = 115168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1495 ; free virtual = 115157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1495 ; free virtual = 115157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    10|
|4     |LUT2   |    39|
|5     |LUT3   |    25|
|6     |LUT4   |    51|
|7     |LUT5   |    28|
|8     |LUT6   |    74|
|9     |MUXF7  |     1|
|10    |FDRE   |    39|
|11    |FDSE   |     5|
|12    |IBUF   |    53|
|13    |OBUF   |   127|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   475|
|2     |  modinst287   |module13  |   232|
|3     |    modinst105 |module73  |     3|
|4     |    modinst195 |module106 |     3|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1495 ; free virtual = 115157
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.566 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.566 ; gain = 0.000 ; free physical = 1581 ; free virtual = 115246
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.586 ; gain = 0.000 ; free physical = 1482 ; free virtual = 115163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 47826f15
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2962.586 ; gain = 64.031 ; free physical = 1685 ; free virtual = 115368
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 22:53:37 2023...
---------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1495 ; free virtual = 115157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    10|
|4     |LUT2   |    39|
|5     |LUT3   |    25|
|6     |LUT4   |    51|
|7     |LUT5   |    28|
|8     |LUT6   |    74|
|9     |MUXF7  |     1|
|10    |FDRE   |    39|
|11    |FDSE   |     5|
|12    |IBUF   |    53|
|13    |OBUF   |   127|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   475|
|2     |  modinst287   |module13  |   232|
|3     |    modinst105 |module73  |     3|
|4     |    modinst195 |module106 |     3|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1495 ; free virtual = 115157
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.559 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.566 ; gain = 8.000 ; free physical = 1496 ; free virtual = 115158
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.566 ; gain = 0.000 ; free physical = 1581 ; free virtual = 115246
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.586 ; gain = 0.000 ; free physical = 1482 ; free virtual = 115163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 47826f15
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2962.586 ; gain = 64.031 ; free physical = 1685 ; free virtual = 115368
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 22:53:37 2023...
