<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_cil_intr.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>dwc_otg_cil_intr.c File Reference</h1>The Core Interface Layer provides basic services for accessing and managing the DWC_otg hardware. <a href="#_details">More...</a>
<p>
<code>#include &quot;dwc_os.h&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&quot;</code><br>

<p>
<a href="dwc__otg__cil__intr_8c-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#934ada5611b9fac2645fa286fbc12cf0">dwc_otg_handle_mode_mismatch_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function will log a debug message.  <a href="#934ada5611b9fac2645fa286fbc12cf0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#fc2d933cd662b3d060747004c79203a1">hcd_start</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start the HCD.  <a href="#fc2d933cd662b3d060747004c79203a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#b2721d01cc389181470095955b4e0994">hcd_stop</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop the HCD.  <a href="#b2721d01cc389181470095955b4e0994"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#b208bc4537e7b26658edc642e407894b">hcd_disconnect</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disconnect the HCD.  <a href="#b208bc4537e7b26658edc642e407894b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#2ccec1f0c44ae8129f3012a519ecd5eb">hcd_session_start</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inform the HCD the a New Session has begun.  <a href="#2ccec1f0c44ae8129f3012a519ecd5eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#681e193a107c04b5005500ff35c59cd5">hcd_resume</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume the HCD.  <a href="#681e193a107c04b5005500ff35c59cd5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#a1de88a9a54457a0b828a8a2845a210c">pcd_start</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start the PCD.  <a href="#a1de88a9a54457a0b828a8a2845a210c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#d8eff82b37ea044fd7621faedcb36570">pcd_stop</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop the PCD.  <a href="#d8eff82b37ea044fd7621faedcb36570"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#d9ac0577152f65fe83a76cbbca4ea795">pcd_suspend</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Suspend the PCD.  <a href="#d9ac0577152f65fe83a76cbbca4ea795"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#7d70de843b2e147969d32f7a9b2aa9e3">pcd_resume</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume the PCD.  <a href="#7d70de843b2e147969d32f7a9b2aa9e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#420006ca946698a9eb123ad352df8870">dwc_otg_handle_otg_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function handles the OTG Interrupts.  <a href="#420006ca946698a9eb123ad352df8870"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9ef061e0e79210e6c2a2c2b9cc45bd45"></a><!-- doxytag: member="dwc_otg_cil_intr.c::w_conn_id_status_change" ref="9ef061e0e79210e6c2a2c2b9cc45bd45" args="(void *p)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#9ef061e0e79210e6c2a2c2b9cc45bd45">w_conn_id_status_change</a> (void *p)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#edfd5ea8fead031a866ea017c3181c50">dwc_otg_handle_conn_id_status_change_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function handles the Connector ID Status Change Interrupt.  <a href="#edfd5ea8fead031a866ea017c3181c50"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#c38ce60f07652dd841d000a3c56a1f9f">dwc_otg_handle_session_req_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt indicates that a device is initiating the Session Request Protocol to request the host to turn on bus power so a new session can begin.  <a href="#c38ce60f07652dd841d000a3c56a1f9f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#07f0b189448c71e7ea4c7b121320fb89">w_wakeup_detected</a> (void *p)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#775343dba810fff0c4f17f8616d82f62">dwc_otg_handle_wakeup_detected_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt indicates that the DWC_otg controller has detected a resume or remote wakeup sequence.  <a href="#775343dba810fff0c4f17f8616d82f62"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#93001a1a9717b7e0491f5a2548fce1b6">dwc_otg_handle_disconnect_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt indicates that a device has been disconnected from the root port.  <a href="#93001a1a9717b7e0491f5a2548fce1b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#c7e246ec77f0b751abe95c6e5d09b2fe">dwc_otg_handle_usb_suspend_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt indicates that SUSPEND state has been detected on the USB.  <a href="#c7e246ec77f0b751abe95c6e5d09b2fe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#b86f8c4806bdc1f78ea438263c9f6c67">dwc_otg_read_common_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the Core Interrupt register.  <a href="#b86f8c4806bdc1f78ea438263c9f6c67"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil__intr_8c.html#1fad5cb7f68bc87c628bc4cb5db922b8">dwc_otg_handle_common_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function should be called on every hardware interrupt.  <a href="#1fad5cb7f68bc87c628bc4cb5db922b8"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The Core Interface Layer provides basic services for accessing and managing the DWC_otg hardware. 
<p>
These services are used by both the Host Controller Driver and the Peripheral Controller Driver.<p>
This file contains the Common Interrupt handlers. 
<p>
Definition in file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.<hr><h2>Function Documentation</h2>
<a class="anchor" name="934ada5611b9fac2645fa286fbc12cf0"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_mode_mismatch_intr" ref="934ada5611b9fac2645fa286fbc12cf0" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_mode_mismatch_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function will log a debug message. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00061">61</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="fc2d933cd662b3d060747004c79203a1"></a><!-- doxytag: member="dwc_otg_cil_intr.c::hcd_start" ref="fc2d933cd662b3d060747004c79203a1" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void hcd_start           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start the HCD. 
<p>
Helper function for using the HCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00078">78</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="b2721d01cc389181470095955b4e0994"></a><!-- doxytag: member="dwc_otg_cil_intr.c::hcd_stop" ref="b2721d01cc389181470095955b4e0994" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void hcd_stop           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stop the HCD. 
<p>
Helper function for using the HCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00089">89</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="b208bc4537e7b26658edc642e407894b"></a><!-- doxytag: member="dwc_otg_cil_intr.c::hcd_disconnect" ref="b208bc4537e7b26658edc642e407894b" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void hcd_disconnect           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disconnect the HCD. 
<p>
Helper function for using the HCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00100">100</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="2ccec1f0c44ae8129f3012a519ecd5eb"></a><!-- doxytag: member="dwc_otg_cil_intr.c::hcd_session_start" ref="2ccec1f0c44ae8129f3012a519ecd5eb" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void hcd_session_start           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Inform the HCD the a New Session has begun. 
<p>
Helper function for using the HCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00112">112</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="681e193a107c04b5005500ff35c59cd5"></a><!-- doxytag: member="dwc_otg_cil_intr.c::hcd_resume" ref="681e193a107c04b5005500ff35c59cd5" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void hcd_resume           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Resume the HCD. 
<p>
Helper function for using the HCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00138">138</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="a1de88a9a54457a0b828a8a2845a210c"></a><!-- doxytag: member="dwc_otg_cil_intr.c::pcd_start" ref="a1de88a9a54457a0b828a8a2845a210c" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void pcd_start           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start the PCD. 
<p>
Helper function for using the PCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00149">149</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="d8eff82b37ea044fd7621faedcb36570"></a><!-- doxytag: member="dwc_otg_cil_intr.c::pcd_stop" ref="d8eff82b37ea044fd7621faedcb36570" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void pcd_stop           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stop the PCD. 
<p>
Helper function for using the PCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00160">160</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="d9ac0577152f65fe83a76cbbca4ea795"></a><!-- doxytag: member="dwc_otg_cil_intr.c::pcd_suspend" ref="d9ac0577152f65fe83a76cbbca4ea795" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void pcd_suspend           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Suspend the PCD. 
<p>
Helper function for using the PCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00171">171</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="7d70de843b2e147969d32f7a9b2aa9e3"></a><!-- doxytag: member="dwc_otg_cil_intr.c::pcd_resume" ref="7d70de843b2e147969d32f7a9b2aa9e3" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void pcd_resume           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Resume the PCD. 
<p>
Helper function for using the PCD callbacks.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00182">182</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="420006ca946698a9eb123ad352df8870"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_otg_intr" ref="420006ca946698a9eb123ad352df8870" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_otg_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function handles the OTG Interrupts. 
<p>
It reads the OTG Interrupt Register (GOTGINT) to determine what interrupt has occurred.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00196">196</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="edfd5ea8fead031a866ea017c3181c50"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_conn_id_status_change_intr" ref="edfd5ea8fead031a866ea017c3181c50" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_conn_id_status_change_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function handles the Connector ID Status Change Interrupt. 
<p>
It reads the OTG Interrupt Register (GOTCTL) to determine whether this is a Device to Host Mode transition or a Host Mode to Device Transition.<p>
This only occurs when the cable is connected/removed from the PHY connector.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00399">399</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="c38ce60f07652dd841d000a3c56a1f9f"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_session_req_intr" ref="c38ce60f07652dd841d000a3c56a1f9f" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_session_req_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt indicates that a device is initiating the Session Request Protocol to request the host to turn on bus power so a new session can begin. 
<p>
The handler responds by turning on bus power. If the DWC_otg controller is in low power mode, the handler brings the controller out of low power mode before turning on bus power.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00441">441</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="07f0b189448c71e7ea4c7b121320fb89"></a><!-- doxytag: member="dwc_otg_cil_intr.c::w_wakeup_detected" ref="07f0b189448c71e7ea4c7b121320fb89" args="(void *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void w_wakeup_detected           </td>
          <td>(</td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>p</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00473">473</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="775343dba810fff0c4f17f8616d82f62"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_wakeup_detected_intr" ref="775343dba810fff0c4f17f8616d82f62" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_wakeup_detected_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt indicates that the DWC_otg controller has detected a resume or remote wakeup sequence. 
<p>
If the DWC_otg controller is in low power mode, the handler must brings the controller out of low power mode. The controller automatically begins resume signaling. The handler schedules a time to stop resume signaling. 
<p>
Change to L0 state<p>
Change to L0 state 
<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00510">510</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="93001a1a9717b7e0491f5a2548fce1b6"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_disconnect_intr" ref="93001a1a9717b7e0491f5a2548fce1b6" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_disconnect_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt indicates that a device has been disconnected from the root port. 
<p>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000012">Todo:</a></b></dt><dd>Consolidate this if statement. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00589">589</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="c7e246ec77f0b751abe95c6e5d09b2fe"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_usb_suspend_intr" ref="c7e246ec77f0b751abe95c6e5d09b2fe" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_usb_suspend_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt indicates that SUSPEND state has been detected on the USB. 
<p>
For HNP the USB Suspend interrupt signals the change from "a_peripheral" to "a_host".<p>
When power management is enabled the core will be put in low power mode. 
<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00649">649</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="b86f8c4806bdc1f78ea438263c9f6c67"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_read_common_intr" ref="b86f8c4806bdc1f78ea438263c9f6c67" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t dwc_otg_read_common_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function returns the Core Interrupt register. 
<p>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000013">Todo:</a></b></dt><dd>: The port interrupt occurs while in device mode. Added code to CIL to clear the interrupt for now! </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00752">752</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="1fad5cb7f68bc87c628bc4cb5db922b8"></a><!-- doxytag: member="dwc_otg_cil_intr.c::dwc_otg_handle_common_intr" ref="1fad5cb7f68bc87c628bc4cb5db922b8" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_handle_common_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function should be called on every hardware interrupt. 
<p>
The common interrupts are those that occur in both Host and Device mode. This handler handles the following interrupts:<ul>
<li>Mode Mismatch Interrupt</li><li>Disconnect Interrupt</li><li>OTG Interrupt</li><li>Connector ID Status Change Interrupt</li><li>Session Request Interrupt.</li><li>Resume / Remote Wakeup Detected Interrupt.</li><li>LPM Transaction Received Interrutp </li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00800">800</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
