// Seed: 2564486961
module module_0 (
    input supply0 id_0
    , id_8,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input uwire id_6
);
  wire id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0
    , id_3,
    output supply1 id_1
);
  wand id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_3 (
    input tri1 id_0,
    input wor id_1,
    output logic id_2,
    output tri1 id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    input wand id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input tri1 id_13,
    input tri id_14,
    input supply1 id_15,
    input wire id_16,
    output uwire id_17,
    input wire id_18,
    output wor id_19
);
  initial id_2 <= 1;
  and primCall (id_3, id_12, id_16, id_7, id_11, id_10, id_15, id_9, id_4, id_0, id_14, id_1);
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.type_12 = 0;
endmodule
