{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733700128738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 17:22:08 2024 " "Processing started: Sun Dec  8 17:22:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733700128739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733700128739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733700128739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733700129207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733700129454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733700129454 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733700129501 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733700129501 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733700130091 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733700130172 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Node: IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[0\] IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Latch ALUcontrol:ALUCtrl\|s_out\[0\] is being clocked by IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733700130193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733700130193 "|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733700130202 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733700130224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.153 " "Worst-case setup slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 iCLK  " "    0.153               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700130295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 iCLK  " "    0.300               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700130308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733700130311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733700130313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700130315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700130315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.153 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.153" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700130427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.153  " "Path #1: Setup slack is 0.153 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "From Node    : IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:pcreg\|dffg:\\generateUpper:30:DFFGIU\|s_Q " "To Node      : pc_reg:pcreg\|dffg:\\generateUpper:30:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106      3.106  R        clock network delay " "     3.106      3.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.232     uTco  IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "     3.338      0.232     uTco  IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 FF  CELL  IDEX\|ImmExt_Reg\|\\G_NBit_DFFG:0:DFFGI\|s_Q\|q " "     3.338      0.000 FF  CELL  IDEX\|ImmExt_Reg\|\\G_NBit_DFFG:0:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.873      0.535 FF    IC  ALUSrc\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab " "     3.873      0.535 FF    IC  ALUSrc\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.298      0.425 FF  CELL  ALUSrc\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     4.298      0.425 FF  CELL  ALUSrc\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.568      0.270 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac " "     4.568      0.270 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.849      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout " "     4.849      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.277      0.428 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab " "     5.277      0.428 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.702      0.425 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout " "     5.702      0.425 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.958      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datac " "     5.958      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.239      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout " "     6.239      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.489      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad " "     6.489      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.614      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout " "     6.614      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.865      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad " "     6.865      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.990      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout " "     6.990      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad " "     7.239      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.364      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout " "     7.364      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.615      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad " "     7.615      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.740      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout " "     7.740      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.999      0.259 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datac " "     7.999      0.259 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.280      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout " "     8.280      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.529      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datad " "     8.529      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.654      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout " "     8.654      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.905      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad " "     8.905      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.030      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout " "     9.030      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.283      0.253 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad " "     9.283      0.253 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.408      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout " "     9.408      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datad " "     9.658      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.783      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout " "     9.783      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.033      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad " "    10.033      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.158      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout " "    10.158      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.414      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datac " "    10.414      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.695      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout " "    10.695      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.944      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad " "    10.944      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.069      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout " "    11.069      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.447      0.378 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad " "    11.447      0.378 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.572      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout " "    11.572      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.821      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad " "    11.821      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.946      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout " "    11.946      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.202      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac " "    12.202      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.483      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout " "    12.483      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.738      0.255 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datac " "    12.738      0.255 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.019      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout " "    13.019      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.268      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad " "    13.268      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout " "    13.393      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.650      0.257 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datac " "    13.650      0.257 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.931      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout " "    13.931      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.186      0.255 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datac " "    14.186      0.255 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.467      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout " "    14.467      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.718      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad " "    14.718      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.843      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout " "    14.843      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.094      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad " "    15.094      0.251 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.219      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout " "    15.219      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad " "    15.468      0.249 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.593      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout " "    15.593      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.843      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad " "    15.843      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.968      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout " "    15.968      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.218      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad " "    16.218      0.250 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.343      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout " "    16.343      0.125 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.599      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datac " "    16.599      0.256 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.880      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout " "    16.880      0.281 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.589      0.709 FF    IC  ALU0\|Mux43~4\|datac " "    17.589      0.709 FF    IC  ALU0\|Mux43~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.870      0.281 FF  CELL  ALU0\|Mux43~4\|combout " "    17.870      0.281 FF  CELL  ALU0\|Mux43~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.097      0.227 FF    IC  ALU0\|Mux43~5\|datad " "    18.097      0.227 FF    IC  ALU0\|Mux43~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.222      0.125 FF  CELL  ALU0\|Mux43~5\|combout " "    18.222      0.125 FF  CELL  ALU0\|Mux43~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.450      0.228 FF    IC  ALU0\|Mux43~6\|datad " "    18.450      0.228 FF    IC  ALU0\|Mux43~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.600      0.150 FR  CELL  ALU0\|Mux43~6\|combout " "    18.600      0.150 FR  CELL  ALU0\|Mux43~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.803      0.203 RR    IC  ALU0\|Mux43~7\|datad " "    18.803      0.203 RR    IC  ALU0\|Mux43~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.958      0.155 RR  CELL  ALU0\|Mux43~7\|combout " "    18.958      0.155 RR  CELL  ALU0\|Mux43~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.710      0.752 RR    IC  ALU0\|Equal0~16\|dataa " "    19.710      0.752 RR    IC  ALU0\|Equal0~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.070      0.360 RF  CELL  ALU0\|Equal0~16\|combout " "    20.070      0.360 RF  CELL  ALU0\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.303      0.233 FF    IC  ALU0\|Equal0~17\|datac " "    20.303      0.233 FF    IC  ALU0\|Equal0~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.584      0.281 FF  CELL  ALU0\|Equal0~17\|combout " "    20.584      0.281 FF  CELL  ALU0\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.811      0.227 FF    IC  pcFetch\|branchOr\|o_F~0\|datad " "    20.811      0.227 FF    IC  pcFetch\|branchOr\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.961      0.150 FR  CELL  pcFetch\|branchOr\|o_F~0\|combout " "    20.961      0.150 FR  CELL  pcFetch\|branchOr\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.070      1.109 RR    IC  pcreg\|\\generateUpper:30:DFFGIU\|s_Q\|sload " "    22.070      1.109 RR    IC  pcreg\|\\generateUpper:30:DFFGIU\|s_Q\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.786      0.716 RF  CELL  pc_reg:pcreg\|dffg:\\generateUpper:30:DFFGIU\|s_Q " "    22.786      0.716 RF  CELL  pc_reg:pcreg\|dffg:\\generateUpper:30:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.941      2.941  R        clock network delay " "    22.941      2.941  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.921     -0.020           clock uncertainty " "    22.921     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.939      0.018     uTsu  pc_reg:pcreg\|dffg:\\generateUpper:30:DFFGIU\|s_Q " "    22.939      0.018     uTsu  pc_reg:pcreg\|dffg:\\generateUpper:30:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.786 " "Data Arrival Time  :    22.786" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.939 " "Data Required Time :    22.939" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.153  " "Slack              :     0.153 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700130428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700130441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.300  " "Path #1: Hold slack is 0.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "From Node    : EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      2.996  R        clock network delay " "     2.996      2.996  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.232     uTco  EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "     3.228      0.232     uTco  EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.000 RR  CELL  EXMEM\|WriteData_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q " "     3.228      0.000 RR  CELL  EXMEM\|WriteData_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.890      0.662 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     3.890      0.662 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.962      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.962      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.472      3.472  R        clock network delay " "     3.472      3.472  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.440     -0.032           clock pessimism removed " "     3.440     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.440      0.000           clock uncertainty " "     3.440      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.662      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.962 " "Data Arrival Time  :     3.962" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.662 " "Data Required Time :     3.662" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.300  " "Slack              :     0.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700130441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700130441 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733700130443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733700130481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733700131126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Node: IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[0\] IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Latch ALUcontrol:ALUCtrl\|s_out\[0\] is being clocked by IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733700131284 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733700131284 "|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.699 " "Worst-case setup slack is 1.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 iCLK  " "    1.699               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700131325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 iCLK  " "    0.298               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700131338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733700131340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733700131343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.639 " "Worst-case minimum pulse width slack is 9.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.639               0.000 iCLK  " "    9.639               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700131346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.699 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.699" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.699  " "Path #1: Setup slack is 1.699 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:30:reg_inst\|dffg:\\G_NBit_DFFG:25:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:30:reg_inst\|dffg:\\G_NBit_DFFG:25:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg " "     3.321      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.906      2.585 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadataout\[7\] " "     5.906      2.585 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.340      0.434 FF    IC  IMem\|ram~51\|dataa " "     6.340      0.434 FF    IC  IMem\|ram~51\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.654      0.314 FF  CELL  IMem\|ram~51\|combout " "     6.654      0.314 FF  CELL  IMem\|ram~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      0.235 FF    IC  CTRL\|Equal10~2\|datac " "     6.889      0.235 FF    IC  CTRL\|Equal10~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.127      0.238 FR  CELL  CTRL\|Equal10~2\|combout " "     7.127      0.238 FR  CELL  CTRL\|Equal10~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.337      0.210 RR    IC  CTRL\|Equal10~3\|datad " "     7.337      0.210 RR    IC  CTRL\|Equal10~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.481      0.144 RR  CELL  CTRL\|Equal10~3\|combout " "     7.481      0.144 RR  CELL  CTRL\|Equal10~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.758      0.277 RR    IC  muxRegWrite1\|\\G_NBit_MUX:3:MUXI\|o_O\|datad " "     7.758      0.277 RR    IC  muxRegWrite1\|\\G_NBit_MUX:3:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.902      0.144 RR  CELL  muxRegWrite1\|\\G_NBit_MUX:3:MUXI\|o_O\|combout " "     7.902      0.144 RR  CELL  muxRegWrite1\|\\G_NBit_MUX:3:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.177      0.275 RR    IC  regFile0\|decoder\|Ram0~11\|datab " "     8.177      0.275 RR    IC  regFile0\|decoder\|Ram0~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.490      0.313 RR  CELL  regFile0\|decoder\|Ram0~11\|combout " "     8.490      0.313 RR  CELL  regFile0\|decoder\|Ram0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.686      0.196 RR    IC  regFile0\|decoder\|o_Out\[30\]~30\|datad " "     8.686      0.196 RR    IC  regFile0\|decoder\|o_Out\[30\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.830      0.144 RR  CELL  regFile0\|decoder\|o_Out\[30\]~30\|combout " "     8.830      0.144 RR  CELL  regFile0\|decoder\|o_Out\[30\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.418      1.588 RR    IC  regFile0\|\\G_32_REG:30:reg_inst\|\\G_NBit_DFFG:25:DFFGI\|s_Q\|ena " "    10.418      1.588 RR    IC  regFile0\|\\G_32_REG:30:reg_inst\|\\G_NBit_DFFG:25:DFFGI\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.071      0.653 RR  CELL  regfile:regFile0\|reg_N:\\G_32_REG:30:reg_inst\|dffg:\\G_NBit_DFFG:25:DFFGI\|s_Q " "    11.071      0.653 RR  CELL  regfile:regFile0\|reg_N:\\G_32_REG:30:reg_inst\|dffg:\\G_NBit_DFFG:25:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.743      2.743  F        clock network delay " "    12.743      2.743  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.771      0.028           clock pessimism removed " "    12.771      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.751     -0.020           clock uncertainty " "    12.751     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.770      0.019     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:30:reg_inst\|dffg:\\G_NBit_DFFG:25:DFFGI\|s_Q " "    12.770      0.019     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:30:reg_inst\|dffg:\\G_NBit_DFFG:25:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.071 " "Data Arrival Time  :    11.071" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.770 " "Data Required Time :    12.770" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.699  " "Slack              :     1.699 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.298 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.298" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.298  " "Path #1: Hold slack is 0.298 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "From Node    : EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.719      2.719  R        clock network delay " "     2.719      2.719  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      0.213     uTco  EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "     2.932      0.213     uTco  EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      0.000 FF  CELL  EXMEM\|WriteData_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q " "     2.932      0.000 FF  CELL  EXMEM\|WriteData_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.535      0.603 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     3.535      0.603 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.614      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.614      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      3.143  R        clock network delay " "     3.143      3.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115     -0.028           clock pessimism removed " "     3.115     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115      0.000           clock uncertainty " "     3.115      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.316      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.614 " "Data Arrival Time  :     3.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.316 " "Data Required Time :     3.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.298  " "Slack              :     0.298 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131468 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733700131469 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Node: IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[0\] IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Latch ALUcontrol:ALUCtrl\|s_out\[0\] is being clocked by IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733700131617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733700131617 "|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.383 " "Worst-case setup slack is 5.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.383               0.000 iCLK  " "    5.383               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700131636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 iCLK  " "    0.107               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700131650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733700131654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733700131658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.363 " "Worst-case minimum pulse width slack is 9.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.363               0.000 iCLK  " "    9.363               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700131662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700131662 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.383 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.383  " "Path #1: Setup slack is 5.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regfile:regFile0\|reg_N:\\G_32_REG:27:reg_inst\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q " "From Node    : regfile:regFile0\|reg_N:\\G_32_REG:27:reg_inst\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q " "To Node      : IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.251      2.251  F        clock network delay " "    12.251      2.251  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.356      0.105     uTco  regfile:regFile0\|reg_N:\\G_32_REG:27:reg_inst\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q " "    12.356      0.105     uTco  regfile:regFile0\|reg_N:\\G_32_REG:27:reg_inst\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.356      0.000 FF  CELL  regFile0\|\\G_32_REG:27:reg_inst\|\\G_NBit_DFFG:7:DFFGI\|s_Q\|q " "    12.356      0.000 FF  CELL  regFile0\|\\G_32_REG:27:reg_inst\|\\G_NBit_DFFG:7:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.535      0.179 FF    IC  regFile0\|muxB\|Mux24~11\|datab " "    12.535      0.179 FF    IC  regFile0\|muxB\|Mux24~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.742      0.207 FF  CELL  regFile0\|muxB\|Mux24~11\|combout " "    12.742      0.207 FF  CELL  regFile0\|muxB\|Mux24~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.222      0.480 FF    IC  regFile0\|muxB\|Mux24~12\|dataa " "    13.222      0.480 FF    IC  regFile0\|muxB\|Mux24~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.415      0.193 FF  CELL  regFile0\|muxB\|Mux24~12\|combout " "    13.415      0.193 FF  CELL  regFile0\|muxB\|Mux24~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.230      0.815 FF    IC  regFile0\|muxB\|Mux24~15\|dataa " "    14.230      0.815 FF    IC  regFile0\|muxB\|Mux24~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.423      0.193 FF  CELL  regFile0\|muxB\|Mux24~15\|combout " "    14.423      0.193 FF  CELL  regFile0\|muxB\|Mux24~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.560      0.137 FF    IC  regFile0\|muxB\|Mux24~18\|dataa " "    14.560      0.137 FF    IC  regFile0\|muxB\|Mux24~18\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.753      0.193 FF  CELL  regFile0\|muxB\|Mux24~18\|combout " "    14.753      0.193 FF  CELL  regFile0\|muxB\|Mux24~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.863      0.110 FF    IC  regFile0\|muxB\|Mux24~19\|datac " "    14.863      0.110 FF    IC  regFile0\|muxB\|Mux24~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.996      0.133 FF  CELL  regFile0\|muxB\|Mux24~19\|combout " "    14.996      0.133 FF  CELL  regFile0\|muxB\|Mux24~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.095      1.099 FF    IC  regFile0\|muxB\|Mux24~20\|datad " "    16.095      1.099 FF    IC  regFile0\|muxB\|Mux24~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.158      0.063 FF  CELL  regFile0\|muxB\|Mux24~20\|combout " "    16.158      0.063 FF  CELL  regFile0\|muxB\|Mux24~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.158      0.000 FF    IC  IDEX\|ReadB_Reg\|\\G_NBit_DFFG:7:DFFGI\|s_Q\|d " "    16.158      0.000 FF    IC  IDEX\|ReadB_Reg\|\\G_NBit_DFFG:7:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.208      0.050 FF  CELL  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q " "    16.208      0.050 FF  CELL  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585      1.585  R        clock network delay " "    21.585      1.585  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.604      0.019           clock pessimism removed " "    21.604      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584     -0.020           clock uncertainty " "    21.584     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      0.007     uTsu  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q " "    21.591      0.007     uTsu  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:7:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.208 " "Data Arrival Time  :    16.208" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.591 " "Data Required Time :    21.591" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.383  " "Slack              :     5.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.107 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131778 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131778 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.107  " "Path #1: Hold slack is 0.107 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "From Node    : EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.602      1.602  R        clock network delay " "     1.602      1.602  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.707      0.105     uTco  EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "     1.707      0.105     uTco  EXMEM_Reg:EXMEM\|reg_N:WriteData_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.707      0.000 RR  CELL  EXMEM\|WriteData_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q " "     1.707      0.000 RR  CELL  EXMEM\|WriteData_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.004      0.297 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     2.004      0.297 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.040      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.040      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.849      1.849  R        clock network delay " "     1.849      1.849  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.829     -0.020           clock pessimism removed " "     1.829     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.829      0.000           clock uncertainty " "     1.829      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.933      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.040 " "Data Arrival Time  :     2.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.933 " "Data Required Time :     1.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.107  " "Slack              :     0.107 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700131779 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700131779 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733700132234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733700132247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733700132377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 17:22:12 2024 " "Processing ended: Sun Dec  8 17:22:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733700132377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733700132377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733700132377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733700132377 ""}
