// Seed: 664210122
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0
    , id_13,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7,
    output wor id_8,
    input tri id_9,
    input tri0 id_10,
    input tri0 id_11
);
  logic [-1 : ~  1 'b0] id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign id_8 = -1;
endmodule
