[03/25 18:08:50      0s] 
[03/25 18:08:50      0s] Cadence Innovus(TM) Implementation System.
[03/25 18:08:50      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/25 18:08:50      0s] 
[03/25 18:08:50      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[03/25 18:08:50      0s] Options:	
[03/25 18:08:50      0s] Date:		Thu Mar 25 18:08:50 2021
[03/25 18:08:50      0s] Host:		cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[03/25 18:08:50      0s] OS:		CentOS release 6.10 (Final)
[03/25 18:08:50      0s] 
[03/25 18:08:50      0s] License:
[03/25 18:08:50      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[03/25 18:08:50      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/25 18:09:11     18s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[03/25 18:09:11     18s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[03/25 18:09:11     18s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[03/25 18:09:11     18s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[03/25 18:09:11     18s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[03/25 18:09:11     18s] @(#)CDS: CPE v17.11-s095
[03/25 18:09:11     18s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[03/25 18:09:11     18s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[03/25 18:09:11     18s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/25 18:09:11     18s] @(#)CDS: RCDB 11.10
[03/25 18:09:11     18s] --- Running on cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB) ---
[03/25 18:09:11     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_46066_cad29_b07146_8cG9G8.

[03/25 18:09:11     18s] Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.
[03/25 18:09:12     18s] 
[03/25 18:09:12     18s] **INFO:  MMMC transition support version v31-84 
[03/25 18:09:12     18s] 
[03/25 18:09:12     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/25 18:09:12     18s] <CMD> suppressMessage ENCEXT-2799
[03/25 18:09:12     19s] <CMD> getDrawView
[03/25 18:09:12     19s] <CMD> loadWorkspace -name Physical
[03/25 18:09:13     19s] <CMD> win
[03/25 18:11:09     28s] <CMD> set init_gnd_net GND
[03/25 18:11:09     28s] <CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
[03/25 18:11:09     28s] <CMD> set init_verilog design/CHIP_syn.v
[03/25 18:11:09     28s] <CMD> set init_mmmc_file mmmc.view
[03/25 18:11:09     28s] <CMD> set init_io_file design/CHIP.ioc
[03/25 18:11:09     28s] <CMD> set init_top_cell CHIP
[03/25 18:11:09     28s] <CMD> set init_pwr_net VCC
[03/25 18:11:09     28s] <CMD> init_design
[03/25 18:11:09     28s] #% Begin Load MMMC data ... (date=03/25 18:11:09, mem=459.4M)
[03/25 18:11:09     28s] #% End Load MMMC data ... (date=03/25 18:11:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=459.5M, current mem=459.5M)
[03/25 18:11:09     28s] 
[03/25 18:11:09     28s] Loading LEF file lef/header6_V55_20ka_cic.lef ...
[03/25 18:11:09     28s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[03/25 18:11:09     28s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[03/25 18:11:09     28s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.
[03/25 18:11:09     28s] 
[03/25 18:11:09     28s] Loading LEF file lef/fsa0m_a_generic_core.lef ...
[03/25 18:11:09     28s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/25 18:11:09     28s] The LEF parser will ignore this statement.
[03/25 18:11:09     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
[03/25 18:11:09     28s] Set DBUPerIGU to M2 pitch 620.
[03/25 18:11:10     29s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.
[03/25 18:11:10     29s] 
[03/25 18:11:10     29s] Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-58' for more detail.
[03/25 18:11:10     29s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/25 18:11:10     29s] To increase the message display limit, refer to the product command reference manual.
[03/25 18:11:10     29s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[03/25 18:11:10     29s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[03/25 18:11:10     29s] 
[03/25 18:11:10     29s] Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
[03/25 18:11:10     29s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/25 18:11:10     29s] The LEF parser will ignore this statement.
[03/25 18:11:10     29s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
[03/25 18:11:10     29s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.
[03/25 18:11:10     29s] 
[03/25 18:11:10     29s] Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-119' for more detail.
[03/25 18:11:10     29s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[03/25 18:11:10     29s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[03/25 18:11:10     29s] 
[03/25 18:11:10     29s] Loading LEF file lef/BONDPAD.lef ...
[03/25 18:11:10     29s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[03/25 18:11:10     29s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[03/25 18:11:10     29s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[03/25 18:11:10     29s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[03/25 18:11:10     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[03/25 18:11:10     29s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[03/25 18:11:10     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/25 18:11:10     29s] Type 'man IMPLF-61' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/25 18:11:10     29s] Type 'man IMPLF-200' for more detail.
[03/25 18:11:10     29s] 
[03/25 18:11:10     29s] viaInitial starts at Thu Mar 25 18:11:10 2021
viaInitial ends at Thu Mar 25 18:11:10 2021
Loading view definition file from mmmc.view
[03/25 18:11:10     29s] Reading lib_max timing library '/home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[03/25 18:11:11     30s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[03/25 18:11:11     30s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[03/25 18:11:11     30s] Reading lib_max timing library '/home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[03/25 18:11:11     30s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/25 18:11:11     30s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/25 18:11:11     30s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/25 18:11:11     30s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/25 18:11:11     30s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[03/25 18:11:11     30s] Reading lib_min timing library '/home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[03/25 18:11:13     32s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[03/25 18:11:13     32s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[03/25 18:11:13     32s] Reading lib_min timing library '/home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[03/25 18:11:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/25 18:11:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/25 18:11:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/25 18:11:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb07/b07146/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/25 18:11:13     32s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[03/25 18:11:13     32s] *** End library_loading (cpu=0.05min, real=0.05min, mem=33.1M, fe_cpu=0.54min, fe_real=2.38min, fe_mem=566.7M) ***
[03/25 18:11:13     32s] #% Begin Load netlist data ... (date=03/25 18:11:13, mem=562.7M)
[03/25 18:11:13     32s] *** Begin netlist parsing (mem=566.7M) ***
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[03/25 18:11:13     32s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/25 18:11:13     32s] To increase the message display limit, refer to the product command reference manual.
[03/25 18:11:13     32s] Created 388 new cells from 4 timing libraries.
[03/25 18:11:13     32s] Reading netlist ...
[03/25 18:11:13     32s] Backslashed names will retain backslash and a trailing blank character.
[03/25 18:11:13     32s] Reading verilog netlist 'design/CHIP_syn.v'
[03/25 18:11:13     32s] 
[03/25 18:11:13     32s] *** Memory Usage v#1 (Current mem = 566.727M, initial mem = 184.410M) ***
[03/25 18:11:13     32s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=566.7M) ***
[03/25 18:11:13     32s] #% End Load netlist data ... (date=03/25 18:11:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=562.7M, current mem=495.6M)
[03/25 18:11:13     32s] Set top cell to CHIP.
[03/25 18:11:14     32s] Hooked 776 DB cells to tlib cells.
[03/25 18:11:14     32s] Starting recursive module instantiation check.
[03/25 18:11:14     32s] No recursion found.
[03/25 18:11:14     32s] Building hierarchical netlist for Cell CHIP ...
[03/25 18:11:14     32s] *** Netlist is unique.
[03/25 18:11:14     32s] ** info: there are 821 modules.
[03/25 18:11:14     32s] ** info: there are 352 stdCell insts.
[03/25 18:11:14     32s] ** info: there are 37 Pad insts.
[03/25 18:11:14     32s] 
[03/25 18:11:14     32s] *** Memory Usage v#1 (Current mem = 600.145M, initial mem = 184.410M) ***
[03/25 18:11:14     32s] Reading IO assignment file "design/CHIP.ioc" ...
[03/25 18:11:14     32s] Adjusting Core to Bottom to: 0.4400.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/25 18:11:14     32s] Type 'man IMPFP-3961' for more detail.
[03/25 18:11:14     32s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[03/25 18:11:14     32s] Set Default Net Delay as 1000 ps.
[03/25 18:11:14     32s] Set Default Net Load as 0.5 pF. 
[03/25 18:11:14     32s] Set Default Input Pin Transition as 0.1 ps.
[03/25 18:11:14     33s] Extraction setup Delayed 
[03/25 18:11:14     33s] *Info: initialize multi-corner CTS.
[03/25 18:11:14     33s] Reading timing constraints file 'design/CHIP.sdc' ...
[03/25 18:11:14     33s] Current (total cpu=0:00:33.4, real=0:02:24, peak res=647.3M, current mem=647.3M)
[03/25 18:11:14     33s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_p_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 30).
[03/25 18:11:14     33s] 
[03/25 18:11:15     33s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 1 WARNING
[03/25 18:11:15     33s] WARNING (CTE-25): Line: 10 of File design/CHIP.sdc : Skipped unsupported command: set_max_area
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] WARNING (CTE-25): Line: 8 of File design/CHIP.sdc : Skipped unsupported command: set_units
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=664.5M, current mem=664.5M)
[03/25 18:11:15     33s] Current (total cpu=0:00:33.5, real=0:02:25, peak res=664.5M, current mem=664.5M)
[03/25 18:11:15     33s] Reading timing constraints file 'design/CHIP.sdc' ...
[03/25 18:11:15     33s] Current (total cpu=0:00:33.5, real=0:02:25, peak res=664.6M, current mem=664.6M)
[03/25 18:11:15     33s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_p_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 30).
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 1 WARNING
[03/25 18:11:15     33s] WARNING (CTE-25): Line: 10 of File design/CHIP.sdc : Skipped unsupported command: set_max_area
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] WARNING (CTE-25): Line: 8 of File design/CHIP.sdc : Skipped unsupported command: set_units
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=664.9M, current mem=664.9M)
[03/25 18:11:15     33s] Current (total cpu=0:00:33.6, real=0:02:25, peak res=664.9M, current mem=664.9M)
[03/25 18:11:15     33s] Creating Cell Server ...(0, 1, 1, 1)
[03/25 18:11:15     33s] Summary for sequential cells identification: 
[03/25 18:11:15     33s]   Identified SBFF number: 42
[03/25 18:11:15     33s]   Identified MBFF number: 0
[03/25 18:11:15     33s]   Identified SB Latch number: 0
[03/25 18:11:15     33s]   Identified MB Latch number: 0
[03/25 18:11:15     33s]   Not identified SBFF number: 10
[03/25 18:11:15     33s]   Not identified MBFF number: 0
[03/25 18:11:15     33s]   Not identified SB Latch number: 0
[03/25 18:11:15     33s]   Not identified MB Latch number: 0
[03/25 18:11:15     33s]   Number of sequential cells which are not FFs: 27
[03/25 18:11:15     33s] Total number of combinational cells: 290
[03/25 18:11:15     33s] Total number of sequential cells: 79
[03/25 18:11:15     33s] Total number of tristate cells: 13
[03/25 18:11:15     33s] Total number of level shifter cells: 0
[03/25 18:11:15     33s] Total number of power gating cells: 0
[03/25 18:11:15     33s] Total number of isolation cells: 0
[03/25 18:11:15     33s] Total number of power switch cells: 0
[03/25 18:11:15     33s] Total number of pulse generator cells: 0
[03/25 18:11:15     33s] Total number of always on buffers: 0
[03/25 18:11:15     33s] Total number of retention cells: 0
[03/25 18:11:15     33s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[03/25 18:11:15     33s] Total number of usable buffers: 14
[03/25 18:11:15     33s] List of unusable buffers:
[03/25 18:11:15     33s] Total number of unusable buffers: 0
[03/25 18:11:15     33s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[03/25 18:11:15     33s] Total number of usable inverters: 15
[03/25 18:11:15     33s] List of unusable inverters:
[03/25 18:11:15     33s] Total number of unusable inverters: 0
[03/25 18:11:15     33s] List of identified usable delay cells: DELA DELC DELB
[03/25 18:11:15     33s] Total number of identified usable delay cells: 3
[03/25 18:11:15     33s] List of identified unusable delay cells:
[03/25 18:11:15     33s] Total number of identified unusable delay cells: 0
[03/25 18:11:15     33s] Creating Cell Server, finished. 
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] Deleting Cell Server ...
[03/25 18:11:15     33s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[03/25 18:11:15     33s] Extraction setup Started 
[03/25 18:11:15     33s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/25 18:11:15     33s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[03/25 18:11:15     33s] Type 'man IMPEXT-6202' for more detail.
[03/25 18:11:15     33s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[03/25 18:11:15     33s] Cap table was created using Encounter 13.13-s017_1.
[03/25 18:11:15     33s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[03/25 18:11:15     33s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[03/25 18:11:15     33s] Cap table was created using Encounter 13.13-s017_1.
[03/25 18:11:15     33s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[03/25 18:11:15     33s] Importing multi-corner RC tables ... 
[03/25 18:11:15     33s] Summary of Active RC-Corners : 
[03/25 18:11:15     33s]  
[03/25 18:11:15     33s]  Analysis View: av_func_mode_max
[03/25 18:11:15     33s]     RC-Corner Name        : RC_worst
[03/25 18:11:15     33s]     RC-Corner Index       : 0
[03/25 18:11:15     33s]     RC-Corner Temperature : 25 Celsius
[03/25 18:11:15     33s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[03/25 18:11:15     33s]     RC-Corner PreRoute Res Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PreRoute Cap Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[03/25 18:11:15     33s]  
[03/25 18:11:15     33s]  Analysis View: av_scan_mode_max
[03/25 18:11:15     33s]     RC-Corner Name        : RC_worst
[03/25 18:11:15     33s]     RC-Corner Index       : 0
[03/25 18:11:15     33s]     RC-Corner Temperature : 25 Celsius
[03/25 18:11:15     33s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[03/25 18:11:15     33s]     RC-Corner PreRoute Res Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PreRoute Cap Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[03/25 18:11:15     33s]  
[03/25 18:11:15     33s]  Analysis View: av_func_mode_min
[03/25 18:11:15     33s]     RC-Corner Name        : RC_best
[03/25 18:11:15     33s]     RC-Corner Index       : 1
[03/25 18:11:15     33s]     RC-Corner Temperature : 25 Celsius
[03/25 18:11:15     33s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[03/25 18:11:15     33s]     RC-Corner PreRoute Res Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PreRoute Cap Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[03/25 18:11:15     33s]  
[03/25 18:11:15     33s]  Analysis View: av_scan_mode_min
[03/25 18:11:15     33s]     RC-Corner Name        : RC_best
[03/25 18:11:15     33s]     RC-Corner Index       : 1
[03/25 18:11:15     33s]     RC-Corner Temperature : 25 Celsius
[03/25 18:11:15     33s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[03/25 18:11:15     33s]     RC-Corner PreRoute Res Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PreRoute Cap Factor         : 1
[03/25 18:11:15     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/25 18:11:15     33s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[03/25 18:11:15     33s] Technology file 'FireIce/icecaps.tch' associated with first view 'av_func_mode_max' will be used as the primary corner for the multi-corner extraction.
[03/25 18:11:15     33s] 
[03/25 18:11:15     33s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:11:15     33s] Severity  ID               Count  Summary                                  
[03/25 18:11:15     33s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[03/25 18:11:15     33s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/25 18:11:15     33s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/25 18:11:15     33s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[03/25 18:11:15     33s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[03/25 18:11:15     33s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/25 18:11:15     33s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[03/25 18:11:15     33s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[03/25 18:11:15     33s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/25 18:11:15     33s] WARNING   TECHLIB-436          8  Attribute '%s' on '%s' pin '%s' of cell ...
[03/25 18:11:15     33s] *** Message Summary: 1197 warning(s), 0 error(s)
[03/25 18:11:15     33s] 
[03/25 18:11:34     34s] <CMD> clearGlobalNets
[03/25 18:11:34     34s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
[03/25 18:11:34     34s] <CMD> globalNetConnect GND -type pgpin -pin GND -inst *
[03/25 18:11:34     34s] <CMD> clearGlobalNets
[03/25 18:11:34     34s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
[03/25 18:11:34     34s] <CMD> globalNetConnect GND -type pgpin -pin GND -inst *
[03/25 18:11:34     34s] <CMD> clearGlobalNets
[03/25 18:11:34     34s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
[03/25 18:11:34     34s] <CMD> globalNetConnect GND -type pgpin -pin GND -inst *
[03/25 18:11:34     34s] <CMD> clearGlobalNets
[03/25 18:11:34     34s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
[03/25 18:11:34     34s] <CMD> globalNetConnect GND -type pgpin -pin GND -inst *
[03/25 18:11:40     34s] <CMD> getIoFlowFlag
[03/25 18:12:00     36s] <CMD> setIoFlowFlag 0
[03/25 18:12:00     36s] <CMD> floorPlan -site core_5040 -r 1 0.01 80 80 80 80
[03/25 18:12:00     36s] Adjusting Core to Bottom to: 80.5200.
[03/25 18:12:00     36s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[03/25 18:12:00     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/25 18:12:00     36s] <CMD> uiSetTool select
[03/25 18:12:00     36s] <CMD> getIoFlowFlag
[03/25 18:12:00     36s] <CMD> fit
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:12:07     36s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:12:07     36s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:12:07     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:12:46     38s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/25 18:12:46     38s] The ring targets are set to core/block ring wires.
[03/25 18:12:46     38s] addRing command will consider rows while creating rings.
[03/25 18:12:46     38s] addRing command will disallow rings to go over rows.
[03/25 18:12:46     38s] addRing command will ignore shorts while creating rings.
[03/25 18:12:46     38s] <CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1
[03/25 18:12:46     38s] 
[03/25 18:12:46     38s] Ring generation is complete.
[03/25 18:12:46     38s] vias are now being generated.
[03/25 18:12:47     38s] addRing created 120 wires.
[03/25 18:12:47     38s] ViaGen created 1800 vias, deleted 0 via to avoid violation.
[03/25 18:12:47     38s] +--------+----------------+----------------+
[03/25 18:12:47     38s] |  Layer |     Created    |     Deleted    |
[03/25 18:12:47     38s] +--------+----------------+----------------+
[03/25 18:12:47     38s] | metal4 |       60       |       NA       |
[03/25 18:12:47     38s] |  via4  |      1800      |        0       |
[03/25 18:12:47     38s] | metal5 |       60       |       NA       |
[03/25 18:12:47     38s] +--------+----------------+----------------+
[03/25 18:13:03     39s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/25 18:13:03     39s] <CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[03/25 18:13:03     39s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[03/25 18:13:03     39s] *** Begin SPECIAL ROUTE on Thu Mar 25 18:13:03 2021 ***
[03/25 18:13:03     39s] SPECIAL ROUTE ran on directory: /home/raid7_2/userb07/b07146/HW4
[03/25 18:13:03     39s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s] Begin option processing ...
[03/25 18:13:03     39s] srouteConnectPowerBump set to false
[03/25 18:13:03     39s] routeSelectNet set to "VCC GND"
[03/25 18:13:03     39s] routeSpecial set to true
[03/25 18:13:03     39s] srouteBottomLayerLimit set to 1
[03/25 18:13:03     39s] srouteBottomTargetLayerLimit set to 1
[03/25 18:13:03     39s] srouteConnectBlockPin set to false
[03/25 18:13:03     39s] srouteConnectConverterPin set to false
[03/25 18:13:03     39s] srouteConnectCorePin set to false
[03/25 18:13:03     39s] srouteConnectStripe set to false
[03/25 18:13:03     39s] srouteCrossoverViaBottomLayer set to 1
[03/25 18:13:03     39s] srouteCrossoverViaTopLayer set to 6
[03/25 18:13:03     39s] srouteFollowCorePinEnd set to 3
[03/25 18:13:03     39s] srouteFollowPadPin set to false
[03/25 18:13:03     39s] srouteJogControl set to "preferWithChanges differentLayer"
[03/25 18:13:03     39s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/25 18:13:03     39s] sroutePadPinAllPorts set to true
[03/25 18:13:03     39s] sroutePreserveExistingRoutes set to true
[03/25 18:13:03     39s] srouteRoutePowerBarPortOnBothDir set to true
[03/25 18:13:03     39s] srouteStopBlockPin set to "nearestTarget"
[03/25 18:13:03     39s] srouteTopLayerLimit set to 6
[03/25 18:13:03     39s] srouteTopTargetLayerLimit set to 6
[03/25 18:13:03     39s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1743.00 megs.
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s] Reading DB technology information...
[03/25 18:13:03     39s] Finished reading DB technology information.
[03/25 18:13:03     39s] Reading floorplan and netlist information...
[03/25 18:13:03     39s] Finished reading floorplan and netlist information.
[03/25 18:13:03     39s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/25 18:13:03     39s] Read in 37 macros, 37 used
[03/25 18:13:03     39s] Read in 79 components
[03/25 18:13:03     39s]   30 core components: 30 unplaced, 0 placed, 0 fixed
[03/25 18:13:03     39s]   49 pad components: 0 unplaced, 0 placed, 49 fixed
[03/25 18:13:03     39s] Read in 37 logical pins
[03/25 18:13:03     39s] Read in 37 nets
[03/25 18:13:03     39s] Read in 2 special nets, 2 routed
[03/25 18:13:03     39s] Read in 64 terminals
[03/25 18:13:03     39s] 2 nets selected.
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s] Begin power routing ...
[03/25 18:13:03     39s]   Number of IO ports routed: 12
[03/25 18:13:03     39s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1752.00 megs.
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s]  Begin updating DB with routing results ...
[03/25 18:13:03     39s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/25 18:13:03     39s] Pin and blockage extraction finished
[03/25 18:13:03     39s] 
[03/25 18:13:03     39s] sroute created 12 wires.
[03/25 18:13:03     39s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[03/25 18:13:03     39s] +--------+----------------+----------------+
[03/25 18:13:03     39s] |  Layer |     Created    |     Deleted    |
[03/25 18:13:03     39s] +--------+----------------+----------------+
[03/25 18:13:03     39s] | metal4 |       12       |       NA       |
[03/25 18:13:03     39s] |  via4  |       12       |        0       |
[03/25 18:13:03     39s] +--------+----------------+----------------+
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:13:09     39s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:13:09     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:13:09     40s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:13:09     40s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:13:09     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:13:09     40s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:13:09     40s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:13:09     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:13:47     41s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[03/25 18:13:47     41s] addStripe will allow jog to connect padcore ring and block ring.
[03/25 18:13:47     41s] Stripes will stop at the boundary of the specified area.
[03/25 18:13:47     41s] When breaking rings, the power planner will consider the existence of blocks.
[03/25 18:13:47     41s] Stripes will not extend to closest target.
[03/25 18:13:47     41s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/25 18:13:47     41s] Stripes will not be created over regions without power planning wires.
[03/25 18:13:47     41s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/25 18:13:47     41s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/25 18:13:47     41s] AddStripe segment minimum length set to 1
[03/25 18:13:47     41s] Offset for stripe breaking is set to 0.
[03/25 18:13:47     41s] <CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/25 18:13:47     41s] 
[03/25 18:13:47     42s] Starting stripe generation ...
[03/25 18:13:47     42s] Non-Default Mode Option Settings :
[03/25 18:13:47     42s]   NONE
[03/25 18:13:47     42s] Stripe generation is complete.
[03/25 18:13:47     42s] vias are now being generated.
[03/25 18:13:47     42s] addStripe created 4 wires.
[03/25 18:13:47     42s] ViaGen created 120 vias, deleted 0 via to avoid violation.
[03/25 18:13:47     42s] +--------+----------------+----------------+
[03/25 18:13:47     42s] |  Layer |     Created    |     Deleted    |
[03/25 18:13:47     42s] +--------+----------------+----------------+
[03/25 18:13:47     42s] | metal4 |        4       |       NA       |
[03/25 18:13:47     42s] |  via4  |       120      |        0       |
[03/25 18:13:47     42s] +--------+----------------+----------------+
[03/25 18:14:03     42s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/25 18:14:03     42s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[03/25 18:14:03     42s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[03/25 18:14:03     42s] *** Begin SPECIAL ROUTE on Thu Mar 25 18:14:03 2021 ***
[03/25 18:14:03     42s] SPECIAL ROUTE ran on directory: /home/raid7_2/userb07/b07146/HW4
[03/25 18:14:03     42s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[03/25 18:14:03     42s] 
[03/25 18:14:03     42s] Begin option processing ...
[03/25 18:14:03     42s] srouteConnectPowerBump set to false
[03/25 18:14:03     42s] routeSelectNet set to "GND VCC"
[03/25 18:14:03     42s] routeSpecial set to true
[03/25 18:14:03     42s] srouteBottomLayerLimit set to 1
[03/25 18:14:03     42s] srouteBottomTargetLayerLimit set to 1
[03/25 18:14:03     42s] srouteConnectBlockPin set to false
[03/25 18:14:03     42s] srouteConnectConverterPin set to false
[03/25 18:14:03     42s] srouteConnectPadPin set to false
[03/25 18:14:03     42s] srouteConnectStripe set to false
[03/25 18:14:03     42s] srouteCrossoverViaBottomLayer set to 1
[03/25 18:14:03     42s] srouteCrossoverViaTopLayer set to 6
[03/25 18:14:03     42s] srouteFollowCorePinEnd set to 3
[03/25 18:14:03     42s] srouteFollowPadPin set to false
[03/25 18:14:03     42s] srouteJogControl set to "preferWithChanges differentLayer"
[03/25 18:14:03     42s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/25 18:14:03     42s] sroutePadPinAllPorts set to true
[03/25 18:14:03     42s] sroutePreserveExistingRoutes set to true
[03/25 18:14:03     42s] srouteRoutePowerBarPortOnBothDir set to true
[03/25 18:14:03     42s] srouteStopBlockPin set to "nearestTarget"
[03/25 18:14:03     42s] srouteTopLayerLimit set to 6
[03/25 18:14:03     42s] srouteTopTargetLayerLimit set to 6
[03/25 18:14:03     42s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.
[03/25 18:14:03     42s] 
[03/25 18:14:03     42s] Reading DB technology information...
[03/25 18:14:03     42s] Finished reading DB technology information.
[03/25 18:14:03     42s] Reading floorplan and netlist information...
[03/25 18:14:03     42s] Finished reading floorplan and netlist information.
[03/25 18:14:03     42s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/25 18:14:03     42s] Read in 784 macros, 39 used
[03/25 18:14:03     42s] Read in 79 components
[03/25 18:14:03     42s]   30 core components: 30 unplaced, 0 placed, 0 fixed
[03/25 18:14:03     42s]   49 pad components: 0 unplaced, 0 placed, 49 fixed
[03/25 18:14:03     42s] Read in 37 logical pins
[03/25 18:14:03     42s] Read in 37 nets
[03/25 18:14:03     42s] Read in 2 special nets, 2 routed
[03/25 18:14:03     42s] Read in 64 terminals
[03/25 18:14:03     42s] 2 nets selected.
[03/25 18:14:03     42s] 
[03/25 18:14:03     42s] Begin power routing ...
[03/25 18:14:03     42s] CPU time for FollowPin 0 seconds
[03/25 18:14:03     42s] CPU time for FollowPin 0 seconds
[03/25 18:14:03     42s]   Number of Core ports routed: 390
[03/25 18:14:03     42s]   Number of Followpin connections: 195
[03/25 18:14:03     42s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1769.00 megs.
[03/25 18:14:03     42s] 
[03/25 18:14:03     42s] 
[03/25 18:14:03     42s] 
[03/25 18:14:03     42s]  Begin updating DB with routing results ...
[03/25 18:14:03     42s]  Updating DB with 0 via definition ...
[03/25 18:14:03     42s] sroute created 585 wires.
[03/25 18:14:03     42s] ViaGen created 1170 vias, deleted 0 via to avoid violation.
[03/25 18:14:03     42s] +--------+----------------+----------------+
[03/25 18:14:03     42s] |  Layer |     Created    |     Deleted    |
[03/25 18:14:03     42s] +--------+----------------+----------------+
[03/25 18:14:03     42s] | metal1 |       585      |       NA       |
[03/25 18:14:03     42s] |   via  |       390      |        0       |
[03/25 18:14:03     42s] |  via2  |       390      |        0       |
[03/25 18:14:03     42s] |  via3  |       390      |        0       |
[03/25 18:14:03     42s] +--------+----------------+----------------+
[03/25 18:14:11     43s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[03/25 18:14:11     43s] Added 39 of filler cell 'EMPTY16D' on top side.
[03/25 18:14:11     43s] Added 28 of filler cell 'EMPTY16D' on left side.
[03/25 18:14:11     43s] Added 44 of filler cell 'EMPTY16D' on bottom side.
[03/25 18:14:11     43s] Added 44 of filler cell 'EMPTY16D' on right side.
[03/25 18:14:11     43s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY8D' on top side.
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY8D' on left side.
[03/25 18:14:11     43s] Added 11 of filler cell 'EMPTY8D' on bottom side.
[03/25 18:14:11     43s] Added 11 of filler cell 'EMPTY8D' on right side.
[03/25 18:14:11     43s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY4D' on top side.
[03/25 18:14:11     43s] Added 14 of filler cell 'EMPTY4D' on left side.
[03/25 18:14:11     43s] Added 11 of filler cell 'EMPTY4D' on bottom side.
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY4D' on right side.
[03/25 18:14:11     43s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY2D' on top side.
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY2D' on left side.
[03/25 18:14:11     43s] Added 0 of filler cell 'EMPTY2D' on bottom side.
[03/25 18:14:11     43s] Added 11 of filler cell 'EMPTY2D' on right side.
[03/25 18:14:11     43s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[03/25 18:14:11     43s] Added 26 of filler cell 'EMPTY1D' on top side.
[03/25 18:14:11     43s] Added 28 of filler cell 'EMPTY1D' on left side.
[03/25 18:14:11     43s] Added 11 of filler cell 'EMPTY1D' on bottom side.
[03/25 18:14:11     43s] Added 22 of filler cell 'EMPTY1D' on right side.
[03/25 18:14:28     44s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[03/25 18:14:28     44s] <CMD> verifyGeometry
[03/25 18:14:28     44s]  *** Starting Verify Geometry (MEM: 991.7) ***
[03/25 18:14:28     44s] 
[03/25 18:14:28     44s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/25 18:14:28     44s]   VERIFY GEOMETRY ...... Starting Verification
[03/25 18:14:28     44s]   VERIFY GEOMETRY ...... Initializing
[03/25 18:14:28     44s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/25 18:14:28     44s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/25 18:14:28     44s]                   ...... bin size: 10800
[03/25 18:14:28     44s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/25 18:14:29     44s]   VERIFY GEOMETRY ...... Cells          :  343 Viols.
[03/25 18:14:29     44s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/25 18:14:29     44s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/25 18:14:29     44s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/25 18:14:29     44s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 343 Viols. 0 Wrngs.
[03/25 18:14:29     44s] VG: elapsed time: 1.00
[03/25 18:14:29     44s] Begin Summary ...
[03/25 18:14:29     44s]   Cells       : 0
[03/25 18:14:29     44s]   SameNet     : 0
[03/25 18:14:29     44s]   Wiring      : 0
[03/25 18:14:29     44s]   Antenna     : 0
[03/25 18:14:29     44s]   Short       : 0
[03/25 18:14:29     44s]   Overlap     : 343
[03/25 18:14:29     44s] End Summary
[03/25 18:14:29     44s] 
[03/25 18:14:29     44s]   Verification Complete : 343 Viols.  0 Wrngs.
[03/25 18:14:29     44s] 
[03/25 18:14:29     44s] **********End: VERIFY GEOMETRY**********
[03/25 18:14:29     44s]  *** verify geometry (CPU: 0:00:00.7  MEM: 69.5M)
[03/25 18:14:29     44s] 
[03/25 18:14:29     44s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[03/25 18:14:46     45s] <CMD> verifyConnectivity -nets ANTENNA -type special -noUnroutedNet -error 1000 -warning 50
[03/25 18:15:33     55s] <CMD> verifyConnectivity -nets {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
[03/25 18:15:33     55s] VERIFY_CONNECTIVITY use new engine.
[03/25 18:15:33     55s] 
[03/25 18:15:33     55s] ******** Start: VERIFY CONNECTIVITY ********
[03/25 18:15:33     55s] Start Time: Thu Mar 25 18:15:33 2021
[03/25 18:15:33     55s] 
[03/25 18:15:33     55s] Design Name: CHIP
[03/25 18:15:33     55s] Database Units: 1000
[03/25 18:15:33     55s] Design Boundary: (0.0000, 0.0000) (1427.2400, 1418.6000)
[03/25 18:15:33     55s] Error Limit = 1000; Warning Limit = 50
[03/25 18:15:33     55s] Check specified nets
[03/25 18:15:33     55s] *** Checking Net VCC
[03/25 18:15:33     55s] *** Checking Net GND
[03/25 18:15:33     55s] 
[03/25 18:15:33     55s] Begin Summary 
[03/25 18:15:33     55s]   Found no problems or warnings.
[03/25 18:15:33     55s] End Summary
[03/25 18:15:33     55s] 
[03/25 18:15:33     55s] End Time: Thu Mar 25 18:15:33 2021
[03/25 18:15:33     55s] Time Elapsed: 0:00:00.0
[03/25 18:15:33     55s] 
[03/25 18:15:33     55s] ******** End: VERIFY CONNECTIVITY ********
[03/25 18:15:33     55s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/25 18:15:33     55s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/25 18:15:33     55s] 
[03/25 18:15:53     56s] <CMD> saveDesign DBS/powerroute
[03/25 18:15:53     56s] #% Begin save design ... (date=03/25 18:15:53, mem=870.6M)
[03/25 18:15:53     56s] % Begin Save netlist data ... (date=03/25 18:15:53, mem=871.2M)
[03/25 18:15:53     56s] Writing Binary DB to DBS/powerroute.dat/CHIP.v.bin in single-threaded mode...
[03/25 18:15:53     56s] % End Save netlist data ... (date=03/25 18:15:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=871.2M, current mem=871.2M)
[03/25 18:15:53     56s] % Begin Save AAE data ... (date=03/25 18:15:53, mem=871.2M)
[03/25 18:15:53     56s] Saving AAE Data ...
[03/25 18:15:53     56s] % End Save AAE data ... (date=03/25 18:15:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=871.2M, current mem=871.2M)
[03/25 18:15:53     56s] % Begin Save clock tree data ... (date=03/25 18:15:53, mem=872.1M)
[03/25 18:15:53     56s] % End Save clock tree data ... (date=03/25 18:15:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.1M, current mem=872.1M)
[03/25 18:15:53     56s] Saving preference file DBS/powerroute.dat/gui.pref.tcl ...
[03/25 18:15:53     56s] Saving mode setting ...
[03/25 18:15:53     56s] Saving global file ...
[03/25 18:15:53     56s] % Begin Save floorplan data ... (date=03/25 18:15:53, mem=872.3M)
[03/25 18:15:53     56s] Saving floorplan file ...
[03/25 18:15:53     56s] % End Save floorplan data ... (date=03/25 18:15:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.3M, current mem=872.3M)
[03/25 18:15:53     56s] Saving Drc markers ...
[03/25 18:15:53     56s] ... 343 markers are saved ...
[03/25 18:15:53     56s] ... 343 geometry drc markers are saved ...
[03/25 18:15:53     56s] ... 0 antenna drc markers are saved ...
[03/25 18:15:54     56s] % Begin Save placement data ... (date=03/25 18:15:53, mem=872.4M)
[03/25 18:15:54     56s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/25 18:15:54     56s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1062.2M) ***
[03/25 18:15:54     56s] % End Save placement data ... (date=03/25 18:15:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.4M, current mem=872.4M)
[03/25 18:15:54     56s] % Begin Save routing data ... (date=03/25 18:15:54, mem=872.4M)
[03/25 18:15:54     56s] Saving route file ...
[03/25 18:15:54     56s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1062.2M) ***
[03/25 18:15:54     56s] % End Save routing data ... (date=03/25 18:15:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.5M, current mem=872.5M)
[03/25 18:15:54     56s] Saving property file DBS/powerroute.dat/CHIP.prop
[03/25 18:15:54     56s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1062.2M) ***
[03/25 18:15:54     56s] % Begin Save power constraints data ... (date=03/25 18:15:54, mem=874.7M)
[03/25 18:15:54     56s] % End Save power constraints data ... (date=03/25 18:15:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=874.8M, current mem=874.8M)
[03/25 18:15:54     57s] Generated self-contained design powerroute.dat
[03/25 18:15:54     57s] #% End save design ... (date=03/25 18:15:54, total cpu=0:00:00.6, real=0:00:01.0, peak res=874.9M, current mem=874.9M)
[03/25 18:15:54     57s] *** Message Summary: 0 warning(s), 0 error(s)
[03/25 18:15:54     57s] 
[03/25 18:15:59     57s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:15:59     57s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:15:59     57s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/25 18:16:12     58s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/25 18:16:12     58s] <CMD> setEndCapMode -reset
[03/25 18:16:12     58s] <CMD> setEndCapMode -boundary_tap false
[03/25 18:16:12     58s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:12     58s] <CMD> setPlaceMode -reset
[03/25 18:16:12     58s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.6 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[03/25 18:16:12     58s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:16:14     58s] <CMD> setPlaceMode -fp false
[03/25 18:16:14     58s] <CMD> placeDesign
[03/25 18:16:14     58s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 38, percentage of missing scan cell = 0.00% (0 / 38)
[03/25 18:16:14     58s] *** Starting placeDesign default flow ***
[03/25 18:16:14     58s] *** Start deleteBufferTree ***
[03/25 18:16:14     58s] Info: Detect buffers to remove automatically.
[03/25 18:16:14     58s] Analyzing netlist ...
[03/25 18:16:14     58s] Updating netlist
[03/25 18:16:15     58s] AAE DB initialization (MEM=1072.14 CPU=0:00:00.2 REAL=0:00:01.0) 
[03/25 18:16:15     58s] AAE_INFO: Cdb files are: 
[03/25 18:16:15     58s]  	celtic/u18_ss.cdb
[03/25 18:16:15     58s] 	celtic/u18_ff.cdb
[03/25 18:16:15     58s]  
[03/25 18:16:15     58s] Start AAE Lib Loading. (MEM=1072.14)
[03/25 18:16:17     60s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[03/25 18:16:17     60s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[03/25 18:16:17     60s] End AAE Lib Loading. (MEM=1340.86 CPU=0:00:01.8 Real=0:00:02.0)
[03/25 18:16:17     60s] 
[03/25 18:16:17     60s] *summary: 56 instances (buffers/inverters) removed
[03/25 18:16:17     60s] *** Finish deleteBufferTree (0:00:02.3) ***
[03/25 18:16:17     60s] **INFO: Enable pre-place timing setting for timing analysis
[03/25 18:16:17     60s] Set Using Default Delay Limit as 101.
[03/25 18:16:17     60s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/25 18:16:17     60s] Set Default Net Delay as 0 ps.
[03/25 18:16:17     60s] Set Default Net Load as 0 pF. 
[03/25 18:16:18     60s] **INFO: Analyzing IO path groups for slack adjustment
[03/25 18:16:18     60s] Effort level <high> specified for reg2reg_tmp.46066 path_group
[03/25 18:16:18     60s] #################################################################################
[03/25 18:16:18     60s] # Design Stage: PreRoute
[03/25 18:16:18     60s] # Design Name: CHIP
[03/25 18:16:18     60s] # Design Mode: 90nm
[03/25 18:16:18     60s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:16:18     60s] # Parasitics Mode: No SPEF/RCDB
[03/25 18:16:18     60s] # Signoff Settings: SI Off 
[03/25 18:16:18     60s] #################################################################################
[03/25 18:16:18     60s] Calculate delays in BcWc mode...
[03/25 18:16:18     60s] Calculate delays in BcWc mode...
[03/25 18:16:18     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 1340.9M, InitMEM = 1340.9M)
[03/25 18:16:18     60s] Start delay calculation (fullDC) (1 T). (MEM=1340.86)
[03/25 18:16:18     60s] End AAE Lib Interpolated Model. (MEM=1357.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:16:18     61s] First Iteration Infinite Tw... 
[03/25 18:16:18     61s] Total number of fetched objects 450
[03/25 18:16:18     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:16:18     61s] End delay calculation. (MEM=1378.11 CPU=0:00:00.2 REAL=0:00:00.0)
[03/25 18:16:19     61s] End delay calculation (fullDC). (MEM=1280.74 CPU=0:00:00.8 REAL=0:00:01.0)
[03/25 18:16:19     61s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1280.7M) ***
[03/25 18:16:19     61s] **INFO: Disable pre-place timing setting for timing analysis
[03/25 18:16:19     61s] Set Using Default Delay Limit as 1000.
[03/25 18:16:19     61s] Set Default Net Delay as 1000 ps.
[03/25 18:16:19     61s] Set Default Net Load as 0.5 pF. 
[03/25 18:16:19     61s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/25 18:16:19     61s] Deleted 0 physical inst  (cell - / prefix -).
[03/25 18:16:19     61s] *** Starting "NanoPlace(TM) placement v#10 (mem=1266.6M)" ...
[03/25 18:16:19     61s] total jobs 10678
[03/25 18:16:19     61s] multi thread init TemplateIndex for each ta. thread num 1
[03/25 18:16:19     61s] Wait...
[03/25 18:16:28     70s] *** Build Buffered Sizing Timing Model
[03/25 18:16:28     70s] (cpu=0:00:09.2 mem=1276.6M) ***
[03/25 18:16:28     70s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[03/25 18:16:28     70s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[03/25 18:16:28     70s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[03/25 18:16:28     70s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[03/25 18:16:29     71s] *** Build Virtual Sizing Timing Model
[03/25 18:16:29     71s] (cpu=0:00:09.9 mem=1260.3M) ***
[03/25 18:16:29     71s] No user setting net weight.
[03/25 18:16:29     71s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/25 18:16:29     71s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[03/25 18:16:29     71s] Define the scan chains before using this option.
[03/25 18:16:29     71s] Type 'man IMPSP-9042' for more detail.
[03/25 18:16:29     71s] #std cell=316 (0 fixed + 316 movable) #block=0 (0 floating + 0 preplaced)
[03/25 18:16:29     71s] #ioInst=349 #net=449 #term=1440 #term/net=3.21, #fixedIo=349, #floatIo=0, #fixedPin=37, #floatPin=0
[03/25 18:16:29     71s] stdCell: 316 single + 0 double + 0 multi
[03/25 18:16:29     71s] Total standard cell length = 1.8588 (mm), area = 0.0094 (mm^2)
[03/25 18:16:29     71s] Core basic site is core_5040
[03/25 18:16:29     71s] Estimated cell power/ground rail width = 0.866 um
[03/25 18:16:29     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:16:29     71s] Apply auto density screen in pre-place stage.
[03/25 18:16:29     71s] Auto density screen increases utilization from 0.016 to 0.016
[03/25 18:16:29     71s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.3M
[03/25 18:16:29     71s] Average module density = 0.016.
[03/25 18:16:29     71s] Density for the design = 0.016.
[03/25 18:16:29     71s]        = stdcell_area 2998 sites (9368 um^2) / alloc_area 185046 sites (578232 um^2).
[03/25 18:16:29     71s] Pin Density = 0.004668.
[03/25 18:16:29     71s]             = total # of pins 1440 / total area 308460.
[03/25 18:16:29     71s] Initial padding reaches pin density 0.475 for top
[03/25 18:16:29     71s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 5320.000
[03/25 18:16:29     71s] Initial padding increases density from 0.016 to 0.020 for top
[03/25 18:16:29     71s] Identified 1 spare or floating instance, with no clusters.
[03/25 18:16:29     71s] === lastAutoLevel = 9 
[03/25 18:16:29     71s] [adp] 0:1:0:1
[03/25 18:16:29     71s] Clock gating cells determined by native netlist tracing.
[03/25 18:16:29     71s] Effort level <high> specified for reg2reg path_group
[03/25 18:16:30     72s] Iteration  1: Total net bbox = 5.258e+04 (2.64e+04 2.62e+04)
[03/25 18:16:30     72s]               Est.  stn bbox = 6.194e+04 (3.11e+04 3.09e+04)
[03/25 18:16:30     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1322.8M
[03/25 18:16:30     72s] Iteration  2: Total net bbox = 5.258e+04 (2.64e+04 2.62e+04)
[03/25 18:16:30     72s]               Est.  stn bbox = 6.194e+04 (3.11e+04 3.09e+04)
[03/25 18:16:30     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.8M
[03/25 18:16:30     72s] exp_mt_sequential is set from setPlaceMode option to 1
[03/25 18:16:30     72s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/25 18:16:30     72s] place_exp_mt_interval set to default 32
[03/25 18:16:30     72s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/25 18:16:30     72s] Iteration  3: Total net bbox = 5.104e+04 (2.61e+04 2.49e+04)
[03/25 18:16:30     72s]               Est.  stn bbox = 6.277e+04 (3.19e+04 3.08e+04)
[03/25 18:16:30     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1338.8M
[03/25 18:16:30     72s] Total number of setup views is 2.
[03/25 18:16:30     72s] Total number of active setup views is 1.
[03/25 18:16:30     72s] Active setup views:
[03/25 18:16:30     72s]     av_scan_mode_max
[03/25 18:16:30     72s] Iteration  4: Total net bbox = 4.875e+04 (2.50e+04 2.38e+04)
[03/25 18:16:30     72s]               Est.  stn bbox = 5.987e+04 (3.05e+04 2.94e+04)
[03/25 18:16:30     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1338.8M
[03/25 18:16:30     72s] Total number of setup views is 1.
[03/25 18:16:30     72s] Total number of active setup views is 1.
[03/25 18:16:30     72s] Active setup views:
[03/25 18:16:30     72s]     av_scan_mode_max
[03/25 18:16:31     72s] Iteration  5: Total net bbox = 4.303e+04 (2.18e+04 2.12e+04)
[03/25 18:16:31     72s]               Est.  stn bbox = 5.235e+04 (2.63e+04 2.60e+04)
[03/25 18:16:31     72s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1338.8M
[03/25 18:16:31     72s] Total number of setup views is 1.
[03/25 18:16:31     72s] Total number of active setup views is 1.
[03/25 18:16:31     72s] Active setup views:
[03/25 18:16:31     72s]     av_scan_mode_max
[03/25 18:16:31     72s] Iteration  6: Total net bbox = 4.105e+04 (2.09e+04 2.01e+04)
[03/25 18:16:31     72s]               Est.  stn bbox = 4.984e+04 (2.52e+04 2.47e+04)
[03/25 18:16:31     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1338.8M
[03/25 18:16:31     72s] Starting Early Global Route rough congestion estimation: mem = 1338.8M
[03/25 18:16:31     72s] (I)       Reading DB...
[03/25 18:16:31     72s] (I)       before initializing RouteDB syMemory usage = 1338.8 MB
[03/25 18:16:31     72s] (I)       congestionReportName   : 
[03/25 18:16:31     72s] (I)       layerRangeFor2DCongestion : 
[03/25 18:16:31     72s] (I)       buildTerm2TermWires    : 1
[03/25 18:16:31     72s] (I)       doTrackAssignment      : 1
[03/25 18:16:31     72s] (I)       dumpBookshelfFiles     : 0
[03/25 18:16:31     72s] (I)       numThreads             : 1
[03/25 18:16:31     72s] (I)       bufferingAwareRouting  : false
[03/25 18:16:31     72s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:16:31     72s] (I)       honorPin               : false
[03/25 18:16:31     72s] (I)       honorPinGuide          : true
[03/25 18:16:31     72s] (I)       honorPartition         : false
[03/25 18:16:31     72s] (I)       allowPartitionCrossover: false
[03/25 18:16:31     72s] (I)       honorSingleEntry       : true
[03/25 18:16:31     72s] (I)       honorSingleEntryStrong : true
[03/25 18:16:31     72s] (I)       handleViaSpacingRule   : false
[03/25 18:16:31     72s] (I)       handleEolSpacingRule   : false
[03/25 18:16:31     72s] (I)       PDConstraint           : none
[03/25 18:16:31     72s] (I)       expBetterNDRHandling   : false
[03/25 18:16:31     72s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:16:31     72s] (I)       routingEffortLevel     : 3
[03/25 18:16:31     72s] (I)       effortLevel            : standard
[03/25 18:16:31     72s] [NR-eGR] minRouteLayer          : 2
[03/25 18:16:31     72s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:16:31     72s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:16:31     72s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:16:31     72s] (I)       numRowsPerGCell        : 13
[03/25 18:16:31     72s] (I)       speedUpLargeDesign     : 0
[03/25 18:16:31     72s] (I)       multiThreadingTA       : 1
[03/25 18:16:31     72s] (I)       blkAwareLayerSwitching : 1
[03/25 18:16:31     72s] (I)       optimizationMode       : false
[03/25 18:16:31     72s] (I)       routeSecondPG          : false
[03/25 18:16:31     72s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:16:31     72s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:16:31     72s] (I)       punchThroughDistance   : 500.00
[03/25 18:16:31     72s] (I)       scenicBound            : 1.15
[03/25 18:16:31     72s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:16:31     72s] (I)       source-to-sink ratio   : 0.00
[03/25 18:16:31     72s] (I)       targetCongestionRatioH : 1.00
[03/25 18:16:31     72s] (I)       targetCongestionRatioV : 1.00
[03/25 18:16:31     72s] (I)       layerCongestionRatio   : 0.70
[03/25 18:16:31     72s] (I)       m1CongestionRatio      : 0.10
[03/25 18:16:31     72s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:16:31     72s] (I)       localRouteEffort       : 1.00
[03/25 18:16:31     72s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:16:31     72s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:16:31     72s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:16:31     72s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:16:31     72s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:16:31     72s] (I)       routeVias              : 
[03/25 18:16:31     72s] (I)       readTROption           : true
[03/25 18:16:31     72s] (I)       extraSpacingFactor     : 1.00
[03/25 18:16:31     72s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:16:31     72s] (I)       routeSelectedNetsOnly  : false
[03/25 18:16:31     72s] (I)       clkNetUseMaxDemand     : false
[03/25 18:16:31     72s] (I)       extraDemandForClocks   : 0
[03/25 18:16:31     72s] (I)       steinerRemoveLayers    : false
[03/25 18:16:31     72s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:16:31     72s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:16:31     72s] (I)       similarTopologyRoutingFast : false
[03/25 18:16:31     72s] (I)       spanningTreeRefinement : false
[03/25 18:16:31     72s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:16:31     72s] (I)       starting read tracks
[03/25 18:16:31     72s] (I)       build grid graph
[03/25 18:16:31     72s] (I)       build grid graph start
[03/25 18:16:31     72s] [NR-eGR] Layer1 has no routable track
[03/25 18:16:31     72s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:16:31     72s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:16:31     72s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:16:31     72s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:16:31     72s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:16:31     72s] (I)       build grid graph end
[03/25 18:16:31     72s] (I)       numViaLayers=6
[03/25 18:16:31     72s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:16:31     72s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:16:31     72s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:16:31     72s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:16:31     72s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:16:31     72s] (I)       end build via table
[03/25 18:16:31     72s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:16:31     72s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:16:31     72s] (I)       readDataFromPlaceDB
[03/25 18:16:31     72s] (I)       Read net information..
[03/25 18:16:31     72s] [NR-eGR] Read numTotalNets=449  numIgnoredNets=0
[03/25 18:16:31     72s] (I)       Read testcase time = 0.000 seconds
[03/25 18:16:31     72s] 
[03/25 18:16:31     72s] (I)       read default dcut vias
[03/25 18:16:31     72s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:16:31     72s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:16:31     72s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:16:31     72s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:16:31     72s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:16:31     72s] (I)       build grid graph start
[03/25 18:16:31     72s] (I)       build grid graph end
[03/25 18:16:31     72s] (I)       Model blockage into capacity
[03/25 18:16:31     72s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:16:31     72s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:16:31     72s] (I)       blocked area on Layer2 : 1108479292000  (54.75%)
[03/25 18:16:31     72s] (I)       blocked area on Layer3 : 1103162153600  (54.49%)
[03/25 18:16:31     72s] (I)       blocked area on Layer4 : 1174454036000  (58.01%)
[03/25 18:16:31     72s] (I)       blocked area on Layer5 : 1148698640000  (56.73%)
[03/25 18:16:31     72s] (I)       blocked area on Layer6 : 1077301933200  (53.21%)
[03/25 18:16:31     72s] (I)       Modeling time = 0.000 seconds
[03/25 18:16:31     72s] 
[03/25 18:16:31     72s] (I)       Number of ignored nets = 0
[03/25 18:16:31     72s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:16:31     72s] (I)       Number of clock nets = 2.  Ignored: No
[03/25 18:16:31     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:16:31     72s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:16:31     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:16:31     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:16:31     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:16:31     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:16:31     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:16:31     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/25 18:16:31     72s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1338.8 MB
[03/25 18:16:31     72s] (I)       Ndr track 0 does not exist
[03/25 18:16:31     72s] (I)       Layer1  viaCost=300.00
[03/25 18:16:31     72s] (I)       Layer2  viaCost=100.00
[03/25 18:16:31     72s] (I)       Layer3  viaCost=100.00
[03/25 18:16:31     72s] (I)       Layer4  viaCost=100.00
[03/25 18:16:31     72s] (I)       Layer5  viaCost=100.00
[03/25 18:16:31     72s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:16:31     72s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:16:31     72s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:16:31     72s] (I)       Site Width          :   620  (dbu)
[03/25 18:16:31     72s] (I)       Row Height          :  5040  (dbu)
[03/25 18:16:31     72s] (I)       GCell Width         : 65520  (dbu)
[03/25 18:16:31     72s] (I)       GCell Height        : 65520  (dbu)
[03/25 18:16:31     72s] (I)       grid                :    22    22     6
[03/25 18:16:31     72s] (I)       vertical capacity   :     0 65520     0 65520     0 65520
[03/25 18:16:31     72s] (I)       horizontal capacity :     0     0 65520     0 65520     0
[03/25 18:16:31     72s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:16:31     72s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:16:31     72s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:16:31     72s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:16:31     72s] (I)       Num tracks per GCell: 136.50 105.68 117.00 105.68 117.00 26.42
[03/25 18:16:31     72s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:16:31     72s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:16:31     72s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:16:31     72s] (I)       --------------------------------------------------------
[03/25 18:16:31     72s] 
[03/25 18:16:31     72s] [NR-eGR] ============ Routing rule table ============
[03/25 18:16:31     72s] [NR-eGR] Rule id 0. Nets 412 
[03/25 18:16:31     72s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:16:31     72s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:16:31     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:31     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:31     72s] [NR-eGR] ========================================
[03/25 18:16:31     72s] [NR-eGR] 
[03/25 18:16:31     72s] (I)       After initializing earlyGlobalRoute syMemory usage = 1338.8 MB
[03/25 18:16:31     72s] (I)       Loading and dumping file time : 0.02 seconds
[03/25 18:16:31     72s] (I)       ============= Initialization =============
[03/25 18:16:31     72s] (I)       numLocalWires=1223  numGlobalNetBranches=381  numLocalNetBranches=274
[03/25 18:16:31     72s] (I)       totalPins=1366  totalGlobalPin=477 (34.92%)
[03/25 18:16:31     72s] (I)       total 2D Cap : 136107 = (67303 H, 68804 V)
[03/25 18:16:31     72s] (I)       ============  Phase 1a Route ============
[03/25 18:16:31     72s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:16:31     72s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:16:31     72s] (I)       Usage: 712 = (333 H, 379 V) = (0.49% H, 0.55% V) = (2.182e+04um H, 2.483e+04um V)
[03/25 18:16:31     72s] (I)       
[03/25 18:16:31     72s] (I)       ============  Phase 1b Route ============
[03/25 18:16:31     72s] (I)       Usage: 712 = (333 H, 379 V) = (0.49% H, 0.55% V) = (2.182e+04um H, 2.483e+04um V)
[03/25 18:16:31     72s] (I)       
[03/25 18:16:31     72s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/25 18:16:31     72s] 
[03/25 18:16:31     72s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:16:31     72s] Finished Early Global Route rough congestion estimation: mem = 1338.8M
[03/25 18:16:31     72s] earlyGlobalRoute rough estimation gcell size 13 row height
[03/25 18:16:31     72s] Congestion driven padding in post-place stage.
[03/25 18:16:31     72s] Congestion driven padding increases utilization from 0.020 to 0.018
[03/25 18:16:31     72s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1338.8M
[03/25 18:16:31     72s] Total number of setup views is 1.
[03/25 18:16:31     72s] Total number of active setup views is 1.
[03/25 18:16:31     72s] Active setup views:
[03/25 18:16:31     72s]     av_scan_mode_max
[03/25 18:16:31     72s] Global placement CDP skipped at cutLevel 7.
[03/25 18:16:31     72s] Iteration  7: Total net bbox = 4.100e+04 (2.09e+04 2.01e+04)
[03/25 18:16:31     72s]               Est.  stn bbox = 4.979e+04 (2.51e+04 2.46e+04)
[03/25 18:16:31     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:31     72s] nrCritNet: 0.00% ( 0 / 449 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[03/25 18:16:31     72s] nrCritNet: 0.00% ( 0 / 449 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[03/25 18:16:31     72s] Iteration  8: Total net bbox = 4.100e+04 (2.09e+04 2.01e+04)
[03/25 18:16:31     72s]               Est.  stn bbox = 4.979e+04 (2.51e+04 2.46e+04)
[03/25 18:16:31     72s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:31     72s] Total number of setup views is 1.
[03/25 18:16:31     72s] Total number of active setup views is 1.
[03/25 18:16:31     72s] Active setup views:
[03/25 18:16:31     72s]     av_scan_mode_max
[03/25 18:16:31     73s] Starting Early Global Route rough congestion estimation: mem = 1342.8M
[03/25 18:16:31     73s] (I)       Reading DB...
[03/25 18:16:31     73s] (I)       before initializing RouteDB syMemory usage = 1342.8 MB
[03/25 18:16:31     73s] (I)       congestionReportName   : 
[03/25 18:16:31     73s] (I)       layerRangeFor2DCongestion : 
[03/25 18:16:31     73s] (I)       buildTerm2TermWires    : 1
[03/25 18:16:31     73s] (I)       doTrackAssignment      : 1
[03/25 18:16:31     73s] (I)       dumpBookshelfFiles     : 0
[03/25 18:16:31     73s] (I)       numThreads             : 1
[03/25 18:16:31     73s] (I)       bufferingAwareRouting  : false
[03/25 18:16:31     73s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:16:31     73s] (I)       honorPin               : false
[03/25 18:16:31     73s] (I)       honorPinGuide          : true
[03/25 18:16:31     73s] (I)       honorPartition         : false
[03/25 18:16:31     73s] (I)       allowPartitionCrossover: false
[03/25 18:16:31     73s] (I)       honorSingleEntry       : true
[03/25 18:16:31     73s] (I)       honorSingleEntryStrong : true
[03/25 18:16:31     73s] (I)       handleViaSpacingRule   : false
[03/25 18:16:31     73s] (I)       handleEolSpacingRule   : false
[03/25 18:16:31     73s] (I)       PDConstraint           : none
[03/25 18:16:31     73s] (I)       expBetterNDRHandling   : false
[03/25 18:16:31     73s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:16:31     73s] (I)       routingEffortLevel     : 3
[03/25 18:16:31     73s] (I)       effortLevel            : standard
[03/25 18:16:31     73s] [NR-eGR] minRouteLayer          : 2
[03/25 18:16:31     73s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:16:31     73s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:16:31     73s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:16:31     73s] (I)       numRowsPerGCell        : 7
[03/25 18:16:31     73s] (I)       speedUpLargeDesign     : 0
[03/25 18:16:31     73s] (I)       multiThreadingTA       : 1
[03/25 18:16:31     73s] (I)       blkAwareLayerSwitching : 1
[03/25 18:16:31     73s] (I)       optimizationMode       : false
[03/25 18:16:31     73s] (I)       routeSecondPG          : false
[03/25 18:16:31     73s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:16:31     73s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:16:31     73s] (I)       punchThroughDistance   : 500.00
[03/25 18:16:31     73s] (I)       scenicBound            : 1.15
[03/25 18:16:31     73s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:16:31     73s] (I)       source-to-sink ratio   : 0.00
[03/25 18:16:31     73s] (I)       targetCongestionRatioH : 1.00
[03/25 18:16:31     73s] (I)       targetCongestionRatioV : 1.00
[03/25 18:16:31     73s] (I)       layerCongestionRatio   : 0.70
[03/25 18:16:31     73s] (I)       m1CongestionRatio      : 0.10
[03/25 18:16:31     73s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:16:31     73s] (I)       localRouteEffort       : 1.00
[03/25 18:16:31     73s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:16:31     73s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:16:31     73s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:16:31     73s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:16:31     73s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:16:31     73s] (I)       routeVias              : 
[03/25 18:16:31     73s] (I)       readTROption           : true
[03/25 18:16:31     73s] (I)       extraSpacingFactor     : 1.00
[03/25 18:16:31     73s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:16:31     73s] (I)       routeSelectedNetsOnly  : false
[03/25 18:16:31     73s] (I)       clkNetUseMaxDemand     : false
[03/25 18:16:31     73s] (I)       extraDemandForClocks   : 0
[03/25 18:16:31     73s] (I)       steinerRemoveLayers    : false
[03/25 18:16:31     73s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:16:31     73s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:16:31     73s] (I)       similarTopologyRoutingFast : false
[03/25 18:16:31     73s] (I)       spanningTreeRefinement : false
[03/25 18:16:31     73s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:16:31     73s] (I)       starting read tracks
[03/25 18:16:31     73s] (I)       build grid graph
[03/25 18:16:31     73s] (I)       build grid graph start
[03/25 18:16:31     73s] [NR-eGR] Layer1 has no routable track
[03/25 18:16:31     73s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:16:31     73s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:16:31     73s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:16:31     73s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:16:31     73s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:16:31     73s] (I)       build grid graph end
[03/25 18:16:31     73s] (I)       numViaLayers=6
[03/25 18:16:31     73s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:16:31     73s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:16:31     73s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:16:31     73s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:16:31     73s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:16:31     73s] (I)       end build via table
[03/25 18:16:31     73s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:16:31     73s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:16:31     73s] (I)       readDataFromPlaceDB
[03/25 18:16:31     73s] (I)       Read net information..
[03/25 18:16:31     73s] [NR-eGR] Read numTotalNets=449  numIgnoredNets=0
[03/25 18:16:31     73s] (I)       Read testcase time = 0.000 seconds
[03/25 18:16:31     73s] 
[03/25 18:16:31     73s] (I)       read default dcut vias
[03/25 18:16:31     73s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:16:31     73s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:16:31     73s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:16:31     73s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:16:31     73s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:16:31     73s] (I)       build grid graph start
[03/25 18:16:31     73s] (I)       build grid graph end
[03/25 18:16:31     73s] (I)       Model blockage into capacity
[03/25 18:16:31     73s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:16:31     73s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:16:31     73s] (I)       blocked area on Layer2 : 1108479292000  (54.75%)
[03/25 18:16:31     73s] (I)       blocked area on Layer3 : 1103162153600  (54.49%)
[03/25 18:16:31     73s] (I)       blocked area on Layer4 : 1174454036000  (58.01%)
[03/25 18:16:31     73s] (I)       blocked area on Layer5 : 1148698640000  (56.73%)
[03/25 18:16:31     73s] (I)       blocked area on Layer6 : 1077301933200  (53.21%)
[03/25 18:16:31     73s] (I)       Modeling time = 0.000 seconds
[03/25 18:16:31     73s] 
[03/25 18:16:31     73s] (I)       Number of ignored nets = 0
[03/25 18:16:31     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:16:31     73s] (I)       Number of clock nets = 2.  Ignored: No
[03/25 18:16:31     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:16:31     73s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:16:31     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:16:31     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:16:31     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:16:31     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:16:31     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:16:31     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/25 18:16:31     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1342.8 MB
[03/25 18:16:31     73s] (I)       Ndr track 0 does not exist
[03/25 18:16:31     73s] (I)       Layer1  viaCost=300.00
[03/25 18:16:31     73s] (I)       Layer2  viaCost=100.00
[03/25 18:16:31     73s] (I)       Layer3  viaCost=100.00
[03/25 18:16:31     73s] (I)       Layer4  viaCost=100.00
[03/25 18:16:31     73s] (I)       Layer5  viaCost=100.00
[03/25 18:16:31     73s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:16:31     73s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:16:31     73s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:16:31     73s] (I)       Site Width          :   620  (dbu)
[03/25 18:16:31     73s] (I)       Row Height          :  5040  (dbu)
[03/25 18:16:31     73s] (I)       GCell Width         : 35280  (dbu)
[03/25 18:16:31     73s] (I)       GCell Height        : 35280  (dbu)
[03/25 18:16:31     73s] (I)       grid                :    41    41     6
[03/25 18:16:31     73s] (I)       vertical capacity   :     0 35280     0 35280     0 35280
[03/25 18:16:31     73s] (I)       horizontal capacity :     0     0 35280     0 35280     0
[03/25 18:16:31     73s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:16:31     73s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:16:31     73s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:16:31     73s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:16:31     73s] (I)       Num tracks per GCell: 73.50 56.90 63.00 56.90 63.00 14.23
[03/25 18:16:31     73s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:16:31     73s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:16:31     73s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:16:31     73s] (I)       --------------------------------------------------------
[03/25 18:16:31     73s] 
[03/25 18:16:31     73s] [NR-eGR] ============ Routing rule table ============
[03/25 18:16:31     73s] [NR-eGR] Rule id 0. Nets 412 
[03/25 18:16:31     73s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:16:31     73s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:16:31     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:31     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:31     73s] [NR-eGR] ========================================
[03/25 18:16:31     73s] [NR-eGR] 
[03/25 18:16:31     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1342.8 MB
[03/25 18:16:31     73s] (I)       Loading and dumping file time : 0.01 seconds
[03/25 18:16:31     73s] (I)       ============= Initialization =============
[03/25 18:16:31     73s] (I)       numLocalWires=1161  numGlobalNetBranches=334  numLocalNetBranches=285
[03/25 18:16:31     73s] (I)       totalPins=1366  totalGlobalPin=516 (37.77%)
[03/25 18:16:31     73s] (I)       total 2D Cap : 255720 = (126156 H, 129564 V)
[03/25 18:16:31     73s] (I)       ============  Phase 1a Route ============
[03/25 18:16:31     73s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:16:31     73s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:16:31     73s] (I)       Usage: 1269 = (686 H, 583 V) = (0.54% H, 0.45% V) = (2.420e+04um H, 2.057e+04um V)
[03/25 18:16:31     73s] (I)       
[03/25 18:16:31     73s] (I)       ============  Phase 1b Route ============
[03/25 18:16:31     73s] (I)       Usage: 1269 = (686 H, 583 V) = (0.54% H, 0.45% V) = (2.420e+04um H, 2.057e+04um V)
[03/25 18:16:31     73s] (I)       
[03/25 18:16:31     73s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/25 18:16:31     73s] 
[03/25 18:16:31     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:16:31     73s] Finished Early Global Route rough congestion estimation: mem = 1342.8M
[03/25 18:16:31     73s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/25 18:16:31     73s] Congestion driven padding in post-place stage.
[03/25 18:16:31     73s] Congestion driven padding increases utilization from 0.018 to 0.018
[03/25 18:16:31     73s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:31     73s] Total number of setup views is 1.
[03/25 18:16:31     73s] Total number of active setup views is 1.
[03/25 18:16:31     73s] Active setup views:
[03/25 18:16:31     73s]     av_scan_mode_max
[03/25 18:16:31     73s] Global placement CDP skipped at cutLevel 9.
[03/25 18:16:31     73s] Iteration  9: Total net bbox = 4.172e+04 (2.20e+04 1.97e+04)
[03/25 18:16:31     73s]               Est.  stn bbox = 5.030e+04 (2.64e+04 2.39e+04)
[03/25 18:16:31     73s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:32     73s] nrCritNet: 0.00% ( 0 / 449 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[03/25 18:16:32     73s] nrCritNet: 0.00% ( 0 / 449 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[03/25 18:16:32     73s] Iteration 10: Total net bbox = 4.172e+04 (2.20e+04 1.97e+04)
[03/25 18:16:32     73s]               Est.  stn bbox = 5.030e+04 (2.64e+04 2.39e+04)
[03/25 18:16:32     73s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1342.8M
[03/25 18:16:32     73s] Total number of setup views is 1.
[03/25 18:16:32     73s] Total number of active setup views is 1.
[03/25 18:16:32     73s] Active setup views:
[03/25 18:16:32     73s]     av_scan_mode_max
[03/25 18:16:32     73s] Starting Early Global Route rough congestion estimation: mem = 1342.8M
[03/25 18:16:32     73s] (I)       Reading DB...
[03/25 18:16:32     73s] (I)       before initializing RouteDB syMemory usage = 1342.8 MB
[03/25 18:16:32     73s] (I)       congestionReportName   : 
[03/25 18:16:32     73s] (I)       layerRangeFor2DCongestion : 
[03/25 18:16:32     73s] (I)       buildTerm2TermWires    : 1
[03/25 18:16:32     73s] (I)       doTrackAssignment      : 1
[03/25 18:16:32     73s] (I)       dumpBookshelfFiles     : 0
[03/25 18:16:32     73s] (I)       numThreads             : 1
[03/25 18:16:32     73s] (I)       bufferingAwareRouting  : false
[03/25 18:16:32     73s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:16:32     73s] (I)       honorPin               : false
[03/25 18:16:32     73s] (I)       honorPinGuide          : true
[03/25 18:16:32     73s] (I)       honorPartition         : false
[03/25 18:16:32     73s] (I)       allowPartitionCrossover: false
[03/25 18:16:32     73s] (I)       honorSingleEntry       : true
[03/25 18:16:32     73s] (I)       honorSingleEntryStrong : true
[03/25 18:16:32     73s] (I)       handleViaSpacingRule   : false
[03/25 18:16:32     73s] (I)       handleEolSpacingRule   : false
[03/25 18:16:32     73s] (I)       PDConstraint           : none
[03/25 18:16:32     73s] (I)       expBetterNDRHandling   : false
[03/25 18:16:32     73s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:16:32     73s] (I)       routingEffortLevel     : 3
[03/25 18:16:32     73s] (I)       effortLevel            : standard
[03/25 18:16:32     73s] [NR-eGR] minRouteLayer          : 2
[03/25 18:16:32     73s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:16:32     73s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:16:32     73s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:16:32     73s] (I)       numRowsPerGCell        : 4
[03/25 18:16:32     73s] (I)       speedUpLargeDesign     : 0
[03/25 18:16:32     73s] (I)       multiThreadingTA       : 1
[03/25 18:16:32     73s] (I)       blkAwareLayerSwitching : 1
[03/25 18:16:32     73s] (I)       optimizationMode       : false
[03/25 18:16:32     73s] (I)       routeSecondPG          : false
[03/25 18:16:32     73s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:16:32     73s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:16:32     73s] (I)       punchThroughDistance   : 500.00
[03/25 18:16:32     73s] (I)       scenicBound            : 1.15
[03/25 18:16:32     73s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:16:32     73s] (I)       source-to-sink ratio   : 0.00
[03/25 18:16:32     73s] (I)       targetCongestionRatioH : 1.00
[03/25 18:16:32     73s] (I)       targetCongestionRatioV : 1.00
[03/25 18:16:32     73s] (I)       layerCongestionRatio   : 0.70
[03/25 18:16:32     73s] (I)       m1CongestionRatio      : 0.10
[03/25 18:16:32     73s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:16:32     73s] (I)       localRouteEffort       : 1.00
[03/25 18:16:32     73s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:16:32     73s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:16:32     73s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:16:32     73s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:16:32     73s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:16:32     73s] (I)       routeVias              : 
[03/25 18:16:32     73s] (I)       readTROption           : true
[03/25 18:16:32     73s] (I)       extraSpacingFactor     : 1.00
[03/25 18:16:32     73s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:16:32     73s] (I)       routeSelectedNetsOnly  : false
[03/25 18:16:32     73s] (I)       clkNetUseMaxDemand     : false
[03/25 18:16:32     73s] (I)       extraDemandForClocks   : 0
[03/25 18:16:32     73s] (I)       steinerRemoveLayers    : false
[03/25 18:16:32     73s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:16:32     73s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:16:32     73s] (I)       similarTopologyRoutingFast : false
[03/25 18:16:32     73s] (I)       spanningTreeRefinement : false
[03/25 18:16:32     73s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:16:32     73s] (I)       starting read tracks
[03/25 18:16:32     73s] (I)       build grid graph
[03/25 18:16:32     73s] (I)       build grid graph start
[03/25 18:16:32     73s] [NR-eGR] Layer1 has no routable track
[03/25 18:16:32     73s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:16:32     73s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:16:32     73s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:16:32     73s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:16:32     73s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:16:32     73s] (I)       build grid graph end
[03/25 18:16:32     73s] (I)       numViaLayers=6
[03/25 18:16:32     73s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:16:32     73s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:16:32     73s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:16:32     73s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:16:32     73s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:16:32     73s] (I)       end build via table
[03/25 18:16:32     73s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:16:32     73s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:16:32     73s] (I)       readDataFromPlaceDB
[03/25 18:16:32     73s] (I)       Read net information..
[03/25 18:16:32     73s] [NR-eGR] Read numTotalNets=449  numIgnoredNets=0
[03/25 18:16:32     73s] (I)       Read testcase time = 0.000 seconds
[03/25 18:16:32     73s] 
[03/25 18:16:32     73s] (I)       read default dcut vias
[03/25 18:16:32     73s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:16:32     73s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:16:32     73s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:16:32     73s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:16:32     73s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:16:32     73s] (I)       build grid graph start
[03/25 18:16:32     73s] (I)       build grid graph end
[03/25 18:16:32     73s] (I)       Model blockage into capacity
[03/25 18:16:32     73s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:16:32     73s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:16:32     73s] (I)       blocked area on Layer2 : 1108479292000  (54.75%)
[03/25 18:16:32     73s] (I)       blocked area on Layer3 : 1103162153600  (54.49%)
[03/25 18:16:32     73s] (I)       blocked area on Layer4 : 1174454036000  (58.01%)
[03/25 18:16:32     73s] (I)       blocked area on Layer5 : 1148698640000  (56.73%)
[03/25 18:16:32     73s] (I)       blocked area on Layer6 : 1077301933200  (53.21%)
[03/25 18:16:32     73s] (I)       Modeling time = 0.010 seconds
[03/25 18:16:32     73s] 
[03/25 18:16:32     73s] (I)       Number of ignored nets = 0
[03/25 18:16:32     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:16:32     73s] (I)       Number of clock nets = 2.  Ignored: No
[03/25 18:16:32     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:16:32     73s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:16:32     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:16:32     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:16:32     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:16:32     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:16:32     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:16:32     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/25 18:16:32     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1342.8 MB
[03/25 18:16:32     73s] (I)       Ndr track 0 does not exist
[03/25 18:16:32     73s] (I)       Layer1  viaCost=300.00
[03/25 18:16:32     73s] (I)       Layer2  viaCost=100.00
[03/25 18:16:32     73s] (I)       Layer3  viaCost=100.00
[03/25 18:16:32     73s] (I)       Layer4  viaCost=100.00
[03/25 18:16:32     73s] (I)       Layer5  viaCost=100.00
[03/25 18:16:32     73s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:16:32     73s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:16:32     73s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:16:32     73s] (I)       Site Width          :   620  (dbu)
[03/25 18:16:32     73s] (I)       Row Height          :  5040  (dbu)
[03/25 18:16:32     73s] (I)       GCell Width         : 20160  (dbu)
[03/25 18:16:32     73s] (I)       GCell Height        : 20160  (dbu)
[03/25 18:16:32     73s] (I)       grid                :    71    71     6
[03/25 18:16:32     73s] (I)       vertical capacity   :     0 20160     0 20160     0 20160
[03/25 18:16:32     73s] (I)       horizontal capacity :     0     0 20160     0 20160     0
[03/25 18:16:32     73s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:16:32     73s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:16:32     73s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:16:32     73s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:16:32     73s] (I)       Num tracks per GCell: 42.00 32.52 36.00 32.52 36.00  8.13
[03/25 18:16:32     73s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:16:32     73s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:16:32     73s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:16:32     73s] (I)       --------------------------------------------------------
[03/25 18:16:32     73s] 
[03/25 18:16:32     73s] [NR-eGR] ============ Routing rule table ============
[03/25 18:16:32     73s] [NR-eGR] Rule id 0. Nets 412 
[03/25 18:16:32     73s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:16:32     73s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:16:32     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:32     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:32     73s] [NR-eGR] ========================================
[03/25 18:16:32     73s] [NR-eGR] 
[03/25 18:16:32     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1342.8 MB
[03/25 18:16:32     73s] (I)       Loading and dumping file time : 0.02 seconds
[03/25 18:16:32     73s] (I)       ============= Initialization =============
[03/25 18:16:32     73s] (I)       numLocalWires=817  numGlobalNetBranches=258  numLocalNetBranches=187
[03/25 18:16:32     73s] (I)       totalPins=1366  totalGlobalPin=761 (55.71%)
[03/25 18:16:32     73s] (I)       total 2D Cap : 440156 = (217277 H, 222879 V)
[03/25 18:16:32     73s] (I)       ============  Phase 1a Route ============
[03/25 18:16:32     73s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:16:32     73s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:16:32     73s] (I)       Usage: 2300 = (1155 H, 1145 V) = (0.53% H, 0.51% V) = (2.328e+04um H, 2.308e+04um V)
[03/25 18:16:32     73s] (I)       
[03/25 18:16:32     73s] (I)       ============  Phase 1b Route ============
[03/25 18:16:32     73s] (I)       Usage: 2300 = (1155 H, 1145 V) = (0.53% H, 0.51% V) = (2.328e+04um H, 2.308e+04um V)
[03/25 18:16:32     73s] (I)       
[03/25 18:16:32     73s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/25 18:16:32     73s] 
[03/25 18:16:32     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:16:32     73s] Finished Early Global Route rough congestion estimation: mem = 1342.8M
[03/25 18:16:32     73s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/25 18:16:32     73s] Congestion driven padding in post-place stage.
[03/25 18:16:32     73s] Congestion driven padding increases utilization from 0.018 to 0.018
[03/25 18:16:32     73s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:32     73s] Total number of setup views is 1.
[03/25 18:16:32     73s] Total number of active setup views is 1.
[03/25 18:16:32     73s] Active setup views:
[03/25 18:16:32     73s]     av_scan_mode_max
[03/25 18:16:32     73s] Global placement CDP skipped at cutLevel 11.
[03/25 18:16:32     73s] Iteration 11: Total net bbox = 4.314e+04 (2.21e+04 2.11e+04)
[03/25 18:16:32     73s]               Est.  stn bbox = 5.175e+04 (2.64e+04 2.54e+04)
[03/25 18:16:32     73s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:32     73s] nrCritNet: 0.00% ( 0 / 449 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[03/25 18:16:32     73s] nrCritNet: 0.00% ( 0 / 449 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[03/25 18:16:32     73s] Iteration 12: Total net bbox = 4.314e+04 (2.21e+04 2.11e+04)
[03/25 18:16:32     73s]               Est.  stn bbox = 5.175e+04 (2.64e+04 2.54e+04)
[03/25 18:16:32     73s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1342.8M
[03/25 18:16:32     73s] Total number of setup views is 1.
[03/25 18:16:32     73s] Total number of active setup views is 1.
[03/25 18:16:32     73s] Active setup views:
[03/25 18:16:32     73s]     av_scan_mode_max
[03/25 18:16:33     74s] Total number of setup views is 1.
[03/25 18:16:33     74s] Total number of active setup views is 1.
[03/25 18:16:33     74s] Active setup views:
[03/25 18:16:33     74s]     av_scan_mode_max
[03/25 18:16:33     74s] Total number of setup views is 1.
[03/25 18:16:33     74s] Total number of active setup views is 1.
[03/25 18:16:33     74s] Active setup views:
[03/25 18:16:33     74s]     av_scan_mode_max
[03/25 18:16:33     74s] Iteration 13: Total net bbox = 4.500e+04 (2.27e+04 2.23e+04)
[03/25 18:16:33     74s]               Est.  stn bbox = 5.361e+04 (2.70e+04 2.66e+04)
[03/25 18:16:33     74s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1343.8M
[03/25 18:16:33     74s] Iteration 14: Total net bbox = 4.500e+04 (2.27e+04 2.23e+04)
[03/25 18:16:33     74s]               Est.  stn bbox = 5.361e+04 (2.70e+04 2.66e+04)
[03/25 18:16:33     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1343.8M
[03/25 18:16:33     74s] *** cost = 4.500e+04 (2.27e+04 2.23e+04) (cpu for global=0:00:02.9) real=0:00:04.0***
[03/25 18:16:33     74s] Info: 1 clock gating cells identified, 0 (on average) moved
[03/25 18:16:33     74s] Solver runtime cpu: 0:00:01.3 real: 0:00:01.4
[03/25 18:16:33     74s] Core Placement runtime cpu: 0:00:02.1 real: 0:00:03.0
[03/25 18:16:33     74s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/25 18:16:33     74s] Type 'man IMPSP-9025' for more detail.
[03/25 18:16:33     74s] #spOpts: mergeVia=F 
[03/25 18:16:33     74s] Core basic site is core_5040
[03/25 18:16:33     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:16:33     74s] *** Starting refinePlace (0:01:15 mem=1343.8M) ***
[03/25 18:16:33     74s] Total net bbox length = 4.500e+04 (2.270e+04 2.230e+04) (ext = 3.046e+04)
[03/25 18:16:33     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:16:33     74s] Starting refinePlace ...
[03/25 18:16:33     74s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[03/25 18:16:33     74s] Density distribution unevenness ratio = 94.677%
[03/25 18:16:33     74s]   Spread Effort: high, standalone mode, useDDP on.
[03/25 18:16:33     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1343.8MB) @(0:01:15 - 0:01:15).
[03/25 18:16:33     74s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:16:33     74s] wireLenOptFixPriorityInst 0 inst fixed
[03/25 18:16:33     74s] Placement tweakage begins.
[03/25 18:16:33     74s] wire length = 4.989e+04
[03/25 18:16:33     74s] wire length = 4.889e+04
[03/25 18:16:33     74s] Placement tweakage ends.
[03/25 18:16:33     74s] Move report: tweak moves 43 insts, mean move: 11.45 um, max move: 36.06 um
[03/25 18:16:33     74s] 	Max move on inst (alu_in/data_b_r_reg[6]): (516.57, 839.65) --> (499.96, 859.10)
[03/25 18:16:33     74s] Move report: legalization moves 316 insts, mean move: 2.93 um, max move: 5.51 um
[03/25 18:16:33     74s] 	Max move on inst (alu_in/U117): (703.58, 764.93) --> (703.08, 759.92)
[03/25 18:16:33     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1343.8MB) @(0:01:15 - 0:01:15).
[03/25 18:16:33     74s] Move report: Detail placement moves 316 insts, mean move: 4.19 um, max move: 36.83 um
[03/25 18:16:33     74s] 	Max move on inst (alu_in/reg_data_b_reg[4]): (499.96, 859.10) --> (486.70, 835.52)
[03/25 18:16:33     74s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1343.8MB
[03/25 18:16:33     74s] Statistics of distance of Instance movement in refine placement:
[03/25 18:16:33     74s]   maximum (X+Y) =        36.83 um
[03/25 18:16:33     74s]   inst (alu_in/reg_data_b_reg[4]) with max move: (499.957, 859.096) -> (486.7, 835.52)
[03/25 18:16:33     74s]   mean    (X+Y) =         4.19 um
[03/25 18:16:33     74s] Total instances flipped for WireLenOpt: 14
[03/25 18:16:33     74s] Summary Report:
[03/25 18:16:33     74s] Instances move: 316 (out of 316 movable)
[03/25 18:16:33     74s] Instances flipped: 0
[03/25 18:16:33     74s] Mean displacement: 4.19 um
[03/25 18:16:33     74s] Max displacement: 36.83 um (Instance: alu_in/reg_data_b_reg[4]) (499.957, 859.096) -> (486.7, 835.52)
[03/25 18:16:33     74s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBN
[03/25 18:16:33     74s] Total instances moved : 316
[03/25 18:16:33     74s] Total net bbox length = 4.432e+04 (2.185e+04 2.247e+04) (ext = 3.040e+04)
[03/25 18:16:33     74s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1343.8MB
[03/25 18:16:33     74s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1343.8MB) @(0:01:15 - 0:01:15).
[03/25 18:16:33     74s] *** Finished refinePlace (0:01:15 mem=1343.8M) ***
[03/25 18:16:33     74s] *** End of Placement (cpu=0:00:13.3, real=0:00:14.0, mem=1343.8M) ***
[03/25 18:16:33     74s] #spOpts: mergeVia=F 
[03/25 18:16:33     74s] Core basic site is core_5040
[03/25 18:16:34     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:16:34     75s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[03/25 18:16:34     75s] Density distribution unevenness ratio = 94.940%
[03/25 18:16:34     75s] *** Free Virtual Timing Model ...(mem=1343.8M)
[03/25 18:16:34     75s] Starting congestion repair ...
[03/25 18:16:34     75s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/25 18:16:34     75s] Starting Early Global Route congestion estimation: mem = 1329.7M
[03/25 18:16:34     75s] (I)       Reading DB...
[03/25 18:16:34     75s] (I)       before initializing RouteDB syMemory usage = 1329.7 MB
[03/25 18:16:34     75s] (I)       congestionReportName   : 
[03/25 18:16:34     75s] (I)       layerRangeFor2DCongestion : 
[03/25 18:16:34     75s] (I)       buildTerm2TermWires    : 1
[03/25 18:16:34     75s] (I)       doTrackAssignment      : 1
[03/25 18:16:34     75s] (I)       dumpBookshelfFiles     : 0
[03/25 18:16:34     75s] (I)       numThreads             : 1
[03/25 18:16:34     75s] (I)       bufferingAwareRouting  : false
[03/25 18:16:34     75s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:16:34     75s] (I)       honorPin               : false
[03/25 18:16:34     75s] (I)       honorPinGuide          : true
[03/25 18:16:34     75s] (I)       honorPartition         : false
[03/25 18:16:34     75s] (I)       allowPartitionCrossover: false
[03/25 18:16:34     75s] (I)       honorSingleEntry       : true
[03/25 18:16:34     75s] (I)       honorSingleEntryStrong : true
[03/25 18:16:34     75s] (I)       handleViaSpacingRule   : false
[03/25 18:16:34     75s] (I)       handleEolSpacingRule   : false
[03/25 18:16:34     75s] (I)       PDConstraint           : none
[03/25 18:16:34     75s] (I)       expBetterNDRHandling   : false
[03/25 18:16:34     75s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:16:34     75s] (I)       routingEffortLevel     : 3
[03/25 18:16:34     75s] (I)       effortLevel            : standard
[03/25 18:16:34     75s] [NR-eGR] minRouteLayer          : 2
[03/25 18:16:34     75s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:16:34     75s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:16:34     75s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:16:34     75s] (I)       numRowsPerGCell        : 1
[03/25 18:16:34     75s] (I)       speedUpLargeDesign     : 0
[03/25 18:16:34     75s] (I)       multiThreadingTA       : 1
[03/25 18:16:34     75s] (I)       blkAwareLayerSwitching : 1
[03/25 18:16:34     75s] (I)       optimizationMode       : false
[03/25 18:16:34     75s] (I)       routeSecondPG          : false
[03/25 18:16:34     75s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:16:34     75s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:16:34     75s] (I)       punchThroughDistance   : 500.00
[03/25 18:16:34     75s] (I)       scenicBound            : 1.15
[03/25 18:16:34     75s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:16:34     75s] (I)       source-to-sink ratio   : 0.00
[03/25 18:16:34     75s] (I)       targetCongestionRatioH : 1.00
[03/25 18:16:34     75s] (I)       targetCongestionRatioV : 1.00
[03/25 18:16:34     75s] (I)       layerCongestionRatio   : 0.70
[03/25 18:16:34     75s] (I)       m1CongestionRatio      : 0.10
[03/25 18:16:34     75s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:16:34     75s] (I)       localRouteEffort       : 1.00
[03/25 18:16:34     75s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:16:34     75s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:16:34     75s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:16:34     75s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:16:34     75s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:16:34     75s] (I)       routeVias              : 
[03/25 18:16:34     75s] (I)       readTROption           : true
[03/25 18:16:34     75s] (I)       extraSpacingFactor     : 1.00
[03/25 18:16:34     75s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:16:34     75s] (I)       routeSelectedNetsOnly  : false
[03/25 18:16:34     75s] (I)       clkNetUseMaxDemand     : false
[03/25 18:16:34     75s] (I)       extraDemandForClocks   : 0
[03/25 18:16:34     75s] (I)       steinerRemoveLayers    : false
[03/25 18:16:34     75s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:16:34     75s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:16:34     75s] (I)       similarTopologyRoutingFast : false
[03/25 18:16:34     75s] (I)       spanningTreeRefinement : false
[03/25 18:16:34     75s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:16:34     75s] (I)       starting read tracks
[03/25 18:16:34     75s] (I)       build grid graph
[03/25 18:16:34     75s] (I)       build grid graph start
[03/25 18:16:34     75s] [NR-eGR] Layer1 has no routable track
[03/25 18:16:34     75s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:16:34     75s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:16:34     75s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:16:34     75s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:16:34     75s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:16:34     75s] (I)       build grid graph end
[03/25 18:16:34     75s] (I)       numViaLayers=6
[03/25 18:16:34     75s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:16:34     75s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:16:34     75s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:16:34     75s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:16:34     75s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:16:34     75s] (I)       end build via table
[03/25 18:16:34     75s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:16:34     75s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:16:34     75s] (I)       readDataFromPlaceDB
[03/25 18:16:34     75s] (I)       Read net information..
[03/25 18:16:34     75s] [NR-eGR] Read numTotalNets=449  numIgnoredNets=0
[03/25 18:16:34     75s] (I)       Read testcase time = 0.000 seconds
[03/25 18:16:34     75s] 
[03/25 18:16:34     75s] (I)       read default dcut vias
[03/25 18:16:34     75s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:16:34     75s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:16:34     75s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:16:34     75s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:16:34     75s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:16:34     75s] (I)       build grid graph start
[03/25 18:16:34     75s] (I)       build grid graph end
[03/25 18:16:34     75s] (I)       Model blockage into capacity
[03/25 18:16:34     75s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:16:34     75s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:16:34     75s] (I)       blocked area on Layer2 : 1108479292000  (54.75%)
[03/25 18:16:34     75s] (I)       blocked area on Layer3 : 1103162153600  (54.49%)
[03/25 18:16:34     75s] (I)       blocked area on Layer4 : 1174454036000  (58.01%)
[03/25 18:16:34     75s] (I)       blocked area on Layer5 : 1148698640000  (56.73%)
[03/25 18:16:34     75s] (I)       blocked area on Layer6 : 1077301933200  (53.21%)
[03/25 18:16:34     75s] (I)       Modeling time = 0.040 seconds
[03/25 18:16:34     75s] 
[03/25 18:16:34     75s] (I)       Number of ignored nets = 0
[03/25 18:16:34     75s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:16:34     75s] (I)       Number of clock nets = 2.  Ignored: No
[03/25 18:16:34     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:16:34     75s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:16:34     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:16:34     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:16:34     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:16:34     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:16:34     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:16:34     75s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/25 18:16:34     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1329.7 MB
[03/25 18:16:34     75s] (I)       Ndr track 0 does not exist
[03/25 18:16:34     75s] (I)       Layer1  viaCost=300.00
[03/25 18:16:34     75s] (I)       Layer2  viaCost=100.00
[03/25 18:16:34     75s] (I)       Layer3  viaCost=100.00
[03/25 18:16:34     75s] (I)       Layer4  viaCost=100.00
[03/25 18:16:34     75s] (I)       Layer5  viaCost=100.00
[03/25 18:16:34     75s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:16:34     75s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:16:34     75s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:16:34     75s] (I)       Site Width          :   620  (dbu)
[03/25 18:16:34     75s] (I)       Row Height          :  5040  (dbu)
[03/25 18:16:34     75s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:16:34     75s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:16:34     75s] (I)       grid                :   283   281     6
[03/25 18:16:34     75s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:16:34     75s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:16:34     75s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:16:34     75s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:16:34     75s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:16:34     75s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:16:34     75s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:16:34     75s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:16:34     75s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:16:34     75s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:16:34     75s] (I)       --------------------------------------------------------
[03/25 18:16:34     75s] 
[03/25 18:16:34     75s] [NR-eGR] ============ Routing rule table ============
[03/25 18:16:34     75s] [NR-eGR] Rule id 0. Nets 412 
[03/25 18:16:34     75s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:16:34     75s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:16:34     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:34     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:16:34     75s] [NR-eGR] ========================================
[03/25 18:16:34     75s] [NR-eGR] 
[03/25 18:16:34     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1329.7 MB
[03/25 18:16:34     75s] (I)       Loading and dumping file time : 0.06 seconds
[03/25 18:16:34     75s] (I)       ============= Initialization =============
[03/25 18:16:34     75s] (I)       totalPins=1366  totalGlobalPin=1342 (98.24%)
[03/25 18:16:34     75s] (I)       total 2D Cap : 1744445 = (867068 H, 877377 V)
[03/25 18:16:34     75s] [NR-eGR] Layer group 1: route 412 net(s) in layer range [2, 6]
[03/25 18:16:34     75s] (I)       ============  Phase 1a Route ============
[03/25 18:16:34     75s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:16:34     75s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[03/25 18:16:34     75s] (I)       Usage: 9586 = (4683 H, 4903 V) = (0.54% H, 0.56% V) = (2.360e+04um H, 2.471e+04um V)
[03/25 18:16:34     75s] (I)       
[03/25 18:16:34     75s] (I)       ============  Phase 1b Route ============
[03/25 18:16:34     75s] (I)       Phase 1b runs 0.01 seconds
[03/25 18:16:34     75s] (I)       Usage: 9586 = (4683 H, 4903 V) = (0.54% H, 0.56% V) = (2.360e+04um H, 2.471e+04um V)
[03/25 18:16:34     75s] (I)       
[03/25 18:16:34     75s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 4.831344e+04um
[03/25 18:16:34     75s] (I)       ============  Phase 1c Route ============
[03/25 18:16:34     75s] (I)       Level2 Grid: 57 x 57
[03/25 18:16:34     75s] (I)       Phase 1c runs 0.01 seconds
[03/25 18:16:34     75s] (I)       Usage: 9625 = (4685 H, 4940 V) = (0.54% H, 0.56% V) = (2.361e+04um H, 2.490e+04um V)
[03/25 18:16:34     75s] (I)       
[03/25 18:16:34     75s] (I)       ============  Phase 1d Route ============
[03/25 18:16:34     75s] (I)       Phase 1d runs 0.02 seconds
[03/25 18:16:34     75s] (I)       Usage: 9628 = (4685 H, 4943 V) = (0.54% H, 0.56% V) = (2.361e+04um H, 2.491e+04um V)
[03/25 18:16:34     75s] (I)       
[03/25 18:16:34     75s] (I)       ============  Phase 1e Route ============
[03/25 18:16:34     75s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:16:34     75s] (I)       Usage: 9628 = (4685 H, 4943 V) = (0.54% H, 0.56% V) = (2.361e+04um H, 2.491e+04um V)
[03/25 18:16:34     75s] (I)       
[03/25 18:16:34     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 4.852512e+04um
[03/25 18:16:34     75s] [NR-eGR] 
[03/25 18:16:34     75s] (I)       ============  Phase 1l Route ============
[03/25 18:16:34     75s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:16:34     75s] (I)       
[03/25 18:16:34     75s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:16:34     75s] [NR-eGR]                OverCon            
[03/25 18:16:34     75s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:16:34     75s] [NR-eGR] Layer              (2)    OverCon 
[03/25 18:16:34     75s] [NR-eGR] ------------------------------------
[03/25 18:16:34     75s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:16:34     75s] [NR-eGR] Layer2       8( 0.02%)   ( 0.02%) 
[03/25 18:16:34     75s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:16:34     75s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:16:34     75s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:16:34     75s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:16:34     75s] [NR-eGR] ------------------------------------
[03/25 18:16:34     75s] [NR-eGR] Total        8( 0.00%)   ( 0.00%) 
[03/25 18:16:34     75s] [NR-eGR] 
[03/25 18:16:34     75s] (I)       Total Global Routing Runtime: 0.08 seconds
[03/25 18:16:34     75s] (I)       total 2D Cap : 1745891 = (867986 H, 877905 V)
[03/25 18:16:34     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:16:34     75s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:16:34     75s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1329.7M
[03/25 18:16:34     75s] [hotspot] +------------+---------------+---------------+
[03/25 18:16:34     75s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:16:34     75s] [hotspot] +------------+---------------+---------------+
[03/25 18:16:34     75s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:16:34     75s] [hotspot] +------------+---------------+---------------+
[03/25 18:16:34     75s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:16:34     75s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:16:34     75s] Skipped repairing congestion.
[03/25 18:16:34     75s] Starting Early Global Route wiring: mem = 1329.7M
[03/25 18:16:34     75s] (I)       ============= track Assignment ============
[03/25 18:16:34     75s] (I)       extract Global 3D Wires
[03/25 18:16:34     75s] (I)       Extract Global WL : time=0.00
[03/25 18:16:34     75s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:16:34     75s] (I)       Initialization real time=0.00 seconds
[03/25 18:16:34     75s] (I)       Run Multi-thread track assignment
[03/25 18:16:34     75s] (I)       merging nets...
[03/25 18:16:34     75s] (I)       merging nets done
[03/25 18:16:34     75s] (I)       Kernel real time=0.03 seconds
[03/25 18:16:34     75s] (I)       End Greedy Track Assignment
[03/25 18:16:34     75s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:16:34     75s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1366
[03/25 18:16:34     75s] [NR-eGR] Layer2(metal2)(V) length: 2.469515e+04um, number of vias: 1913
[03/25 18:16:34     75s] [NR-eGR] Layer3(metal3)(H) length: 2.385822e+04um, number of vias: 22
[03/25 18:16:34     75s] [NR-eGR] Layer4(metal4)(V) length: 4.474400e+02um, number of vias: 0
[03/25 18:16:34     75s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:16:34     75s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:16:34     75s] [NR-eGR] Total length: 4.900081e+04um, number of vias: 3301
[03/25 18:16:34     75s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:16:34     75s] [NR-eGR] Total clock nets wire length: 1.219800e+03um 
[03/25 18:16:34     75s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:16:34     75s] Early Global Route wiring runtime: 0.04 seconds, mem = 1282.2M
[03/25 18:16:34     75s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/25 18:16:34     75s] *** Finishing placeDesign default flow ***
[03/25 18:16:34     75s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:20, mem = 1282.2M **
[03/25 18:16:34     75s] 
[03/25 18:16:34     75s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:16:34     75s] Severity  ID               Count  Summary                                  
[03/25 18:16:34     75s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[03/25 18:16:34     75s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/25 18:16:34     75s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[03/25 18:16:34     75s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/25 18:16:34     75s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[03/25 18:16:34     75s] *** Message Summary: 9 warning(s), 0 error(s)
[03/25 18:16:34     75s] 
[03/25 18:16:59     76s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/25 18:16:59     76s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[03/25 18:16:59     76s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/25 18:16:59     76s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/25 18:17:00     76s] Start to check current routing status for nets...
[03/25 18:17:00     76s] **WARN: (IMPTR-2325):	There are 37 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[03/25 18:17:00     76s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[03/25 18:17:00     76s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[03/25 18:17:00     76s] Type 'man IMPTR-2325' for more detail.
[03/25 18:17:00     76s] All nets are already routed correctly.
[03/25 18:17:00     76s] End to check current routing status for nets (mem=1282.2M)
[03/25 18:17:00     76s] Extraction called for design 'CHIP' of instances=665 and nets=459 using extraction engine 'preRoute' .
[03/25 18:17:00     76s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:17:00     76s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:17:00     76s] PreRoute RC Extraction called for design CHIP.
[03/25 18:17:00     76s] RC Extraction called in multi-corner(2) mode.
[03/25 18:17:00     76s] RCMode: PreRoute
[03/25 18:17:00     76s]       RC Corner Indexes            0       1   
[03/25 18:17:00     76s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:17:00     76s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:00     76s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:00     76s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:00     76s] Shrink Factor                : 1.00000
[03/25 18:17:00     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/25 18:17:00     76s] Using capacitance table file ...
[03/25 18:17:00     76s] Updating RC grid for preRoute extraction ...
[03/25 18:17:00     76s] Initializing multi-corner capacitance tables ... 
[03/25 18:17:00     76s] Initializing multi-corner resistance tables ...
[03/25 18:17:00     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1282.168M)
[03/25 18:17:00     76s] Effort level <high> specified for reg2reg path_group
[03/25 18:17:00     76s] #################################################################################
[03/25 18:17:00     76s] # Design Stage: PreRoute
[03/25 18:17:00     76s] # Design Name: CHIP
[03/25 18:17:00     76s] # Design Mode: 90nm
[03/25 18:17:00     76s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:17:00     76s] # Parasitics Mode: No SPEF/RCDB
[03/25 18:17:00     76s] # Signoff Settings: SI Off 
[03/25 18:17:00     76s] #################################################################################
[03/25 18:17:00     76s] Calculate delays in BcWc mode...
[03/25 18:17:00     76s] Calculate delays in BcWc mode...
[03/25 18:17:00     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1296.0M, InitMEM = 1296.0M)
[03/25 18:17:00     76s] Start delay calculation (fullDC) (1 T). (MEM=1295.98)
[03/25 18:17:00     77s] End AAE Lib Interpolated Model. (MEM=1312.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:00     77s] Total number of fetched objects 450
[03/25 18:17:00     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:00     77s] End delay calculation. (MEM=1353.37 CPU=0:00:00.2 REAL=0:00:00.0)
[03/25 18:17:00     77s] End delay calculation (fullDC). (MEM=1353.37 CPU=0:00:00.3 REAL=0:00:00.0)
[03/25 18:17:00     77s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1353.4M) ***
[03/25 18:17:00     77s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:17 mem=1353.4M)
[03/25 18:17:00     77s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.958  |  6.958  |  7.556  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   76    |   19    |   57    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.848   |      2 (2)       |
|   max_tran     |      1 (9)       |   -0.543   |      1 (9)       |
|   max_fanout   |     27 (27)      |    -121    |     28 (28)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.972%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/25 18:17:00     77s] Total CPU time: 0.7 sec
[03/25 18:17:00     77s] Total Real time: 1.0 sec
[03/25 18:17:00     77s] Total Memory Usage: 1295.132812 Mbytes
[03/25 18:17:14     78s] <CMD> saveDesign DBS/placement
[03/25 18:17:14     78s] #% Begin save design ... (date=03/25 18:17:14, mem=967.2M)
[03/25 18:17:14     78s] % Begin Save netlist data ... (date=03/25 18:17:14, mem=967.7M)
[03/25 18:17:14     78s] Writing Binary DB to DBS/placement.dat/CHIP.v.bin in single-threaded mode...
[03/25 18:17:14     78s] % End Save netlist data ... (date=03/25 18:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.8M, current mem=967.8M)
[03/25 18:17:14     78s] % Begin Save AAE data ... (date=03/25 18:17:14, mem=967.8M)
[03/25 18:17:14     78s] Saving AAE Data ...
[03/25 18:17:14     78s] % End Save AAE data ... (date=03/25 18:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.8M, current mem=967.8M)
[03/25 18:17:14     78s] % Begin Save clock tree data ... (date=03/25 18:17:14, mem=967.8M)
[03/25 18:17:14     78s] % End Save clock tree data ... (date=03/25 18:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.8M, current mem=967.8M)
[03/25 18:17:14     78s] Saving preference file DBS/placement.dat/gui.pref.tcl ...
[03/25 18:17:14     78s] Saving mode setting ...
[03/25 18:17:14     78s] Saving global file ...
[03/25 18:17:14     78s] % Begin Save floorplan data ... (date=03/25 18:17:14, mem=968.1M)
[03/25 18:17:14     78s] Saving floorplan file ...
[03/25 18:17:14     78s] % End Save floorplan data ... (date=03/25 18:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.1M, current mem=968.1M)
[03/25 18:17:14     78s] Saving Drc markers ...
[03/25 18:17:14     78s] ... 343 markers are saved ...
[03/25 18:17:14     78s] ... 343 geometry drc markers are saved ...
[03/25 18:17:14     78s] ... 0 antenna drc markers are saved ...
[03/25 18:17:14     78s] % Begin Save placement data ... (date=03/25 18:17:14, mem=968.1M)
[03/25 18:17:14     78s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/25 18:17:14     78s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1305.1M) ***
[03/25 18:17:14     78s] % End Save placement data ... (date=03/25 18:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.1M, current mem=968.1M)
[03/25 18:17:14     78s] % Begin Save routing data ... (date=03/25 18:17:14, mem=968.1M)
[03/25 18:17:14     78s] Saving route file ...
[03/25 18:17:14     78s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1305.1M) ***
[03/25 18:17:14     78s] % End Save routing data ... (date=03/25 18:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.1M, current mem=969.1M)
[03/25 18:17:14     78s] Saving property file DBS/placement.dat/CHIP.prop
[03/25 18:17:14     78s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1305.1M) ***
[03/25 18:17:15     78s] % Begin Save power constraints data ... (date=03/25 18:17:14, mem=969.1M)
[03/25 18:17:15     78s] % End Save power constraints data ... (date=03/25 18:17:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.1M, current mem=969.1M)
[03/25 18:17:15     78s] Generated self-contained design placement.dat
[03/25 18:17:15     78s] #% End save design ... (date=03/25 18:17:15, total cpu=0:00:00.7, real=0:00:01.0, peak res=969.1M, current mem=967.8M)
[03/25 18:17:15     78s] *** Message Summary: 0 warning(s), 0 error(s)
[03/25 18:17:15     78s] 
[03/25 18:17:23     79s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/25 18:17:23     79s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[03/25 18:17:23     79s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/25 18:17:23     79s] Reset timing graph...
[03/25 18:17:23     79s] Ignoring AAE DB Resetting ...
[03/25 18:17:23     79s] Reset timing graph done.
[03/25 18:17:23     79s] Ignoring AAE DB Resetting ...
[03/25 18:17:23     79s] Analyzing clock structure...
[03/25 18:17:23     79s] Analyzing clock structure done.
[03/25 18:17:23     79s] Reset timing graph...
[03/25 18:17:23     79s] Ignoring AAE DB Resetting ...
[03/25 18:17:23     79s] Reset timing graph done.
[03/25 18:17:23     79s] Wrote: ccopt.spec
[03/25 18:17:28     79s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/25 18:17:28     79s] <CMD> set_ccopt_property case_analysis -pin ipad_clk_p_i/PD 0
[03/25 18:17:28     79s] <CMD> set_ccopt_property case_analysis -pin ipad_clk_p_i/PU 0
[03/25 18:17:28     79s] <CMD> set_ccopt_property case_analysis -pin ipad_clk_p_i/SMT 0
[03/25 18:17:28     79s] <CMD> create_ccopt_clock_tree -name clk_p_i -source clk_p_i -no_skew_group
[03/25 18:17:28     79s] Extracting original clock gating for clk_p_i...
[03/25 18:17:28     79s]   clock_tree clk_p_i contains 38 sinks and 0 clock gates.
[03/25 18:17:28     79s]   Extraction for clk_p_i complete.
[03/25 18:17:28     79s] Extracting original clock gating for clk_p_i done.
[03/25 18:17:28     79s] <CMD> set_ccopt_property clock_period -pin clk_p_i 10
[03/25 18:17:28     79s] <CMD> create_ccopt_skew_group -name clk_p_i/func_mode -sources clk_p_i -auto_sinks
[03/25 18:17:28     79s] <CMD> set_ccopt_property include_source_latency -skew_group clk_p_i/func_mode true
[03/25 18:17:28     79s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk_p_i/func_mode 0.500
[03/25 18:17:28     79s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_p_i/func_mode clk_p_i
[03/25 18:17:28     79s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_p_i/func_mode func_mode
[03/25 18:17:28     79s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_p_i/func_mode {DC_max DC_min}
[03/25 18:17:28     79s] <CMD> create_ccopt_skew_group -name clk_p_i/scan_mode -sources clk_p_i -auto_sinks
[03/25 18:17:28     79s] <CMD> set_ccopt_property include_source_latency -skew_group clk_p_i/scan_mode true
[03/25 18:17:28     79s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk_p_i/scan_mode 0.500
[03/25 18:17:28     79s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_p_i/scan_mode clk_p_i
[03/25 18:17:28     79s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_p_i/scan_mode scan_mode
[03/25 18:17:28     79s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_p_i/scan_mode {DC_max DC_min}
[03/25 18:17:28     79s] <CMD> check_ccopt_clock_tree_convergence
[03/25 18:17:28     79s] Checking clock tree convergence...
[03/25 18:17:28     79s] Checking clock tree convergence done.
[03/25 18:17:28     79s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/25 18:17:49     81s] <CMD> ccopt_design -cts
[03/25 18:17:49     81s] #% Begin ccopt_design (date=03/25 18:17:49, mem=957.6M)
[03/25 18:17:49     81s] Runtime...
[03/25 18:17:49     81s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/25 18:17:49     81s] Preferred extra space for top nets is 0
[03/25 18:17:49     81s] Preferred extra space for trunk nets is 1
[03/25 18:17:49     81s] Preferred extra space for leaf nets is 1
[03/25 18:17:49     81s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/25 18:17:49     81s] Set place::cacheFPlanSiteMark to 1
[03/25 18:17:49     81s] CCOpt::Phase::Initialization...
[03/25 18:17:49     81s] Check Prerequisites...
[03/25 18:17:49     81s] Leaving CCOpt scope - CheckPlace...
[03/25 18:17:49     81s] Core basic site is core_5040
[03/25 18:17:49     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:17:49     81s] Begin checking placement ... (start mem=1287.0M, init mem=1287.0M)
[03/25 18:17:49     81s] IO instance overlap:98
[03/25 18:17:49     81s] *info: Placed = 316           
[03/25 18:17:49     81s] *info: Unplaced = 0           
[03/25 18:17:49     81s] Placement Density:0.97%(9368/963876)
[03/25 18:17:49     81s] Placement Density (including fixed std cells):0.97%(9368/963876)
[03/25 18:17:49     81s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1287.0M)
[03/25 18:17:49     81s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/25 18:17:49     81s] Innovus will update I/O latencies
[03/25 18:17:49     81s] All good
[03/25 18:17:49     81s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/25 18:17:49     81s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/25 18:17:49     81s] Executing ccopt post-processing.
[03/25 18:17:49     81s] Synthesizing clock trees with CCOpt...
[03/25 18:17:49     81s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/25 18:17:49     81s] CCOpt::Phase::PreparingToBalance...
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] Positive (advancing) pin insertion delays
[03/25 18:17:49     81s] =========================================
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] Found 0 advances (0.000% of 38 clock tree sinks)
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] Negative (delaying) pin insertion delays
[03/25 18:17:49     81s] ========================================
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] Found 0 delays (0.000% of 38 clock tree sinks)
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] **WARN: (IMPCCOPT-1127):	The skew group default.clk_p_i/scan_mode has been identified as a duplicate of: clk_p_i/func_mode
[03/25 18:17:49     81s] The skew group clk_p_i/scan_mode has been identified as a duplicate of: clk_p_i/func_mode, so it will not be cloned.
[03/25 18:17:49     81s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/25 18:17:49     81s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1287.0M
[03/25 18:17:49     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1287.0M
[03/25 18:17:49     81s] [NR-eGR] Started earlyGlobalRoute kernel
[03/25 18:17:49     81s] [NR-eGR] Initial Peak syMemory usage = 1287.0 MB
[03/25 18:17:49     81s] (I)       Reading DB...
[03/25 18:17:49     81s] (I)       before initializing RouteDB syMemory usage = 1287.0 MB
[03/25 18:17:49     81s] (I)       congestionReportName   : 
[03/25 18:17:49     81s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:49     81s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:49     81s] (I)       doTrackAssignment      : 1
[03/25 18:17:49     81s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:49     81s] (I)       numThreads             : 1
[03/25 18:17:49     81s] (I)       bufferingAwareRouting  : false
[03/25 18:17:49     81s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:49     81s] (I)       honorPin               : false
[03/25 18:17:49     81s] (I)       honorPinGuide          : true
[03/25 18:17:49     81s] (I)       honorPartition         : false
[03/25 18:17:49     81s] (I)       allowPartitionCrossover: false
[03/25 18:17:49     81s] (I)       honorSingleEntry       : true
[03/25 18:17:49     81s] (I)       honorSingleEntryStrong : true
[03/25 18:17:49     81s] (I)       handleViaSpacingRule   : false
[03/25 18:17:49     81s] (I)       handleEolSpacingRule   : false
[03/25 18:17:49     81s] (I)       PDConstraint           : none
[03/25 18:17:49     81s] (I)       expBetterNDRHandling   : false
[03/25 18:17:49     81s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:49     81s] (I)       routingEffortLevel     : 3
[03/25 18:17:49     81s] (I)       effortLevel            : standard
[03/25 18:17:49     81s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:49     81s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:49     81s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:49     81s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:49     81s] (I)       numRowsPerGCell        : 1
[03/25 18:17:49     81s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:49     81s] (I)       multiThreadingTA       : 1
[03/25 18:17:49     81s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:49     81s] (I)       optimizationMode       : false
[03/25 18:17:49     81s] (I)       routeSecondPG          : false
[03/25 18:17:49     81s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:17:49     81s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:49     81s] (I)       punchThroughDistance   : 500.00
[03/25 18:17:49     81s] (I)       scenicBound            : 1.15
[03/25 18:17:49     81s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:49     81s] (I)       source-to-sink ratio   : 0.00
[03/25 18:17:49     81s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:49     81s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:49     81s] (I)       layerCongestionRatio   : 0.70
[03/25 18:17:49     81s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:49     81s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:49     81s] (I)       localRouteEffort       : 1.00
[03/25 18:17:49     81s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:49     81s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:49     81s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:49     81s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:49     81s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:49     81s] (I)       routeVias              : 
[03/25 18:17:49     81s] (I)       readTROption           : true
[03/25 18:17:49     81s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:49     81s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:49     81s] (I)       routeSelectedNetsOnly  : false
[03/25 18:17:49     81s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:49     81s] (I)       extraDemandForClocks   : 0
[03/25 18:17:49     81s] (I)       steinerRemoveLayers    : false
[03/25 18:17:49     81s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:49     81s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:49     81s] (I)       similarTopologyRoutingFast : false
[03/25 18:17:49     81s] (I)       spanningTreeRefinement : false
[03/25 18:17:49     81s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:49     81s] (I)       starting read tracks
[03/25 18:17:49     81s] (I)       build grid graph
[03/25 18:17:49     81s] (I)       build grid graph start
[03/25 18:17:49     81s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:49     81s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:49     81s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:49     81s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:49     81s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:49     81s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:49     81s] (I)       build grid graph end
[03/25 18:17:49     81s] (I)       numViaLayers=6
[03/25 18:17:49     81s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:49     81s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:49     81s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:49     81s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:49     81s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:49     81s] (I)       end build via table
[03/25 18:17:49     81s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:49     81s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:17:49     81s] (I)       readDataFromPlaceDB
[03/25 18:17:49     81s] (I)       Read net information..
[03/25 18:17:49     81s] [NR-eGR] Read numTotalNets=449  numIgnoredNets=0
[03/25 18:17:49     81s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] (I)       read default dcut vias
[03/25 18:17:49     81s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:49     81s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:49     81s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:49     81s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:49     81s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:17:49     81s] (I)       build grid graph start
[03/25 18:17:49     81s] (I)       build grid graph end
[03/25 18:17:49     81s] (I)       Model blockage into capacity
[03/25 18:17:49     81s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:17:49     81s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:49     81s] (I)       blocked area on Layer2 : 1108479292000  (54.75%)
[03/25 18:17:49     81s] (I)       blocked area on Layer3 : 1103162153600  (54.49%)
[03/25 18:17:49     81s] (I)       blocked area on Layer4 : 1174454036000  (58.01%)
[03/25 18:17:49     81s] (I)       blocked area on Layer5 : 1148698640000  (56.73%)
[03/25 18:17:49     81s] (I)       blocked area on Layer6 : 1077301933200  (53.21%)
[03/25 18:17:49     81s] (I)       Modeling time = 0.040 seconds
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] (I)       Number of ignored nets = 0
[03/25 18:17:49     81s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:17:49     81s] (I)       Number of clock nets = 2.  Ignored: No
[03/25 18:17:49     81s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:49     81s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:49     81s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:49     81s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:49     81s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:49     81s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:49     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:49     81s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/25 18:17:49     81s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1287.0 MB
[03/25 18:17:49     81s] (I)       Ndr track 0 does not exist
[03/25 18:17:49     81s] (I)       Layer1  viaCost=300.00
[03/25 18:17:49     81s] (I)       Layer2  viaCost=100.00
[03/25 18:17:49     81s] (I)       Layer3  viaCost=100.00
[03/25 18:17:49     81s] (I)       Layer4  viaCost=100.00
[03/25 18:17:49     81s] (I)       Layer5  viaCost=100.00
[03/25 18:17:49     81s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:49     81s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:49     81s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:49     81s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:49     81s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:49     81s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:49     81s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:49     81s] (I)       grid                :   283   281     6
[03/25 18:17:49     81s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:49     81s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:49     81s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:49     81s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:49     81s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:49     81s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:49     81s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:49     81s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:49     81s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:49     81s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:49     81s] (I)       --------------------------------------------------------
[03/25 18:17:49     81s] 
[03/25 18:17:49     81s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:49     81s] [NR-eGR] Rule id 0. Nets 412 
[03/25 18:17:49     81s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:49     81s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:49     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:49     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:49     81s] [NR-eGR] ========================================
[03/25 18:17:49     81s] [NR-eGR] 
[03/25 18:17:49     81s] (I)       After initializing earlyGlobalRoute syMemory usage = 1290.2 MB
[03/25 18:17:49     81s] (I)       Loading and dumping file time : 0.06 seconds
[03/25 18:17:49     81s] (I)       ============= Initialization =============
[03/25 18:17:49     81s] (I)       totalPins=1366  totalGlobalPin=1342 (98.24%)
[03/25 18:17:49     81s] (I)       total 2D Cap : 1744445 = (867068 H, 877377 V)
[03/25 18:17:49     81s] [NR-eGR] Layer group 1: route 412 net(s) in layer range [2, 6]
[03/25 18:17:49     81s] (I)       ============  Phase 1a Route ============
[03/25 18:17:49     81s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:17:49     81s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=9
[03/25 18:17:49     81s] (I)       Usage: 9586 = (4683 H, 4903 V) = (0.54% H, 0.56% V) = (2.360e+04um H, 2.471e+04um V)
[03/25 18:17:49     81s] (I)       
[03/25 18:17:49     81s] (I)       ============  Phase 1b Route ============
[03/25 18:17:49     81s] (I)       Phase 1b runs 0.00 seconds
[03/25 18:17:49     81s] (I)       Usage: 9586 = (4683 H, 4903 V) = (0.54% H, 0.56% V) = (2.360e+04um H, 2.471e+04um V)
[03/25 18:17:49     81s] (I)       
[03/25 18:17:49     81s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 4.831344e+04um
[03/25 18:17:49     81s] (I)       ============  Phase 1c Route ============
[03/25 18:17:49     81s] (I)       Level2 Grid: 57 x 57
[03/25 18:17:50     81s] (I)       Phase 1c runs 0.02 seconds
[03/25 18:17:50     81s] (I)       Usage: 9625 = (4685 H, 4940 V) = (0.54% H, 0.56% V) = (2.361e+04um H, 2.490e+04um V)
[03/25 18:17:50     81s] (I)       
[03/25 18:17:50     81s] (I)       ============  Phase 1d Route ============
[03/25 18:17:50     81s] (I)       Phase 1d runs 0.01 seconds
[03/25 18:17:50     81s] (I)       Usage: 9628 = (4685 H, 4943 V) = (0.54% H, 0.56% V) = (2.361e+04um H, 2.491e+04um V)
[03/25 18:17:50     81s] (I)       
[03/25 18:17:50     81s] (I)       ============  Phase 1e Route ============
[03/25 18:17:50     81s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:17:50     81s] (I)       Usage: 9628 = (4685 H, 4943 V) = (0.54% H, 0.56% V) = (2.361e+04um H, 2.491e+04um V)
[03/25 18:17:50     81s] (I)       
[03/25 18:17:50     81s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 4.852512e+04um
[03/25 18:17:50     81s] [NR-eGR] 
[03/25 18:17:50     81s] (I)       ============  Phase 1l Route ============
[03/25 18:17:50     81s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:17:50     81s] (I)       
[03/25 18:17:50     81s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:17:50     81s] [NR-eGR]                OverCon            
[03/25 18:17:50     81s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:17:50     81s] [NR-eGR] Layer              (2)    OverCon 
[03/25 18:17:50     81s] [NR-eGR] ------------------------------------
[03/25 18:17:50     81s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:17:50     81s] [NR-eGR] Layer2       8( 0.02%)   ( 0.02%) 
[03/25 18:17:50     81s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:17:50     81s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:17:50     81s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:17:50     81s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:17:50     81s] [NR-eGR] ------------------------------------
[03/25 18:17:50     81s] [NR-eGR] Total        8( 0.00%)   ( 0.00%) 
[03/25 18:17:50     81s] [NR-eGR] 
[03/25 18:17:50     81s] (I)       Total Global Routing Runtime: 0.07 seconds
[03/25 18:17:50     81s] (I)       total 2D Cap : 1745891 = (867986 H, 877905 V)
[03/25 18:17:50     81s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:17:50     81s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:17:50     81s] (I)       ============= track Assignment ============
[03/25 18:17:50     81s] (I)       extract Global 3D Wires
[03/25 18:17:50     81s] (I)       Extract Global WL : time=0.00
[03/25 18:17:50     81s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:50     81s] (I)       Initialization real time=0.00 seconds
[03/25 18:17:50     81s] (I)       Run Multi-thread track assignment
[03/25 18:17:50     81s] (I)       merging nets...
[03/25 18:17:50     81s] (I)       merging nets done
[03/25 18:17:50     81s] (I)       Kernel real time=0.03 seconds
[03/25 18:17:50     81s] (I)       End Greedy Track Assignment
[03/25 18:17:50     81s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:50     81s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1366
[03/25 18:17:50     81s] [NR-eGR] Layer2(metal2)(V) length: 2.469515e+04um, number of vias: 1913
[03/25 18:17:50     81s] [NR-eGR] Layer3(metal3)(H) length: 2.385822e+04um, number of vias: 22
[03/25 18:17:50     81s] [NR-eGR] Layer4(metal4)(V) length: 4.474400e+02um, number of vias: 0
[03/25 18:17:50     81s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:50     81s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:50     81s] [NR-eGR] Total length: 4.900081e+04um, number of vias: 3301
[03/25 18:17:50     81s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:50     81s] [NR-eGR] Total clock nets wire length: 1.219800e+03um 
[03/25 18:17:50     81s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:50     81s] [NR-eGR] End Peak syMemory usage = 1287.9 MB
[03/25 18:17:50     81s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
[03/25 18:17:50     81s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/25 18:17:50     81s] Legalization setup...
[03/25 18:17:50     81s] Using cell based legalization.
[03/25 18:17:50     81s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:50     81s] Core basic site is core_5040
[03/25 18:17:50     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:17:50     81s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
[03/25 18:17:50     81s] Validating CTS configuration...
[03/25 18:17:50     81s] Non-default CCOpt properties:
[03/25 18:17:50     81s] preferred_extra_space is set for at least one key
[03/25 18:17:50     81s] route_type is set for at least one key
[03/25 18:17:50     81s] target_insertion_delay is set for at least one key
[03/25 18:17:50     81s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[03/25 18:17:50     81s] Route type trimming info:
[03/25 18:17:50     81s]   No route type modifications were made.
[03/25 18:17:50     81s] Clock tree balancer configuration for clock_tree clk_p_i:
[03/25 18:17:50     81s] Non-default CCOpt properties for clock tree clk_p_i:
[03/25 18:17:50     81s]   route_type (leaf): default_route_type_leaf (default: default)
[03/25 18:17:50     81s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/25 18:17:50     81s]   route_type (top): default_route_type_nonleaf (default: default)
[03/25 18:17:50     81s] Library Trimming...
[03/25 18:17:50     81s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk_p_i. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[03/25 18:17:50     81s] (I)       Initializing Steiner engine. 
[03/25 18:17:50     81s] (I)       Reading DB...
[03/25 18:17:50     81s] (I)       Number of ignored instance 0
[03/25 18:17:50     81s] (I)       numMoveCells=316, numMacros=349  numPads=37  numMultiRowHeightInsts=0
[03/25 18:17:50     81s] (I)       Identified Clock instances: Flop 38, Clock buffer/inverter 0, Gate 0
[03/25 18:17:50     81s] (I)       before initializing RouteDB syMemory usage = 1287.9 MB
[03/25 18:17:50     81s] (I)       congestionReportName   : 
[03/25 18:17:50     81s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:50     81s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:50     81s] (I)       doTrackAssignment      : 0
[03/25 18:17:50     81s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:50     81s] (I)       numThreads             : 1
[03/25 18:17:50     81s] (I)       bufferingAwareRouting  : true
[03/25 18:17:50     81s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:50     81s] (I)       honorPin               : false
[03/25 18:17:50     81s] (I)       honorPinGuide          : true
[03/25 18:17:50     81s] (I)       honorPartition         : false
[03/25 18:17:50     81s] (I)       allowPartitionCrossover: false
[03/25 18:17:50     81s] (I)       honorSingleEntry       : true
[03/25 18:17:50     81s] (I)       honorSingleEntryStrong : true
[03/25 18:17:50     81s] (I)       handleViaSpacingRule   : false
[03/25 18:17:50     81s] (I)       handleEolSpacingRule   : true
[03/25 18:17:50     81s] (I)       PDConstraint           : none
[03/25 18:17:50     81s] (I)       expBetterNDRHandling   : true
[03/25 18:17:50     81s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:50     81s] (I)       routingEffortLevel     : 3
[03/25 18:17:50     81s] (I)       effortLevel            : standard
[03/25 18:17:50     81s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:50     81s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:50     81s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:50     81s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:50     81s] (I)       numRowsPerGCell        : 1
[03/25 18:17:50     81s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:50     81s] (I)       multiThreadingTA       : 1
[03/25 18:17:50     81s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:50     81s] (I)       optimizationMode       : false
[03/25 18:17:50     81s] (I)       routeSecondPG          : false
[03/25 18:17:50     81s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:17:50     81s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:50     81s] (I)       punchThroughDistance   : 2147483647.00
[03/25 18:17:50     81s] (I)       scenicBound            : 1.15
[03/25 18:17:50     81s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:50     81s] (I)       source-to-sink ratio   : 0.30
[03/25 18:17:50     81s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:50     81s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:50     81s] (I)       layerCongestionRatio   : 1.00
[03/25 18:17:50     81s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:50     81s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:50     81s] (I)       localRouteEffort       : 1.00
[03/25 18:17:50     81s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:50     81s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:50     81s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:50     81s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:50     81s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:50     81s] (I)       routeVias              : 
[03/25 18:17:50     81s] (I)       readTROption           : true
[03/25 18:17:50     81s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:50     81s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:50     81s] (I)       routeSelectedNetsOnly  : false
[03/25 18:17:50     81s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:50     81s] (I)       extraDemandForClocks   : 0
[03/25 18:17:50     81s] (I)       steinerRemoveLayers    : false
[03/25 18:17:50     81s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:50     81s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:50     81s] (I)       similarTopologyRoutingFast : true
[03/25 18:17:50     81s] (I)       spanningTreeRefinement : false
[03/25 18:17:50     81s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:50     81s] (I)       starting read tracks
[03/25 18:17:50     81s] (I)       build grid graph
[03/25 18:17:50     81s] (I)       build grid graph start
[03/25 18:17:50     81s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:50     81s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:50     81s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:50     81s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:50     81s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:50     81s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:50     81s] (I)       build grid graph end
[03/25 18:17:50     81s] (I)       numViaLayers=6
[03/25 18:17:50     81s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:50     81s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:50     81s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:50     81s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:50     81s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:50     81s] (I)       end build via table
[03/25 18:17:50     81s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:50     81s] (I)       readDataFromPlaceDB
[03/25 18:17:50     81s] (I)       Read net information..
[03/25 18:17:50     81s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[03/25 18:17:50     81s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:50     81s] 
[03/25 18:17:50     81s] (I)       read default dcut vias
[03/25 18:17:50     81s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:50     81s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:50     81s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:50     81s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:50     81s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:17:50     81s] (I)       build grid graph start
[03/25 18:17:50     81s] (I)       build grid graph end
[03/25 18:17:50     81s] (I)       Model blockage into capacity
[03/25 18:17:50     81s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:17:50     81s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:50     81s] (I)       blocked area on Layer2 : 810043291200  (40.01%)
[03/25 18:17:50     81s] (I)       blocked area on Layer3 : 810751530400  (40.04%)
[03/25 18:17:50     81s] (I)       blocked area on Layer4 : 1000675603200  (49.42%)
[03/25 18:17:50     81s] (I)       blocked area on Layer5 : 975269295200  (48.17%)
[03/25 18:17:50     81s] (I)       blocked area on Layer6 : 906228990400  (44.76%)
[03/25 18:17:50     81s] (I)       Modeling time = 0.050 seconds
[03/25 18:17:50     81s] 
[03/25 18:17:50     81s] (I)       Moved 0 terms for better access 
[03/25 18:17:50     81s] (I)       Number of ignored nets = 0
[03/25 18:17:50     81s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Number of clock nets = 0.  Ignored: No
[03/25 18:17:50     81s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:50     81s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:50     81s] (I)       Constructing bin map
[03/25 18:17:50     81s] (I)       Initialize bin information with width=10080 height=10080
[03/25 18:17:50     81s] (I)       Done constructing bin map
[03/25 18:17:50     81s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1287.9 MB
[03/25 18:17:50     81s] (I)       Ndr track 0 does not exist
[03/25 18:17:50     81s] (I)       Layer1  viaCost=300.00
[03/25 18:17:50     81s] (I)       Layer2  viaCost=100.00
[03/25 18:17:50     81s] (I)       Layer3  viaCost=100.00
[03/25 18:17:50     81s] (I)       Layer4  viaCost=100.00
[03/25 18:17:50     81s] (I)       Layer5  viaCost=100.00
[03/25 18:17:50     81s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:50     81s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:50     81s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:50     81s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:50     81s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:50     81s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:50     81s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:50     81s] (I)       grid                :   283   281     6
[03/25 18:17:50     81s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:50     81s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:50     81s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:50     81s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:50     81s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:50     81s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:50     81s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:50     81s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:50     81s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:50     81s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:50     81s] (I)       --------------------------------------------------------
[03/25 18:17:50     81s] 
[03/25 18:17:50     81s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:50     81s] [NR-eGR] Rule id 0. Nets 0 
[03/25 18:17:50     81s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:50     81s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:50     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:50     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:50     81s] [NR-eGR] ========================================
[03/25 18:17:50     81s] [NR-eGR] 
[03/25 18:17:50     81s] (I)       After initializing earlyGlobalRoute syMemory usage = 1291.1 MB
[03/25 18:17:50     81s] (I)       Loading and dumping file time : 0.08 seconds
[03/25 18:17:50     81s] (I)       total 2D Cap : 1746372 = (868418 H, 877954 V)
[03/25 18:17:50     81s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:50     81s] Updating RC grid for preRoute extraction ...
[03/25 18:17:50     81s] Initializing multi-corner capacitance tables ... 
[03/25 18:17:50     81s] Initializing multi-corner resistance tables ...
[03/25 18:17:50     82s] End AAE Lib Interpolated Model. (MEM=1294.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:50     82s]   Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
[03/25 18:17:50     82s] Original list had 7 cells:
[03/25 18:17:50     82s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[03/25 18:17:50     82s] Library trimming was not able to trim any cells:
[03/25 18:17:50     82s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[03/25 18:17:50     82s]   For power domain auto-default:
[03/25 18:17:50     82s]     Buffers:     
[03/25 18:17:50     82s]     Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[03/25 18:17:50     82s]     Clock gates: GCKETF GCKETT GCKETP GCKETN 
[03/25 18:17:50     82s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1033018.818um^2
[03/25 18:17:50     82s]   Top Routing info:
[03/25 18:17:50     82s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[03/25 18:17:50     82s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/25 18:17:50     82s]   Trunk Routing info:
[03/25 18:17:50     82s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[03/25 18:17:50     82s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/25 18:17:50     82s]   Leaf Routing info:
[03/25 18:17:50     82s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[03/25 18:17:50     82s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/25 18:17:50     82s]   For timing_corner DC_max:setup, late:
[03/25 18:17:50     82s]     Slew time target (leaf):    0.222ns
[03/25 18:17:50     82s]     Slew time target (trunk):   0.222ns
[03/25 18:17:50     82s]     Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[03/25 18:17:50     82s]     Buffer unit delay for power domain auto-default:   0.134ns
[03/25 18:17:50     82s]     Buffer max distance for power domain auto-default: 862.222um
[03/25 18:17:50     82s]   Fastest wire driving cells and distances for power domain auto-default:
[03/25 18:17:51     82s]     Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=862.222um, saturatedSlew=0.200ns, speed=6379.741um per ns, cellArea=57.986um^2 per 1000um}
[03/25 18:17:51     82s]     Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.350um, saturatedSlew=0.203ns, speed=1646.139um per ns, cellArea=183.230um^2 per 1000um}
[03/25 18:17:52     83s] Library Trimming done.
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk_p_i, which drives the root of clock_tree clk_p_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] Logic Sizing Table:
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] ---------------------------------------------------------------
[03/25 18:17:52     83s] Cell    Instance count    Source         Eligible library cells
[03/25 18:17:52     83s] ---------------------------------------------------------------
[03/25 18:17:52     83s] XMD           1           library set    {XMD}
[03/25 18:17:52     83s] ---------------------------------------------------------------
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
[03/25 18:17:52     83s] Clock tree clk_p_i has 1 max_capacitance violation.
[03/25 18:17:52     83s] Clock tree balancer configuration for skew_group clk_p_i/func_mode:
[03/25 18:17:52     83s]   Sources:                     pin clk_p_i
[03/25 18:17:52     83s]   Total number of sinks:       38
[03/25 18:17:52     83s]   Delay constrained sinks:     38
[03/25 18:17:52     83s]   Non-leaf sinks:              0
[03/25 18:17:52     83s]   Ignore pins:                 0
[03/25 18:17:52     83s]  Timing corner DC_max:setup.late:
[03/25 18:17:52     83s]   Skew target:                 0.134ns
[03/25 18:17:52     83s]   Insertion delay target:      0.500ns
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] Clock Tree Violations Report
[03/25 18:17:52     83s] ============================
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[03/25 18:17:52     83s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[03/25 18:17:52     83s] Consider reviewing your design and relaunching CCOpt.
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] Max Capacitance Violations
[03/25 18:17:52     83s] --------------------------
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk_p_i at (201.860,1417.100), in power domain auto-default, which drives a net clk_p_i which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_p_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_p_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_p_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/25 18:17:52     83s] Primary reporting skew group is skew_group clk_p_i/func_mode with 38 clock sinks.
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] Via Selection for Estimated Routes (rule default):
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] -----------------------------------------------------------------------
[03/25 18:17:52     83s] Layer    Via Cell               Res.     Cap.     RC       Top of Stack
[03/25 18:17:52     83s] Range                           (Ohm)    (fF)     (fs)     Only
[03/25 18:17:52     83s] -----------------------------------------------------------------------
[03/25 18:17:52     83s] M1-M2    VIA12_VV               6.500    0.038    0.245    false
[03/25 18:17:52     83s] M2-M3    VIA23_VH               6.500    0.031    0.201    false
[03/25 18:17:52     83s] M2-M3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[03/25 18:17:52     83s] M3-M4    VIA34_VH               6.500    0.031    0.201    false
[03/25 18:17:52     83s] M3-M4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[03/25 18:17:52     83s] M4-M5    VIA45_VH               6.500    0.031    0.201    false
[03/25 18:17:52     83s] M4-M5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[03/25 18:17:52     83s] M5-M6    VIA56_HH               6.500    0.067    0.438    false
[03/25 18:17:52     83s] M5-M6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[03/25 18:17:52     83s] -----------------------------------------------------------------------
[03/25 18:17:52     83s] 
[03/25 18:17:52     83s] No ideal or dont_touch nets found in the clock tree
[03/25 18:17:52     83s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.8)
[03/25 18:17:52     83s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/25 18:17:52     83s] No exclusion drivers are needed.
[03/25 18:17:52     83s] Adding driver cell for primary IO roots...
[03/25 18:17:52     83s] **WARN: (IMPCCOPT-1397):	CCOpt will not add a driver cell for clock tree clk_p_i because the root output net clk_p_i is marked dont_touch.
[03/25 18:17:52     83s] Maximizing clock DAG abstraction...
[03/25 18:17:52     83s] Maximizing clock DAG abstraction done.
[03/25 18:17:52     83s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.3)
[03/25 18:17:52     83s] Synthesizing clock trees...
[03/25 18:17:52     83s]   Preparing To Balance...
[03/25 18:17:52     83s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:52     83s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:52     83s]   Merging duplicate siblings in DAG...
[03/25 18:17:52     83s]     Clock DAG stats before merging:
[03/25 18:17:52     83s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[03/25 18:17:52     83s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[03/25 18:17:52     83s]     Clock DAG library cell distribution before merging {count}:
[03/25 18:17:52     83s]      Logics: XMD: 1 
[03/25 18:17:52     83s]     Resynthesising clock tree into netlist...
[03/25 18:17:52     83s]       Reset timing graph...
[03/25 18:17:52     83s] Ignoring AAE DB Resetting ...
[03/25 18:17:52     83s]       Reset timing graph done.
[03/25 18:17:52     83s]     Resynthesising clock tree into netlist done.
[03/25 18:17:52     83s]     
[03/25 18:17:52     83s]     Clock logic merging summary:
[03/25 18:17:52     83s]     
[03/25 18:17:52     83s]     -----------------------------------------------------------
[03/25 18:17:52     83s]     Description                           Number of occurrences
[03/25 18:17:52     83s]     -----------------------------------------------------------
[03/25 18:17:52     83s]     Total clock logics                              1
[03/25 18:17:52     83s]     Globally unique logic expressions               1
[03/25 18:17:52     83s]     Potentially mergeable clock logics              0
[03/25 18:17:52     83s]     Actually merged clock logics                    0
[03/25 18:17:52     83s]     -----------------------------------------------------------
[03/25 18:17:52     83s]     
[03/25 18:17:52     83s]     --------------------------------------------
[03/25 18:17:52     83s]     Cannot merge reason    Number of occurrences
[03/25 18:17:52     83s]     --------------------------------------------
[03/25 18:17:52     83s]     GloballyUnique                   1
[03/25 18:17:52     83s]     --------------------------------------------
[03/25 18:17:52     83s]     
[03/25 18:17:52     83s]     Disconnecting clock tree from netlist...
[03/25 18:17:52     83s]     Disconnecting clock tree from netlist done.
[03/25 18:17:52     83s]   Merging duplicate siblings in DAG done.
[03/25 18:17:52     83s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:52     83s]   CCOpt::Phase::Construction...
[03/25 18:17:52     83s]   Stage::Clustering...
[03/25 18:17:52     83s]   Clustering...
[03/25 18:17:52     83s]     Initialize for clustering...
[03/25 18:17:52     83s]     Clock DAG stats before clustering:
[03/25 18:17:52     83s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[03/25 18:17:52     83s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[03/25 18:17:52     83s]     Clock DAG library cell distribution before clustering {count}:
[03/25 18:17:52     83s]      Logics: XMD: 1 
[03/25 18:17:52     83s]     Computing max distances from locked parents...
[03/25 18:17:52     83s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/25 18:17:52     83s]     Computing max distances from locked parents done.
[03/25 18:17:52     83s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:52     83s]     Bottom-up phase...
[03/25 18:17:52     83s]     Clustering clock_tree clk_p_i...
[03/25 18:17:52     83s] End AAE Lib Interpolated Model. (MEM=1352.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:52     84s]     Clustering clock_tree clk_p_i done.
[03/25 18:17:52     84s]     Clock DAG stats after bottom-up phase:
[03/25 18:17:52     84s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:52     84s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:52     84s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/25 18:17:52     84s]        Invs: INV12CK: 2 
[03/25 18:17:52     84s]      Logics: XMD: 1 
[03/25 18:17:52     84s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/25 18:17:52     84s]     Legalizing clock trees...
[03/25 18:17:52     84s]     Resynthesising clock tree into netlist...
[03/25 18:17:52     84s]       Reset timing graph...
[03/25 18:17:52     84s] Ignoring AAE DB Resetting ...
[03/25 18:17:52     84s]       Reset timing graph done.
[03/25 18:17:52     84s]     Resynthesising clock tree into netlist done.
[03/25 18:17:52     84s]     Commiting net attributes....
[03/25 18:17:52     84s]     Commiting net attributes. done.
[03/25 18:17:52     84s]     Leaving CCOpt scope - ClockRefiner...
[03/25 18:17:52     84s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:52     84s]     Performing a single pass refine place with FGC disabled for datapath.
[03/25 18:17:52     84s] *** Starting refinePlace (0:01:24 mem=1352.0M) ***
[03/25 18:17:52     84s] Total net bbox length = 4.437e+04 (2.187e+04 2.250e+04) (ext = 2.987e+04)
[03/25 18:17:52     84s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:52     84s] Starting refinePlace ...
[03/25 18:17:52     84s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[03/25 18:17:52     84s] Density distribution unevenness ratio = 94.889%
[03/25 18:17:52     84s]   Spread Effort: high, standalone mode, useDDP on.
[03/25 18:17:52     84s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1352.0MB) @(0:01:24 - 0:01:24).
[03/25 18:17:52     84s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:52     84s] wireLenOptFixPriorityInst 38 inst fixed
[03/25 18:17:52     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:52     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1352.0MB) @(0:01:24 - 0:01:24).
[03/25 18:17:52     84s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:52     84s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1352.0MB
[03/25 18:17:52     84s] Statistics of distance of Instance movement in refine placement:
[03/25 18:17:52     84s]   maximum (X+Y) =         0.00 um
[03/25 18:17:52     84s]   mean    (X+Y) =         0.00 um
[03/25 18:17:52     84s] Summary Report:
[03/25 18:17:52     84s] Instances move: 0 (out of 318 movable)
[03/25 18:17:52     84s] Instances flipped: 0
[03/25 18:17:52     84s] Mean displacement: 0.00 um
[03/25 18:17:52     84s] Max displacement: 0.00 um 
[03/25 18:17:52     84s] Total instances moved : 0
[03/25 18:17:52     84s] Total net bbox length = 4.437e+04 (2.187e+04 2.250e+04) (ext = 2.987e+04)
[03/25 18:17:52     84s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1352.0MB
[03/25 18:17:52     84s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1352.0MB) @(0:01:24 - 0:01:24).
[03/25 18:17:52     84s] *** Finished refinePlace (0:01:24 mem=1352.0M) ***
[03/25 18:17:52     84s]     Moved 0 and flipped 0 of 41 clock instance(s) during refinement.
[03/25 18:17:52     84s]     The largest move was 0 microns for .
[03/25 18:17:52     84s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[03/25 18:17:52     84s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/25 18:17:52     84s] Moved 0 and flipped 0 of 38 clock sinks during refinement.
[03/25 18:17:52     84s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/25 18:17:53     84s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:53     84s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:53     84s]     Disconnecting clock tree from netlist...
[03/25 18:17:53     84s]     Disconnecting clock tree from netlist done.
[03/25 18:17:53     84s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:53     84s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:53     84s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
[03/25 18:17:53     84s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
[03/25 18:17:53     84s] End AAE Lib Interpolated Model. (MEM=1352.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:53     84s]     
[03/25 18:17:53     84s]     Clock tree legalization - Histogram:
[03/25 18:17:53     84s]     ====================================
[03/25 18:17:53     84s]     
[03/25 18:17:53     84s]     --------------------------------
[03/25 18:17:53     84s]     Movement (um)    Number of cells
[03/25 18:17:53     84s]     --------------------------------
[03/25 18:17:53     84s]       (empty table)
[03/25 18:17:53     84s]     --------------------------------
[03/25 18:17:53     84s]     
[03/25 18:17:53     84s]     
[03/25 18:17:53     84s]     Clock tree legalization - There are no Movements:
[03/25 18:17:53     84s]     =================================================
[03/25 18:17:53     84s]     
[03/25 18:17:53     84s]     ---------------------------------------------
[03/25 18:17:53     84s]     Movement (um)    Desired     Achieved    Node
[03/25 18:17:53     84s]                      location    location    
[03/25 18:17:53     84s]     ---------------------------------------------
[03/25 18:17:53     84s]       (empty table)
[03/25 18:17:53     84s]     ---------------------------------------------
[03/25 18:17:53     84s]     
[03/25 18:17:53     84s]     Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/25 18:17:53     84s]     Clock DAG stats after 'Clustering':
[03/25 18:17:53     84s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:53     84s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:53     84s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:53     84s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:53     84s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.072pF, total=0.154pF
[03/25 18:17:53     84s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:53     84s]     Clock DAG net violations after 'Clustering':
[03/25 18:17:53     84s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:53     84s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/25 18:17:53     84s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:53     84s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:53     84s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/25 18:17:53     84s]        Invs: INV12CK: 2 
[03/25 18:17:53     84s]      Logics: XMD: 1 
[03/25 18:17:53     84s]     Primary reporting skew group after 'Clustering':
[03/25 18:17:53     84s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.033 ws=0.005) (gid=1.063 gs=0.000)
[03/25 18:17:53     84s]     Skew group summary after 'Clustering':
[03/25 18:17:53     84s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.033 ws=0.005) (gid=1.063 gs=0.000)
[03/25 18:17:53     84s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:53     84s]     Legalizer calls during this step: 25 succeeded with DRC/Color checks: 25 succeeded without DRC/Color checks: 0
[03/25 18:17:53     84s]   Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   Post-Clustering Statistics Report
[03/25 18:17:53     84s]   =================================
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   Fanout Statistics:
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   ----------------------------------------------------------------------------
[03/25 18:17:53     84s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/25 18:17:53     84s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/25 18:17:53     84s]   ----------------------------------------------------------------------------
[03/25 18:17:53     84s]   Trunk         4       1.000       1         1        0.000      {4 <= 2}
[03/25 18:17:53     84s]   Leaf          1      38.000      38        38        0.000      {1 <= 39}
[03/25 18:17:53     84s]   ----------------------------------------------------------------------------
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   Clustering Failure Statistics:
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   --------------------------------
[03/25 18:17:53     84s]   Net Type    Clusters    Clusters
[03/25 18:17:53     84s]               Tried       Failed
[03/25 18:17:53     84s]   --------------------------------
[03/25 18:17:53     84s]   Trunk          1           0
[03/25 18:17:53     84s]   Leaf           1           0
[03/25 18:17:53     84s]   --------------------------------
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   
[03/25 18:17:53     84s]   Update congestion based capacitance...
[03/25 18:17:53     84s]   Resynthesising clock tree into netlist...
[03/25 18:17:53     84s]     Reset timing graph...
[03/25 18:17:53     84s] Ignoring AAE DB Resetting ...
[03/25 18:17:53     84s]     Reset timing graph done.
[03/25 18:17:53     84s]   Resynthesising clock tree into netlist done.
[03/25 18:17:53     84s]   Updating congestion map to accurately time the clock tree...
[03/25 18:17:53     84s]     Routing unrouted datapath nets connected to clock instances...
[03/25 18:17:53     84s] 
[03/25 18:17:53     84s] Footprint cell infomation for calculating maxBufDist
[03/25 18:17:53     84s] *info: There are 14 candidate Buffer cells
[03/25 18:17:53     84s] *info: There are 15 candidate Inverter cells
[03/25 18:17:53     84s] 
[03/25 18:17:54     85s]       Routed 0 unrouted datapath nets connected to clock instances
[03/25 18:17:54     85s]     Routing unrouted datapath nets connected to clock instances done.
[03/25 18:17:54     85s]     Leaving CCOpt scope - extractRC...
[03/25 18:17:54     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/25 18:17:54     85s] Extraction called for design 'CHIP' of instances=667 and nets=461 using extraction engine 'preRoute' .
[03/25 18:17:54     85s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:17:54     85s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:17:54     85s] PreRoute RC Extraction called for design CHIP.
[03/25 18:17:54     85s] RC Extraction called in multi-corner(2) mode.
[03/25 18:17:54     85s] RCMode: PreRoute
[03/25 18:17:54     85s]       RC Corner Indexes            0       1   
[03/25 18:17:54     85s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:17:54     85s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:54     85s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:54     85s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:54     85s] Shrink Factor                : 1.00000
[03/25 18:17:54     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/25 18:17:54     85s] Using capacitance table file ...
[03/25 18:17:54     85s] Updating RC grid for preRoute extraction ...
[03/25 18:17:54     85s] Initializing multi-corner capacitance tables ... 
[03/25 18:17:54     85s] Initializing multi-corner resistance tables ...
[03/25 18:17:54     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1294.781M)
[03/25 18:17:54     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/25 18:17:54     85s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:54     85s]   Updating congestion map to accurately time the clock tree done.
[03/25 18:17:54     85s]   Disconnecting clock tree from netlist...
[03/25 18:17:54     85s]   Disconnecting clock tree from netlist done.
[03/25 18:17:54     85s] End AAE Lib Interpolated Model. (MEM=1294.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:54     85s]   Clock DAG stats After congestion update:
[03/25 18:17:54     85s]     cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]     cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]     cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]     sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]     wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]   Clock DAG net violations After congestion update:
[03/25 18:17:54     85s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:54     85s]   Clock DAG primary half-corner transition distribution After congestion update:
[03/25 18:17:54     85s]     Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]     Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]   Clock DAG library cell distribution After congestion update {count}:
[03/25 18:17:54     85s]      Invs: INV12CK: 2 
[03/25 18:17:54     85s]    Logics: XMD: 1 
[03/25 18:17:54     85s]   Primary reporting skew group After congestion update:
[03/25 18:17:54     85s]     skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]   Skew group summary After congestion update:
[03/25 18:17:54     85s]     skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]   Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]   Update congestion based capacitance done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/25 18:17:54     85s]   Stage::Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/25 18:17:54     85s]   Stage::DRV Fixing...
[03/25 18:17:54     85s]   Fixing clock tree slew time and max cap violations...
[03/25 18:17:54     85s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:54     85s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10970}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/25 18:17:54     85s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:54     85s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10970}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Stage::Insertion Delay Reduction...
[03/25 18:17:54     85s]   Removing unnecessary root buffering...
[03/25 18:17:54     85s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Removing unnecessary root buffering':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10970}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Removing unconstrained drivers...
[03/25 18:17:54     85s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Removing unconstrained drivers':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Removing unconstrained drivers':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10970}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Reducing insertion delay 1...
[03/25 18:17:54     85s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Reducing insertion delay 1':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Reducing insertion delay 1':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10970}Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:54     85s]   Removing longest path buffering...
[03/25 18:17:54     85s]     Clock DAG stats after 'Removing longest path buffering':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.073pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=687.250um, leaf=526.769um, total=1214.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.118ns sd=0.107ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.178ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.146ns sd=0.000ns min=0.146ns max=0.146ns {1 <= 0.178ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Removing longest path buffering':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Removing longest path buffering':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.092, max=1.097, avg=1.095, sd=0.002], skew [0.005 vs 0.134, 100% {1.092, 1.097}] (wid=0.034 ws=0.005) (gid=1.064 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.092ns, 1.097ns] average 1.095ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10970}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Reducing insertion delay 2...
[03/25 18:17:54     85s] Path optimization required 148 stage delay updates 
[03/25 18:17:54     85s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {1 <= 0.222ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Reducing insertion delay 2':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Reducing insertion delay 2':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.077ns, 1.082ns] average 1.080ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10823}Legalizer calls during this step: 96 succeeded with DRC/Color checks: 86 succeeded without DRC/Color checks: 10
[03/25 18:17:54     85s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:54     85s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/25 18:17:54     85s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.2 real=0:00:02.3)
[03/25 18:17:54     85s]   CCOpt::Phase::Implementation...
[03/25 18:17:54     85s]   Stage::Reducing Power...
[03/25 18:17:54     85s]   Improving clock tree routing...
[03/25 18:17:54     85s]     Iteration 1...
[03/25 18:17:54     85s]     Iteration 1 done.
[03/25 18:17:54     85s]     Clock DAG stats after 'Improving clock tree routing':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {1 <= 0.222ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Improving clock tree routing':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Improving clock tree routing':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.077ns, 1.082ns] average 1.080ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10823}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Reducing clock tree power 1...
[03/25 18:17:54     85s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:54     85s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {1 <= 0.222ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Reducing clock tree power 1':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Reducing clock tree power 1':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.077ns, 1.082ns] average 1.080ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10823}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Reducing clock tree power 2...
[03/25 18:17:54     85s] Path optimization required 0 stage delay updates 
[03/25 18:17:54     85s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {1 <= 0.222ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 2 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Reducing clock tree power 2':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Reducing clock tree power 2':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.077, max=1.082, avg=1.080, sd=0.002], skew [0.005 vs 0.134, 100% {1.077, 1.082}] (wid=0.046 ws=0.005) (gid=1.037 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.077ns, 1.082ns] average 1.080ns std.dev 0.002ns
[03/25 18:17:54     85s]     BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/25 18:17:54     85s]     {clk_p_i/func_mode,WC: 5676.7 -> 10823}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Stage::Balancing...
[03/25 18:17:54     85s]   Approximately balancing fragments step...
[03/25 18:17:54     85s]     Resolve constraints - Approximately balancing fragments...
[03/25 18:17:54     85s]     Resolving skew group constraints...
[03/25 18:17:54     85s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/25 18:17:54     85s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk_p_i/func_mode from 0.568ns to 1.082ns.
[03/25 18:17:54     85s]     Resolving skew group constraints done.
[03/25 18:17:54     85s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/25 18:17:54     85s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[03/25 18:17:54     85s]       Estimated delay to be added in balancing: 0.000ns
[03/25 18:17:54     85s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[03/25 18:17:54     85s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]     Approximately balancing fragments...
[03/25 18:17:54     85s]       Moving gates to improve sub-tree skew...
[03/25 18:17:54     85s]         Tried: 5 Succeeded: 0
[03/25 18:17:54     85s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/25 18:17:54     85s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]           cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
[03/25 18:17:54     85s]           cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
[03/25 18:17:54     85s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]           wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/25 18:17:54     85s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/25 18:17:54     85s]           Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
[03/25 18:17:54     85s]           Leaf  : target=0.222ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {1 <= 0.222ns}
[03/25 18:17:54     85s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/25 18:17:54     85s]            Invs: INV12CK: 2 
[03/25 18:17:54     85s]          Logics: XMD: 1 
[03/25 18:17:54     85s]         Clock network insertion delays are now [1.077ns, 1.082ns] average 1.080ns std.dev 0.002ns
[03/25 18:17:54     85s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]       Approximately balancing fragments bottom up...
[03/25 18:17:54     85s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:54     85s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/25 18:17:54     85s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     85s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     85s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]           wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/25 18:17:54     85s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/25 18:17:54     85s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     85s]           Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     85s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/25 18:17:54     85s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     85s]          Logics: XMD: 1 
[03/25 18:17:54     85s]         Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     85s]         Legalizer calls during this step: 6 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]       Approximately balancing fragments, wire and cell delays...
[03/25 18:17:54     85s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/25 18:17:54     85s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/25 18:17:54     85s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     85s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     85s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]           wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/25 18:17:54     85s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/25 18:17:54     85s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     85s]           Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     85s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/25 18:17:54     85s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     85s]          Logics: XMD: 1 
[03/25 18:17:54     85s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/25 18:17:54     85s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]     Approximately balancing fragments done.
[03/25 18:17:54     85s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     85s]     Legalizer calls during this step: 6 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:54     85s]   Clock DAG stats after Approximately balancing fragments:
[03/25 18:17:54     85s]     cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]     cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     85s]     cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     85s]     sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]     wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]   Clock DAG net violations after Approximately balancing fragments: none
[03/25 18:17:54     85s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/25 18:17:54     85s]     Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     85s]     Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     85s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/25 18:17:54     85s]      Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     85s]    Logics: XMD: 1 
[03/25 18:17:54     85s]   Primary reporting skew group after Approximately balancing fragments:
[03/25 18:17:54     85s]     skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     85s]   Skew group summary after Approximately balancing fragments:
[03/25 18:17:54     85s]     skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     85s]   Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     85s]   Improving fragments clock skew...
[03/25 18:17:54     85s]     Clock DAG stats after 'Improving fragments clock skew':
[03/25 18:17:54     85s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     85s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     85s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     85s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     85s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     85s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     85s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/25 18:17:54     85s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/25 18:17:54     85s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     85s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     85s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/25 18:17:54     85s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     85s]      Logics: XMD: 1 
[03/25 18:17:54     85s]     Primary reporting skew group after 'Improving fragments clock skew':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     85s]     Skew group summary after 'Improving fragments clock skew':
[03/25 18:17:54     85s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     85s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     85s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     85s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     85s]   Approximately balancing step...
[03/25 18:17:54     85s]     Resolve constraints - Approximately balancing...
[03/25 18:17:54     85s]     Resolving skew group constraints...
[03/25 18:17:54     86s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/25 18:17:54     86s]     Resolving skew group constraints done.
[03/25 18:17:54     86s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]     Approximately balancing...
[03/25 18:17:54     86s]       Approximately balancing, wire and cell delays...
[03/25 18:17:54     86s]       Approximately balancing, wire and cell delays, iteration 1...
[03/25 18:17:54     86s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/25 18:17:54     86s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]           wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/25 18:17:54     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/25 18:17:54     86s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]           Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/25 18:17:54     86s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]          Logics: XMD: 1 
[03/25 18:17:54     86s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/25 18:17:54     86s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]     Approximately balancing done.
[03/25 18:17:54     86s]     Clock DAG stats after 'Approximately balancing step':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Approximately balancing step': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Approximately balancing step':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Approximately balancing step':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Fixing clock tree overload...
[03/25 18:17:54     86s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:54     86s]     Clock DAG stats after 'Fixing clock tree overload':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Fixing clock tree overload':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Fixing clock tree overload':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Approximately balancing paths...
[03/25 18:17:54     86s]     Added 0 buffers.
[03/25 18:17:54     86s]     Clock DAG stats after 'Approximately balancing paths':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Approximately balancing paths':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Approximately balancing paths':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:54     86s]   Stage::Polishing...
[03/25 18:17:54     86s]   Resynthesising clock tree into netlist...
[03/25 18:17:54     86s]     Reset timing graph...
[03/25 18:17:54     86s] Ignoring AAE DB Resetting ...
[03/25 18:17:54     86s]     Reset timing graph done.
[03/25 18:17:54     86s]   Resynthesising clock tree into netlist done.
[03/25 18:17:54     86s]   Updating congestion map to accurately time the clock tree...
[03/25 18:17:54     86s]     Routing unrouted datapath nets connected to clock instances...
[03/25 18:17:54     86s]       Routed 0 unrouted datapath nets connected to clock instances
[03/25 18:17:54     86s]     Routing unrouted datapath nets connected to clock instances done.
[03/25 18:17:54     86s]     Leaving CCOpt scope - extractRC...
[03/25 18:17:54     86s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/25 18:17:54     86s] Extraction called for design 'CHIP' of instances=667 and nets=461 using extraction engine 'preRoute' .
[03/25 18:17:54     86s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:17:54     86s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:17:54     86s] PreRoute RC Extraction called for design CHIP.
[03/25 18:17:54     86s] RC Extraction called in multi-corner(2) mode.
[03/25 18:17:54     86s] RCMode: PreRoute
[03/25 18:17:54     86s]       RC Corner Indexes            0       1   
[03/25 18:17:54     86s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:17:54     86s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:54     86s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:54     86s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:54     86s] Shrink Factor                : 1.00000
[03/25 18:17:54     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/25 18:17:54     86s] Using capacitance table file ...
[03/25 18:17:54     86s] Updating RC grid for preRoute extraction ...
[03/25 18:17:54     86s] Initializing multi-corner capacitance tables ... 
[03/25 18:17:54     86s] Initializing multi-corner resistance tables ...
[03/25 18:17:54     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1297.836M)
[03/25 18:17:54     86s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/25 18:17:54     86s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:54     86s]   Updating congestion map to accurately time the clock tree done.
[03/25 18:17:54     86s]   Disconnecting clock tree from netlist...
[03/25 18:17:54     86s]   Disconnecting clock tree from netlist done.
[03/25 18:17:54     86s] End AAE Lib Interpolated Model. (MEM=1297.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:54     86s]   Clock DAG stats After congestion update:
[03/25 18:17:54     86s]     cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]     cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]     cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]     sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]     wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]   Clock DAG net violations After congestion update: none
[03/25 18:17:54     86s]   Clock DAG primary half-corner transition distribution After congestion update:
[03/25 18:17:54     86s]     Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]     Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]   Clock DAG library cell distribution After congestion update {count}:
[03/25 18:17:54     86s]      Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]    Logics: XMD: 1 
[03/25 18:17:54     86s]   Primary reporting skew group After congestion update:
[03/25 18:17:54     86s]     skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]   Skew group summary After congestion update:
[03/25 18:17:54     86s]     skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]   Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]   Merging balancing drivers for power...
[03/25 18:17:54     86s]     Tried: 5 Succeeded: 0
[03/25 18:17:54     86s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Merging balancing drivers for power':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Merging balancing drivers for power':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Improving clock skew...
[03/25 18:17:54     86s]     Clock DAG stats after 'Improving clock skew':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Improving clock skew': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Improving clock skew':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Improving clock skew':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Reducing clock tree power 3...
[03/25 18:17:54     86s]     Initial gate capacitance is (rise=0.170pF fall=0.170pF).
[03/25 18:17:54     86s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:54     86s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Reducing clock tree power 3':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Reducing clock tree power 3':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Improving insertion delay...
[03/25 18:17:54     86s]     Clock DAG stats after 'Improving insertion delay':
[03/25 18:17:54     86s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:54     86s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:54     86s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:54     86s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:54     86s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.138pF, total=0.154pF
[03/25 18:17:54     86s]       wire lengths     : top=0.000um, trunk=125.450um, leaf=1089.569um, total=1215.019um
[03/25 18:17:54     86s]     Clock DAG net violations after 'Improving insertion delay': none
[03/25 18:17:54     86s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/25 18:17:54     86s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.151ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:54     86s]       Leaf  : target=0.222ns count=1 avg=0.205ns sd=0.000ns min=0.205ns max=0.205ns {1 <= 0.222ns}
[03/25 18:17:54     86s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/25 18:17:54     86s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:54     86s]      Logics: XMD: 1 
[03/25 18:17:54     86s]     Primary reporting skew group after 'Improving insertion delay':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Skew group summary after 'Improving insertion delay':
[03/25 18:17:54     86s]       skew_group clk_p_i/func_mode: insertion delay [min=1.069, max=1.074, avg=1.072, sd=0.002], skew [0.005 vs 0.134, 100% {1.069, 1.074}] (wid=0.044 ws=0.005) (gid=1.031 gs=0.000)
[03/25 18:17:54     86s]     Clock network insertion delays are now [1.069ns, 1.074ns] average 1.072ns std.dev 0.002ns
[03/25 18:17:54     86s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:54     86s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:54     86s]   Total capacitance is (rise=0.325pF fall=0.325pF), of which (rise=0.154pF fall=0.154pF) is wire, and (rise=0.170pF fall=0.170pF) is gate.
[03/25 18:17:54     86s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:54     86s]   Stage::Updating netlist...
[03/25 18:17:54     86s]   Reset timing graph...
[03/25 18:17:54     86s] Ignoring AAE DB Resetting ...
[03/25 18:17:54     86s]   Reset timing graph done.
[03/25 18:17:54     86s]   Setting non-default rules before calling refine place.
[03/25 18:17:54     86s]   Leaving CCOpt scope - ClockRefiner...
[03/25 18:17:55     86s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:55     86s]   Performing Clock Only Refine Place.
[03/25 18:17:55     86s] *** Starting refinePlace (0:01:26 mem=1355.1M) ***
[03/25 18:17:55     86s] Total net bbox length = 4.432e+04 (2.185e+04 2.247e+04) (ext = 2.987e+04)
[03/25 18:17:55     86s] Info: 2 insts are soft-fixed.
[03/25 18:17:55     86s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:55     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:55     86s] Starting refinePlace ...
[03/25 18:17:55     86s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:55     86s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1355.1MB
[03/25 18:17:55     86s] Statistics of distance of Instance movement in refine placement:
[03/25 18:17:55     86s]   maximum (X+Y) =         0.00 um
[03/25 18:17:55     86s]   mean    (X+Y) =         0.00 um
[03/25 18:17:55     86s] Summary Report:
[03/25 18:17:55     86s] Instances move: 0 (out of 318 movable)
[03/25 18:17:55     86s] Instances flipped: 0
[03/25 18:17:55     86s] Mean displacement: 0.00 um
[03/25 18:17:55     86s] Max displacement: 0.00 um 
[03/25 18:17:55     86s] Total instances moved : 0
[03/25 18:17:55     86s] Total net bbox length = 4.432e+04 (2.185e+04 2.247e+04) (ext = 2.987e+04)
[03/25 18:17:55     86s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1355.1MB
[03/25 18:17:55     86s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1355.1MB) @(0:01:26 - 0:01:26).
[03/25 18:17:55     86s] *** Finished refinePlace (0:01:26 mem=1355.1M) ***
[03/25 18:17:55     86s]   Moved 0 and flipped 0 of 41 clock instance(s) during refinement.
[03/25 18:17:55     86s]   The largest move was 0 microns for .
[03/25 18:17:55     86s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[03/25 18:17:55     86s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/25 18:17:55     86s] Moved 0 and flipped 0 of 38 clock sinks during refinement.
[03/25 18:17:55     86s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/25 18:17:55     86s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:55     86s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:55     86s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:55     86s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/25 18:17:55     86s]   CCOpt::Phase::eGRPC...
[03/25 18:17:55     86s]   Eagl Post Conditioning loop iteration 0...
[03/25 18:17:55     86s]     Clock implementation routing...
[03/25 18:17:55     86s]       Leaving CCOpt scope - Routing Tools...
[03/25 18:17:55     86s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:55     86s] Net route status summary:
[03/25 18:17:55     86s]   Clock:         4 (unrouted=3, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:55     86s]   Non-clock:   457 (unrouted=46, trialRouted=411, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:55     86s]       Routing using eGR only...
[03/25 18:17:55     86s]         Early Global Route - eGR only step...
[03/25 18:17:55     86s] (::ccopt::eagl_route_clock_nets): There are 4 for routing of which 3 have one or more a fixed wires.
[03/25 18:17:55     86s] NR earlyGlobal start to route trunk nets
[03/25 18:17:55     86s] [PSP]     Started earlyGlobalRoute kernel
[03/25 18:17:55     86s] [PSP]     Initial Peak syMemory usage = 1355.1 MB
[03/25 18:17:55     86s] (I)       Reading DB...
[03/25 18:17:55     86s] (I)       before initializing RouteDB syMemory usage = 1355.1 MB
[03/25 18:17:55     86s] (I)       congestionReportName   : 
[03/25 18:17:55     86s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:55     86s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:55     86s] (I)       doTrackAssignment      : 1
[03/25 18:17:55     86s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:55     86s] (I)       numThreads             : 1
[03/25 18:17:55     86s] (I)       bufferingAwareRouting  : false
[03/25 18:17:55     86s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:55     86s] (I)       honorPin               : false
[03/25 18:17:55     86s] (I)       honorPinGuide          : true
[03/25 18:17:55     86s] (I)       honorPartition         : false
[03/25 18:17:55     86s] (I)       allowPartitionCrossover: false
[03/25 18:17:55     86s] (I)       honorSingleEntry       : true
[03/25 18:17:55     86s] (I)       honorSingleEntryStrong : true
[03/25 18:17:55     86s] (I)       handleViaSpacingRule   : false
[03/25 18:17:55     86s] (I)       handleEolSpacingRule   : true
[03/25 18:17:55     86s] (I)       PDConstraint           : none
[03/25 18:17:55     86s] (I)       expBetterNDRHandling   : true
[03/25 18:17:55     86s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:55     86s] (I)       routingEffortLevel     : 10000
[03/25 18:17:55     86s] (I)       effortLevel            : standard
[03/25 18:17:55     86s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:55     86s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:55     86s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:55     86s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:55     86s] (I)       numRowsPerGCell        : 1
[03/25 18:17:55     86s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:55     86s] (I)       multiThreadingTA       : 1
[03/25 18:17:55     86s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:55     86s] (I)       optimizationMode       : false
[03/25 18:17:55     86s] (I)       routeSecondPG          : false
[03/25 18:17:55     86s] (I)       scenicRatioForLayerRelax: 1.25
[03/25 18:17:55     86s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:55     86s] (I)       punchThroughDistance   : 500.00
[03/25 18:17:55     86s] (I)       scenicBound            : 3.00
[03/25 18:17:55     86s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:55     86s] (I)       source-to-sink ratio   : 0.30
[03/25 18:17:55     86s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:55     86s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:55     86s] (I)       layerCongestionRatio   : 1.00
[03/25 18:17:55     86s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:55     86s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:55     86s] (I)       localRouteEffort       : 1.00
[03/25 18:17:55     86s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:55     86s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:55     86s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:55     86s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:55     86s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:55     86s] (I)       routeVias              : 
[03/25 18:17:55     86s] (I)       readTROption           : true
[03/25 18:17:55     86s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:55     86s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:55     86s] (I)       routeSelectedNetsOnly  : true
[03/25 18:17:55     86s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:55     86s] (I)       extraDemandForClocks   : 0
[03/25 18:17:55     86s] (I)       steinerRemoveLayers    : false
[03/25 18:17:55     86s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:55     86s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:55     86s] (I)       similarTopologyRoutingFast : false
[03/25 18:17:55     86s] (I)       spanningTreeRefinement : true
[03/25 18:17:55     86s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:55     86s] (I)       starting read tracks
[03/25 18:17:55     86s] (I)       build grid graph
[03/25 18:17:55     86s] (I)       build grid graph start
[03/25 18:17:55     86s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:55     86s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:55     86s] (I)       build grid graph end
[03/25 18:17:55     86s] (I)       numViaLayers=6
[03/25 18:17:55     86s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:55     86s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:55     86s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:55     86s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:55     86s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:55     86s] (I)       end build via table
[03/25 18:17:55     86s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:55     86s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:17:55     86s] (I)       readDataFromPlaceDB
[03/25 18:17:55     86s] (I)       Read net information..
[03/25 18:17:55     86s] [NR-eGR] Read numTotalNets=451  numIgnoredNets=448
[03/25 18:17:55     86s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] (I)       read default dcut vias
[03/25 18:17:55     86s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:55     86s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:55     86s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:55     86s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:55     86s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:17:55     86s] (I)       build grid graph start
[03/25 18:17:55     86s] (I)       build grid graph end
[03/25 18:17:55     86s] (I)       Model blockage into capacity
[03/25 18:17:55     86s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:17:55     86s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:55     86s] (I)       blocked area on Layer2 : 810043291200  (40.01%)
[03/25 18:17:55     86s] (I)       blocked area on Layer3 : 810751530400  (40.04%)
[03/25 18:17:55     86s] (I)       blocked area on Layer4 : 1000675603200  (49.42%)
[03/25 18:17:55     86s] (I)       blocked area on Layer5 : 975269295200  (48.17%)
[03/25 18:17:55     86s] (I)       blocked area on Layer6 : 906228990400  (44.76%)
[03/25 18:17:55     86s] (I)       Modeling time = 0.060 seconds
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] (I)       Moved 0 terms for better access 
[03/25 18:17:55     86s] (I)       Number of ignored nets = 0
[03/25 18:17:55     86s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of clock nets = 4.  Ignored: No
[03/25 18:17:55     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:55     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:55     86s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[03/25 18:17:55     86s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1355.1 MB
[03/25 18:17:55     86s] (I)       Ndr track 0 does not exist
[03/25 18:17:55     86s] (I)       Ndr track 0 does not exist
[03/25 18:17:55     86s] (I)       Layer1  viaCost=300.00
[03/25 18:17:55     86s] (I)       Layer2  viaCost=100.00
[03/25 18:17:55     86s] (I)       Layer3  viaCost=100.00
[03/25 18:17:55     86s] (I)       Layer4  viaCost=100.00
[03/25 18:17:55     86s] (I)       Layer5  viaCost=100.00
[03/25 18:17:55     86s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:55     86s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:55     86s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:55     86s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:55     86s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:55     86s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:55     86s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:55     86s] (I)       grid                :   283   281     6
[03/25 18:17:55     86s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:55     86s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:55     86s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:55     86s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:55     86s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:55     86s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:55     86s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:55     86s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:55     86s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:55     86s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:55     86s] (I)       --------------------------------------------------------
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:55     86s] [NR-eGR] Rule id 0. Nets 2 
[03/25 18:17:55     86s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/25 18:17:55     86s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[03/25 18:17:55     86s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[03/25 18:17:55     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:55     86s] [NR-eGR] Rule id 1. Nets 0 
[03/25 18:17:55     86s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:55     86s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:55     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:55     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:55     86s] [NR-eGR] ========================================
[03/25 18:17:55     86s] [NR-eGR] 
[03/25 18:17:55     86s] (I)       After initializing earlyGlobalRoute syMemory usage = 1355.1 MB
[03/25 18:17:55     86s] (I)       Loading and dumping file time : 0.08 seconds
[03/25 18:17:55     86s] (I)       ============= Initialization =============
[03/25 18:17:55     86s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[03/25 18:17:55     86s] (I)       totalPins=4  totalGlobalPin=4 (100.00%)
[03/25 18:17:55     86s] (I)       total 2D Cap : 819820 = (460857 H, 358963 V)
[03/25 18:17:55     86s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[03/25 18:17:55     86s] (I)       ============  Phase 1a Route ============
[03/25 18:17:55     86s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:17:55     86s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1b Route ============
[03/25 18:17:55     86s] (I)       Phase 1b runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260000e+02um
[03/25 18:17:55     86s] (I)       ============  Phase 1c Route ============
[03/25 18:17:55     86s] (I)       Level2 Grid: 57 x 57
[03/25 18:17:55     86s] (I)       Phase 1c runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1d Route ============
[03/25 18:17:55     86s] (I)       Phase 1d runs 0.01 seconds
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1e Route ============
[03/25 18:17:55     86s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260000e+02um
[03/25 18:17:55     86s] [NR-eGR] 
[03/25 18:17:55     86s] (I)       ============  Phase 1f Route ============
[03/25 18:17:55     86s] (I)       Phase 1f runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1g Route ============
[03/25 18:17:55     86s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[03/25 18:17:55     86s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:17:55     86s] [NR-eGR]                OverCon            
[03/25 18:17:55     86s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:17:55     86s] [NR-eGR] Layer              (0)    OverCon 
[03/25 18:17:55     86s] [NR-eGR] ------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] ------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] 
[03/25 18:17:55     86s] (I)       Total Global Routing Runtime: 0.04 seconds
[03/25 18:17:55     86s] (I)       total 2D Cap : 1752823 = (871506 H, 881317 V)
[03/25 18:17:55     86s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:17:55     86s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:17:55     86s] (I)       ============= track Assignment ============
[03/25 18:17:55     86s] (I)       extract Global 3D Wires
[03/25 18:17:55     86s] (I)       Extract Global WL : time=0.00
[03/25 18:17:55     86s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:55     86s] (I)       Initialization real time=0.01 seconds
[03/25 18:17:55     86s] (I)       Run single-thread track assignment
[03/25 18:17:55     86s] (I)       merging nets...
[03/25 18:17:55     86s] (I)       merging nets done
[03/25 18:17:55     86s] (I)       Kernel real time=0.00 seconds
[03/25 18:17:55     86s] (I)       End Greedy Track Assignment
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1331
[03/25 18:17:55     86s] [NR-eGR] Layer2(metal2)(V) length: 2.402987e+04um, number of vias: 1847
[03/25 18:17:55     86s] [NR-eGR] Layer3(metal3)(H) length: 2.335168e+04um, number of vias: 24
[03/25 18:17:55     86s] [NR-eGR] Layer4(metal4)(V) length: 5.264000e+02um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Total length: 4.790795e+04um, number of vias: 3202
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Total clock nets wire length: 1.269400e+02um 
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Report for selected net(s) only.
[03/25 18:17:55     86s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 4
[03/25 18:17:55     86s] [NR-eGR] Layer2(metal2)(V) length: 6.440000e+00um, number of vias: 4
[03/25 18:17:55     86s] [NR-eGR] Layer3(metal3)(H) length: 4.154000e+01um, number of vias: 2
[03/25 18:17:55     86s] [NR-eGR] Layer4(metal4)(V) length: 7.896000e+01um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Total length: 1.269400e+02um, number of vias: 10
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Total routed clock nets wire length: 1.269400e+02um, number of vias: 10
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] End Peak syMemory usage = 1294.8 MB
[03/25 18:17:55     86s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
[03/25 18:17:55     86s] NR earlyGlobal start to route leaf nets
[03/25 18:17:55     86s] [NR-eGR] Started earlyGlobalRoute kernel
[03/25 18:17:55     86s] [NR-eGR] Initial Peak syMemory usage = 1294.8 MB
[03/25 18:17:55     86s] (I)       Reading DB...
[03/25 18:17:55     86s] (I)       before initializing RouteDB syMemory usage = 1294.8 MB
[03/25 18:17:55     86s] (I)       congestionReportName   : 
[03/25 18:17:55     86s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:55     86s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:55     86s] (I)       doTrackAssignment      : 1
[03/25 18:17:55     86s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:55     86s] (I)       numThreads             : 1
[03/25 18:17:55     86s] (I)       bufferingAwareRouting  : false
[03/25 18:17:55     86s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:55     86s] (I)       honorPin               : false
[03/25 18:17:55     86s] (I)       honorPinGuide          : true
[03/25 18:17:55     86s] (I)       honorPartition         : false
[03/25 18:17:55     86s] (I)       allowPartitionCrossover: false
[03/25 18:17:55     86s] (I)       honorSingleEntry       : true
[03/25 18:17:55     86s] (I)       honorSingleEntryStrong : true
[03/25 18:17:55     86s] (I)       handleViaSpacingRule   : false
[03/25 18:17:55     86s] (I)       handleEolSpacingRule   : true
[03/25 18:17:55     86s] (I)       PDConstraint           : none
[03/25 18:17:55     86s] (I)       expBetterNDRHandling   : true
[03/25 18:17:55     86s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:55     86s] (I)       routingEffortLevel     : 10000
[03/25 18:17:55     86s] (I)       effortLevel            : standard
[03/25 18:17:55     86s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:55     86s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:55     86s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:55     86s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:55     86s] (I)       numRowsPerGCell        : 1
[03/25 18:17:55     86s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:55     86s] (I)       multiThreadingTA       : 1
[03/25 18:17:55     86s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:55     86s] (I)       optimizationMode       : false
[03/25 18:17:55     86s] (I)       routeSecondPG          : false
[03/25 18:17:55     86s] (I)       scenicRatioForLayerRelax: 1.25
[03/25 18:17:55     86s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:55     86s] (I)       punchThroughDistance   : 500.00
[03/25 18:17:55     86s] (I)       scenicBound            : 3.00
[03/25 18:17:55     86s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:55     86s] (I)       source-to-sink ratio   : 0.30
[03/25 18:17:55     86s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:55     86s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:55     86s] (I)       layerCongestionRatio   : 1.00
[03/25 18:17:55     86s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:55     86s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:55     86s] (I)       localRouteEffort       : 1.00
[03/25 18:17:55     86s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:55     86s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:55     86s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:55     86s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:55     86s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:55     86s] (I)       routeVias              : 
[03/25 18:17:55     86s] (I)       readTROption           : true
[03/25 18:17:55     86s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:55     86s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:55     86s] (I)       routeSelectedNetsOnly  : true
[03/25 18:17:55     86s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:55     86s] (I)       extraDemandForClocks   : 0
[03/25 18:17:55     86s] (I)       steinerRemoveLayers    : false
[03/25 18:17:55     86s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:55     86s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:55     86s] (I)       similarTopologyRoutingFast : false
[03/25 18:17:55     86s] (I)       spanningTreeRefinement : true
[03/25 18:17:55     86s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:55     86s] (I)       starting read tracks
[03/25 18:17:55     86s] (I)       build grid graph
[03/25 18:17:55     86s] (I)       build grid graph start
[03/25 18:17:55     86s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:55     86s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:55     86s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:55     86s] (I)       build grid graph end
[03/25 18:17:55     86s] (I)       numViaLayers=6
[03/25 18:17:55     86s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:55     86s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:55     86s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:55     86s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:55     86s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:55     86s] (I)       end build via table
[03/25 18:17:55     86s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:55     86s] [NR-eGR] numPreroutedNet = 2  numPreroutedWires = 11
[03/25 18:17:55     86s] (I)       readDataFromPlaceDB
[03/25 18:17:55     86s] (I)       Read net information..
[03/25 18:17:55     86s] [NR-eGR] Read numTotalNets=451  numIgnoredNets=450
[03/25 18:17:55     86s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] (I)       read default dcut vias
[03/25 18:17:55     86s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:55     86s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:55     86s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:55     86s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:55     86s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:17:55     86s] (I)       build grid graph start
[03/25 18:17:55     86s] (I)       build grid graph end
[03/25 18:17:55     86s] (I)       Model blockage into capacity
[03/25 18:17:55     86s] (I)       Read numBlocks=9610  numPreroutedWires=11  numCapScreens=0
[03/25 18:17:55     86s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:55     86s] (I)       blocked area on Layer2 : 810043291200  (40.01%)
[03/25 18:17:55     86s] (I)       blocked area on Layer3 : 810751530400  (40.04%)
[03/25 18:17:55     86s] (I)       blocked area on Layer4 : 1000675603200  (49.42%)
[03/25 18:17:55     86s] (I)       blocked area on Layer5 : 975269295200  (48.17%)
[03/25 18:17:55     86s] (I)       blocked area on Layer6 : 906228990400  (44.76%)
[03/25 18:17:55     86s] (I)       Modeling time = 0.060 seconds
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] (I)       Moved 0 terms for better access 
[03/25 18:17:55     86s] (I)       Number of ignored nets = 2
[03/25 18:17:55     86s] (I)       Number of fixed nets = 2.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of clock nets = 4.  Ignored: No
[03/25 18:17:55     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:55     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:55     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:55     86s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/25 18:17:55     86s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1294.8 MB
[03/25 18:17:55     86s] (I)       Ndr track 0 does not exist
[03/25 18:17:55     86s] (I)       Ndr track 0 does not exist
[03/25 18:17:55     86s] (I)       Layer1  viaCost=300.00
[03/25 18:17:55     86s] (I)       Layer2  viaCost=100.00
[03/25 18:17:55     86s] (I)       Layer3  viaCost=100.00
[03/25 18:17:55     86s] (I)       Layer4  viaCost=100.00
[03/25 18:17:55     86s] (I)       Layer5  viaCost=100.00
[03/25 18:17:55     86s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:55     86s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:55     86s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:55     86s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:55     86s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:55     86s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:55     86s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:55     86s] (I)       grid                :   283   281     6
[03/25 18:17:55     86s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:55     86s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:55     86s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:55     86s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:55     86s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:55     86s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:55     86s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:55     86s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:55     86s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:55     86s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:55     86s] (I)       --------------------------------------------------------
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:55     86s] [NR-eGR] Rule id 0. Nets 1 
[03/25 18:17:55     86s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/25 18:17:55     86s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[03/25 18:17:55     86s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[03/25 18:17:55     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:55     86s] [NR-eGR] Rule id 1. Nets 0 
[03/25 18:17:55     86s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:55     86s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:55     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:55     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:55     86s] [NR-eGR] ========================================
[03/25 18:17:55     86s] [NR-eGR] 
[03/25 18:17:55     86s] (I)       After initializing earlyGlobalRoute syMemory usage = 1298.0 MB
[03/25 18:17:55     86s] (I)       Loading and dumping file time : 0.07 seconds
[03/25 18:17:55     86s] (I)       ============= Initialization =============
[03/25 18:17:55     86s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[03/25 18:17:55     86s] (I)       totalPins=39  totalGlobalPin=39 (100.00%)
[03/25 18:17:55     86s] (I)       total 2D Cap : 819820 = (460857 H, 358963 V)
[03/25 18:17:55     86s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/25 18:17:55     86s] (I)       ============  Phase 1a Route ============
[03/25 18:17:55     86s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:17:55     86s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1b Route ============
[03/25 18:17:55     86s] (I)       Phase 1b runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.078560e+03um
[03/25 18:17:55     86s] (I)       ============  Phase 1c Route ============
[03/25 18:17:55     86s] (I)       Level2 Grid: 57 x 57
[03/25 18:17:55     86s] (I)       Phase 1c runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1d Route ============
[03/25 18:17:55     86s] (I)       Phase 1d runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1e Route ============
[03/25 18:17:55     86s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.078560e+03um
[03/25 18:17:55     86s] [NR-eGR] 
[03/25 18:17:55     86s] (I)       ============  Phase 1f Route ============
[03/25 18:17:55     86s] (I)       Phase 1f runs 0.00 seconds
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       ============  Phase 1g Route ============
[03/25 18:17:55     86s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 
[03/25 18:17:55     86s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:17:55     86s] (I)       
[03/25 18:17:55     86s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:17:55     86s] [NR-eGR]                OverCon            
[03/25 18:17:55     86s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:17:55     86s] [NR-eGR] Layer              (0)    OverCon 
[03/25 18:17:55     86s] [NR-eGR] ------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] ------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[03/25 18:17:55     86s] [NR-eGR] 
[03/25 18:17:55     86s] (I)       Total Global Routing Runtime: 0.03 seconds
[03/25 18:17:55     86s] (I)       total 2D Cap : 1752823 = (871506 H, 881317 V)
[03/25 18:17:55     86s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:17:55     86s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:17:55     86s] (I)       ============= track Assignment ============
[03/25 18:17:55     86s] (I)       extract Global 3D Wires
[03/25 18:17:55     86s] (I)       Extract Global WL : time=0.00
[03/25 18:17:55     86s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:55     86s] (I)       Initialization real time=0.01 seconds
[03/25 18:17:55     86s] (I)       Run single-thread track assignment
[03/25 18:17:55     86s] (I)       merging nets...
[03/25 18:17:55     86s] (I)       merging nets done
[03/25 18:17:55     86s] (I)       Kernel real time=0.00 seconds
[03/25 18:17:55     86s] (I)       End Greedy Track Assignment
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1370
[03/25 18:17:55     86s] [NR-eGR] Layer2(metal2)(V) length: 2.421243e+04um, number of vias: 1889
[03/25 18:17:55     86s] [NR-eGR] Layer3(metal3)(H) length: 2.384272e+04um, number of vias: 39
[03/25 18:17:55     86s] [NR-eGR] Layer4(metal4)(V) length: 9.480800e+02um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Total length: 4.900323e+04um, number of vias: 3298
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Total clock nets wire length: 1.095280e+03um 
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Report for selected net(s) only.
[03/25 18:17:55     86s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 39
[03/25 18:17:55     86s] [NR-eGR] Layer2(metal2)(V) length: 1.825600e+02um, number of vias: 42
[03/25 18:17:55     86s] [NR-eGR] Layer3(metal3)(H) length: 4.910400e+02um, number of vias: 15
[03/25 18:17:55     86s] [NR-eGR] Layer4(metal4)(V) length: 4.216800e+02um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:55     86s] [NR-eGR] Total length: 1.095280e+03um, number of vias: 96
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] Total routed clock nets wire length: 1.095280e+03um, number of vias: 96
[03/25 18:17:55     86s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:55     86s] [NR-eGR] End Peak syMemory usage = 1294.8 MB
[03/25 18:17:55     86s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
[03/25 18:17:55     86s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/25 18:17:55     86s] Set FIXED routing status on 3 net(s)
[03/25 18:17:55     86s]       Routing using eGR only done.
[03/25 18:17:55     86s] Net route status summary:
[03/25 18:17:55     86s]   Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:55     86s]   Non-clock:   457 (unrouted=46, trialRouted=411, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:55     86s] 
[03/25 18:17:55     86s] CCOPT: Done with clock implementation routing.
[03/25 18:17:55     86s] 
[03/25 18:17:55     87s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:55     87s] Core basic site is core_5040
[03/25 18:17:56     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:17:56     87s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.7)
[03/25 18:17:56     87s]     Clock implementation routing done.
[03/25 18:17:56     87s]     Leaving CCOpt scope - extractRC...
[03/25 18:17:56     87s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/25 18:17:56     87s] Extraction called for design 'CHIP' of instances=667 and nets=461 using extraction engine 'preRoute' .
[03/25 18:17:56     87s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:17:56     87s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:17:56     87s] PreRoute RC Extraction called for design CHIP.
[03/25 18:17:56     87s] RC Extraction called in multi-corner(2) mode.
[03/25 18:17:56     87s] RCMode: PreRoute
[03/25 18:17:56     87s]       RC Corner Indexes            0       1   
[03/25 18:17:56     87s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:17:56     87s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:56     87s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:56     87s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:17:56     87s] Shrink Factor                : 1.00000
[03/25 18:17:56     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/25 18:17:56     87s] Using capacitance table file ...
[03/25 18:17:56     87s] Updating RC grid for preRoute extraction ...
[03/25 18:17:56     87s] Initializing multi-corner capacitance tables ... 
[03/25 18:17:56     87s] Initializing multi-corner resistance tables ...
[03/25 18:17:56     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1294.781M)
[03/25 18:17:56     87s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/25 18:17:56     87s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:17:56     87s]     Calling post conditioning for eGRPC...
[03/25 18:17:56     87s]       eGRPC...
[03/25 18:17:56     87s]         eGRPC active optimizations:
[03/25 18:17:56     87s]          - Move Down
[03/25 18:17:56     87s]          - Downsizing before DRV sizing
[03/25 18:17:56     87s]          - DRV fixing with cell sizing
[03/25 18:17:56     87s]          - Move to fanout
[03/25 18:17:56     87s]          - Cloning
[03/25 18:17:56     87s]         
[03/25 18:17:56     87s]         Currently running CTS, using active skew data
[03/25 18:17:56     87s]         Reset bufferability constraints...
[03/25 18:17:56     87s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/25 18:17:56     87s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
[03/25 18:17:56     87s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
[03/25 18:17:56     87s] End AAE Lib Interpolated Model. (MEM=1294.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:56     87s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Clock DAG stats eGRPC initial state:
[03/25 18:17:56     87s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:56     87s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:56     87s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:56     87s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:56     87s]           wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.141pF, total=0.158pF
[03/25 18:17:56     87s]           wire lengths     : top=0.000um, trunk=126.940um, leaf=1095.280um, total=1222.220um
[03/25 18:17:56     87s]         Clock DAG net violations eGRPC initial state:
[03/25 18:17:56     87s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:56     87s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/25 18:17:56     87s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.152ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:56     87s]           Leaf  : target=0.222ns count=1 avg=0.206ns sd=0.000ns min=0.206ns max=0.206ns {1 <= 0.222ns}
[03/25 18:17:56     87s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/25 18:17:56     87s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:56     87s]          Logics: XMD: 1 
[03/25 18:17:56     87s]         Primary reporting skew group eGRPC initial state:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.042 ws=0.002) (gid=1.032 gs=0.000)
[03/25 18:17:56     87s]         Skew group summary eGRPC initial state:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.042 ws=0.002) (gid=1.032 gs=0.000)
[03/25 18:17:56     87s]         Clock network insertion delays are now [1.072ns, 1.074ns] average 1.073ns std.dev 0.001ns
[03/25 18:17:56     87s]         Moving buffers...
[03/25 18:17:56     87s]         Violation analysis...
[03/25 18:17:56     87s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[03/25 18:17:56     87s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Clock DAG stats eGRPC after moving buffers:
[03/25 18:17:56     87s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:56     87s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:56     87s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:56     87s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:56     87s]           wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.141pF, total=0.158pF
[03/25 18:17:56     87s]           wire lengths     : top=0.000um, trunk=126.940um, leaf=1095.280um, total=1222.220um
[03/25 18:17:56     87s]         Clock DAG net violations eGRPC after moving buffers:
[03/25 18:17:56     87s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:56     87s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/25 18:17:56     87s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.152ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:56     87s]           Leaf  : target=0.222ns count=1 avg=0.206ns sd=0.000ns min=0.206ns max=0.206ns {1 <= 0.222ns}
[03/25 18:17:56     87s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/25 18:17:56     87s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:56     87s]          Logics: XMD: 1 
[03/25 18:17:56     87s]         Primary reporting skew group eGRPC after moving buffers:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.042 ws=0.002) (gid=1.032 gs=0.000)
[03/25 18:17:56     87s]         Skew group summary eGRPC after moving buffers:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.042 ws=0.002) (gid=1.032 gs=0.000)
[03/25 18:17:56     87s]         Clock network insertion delays are now [1.072ns, 1.074ns] average 1.073ns std.dev 0.001ns
[03/25 18:17:56     87s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Recomputing CTS skew targets...
[03/25 18:17:56     87s]         Resolving skew group constraints...
[03/25 18:17:56     87s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/25 18:17:56     87s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk_p_i/func_mode from 0.568ns to 1.074ns.
[03/25 18:17:56     87s]         Resolving skew group constraints done.
[03/25 18:17:56     87s]         Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Initial Pass of Downsizing Clock Tree Cells...
[03/25 18:17:56     87s]         Artificially removing long paths...
[03/25 18:17:56     87s]           Artificially shortened 7 long paths. The largest offset applied was 0.000ns
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           Skew Group Offsets:
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           -----------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]           Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/25 18:17:56     87s]                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/25 18:17:56     87s]           -----------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]           clk_p_i/func_mode     38         7        18.421%      0.000ns       1.074ns         1.074ns
[03/25 18:17:56     87s]           -----------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           Offsets Histogram:
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           -------------------------------
[03/25 18:17:56     87s]           From (ns)    To (ns)      Count
[03/25 18:17:56     87s]           -------------------------------
[03/25 18:17:56     87s]           below          0.000        4
[03/25 18:17:56     87s]             0.000      and above      3
[03/25 18:17:56     87s]           -------------------------------
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           
[03/25 18:17:56     87s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:56     87s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Modifying slew-target multiplier from 1 to 0.9
[03/25 18:17:56     87s]         Downsizing prefiltering...
[03/25 18:17:56     87s]         Downsizing prefiltering done.
[03/25 18:17:56     87s]         Downsizing: ...20% ...40% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
[03/25 18:17:56     87s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
[03/25 18:17:56     87s] .60% ...80% ...100% 
[03/25 18:17:56     87s]         DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
[03/25 18:17:56     87s]         CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[03/25 18:17:56     87s]         Reverting slew-target multiplier from 0.9 to 1
[03/25 18:17:56     87s]         Reverting Artificially removing long paths...
[03/25 18:17:56     87s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[03/25 18:17:56     87s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Clock DAG stats eGRPC after downsizing:
[03/25 18:17:56     87s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:56     87s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:56     87s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:56     87s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:56     87s]           wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.141pF, total=0.158pF
[03/25 18:17:56     87s]           wire lengths     : top=0.000um, trunk=126.940um, leaf=1095.280um, total=1222.220um
[03/25 18:17:56     87s]         Clock DAG net violations eGRPC after downsizing:
[03/25 18:17:56     87s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:56     87s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/25 18:17:56     87s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.152ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:56     87s]           Leaf  : target=0.222ns count=1 avg=0.206ns sd=0.000ns min=0.206ns max=0.206ns {1 <= 0.222ns}
[03/25 18:17:56     87s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/25 18:17:56     87s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:56     87s]          Logics: XMD: 1 
[03/25 18:17:56     87s]         Primary reporting skew group eGRPC after downsizing:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.041 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:17:56     87s]         Skew group summary eGRPC after downsizing:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.041 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:17:56     87s]         Clock network insertion delays are now [1.072ns, 1.074ns] average 1.073ns std.dev 0.001ns
[03/25 18:17:56     87s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Fixing DRVs...
[03/25 18:17:56     87s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:17:56     87s]         CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[03/25 18:17:56     87s]         
[03/25 18:17:56     87s]         PRO Statistics: Fix DRVs (cell sizing):
[03/25 18:17:56     87s]         =======================================
[03/25 18:17:56     87s]         
[03/25 18:17:56     87s]         Cell changes by Net Type:
[03/25 18:17:56     87s]         
[03/25 18:17:56     87s]         ---------------------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/25 18:17:56     87s]         ---------------------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]         top                0            0           0            0                    0                  0
[03/25 18:17:56     87s]         trunk              0            0           0            0                    0                  0
[03/25 18:17:56     87s]         leaf               0            0           0            0                    0                  0
[03/25 18:17:56     87s]         ---------------------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[03/25 18:17:56     87s]         ---------------------------------------------------------------------------------------------------------
[03/25 18:17:56     87s]         
[03/25 18:17:56     87s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/25 18:17:56     87s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/25 18:17:56     87s]         
[03/25 18:17:56     87s]         Clock DAG stats eGRPC after DRV fixing:
[03/25 18:17:56     87s]           cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:56     87s]           cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:56     87s]           cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:56     87s]           sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:56     87s]           wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.141pF, total=0.158pF
[03/25 18:17:56     87s]           wire lengths     : top=0.000um, trunk=126.940um, leaf=1095.280um, total=1222.220um
[03/25 18:17:56     87s]         Clock DAG net violations eGRPC after DRV fixing:
[03/25 18:17:56     87s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:56     87s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/25 18:17:56     87s]           Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.152ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:56     87s]           Leaf  : target=0.222ns count=1 avg=0.206ns sd=0.000ns min=0.206ns max=0.206ns {1 <= 0.222ns}
[03/25 18:17:56     87s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/25 18:17:56     87s]            Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:56     87s]          Logics: XMD: 1 
[03/25 18:17:56     87s]         Primary reporting skew group eGRPC after DRV fixing:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.041 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:17:56     87s]         Skew group summary eGRPC after DRV fixing:
[03/25 18:17:56     87s]           skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.041 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:17:56     87s]         Clock network insertion delays are now [1.072ns, 1.074ns] average 1.073ns std.dev 0.001ns
[03/25 18:17:56     87s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] Slew Diagnostics: After DRV fixing
[03/25 18:17:56     87s] ==================================
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] Global Causes:
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] -------------------------------------
[03/25 18:17:56     87s] Cause
[03/25 18:17:56     87s] -------------------------------------
[03/25 18:17:56     87s] DRV fixing with buffering is disabled
[03/25 18:17:56     87s] -------------------------------------
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] Top 5 overslews:
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] ---------------------------------
[03/25 18:17:56     87s] Overslew    Causes    Driving Pin
[03/25 18:17:56     87s] ---------------------------------
[03/25 18:17:56     87s]   (empty table)
[03/25 18:17:56     87s] ---------------------------------
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] -------------------
[03/25 18:17:56     87s] Cause    Occurences
[03/25 18:17:56     87s] -------------------
[03/25 18:17:56     87s]   (empty table)
[03/25 18:17:56     87s] -------------------
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] Violation diagnostics counts from the 1 nodes that have violations:
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] ----------------------------------
[03/25 18:17:56     87s] Cause                   Occurences
[03/25 18:17:56     87s] ----------------------------------
[03/25 18:17:56     87s] Sizing not permitted        1
[03/25 18:17:56     87s] ----------------------------------
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s]         Reconnecting optimized routes...
[03/25 18:17:56     87s]         Reset timing graph...
[03/25 18:17:56     87s] Ignoring AAE DB Resetting ...
[03/25 18:17:56     87s]         Reset timing graph done.
[03/25 18:17:56     87s] **WARN: (IMPCCOPT-1304):	Net clk_p_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[03/25 18:17:56     87s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Violation analysis...
[03/25 18:17:56     87s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=1352.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:56     87s] Analysising clock tree DRVs: Done
[03/25 18:17:56     87s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]         Reset timing graph...
[03/25 18:17:56     87s] Ignoring AAE DB Resetting ...
[03/25 18:17:56     87s]         Reset timing graph done.
[03/25 18:17:56     87s]         Set dirty flag on 2 insts, 4 nets
[03/25 18:17:56     87s]       eGRPC done.
[03/25 18:17:56     87s]     Calling post conditioning for eGRPC done.
[03/25 18:17:56     87s]   Eagl Post Conditioning loop iteration 0 done.
[03/25 18:17:56     87s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[03/25 18:17:56     87s]   Leaving CCOpt scope - ClockRefiner...
[03/25 18:17:56     87s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:56     87s]   Performing Single Pass Refine Place.
[03/25 18:17:56     87s] *** Starting refinePlace (0:01:27 mem=1352.0M) ***
[03/25 18:17:56     87s] Total net bbox length = 4.432e+04 (2.185e+04 2.247e+04) (ext = 2.987e+04)
[03/25 18:17:56     87s] Info: 2 insts are soft-fixed.
[03/25 18:17:56     87s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:56     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:56     87s] Starting refinePlace ...
[03/25 18:17:56     87s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[03/25 18:17:56     87s] Density distribution unevenness ratio = 94.939%
[03/25 18:17:56     87s]   Spread Effort: high, standalone mode, useDDP on.
[03/25 18:17:56     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1352.0MB) @(0:01:27 - 0:01:27).
[03/25 18:17:56     87s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:56     87s] wireLenOptFixPriorityInst 38 inst fixed
[03/25 18:17:56     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:56     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1352.0MB) @(0:01:27 - 0:01:27).
[03/25 18:17:56     87s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:17:56     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1352.0MB
[03/25 18:17:56     87s] Statistics of distance of Instance movement in refine placement:
[03/25 18:17:56     87s]   maximum (X+Y) =         0.00 um
[03/25 18:17:56     87s]   mean    (X+Y) =         0.00 um
[03/25 18:17:56     87s] Summary Report:
[03/25 18:17:56     87s] Instances move: 0 (out of 318 movable)
[03/25 18:17:56     87s] Instances flipped: 0
[03/25 18:17:56     87s] Mean displacement: 0.00 um
[03/25 18:17:56     87s] Max displacement: 0.00 um 
[03/25 18:17:56     87s] Total instances moved : 0
[03/25 18:17:56     87s] Total net bbox length = 4.432e+04 (2.185e+04 2.247e+04) (ext = 2.987e+04)
[03/25 18:17:56     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1352.0MB
[03/25 18:17:56     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1352.0MB) @(0:01:27 - 0:01:27).
[03/25 18:17:56     87s] *** Finished refinePlace (0:01:27 mem=1352.0M) ***
[03/25 18:17:56     87s]   Moved 0 and flipped 0 of 41 clock instance(s) during refinement.
[03/25 18:17:56     87s]   The largest move was 0 microns for .
[03/25 18:17:56     87s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[03/25 18:17:56     87s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/25 18:17:56     87s] Moved 0 and flipped 0 of 38 clock sinks during refinement.
[03/25 18:17:56     87s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/25 18:17:56     87s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:56     87s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:56     87s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.1)
[03/25 18:17:56     87s]   CCOpt::Phase::Routing...
[03/25 18:17:56     87s]   Update timing and DAG stats before routing clock trees...
[03/25 18:17:56     87s] End AAE Lib Interpolated Model. (MEM=1352.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:17:56     87s]   Clock DAG stats before routing clock trees:
[03/25 18:17:56     87s]     cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:17:56     87s]     cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:17:56     87s]     cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:17:56     87s]     sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:17:56     87s]     wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.141pF, total=0.158pF
[03/25 18:17:56     87s]     wire lengths     : top=0.000um, trunk=126.940um, leaf=1095.280um, total=1222.220um
[03/25 18:17:56     87s]   Clock DAG net violations before routing clock trees:
[03/25 18:17:56     87s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:17:56     87s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[03/25 18:17:56     87s]     Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.152ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:17:56     87s]     Leaf  : target=0.222ns count=1 avg=0.206ns sd=0.000ns min=0.206ns max=0.206ns {1 <= 0.222ns}
[03/25 18:17:56     87s]   Clock DAG library cell distribution before routing clock trees {count}:
[03/25 18:17:56     87s]      Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:17:56     87s]    Logics: XMD: 1 
[03/25 18:17:56     87s]   Primary reporting skew group before routing clock trees:
[03/25 18:17:56     87s]     skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.041 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:17:56     87s]   Skew group summary before routing clock trees:
[03/25 18:17:56     87s]     skew_group clk_p_i/func_mode: insertion delay [min=1.072, max=1.074, avg=1.073, sd=0.001], skew [0.002 vs 0.134, 100% {1.072, 1.074}] (wid=0.041 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:17:56     87s]   Clock network insertion delays are now [1.072ns, 1.074ns] average 1.073ns std.dev 0.001ns
[03/25 18:17:56     87s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:17:56     87s]   Clock implementation routing...
[03/25 18:17:56     87s]     Leaving CCOpt scope - Routing Tools...
[03/25 18:17:56     87s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:17:56     87s] Net route status summary:
[03/25 18:17:56     87s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:56     87s]   Non-clock:   457 (unrouted=46, trialRouted=411, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:56     87s]     Routing using eGR in eGR->NR Step...
[03/25 18:17:56     87s]       Early Global Route - eGR->NR step...
[03/25 18:17:56     87s] (::ccopt::eagl_route_clock_nets): There are 4 for routing of which 3 have one or more a fixed wires.
[03/25 18:17:56     87s] NR earlyGlobal start to route trunk nets
[03/25 18:17:56     87s] [PSP]     Started earlyGlobalRoute kernel
[03/25 18:17:56     87s] [PSP]     Initial Peak syMemory usage = 1352.0 MB
[03/25 18:17:56     87s] (I)       Reading DB...
[03/25 18:17:56     87s] (I)       before initializing RouteDB syMemory usage = 1352.0 MB
[03/25 18:17:56     87s] (I)       congestionReportName   : 
[03/25 18:17:56     87s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:56     87s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:56     87s] (I)       doTrackAssignment      : 1
[03/25 18:17:56     87s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:56     87s] (I)       numThreads             : 1
[03/25 18:17:56     87s] (I)       bufferingAwareRouting  : false
[03/25 18:17:56     87s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:56     87s] (I)       honorPin               : false
[03/25 18:17:56     87s] (I)       honorPinGuide          : true
[03/25 18:17:56     87s] (I)       honorPartition         : false
[03/25 18:17:56     87s] (I)       allowPartitionCrossover: false
[03/25 18:17:56     87s] (I)       honorSingleEntry       : true
[03/25 18:17:56     87s] (I)       honorSingleEntryStrong : true
[03/25 18:17:56     87s] (I)       handleViaSpacingRule   : false
[03/25 18:17:56     87s] (I)       handleEolSpacingRule   : true
[03/25 18:17:56     87s] (I)       PDConstraint           : none
[03/25 18:17:56     87s] (I)       expBetterNDRHandling   : true
[03/25 18:17:56     87s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:56     87s] (I)       routingEffortLevel     : 10000
[03/25 18:17:56     87s] (I)       effortLevel            : standard
[03/25 18:17:56     87s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:56     87s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:56     87s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:56     87s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:56     87s] (I)       numRowsPerGCell        : 1
[03/25 18:17:56     87s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:56     87s] (I)       multiThreadingTA       : 1
[03/25 18:17:56     87s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:56     87s] (I)       optimizationMode       : false
[03/25 18:17:56     87s] (I)       routeSecondPG          : false
[03/25 18:17:56     87s] (I)       scenicRatioForLayerRelax: 1.25
[03/25 18:17:56     87s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:56     87s] (I)       punchThroughDistance   : 500.00
[03/25 18:17:56     87s] (I)       scenicBound            : 3.00
[03/25 18:17:56     87s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:56     87s] (I)       source-to-sink ratio   : 0.30
[03/25 18:17:56     87s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:56     87s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:56     87s] (I)       layerCongestionRatio   : 1.00
[03/25 18:17:56     87s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:56     87s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:56     87s] (I)       localRouteEffort       : 1.00
[03/25 18:17:56     87s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:56     87s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:56     87s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:56     87s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:56     87s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:56     87s] (I)       routeVias              : 
[03/25 18:17:56     87s] (I)       readTROption           : true
[03/25 18:17:56     87s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:56     87s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:56     87s] (I)       routeSelectedNetsOnly  : true
[03/25 18:17:56     87s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:56     87s] (I)       extraDemandForClocks   : 0
[03/25 18:17:56     87s] (I)       steinerRemoveLayers    : false
[03/25 18:17:56     87s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:56     87s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:56     87s] (I)       similarTopologyRoutingFast : false
[03/25 18:17:56     87s] (I)       spanningTreeRefinement : true
[03/25 18:17:56     87s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:56     87s] (I)       starting read tracks
[03/25 18:17:56     87s] (I)       build grid graph
[03/25 18:17:56     87s] (I)       build grid graph start
[03/25 18:17:56     87s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:56     87s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:56     87s] (I)       build grid graph end
[03/25 18:17:56     87s] (I)       numViaLayers=6
[03/25 18:17:56     87s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:56     87s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:56     87s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:56     87s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:56     87s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:56     87s] (I)       end build via table
[03/25 18:17:56     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:56     87s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/25 18:17:56     87s] (I)       readDataFromPlaceDB
[03/25 18:17:56     87s] (I)       Read net information..
[03/25 18:17:56     87s] [NR-eGR] Read numTotalNets=451  numIgnoredNets=448
[03/25 18:17:56     87s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] (I)       read default dcut vias
[03/25 18:17:56     87s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:56     87s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:56     87s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:56     87s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:56     87s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:17:56     87s] (I)       build grid graph start
[03/25 18:17:56     87s] (I)       build grid graph end
[03/25 18:17:56     87s] (I)       Model blockage into capacity
[03/25 18:17:56     87s] (I)       Read numBlocks=9610  numPreroutedWires=0  numCapScreens=0
[03/25 18:17:56     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:56     87s] (I)       blocked area on Layer2 : 810043291200  (40.01%)
[03/25 18:17:56     87s] (I)       blocked area on Layer3 : 810751530400  (40.04%)
[03/25 18:17:56     87s] (I)       blocked area on Layer4 : 1000675603200  (49.42%)
[03/25 18:17:56     87s] (I)       blocked area on Layer5 : 975269295200  (48.17%)
[03/25 18:17:56     87s] (I)       blocked area on Layer6 : 906228990400  (44.76%)
[03/25 18:17:56     87s] (I)       Modeling time = 0.040 seconds
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] (I)       Moved 0 terms for better access 
[03/25 18:17:56     87s] (I)       Number of ignored nets = 0
[03/25 18:17:56     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of clock nets = 4.  Ignored: No
[03/25 18:17:56     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:56     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:56     87s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[03/25 18:17:56     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1352.0 MB
[03/25 18:17:56     87s] (I)       Ndr track 0 does not exist
[03/25 18:17:56     87s] (I)       Ndr track 0 does not exist
[03/25 18:17:56     87s] (I)       Layer1  viaCost=300.00
[03/25 18:17:56     87s] (I)       Layer2  viaCost=100.00
[03/25 18:17:56     87s] (I)       Layer3  viaCost=100.00
[03/25 18:17:56     87s] (I)       Layer4  viaCost=100.00
[03/25 18:17:56     87s] (I)       Layer5  viaCost=100.00
[03/25 18:17:56     87s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:56     87s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:56     87s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:56     87s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:56     87s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:56     87s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:56     87s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:56     87s] (I)       grid                :   283   281     6
[03/25 18:17:56     87s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:56     87s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:56     87s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:56     87s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:56     87s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:56     87s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:56     87s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:56     87s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:56     87s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:56     87s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:56     87s] (I)       --------------------------------------------------------
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:56     87s] [NR-eGR] Rule id 0. Nets 2 
[03/25 18:17:56     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/25 18:17:56     87s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[03/25 18:17:56     87s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[03/25 18:17:56     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:56     87s] [NR-eGR] Rule id 1. Nets 0 
[03/25 18:17:56     87s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:56     87s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:56     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:56     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:56     87s] [NR-eGR] ========================================
[03/25 18:17:56     87s] [NR-eGR] 
[03/25 18:17:56     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1352.0 MB
[03/25 18:17:56     87s] (I)       Loading and dumping file time : 0.05 seconds
[03/25 18:17:56     87s] (I)       ============= Initialization =============
[03/25 18:17:56     87s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[03/25 18:17:56     87s] (I)       totalPins=4  totalGlobalPin=4 (100.00%)
[03/25 18:17:56     87s] (I)       total 2D Cap : 819820 = (460857 H, 358963 V)
[03/25 18:17:56     87s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[03/25 18:17:56     87s] (I)       ============  Phase 1a Route ============
[03/25 18:17:56     87s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:17:56     87s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1b Route ============
[03/25 18:17:56     87s] (I)       Phase 1b runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260000e+02um
[03/25 18:17:56     87s] (I)       ============  Phase 1c Route ============
[03/25 18:17:56     87s] (I)       Level2 Grid: 57 x 57
[03/25 18:17:56     87s] (I)       Phase 1c runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1d Route ============
[03/25 18:17:56     87s] (I)       Phase 1d runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1e Route ============
[03/25 18:17:56     87s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260000e+02um
[03/25 18:17:56     87s] [NR-eGR] 
[03/25 18:17:56     87s] (I)       ============  Phase 1f Route ============
[03/25 18:17:56     87s] (I)       Phase 1f runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1g Route ============
[03/25 18:17:56     87s] (I)       Usage: 25 = (8 H, 17 V) = (0.00% H, 0.00% V) = (4.032e+01um H, 8.568e+01um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[03/25 18:17:56     87s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:17:56     87s] [NR-eGR]                OverCon            
[03/25 18:17:56     87s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:17:56     87s] [NR-eGR] Layer              (0)    OverCon 
[03/25 18:17:56     87s] [NR-eGR] ------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] ------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] 
[03/25 18:17:56     87s] (I)       Total Global Routing Runtime: 0.04 seconds
[03/25 18:17:56     87s] (I)       total 2D Cap : 1752823 = (871506 H, 881317 V)
[03/25 18:17:56     87s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:17:56     87s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:17:56     87s] (I)       ============= track Assignment ============
[03/25 18:17:56     87s] (I)       extract Global 3D Wires
[03/25 18:17:56     87s] (I)       Extract Global WL : time=0.00
[03/25 18:17:56     87s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:56     87s] (I)       Initialization real time=0.01 seconds
[03/25 18:17:56     87s] (I)       Run single-thread track assignment
[03/25 18:17:56     87s] (I)       merging nets...
[03/25 18:17:56     87s] (I)       merging nets done
[03/25 18:17:56     87s] (I)       Kernel real time=0.00 seconds
[03/25 18:17:56     87s] (I)       End Greedy Track Assignment
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1331
[03/25 18:17:56     87s] [NR-eGR] Layer2(metal2)(V) length: 2.402987e+04um, number of vias: 1847
[03/25 18:17:56     87s] [NR-eGR] Layer3(metal3)(H) length: 2.335168e+04um, number of vias: 24
[03/25 18:17:56     87s] [NR-eGR] Layer4(metal4)(V) length: 5.264000e+02um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Total length: 4.790795e+04um, number of vias: 3202
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Total clock nets wire length: 1.269400e+02um 
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Report for selected net(s) only.
[03/25 18:17:56     87s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 4
[03/25 18:17:56     87s] [NR-eGR] Layer2(metal2)(V) length: 6.440000e+00um, number of vias: 4
[03/25 18:17:56     87s] [NR-eGR] Layer3(metal3)(H) length: 4.154000e+01um, number of vias: 2
[03/25 18:17:56     87s] [NR-eGR] Layer4(metal4)(V) length: 7.896000e+01um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Total length: 1.269400e+02um, number of vias: 10
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Total routed clock nets wire length: 1.269400e+02um, number of vias: 10
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] End Peak syMemory usage = 1294.8 MB
[03/25 18:17:56     87s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
[03/25 18:17:56     87s] NR earlyGlobal start to route leaf nets
[03/25 18:17:56     87s] [NR-eGR] Started earlyGlobalRoute kernel
[03/25 18:17:56     87s] [NR-eGR] Initial Peak syMemory usage = 1294.8 MB
[03/25 18:17:56     87s] (I)       Reading DB...
[03/25 18:17:56     87s] (I)       before initializing RouteDB syMemory usage = 1294.8 MB
[03/25 18:17:56     87s] (I)       congestionReportName   : 
[03/25 18:17:56     87s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:56     87s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:56     87s] (I)       doTrackAssignment      : 1
[03/25 18:17:56     87s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:56     87s] (I)       numThreads             : 1
[03/25 18:17:56     87s] (I)       bufferingAwareRouting  : false
[03/25 18:17:56     87s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:56     87s] (I)       honorPin               : false
[03/25 18:17:56     87s] (I)       honorPinGuide          : true
[03/25 18:17:56     87s] (I)       honorPartition         : false
[03/25 18:17:56     87s] (I)       allowPartitionCrossover: false
[03/25 18:17:56     87s] (I)       honorSingleEntry       : true
[03/25 18:17:56     87s] (I)       honorSingleEntryStrong : true
[03/25 18:17:56     87s] (I)       handleViaSpacingRule   : false
[03/25 18:17:56     87s] (I)       handleEolSpacingRule   : true
[03/25 18:17:56     87s] (I)       PDConstraint           : none
[03/25 18:17:56     87s] (I)       expBetterNDRHandling   : true
[03/25 18:17:56     87s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:56     87s] (I)       routingEffortLevel     : 10000
[03/25 18:17:56     87s] (I)       effortLevel            : standard
[03/25 18:17:56     87s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:56     87s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:56     87s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:56     87s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:56     87s] (I)       numRowsPerGCell        : 1
[03/25 18:17:56     87s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:56     87s] (I)       multiThreadingTA       : 1
[03/25 18:17:56     87s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:56     87s] (I)       optimizationMode       : false
[03/25 18:17:56     87s] (I)       routeSecondPG          : false
[03/25 18:17:56     87s] (I)       scenicRatioForLayerRelax: 1.25
[03/25 18:17:56     87s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:56     87s] (I)       punchThroughDistance   : 500.00
[03/25 18:17:56     87s] (I)       scenicBound            : 3.00
[03/25 18:17:56     87s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:56     87s] (I)       source-to-sink ratio   : 0.30
[03/25 18:17:56     87s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:56     87s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:56     87s] (I)       layerCongestionRatio   : 1.00
[03/25 18:17:56     87s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:56     87s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:56     87s] (I)       localRouteEffort       : 1.00
[03/25 18:17:56     87s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:56     87s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:56     87s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:56     87s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:56     87s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:56     87s] (I)       routeVias              : 
[03/25 18:17:56     87s] (I)       readTROption           : true
[03/25 18:17:56     87s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:56     87s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:56     87s] (I)       routeSelectedNetsOnly  : true
[03/25 18:17:56     87s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:56     87s] (I)       extraDemandForClocks   : 0
[03/25 18:17:56     87s] (I)       steinerRemoveLayers    : false
[03/25 18:17:56     87s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:56     87s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:56     87s] (I)       similarTopologyRoutingFast : false
[03/25 18:17:56     87s] (I)       spanningTreeRefinement : true
[03/25 18:17:56     87s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:56     87s] (I)       starting read tracks
[03/25 18:17:56     87s] (I)       build grid graph
[03/25 18:17:56     87s] (I)       build grid graph start
[03/25 18:17:56     87s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:56     87s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:56     87s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:56     87s] (I)       build grid graph end
[03/25 18:17:56     87s] (I)       numViaLayers=6
[03/25 18:17:56     87s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:56     87s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:56     87s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:56     87s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:56     87s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:56     87s] (I)       end build via table
[03/25 18:17:56     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:56     87s] [NR-eGR] numPreroutedNet = 2  numPreroutedWires = 11
[03/25 18:17:56     87s] (I)       readDataFromPlaceDB
[03/25 18:17:56     87s] (I)       Read net information..
[03/25 18:17:56     87s] [NR-eGR] Read numTotalNets=451  numIgnoredNets=450
[03/25 18:17:56     87s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] (I)       read default dcut vias
[03/25 18:17:56     87s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:56     87s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:56     87s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:56     87s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:56     87s] (I)       Reading via VIA56_HH_2cut_E for layer: 4 
[03/25 18:17:56     87s] (I)       build grid graph start
[03/25 18:17:56     87s] (I)       build grid graph end
[03/25 18:17:56     87s] (I)       Model blockage into capacity
[03/25 18:17:56     87s] (I)       Read numBlocks=9610  numPreroutedWires=11  numCapScreens=0
[03/25 18:17:56     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:56     87s] (I)       blocked area on Layer2 : 810043291200  (40.01%)
[03/25 18:17:56     87s] (I)       blocked area on Layer3 : 810751530400  (40.04%)
[03/25 18:17:56     87s] (I)       blocked area on Layer4 : 1000675603200  (49.42%)
[03/25 18:17:56     87s] (I)       blocked area on Layer5 : 975269295200  (48.17%)
[03/25 18:17:56     87s] (I)       blocked area on Layer6 : 906228990400  (44.76%)
[03/25 18:17:56     87s] (I)       Modeling time = 0.030 seconds
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] (I)       Moved 0 terms for better access 
[03/25 18:17:56     87s] (I)       Number of ignored nets = 2
[03/25 18:17:56     87s] (I)       Number of fixed nets = 2.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of clock nets = 4.  Ignored: No
[03/25 18:17:56     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:56     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:56     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:56     87s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/25 18:17:56     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1294.8 MB
[03/25 18:17:56     87s] (I)       Ndr track 0 does not exist
[03/25 18:17:56     87s] (I)       Ndr track 0 does not exist
[03/25 18:17:56     87s] (I)       Layer1  viaCost=300.00
[03/25 18:17:56     87s] (I)       Layer2  viaCost=100.00
[03/25 18:17:56     87s] (I)       Layer3  viaCost=100.00
[03/25 18:17:56     87s] (I)       Layer4  viaCost=100.00
[03/25 18:17:56     87s] (I)       Layer5  viaCost=100.00
[03/25 18:17:56     87s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:56     87s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:56     87s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:56     87s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:56     87s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:56     87s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:56     87s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:56     87s] (I)       grid                :   283   281     6
[03/25 18:17:56     87s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:56     87s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:56     87s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:56     87s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:56     87s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:56     87s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:56     87s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:56     87s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:56     87s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:56     87s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:56     87s] (I)       --------------------------------------------------------
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:56     87s] [NR-eGR] Rule id 0. Nets 1 
[03/25 18:17:56     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/25 18:17:56     87s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[03/25 18:17:56     87s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[03/25 18:17:56     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:56     87s] [NR-eGR] Rule id 1. Nets 0 
[03/25 18:17:56     87s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:56     87s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:56     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:56     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:56     87s] [NR-eGR] ========================================
[03/25 18:17:56     87s] [NR-eGR] 
[03/25 18:17:56     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1298.0 MB
[03/25 18:17:56     87s] (I)       Loading and dumping file time : 0.05 seconds
[03/25 18:17:56     87s] (I)       ============= Initialization =============
[03/25 18:17:56     87s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[03/25 18:17:56     87s] (I)       totalPins=39  totalGlobalPin=39 (100.00%)
[03/25 18:17:56     87s] (I)       total 2D Cap : 819820 = (460857 H, 358963 V)
[03/25 18:17:56     87s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/25 18:17:56     87s] (I)       ============  Phase 1a Route ============
[03/25 18:17:56     87s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:17:56     87s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1b Route ============
[03/25 18:17:56     87s] (I)       Phase 1b runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.078560e+03um
[03/25 18:17:56     87s] (I)       ============  Phase 1c Route ============
[03/25 18:17:56     87s] (I)       Level2 Grid: 57 x 57
[03/25 18:17:56     87s] (I)       Phase 1c runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1d Route ============
[03/25 18:17:56     87s] (I)       Phase 1d runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1e Route ============
[03/25 18:17:56     87s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.078560e+03um
[03/25 18:17:56     87s] [NR-eGR] 
[03/25 18:17:56     87s] (I)       ============  Phase 1f Route ============
[03/25 18:17:56     87s] (I)       Phase 1f runs 0.00 seconds
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       ============  Phase 1g Route ============
[03/25 18:17:56     87s] (I)       Usage: 214 = (96 H, 118 V) = (0.02% H, 0.03% V) = (4.838e+02um H, 5.947e+02um V)
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 
[03/25 18:17:56     87s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:17:56     87s] (I)       
[03/25 18:17:56     87s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:17:56     87s] [NR-eGR]                OverCon            
[03/25 18:17:56     87s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:17:56     87s] [NR-eGR] Layer              (0)    OverCon 
[03/25 18:17:56     87s] [NR-eGR] ------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] ------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[03/25 18:17:56     87s] [NR-eGR] 
[03/25 18:17:56     87s] (I)       Total Global Routing Runtime: 0.03 seconds
[03/25 18:17:56     87s] (I)       total 2D Cap : 1752823 = (871506 H, 881317 V)
[03/25 18:17:56     87s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:17:56     87s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:17:56     87s] (I)       ============= track Assignment ============
[03/25 18:17:56     87s] (I)       extract Global 3D Wires
[03/25 18:17:56     87s] (I)       Extract Global WL : time=0.00
[03/25 18:17:56     87s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:56     87s] (I)       Initialization real time=0.01 seconds
[03/25 18:17:56     87s] (I)       Run single-thread track assignment
[03/25 18:17:56     87s] (I)       merging nets...
[03/25 18:17:56     87s] (I)       merging nets done
[03/25 18:17:56     87s] (I)       Kernel real time=0.00 seconds
[03/25 18:17:56     87s] (I)       End Greedy Track Assignment
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1370
[03/25 18:17:56     87s] [NR-eGR] Layer2(metal2)(V) length: 2.421243e+04um, number of vias: 1889
[03/25 18:17:56     87s] [NR-eGR] Layer3(metal3)(H) length: 2.384272e+04um, number of vias: 39
[03/25 18:17:56     87s] [NR-eGR] Layer4(metal4)(V) length: 9.480800e+02um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Total length: 4.900323e+04um, number of vias: 3298
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Total clock nets wire length: 1.095280e+03um 
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Report for selected net(s) only.
[03/25 18:17:56     87s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 39
[03/25 18:17:56     87s] [NR-eGR] Layer2(metal2)(V) length: 1.825600e+02um, number of vias: 42
[03/25 18:17:56     87s] [NR-eGR] Layer3(metal3)(H) length: 4.910400e+02um, number of vias: 15
[03/25 18:17:56     87s] [NR-eGR] Layer4(metal4)(V) length: 4.216800e+02um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:56     87s] [NR-eGR] Total length: 1.095280e+03um, number of vias: 96
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] Total routed clock nets wire length: 1.095280e+03um, number of vias: 96
[03/25 18:17:56     87s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:56     87s] [NR-eGR] End Peak syMemory usage = 1294.8 MB
[03/25 18:17:56     87s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[03/25 18:17:56     87s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_46066_cad29_b07146_8cG9G8/.rgf5Tib5Q
[03/25 18:17:56     87s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/25 18:17:56     87s]     Routing using eGR in eGR->NR Step done.
[03/25 18:17:56     87s]     Routing using NR in eGR->NR Step...
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] CCOPT: Preparing to route 4 clock nets with NanoRoute.
[03/25 18:17:56     87s]   All net are default rule.
[03/25 18:17:56     87s]   Removed pre-existing routes for 3 nets.
[03/25 18:17:56     87s]   Preferred NanoRoute mode settings: Current
[03/25 18:17:56     87s] -droutePostRouteSpreadWire auto
[03/25 18:17:56     87s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/25 18:17:56     87s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/25 18:17:56     87s]       Clock detailed routing...
[03/25 18:17:56     87s]         NanoRoute...
[03/25 18:17:56     87s] % Begin globalDetailRoute (date=03/25 18:17:56, mem=966.0M)
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] globalDetailRoute
[03/25 18:17:56     87s] 
[03/25 18:17:56     87s] #setNanoRouteMode -drouteAutoStop false
[03/25 18:17:56     87s] #setNanoRouteMode -drouteEndIteration 20
[03/25 18:17:56     87s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/25 18:17:56     87s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/25 18:17:56     87s] #setNanoRouteMode -routeSelectedNetOnly true
[03/25 18:17:56     87s] #setNanoRouteMode -routeWithEco true
[03/25 18:17:56     87s] #setNanoRouteMode -routeWithSiDriven false
[03/25 18:17:56     87s] #setNanoRouteMode -routeWithTimingDriven false
[03/25 18:17:56     87s] #Start globalDetailRoute on Thu Mar 25 18:17:56 2021
[03/25 18:17:56     87s] #
[03/25 18:17:57     88s] ### Net info: total nets: 461
[03/25 18:17:57     88s] ### Net info: dirty nets: 4
[03/25 18:17:57     88s] ### Net info: marked as disconnected nets: 0
[03/25 18:17:57     88s] ### Net info: fully routed nets: 0
[03/25 18:17:57     88s] ### Net info: trivial (single pin) nets: 0
[03/25 18:17:57     88s] ### Net info: unrouted nets: 461
[03/25 18:17:57     88s] ### Net info: re-extraction nets: 0
[03/25 18:17:57     88s] ### Net info: selected nets: 4
[03/25 18:17:57     88s] ### Net info: ignored nets: 0
[03/25 18:17:57     88s] ### Net info: skip routing nets: 0
[03/25 18:17:57     88s] ### import route signature (0) =  541138523
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/25 18:17:57     88s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/25 18:17:57     88s] #To increase the message display limit, refer to the product command reference manual.
[03/25 18:17:57     88s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/25 18:17:57     88s] #RTESIG:78da8dd13d6bc3301006e0cefd158792218526d6c992ce5a0b255b3f42d255c4a9620c8e
[03/25 18:17:57     88s] #       652c39d07f5f513a062bf33d48f7beb7587ebdee80216d10d78157dc22bced9038095c0b
[03/25 18:17:57     88s] #       54aa40b2697478618f8be5fbc71e51c1f9d80507abdafbee19a6e046082ec6b66f9efe8d
[03/25 18:17:57     88s] #       912038acda3ebac68d378d901ce238cd3d536a0216fde03bdffc30588538a6e14d2a154f
[03/25 18:17:57     88s] #       21e68dd6657673a2ec562685cb16c051dc815247ac8897a168fbde5fa760a3bb0c566aae
[03/25 18:17:57     88s] #       b53d1dbf85b1352794da56a7add956c5666cce6adfd6ea733e297283c0fefecf4054095e
[03/25 18:17:57     88s] #       454e91cab582a5a9b24612e54dc5ef3026dfae34b32778f80513bce85a
[03/25 18:17:57     88s] #
[03/25 18:17:57     88s] #RTESIG:78da8dd13d6bc3301006e0cefd158792218526d6c992ce5a0b255b3f42d255c4a9620c8e
[03/25 18:17:57     88s] #       652c39d07f5f513a062bf33d48f7beb7587ebdee80216d10d78157dc22bced9038095c0b
[03/25 18:17:57     88s] #       54aa40b2697478618f8be5fbc71e51c1f9d80507abdafbee19a6e046082ec6b66f9efe8d
[03/25 18:17:57     88s] #       912038acda3ebac68d378d901ce238cd3d536a0216fde03bdffc30588538a6e14d2a154f
[03/25 18:17:57     88s] #       21e68dd6657673a2ec562685cb16c051dc815247ac8897a168fbde5fa760a3bb0c566aae
[03/25 18:17:57     88s] #       b53d1dbf85b1352794da56a7add956c5666cce6adfd6ea733e297283c0fefecf4054095e
[03/25 18:17:57     88s] #       454e91cab582a5a9b24612e54dc5ef3026dfae34b32778f80513bce85a
[03/25 18:17:57     88s] #
[03/25 18:17:57     88s] #Start routing data preparation on Thu Mar 25 18:17:57 2021
[03/25 18:17:57     88s] #
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[03/25 18:17:57     88s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[03/25 18:17:57     88s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[03/25 18:17:57     88s] #Minimum voltage of a net in the design = 0.000.
[03/25 18:17:57     88s] #Maximum voltage of a net in the design = 1.980.
[03/25 18:17:57     88s] #Voltage range [0.000 - 0.000] has 1 net.
[03/25 18:17:57     88s] #Voltage range [1.620 - 1.980] has 1 net.
[03/25 18:17:57     88s] #Voltage range [0.000 - 1.980] has 459 nets.
[03/25 18:17:58     89s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/25 18:17:58     89s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/25 18:17:58     89s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/25 18:17:58     89s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/25 18:17:58     89s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/25 18:17:58     89s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/25 18:17:58     89s] #Regenerating Ggrids automatically.
[03/25 18:17:58     89s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/25 18:17:58     89s] #Using automatically generated G-grids.
[03/25 18:17:58     89s] #Done routing data preparation.
[03/25 18:17:58     89s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1001.27 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #Merging special wires...
[03/25 18:17:58     89s] #reading routing guides ......
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Finished routing data preparation on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Cpu time = 00:00:01
[03/25 18:17:58     89s] #Elapsed time = 00:00:01
[03/25 18:17:58     89s] #Increased memory = 14.18 (MB)
[03/25 18:17:58     89s] #Total memory = 1001.47 (MB)
[03/25 18:17:58     89s] #Peak memory = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Start global routing on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Number of eco nets is 0
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Start global routing data preparation on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Start routing resource analysis on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Routing resource analysis is done on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #  Resource Analysis:
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/25 18:17:58     89s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/25 18:17:58     89s] #  --------------------------------------------------------------
[03/25 18:17:58     89s] #  metal1         H        1746         787       28730    35.23%
[03/25 18:17:58     89s] #  metal2         V        1581         721       28730    35.04%
[03/25 18:17:58     89s] #  metal3         H        1749         784       28730    35.04%
[03/25 18:17:58     89s] #  metal4         V        1561         741       28730    42.09%
[03/25 18:17:58     89s] #  metal5         H        1739         794       28730    41.66%
[03/25 18:17:58     89s] #  metal6         V         395         180       28730    35.68%
[03/25 18:17:58     89s] #  --------------------------------------------------------------
[03/25 18:17:58     89s] #  Total                   8772      31.34%      172380    37.46%
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #  4 nets (0.87%) with 1 preferred extra spacing.
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Global routing data preparation is done on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.28 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Routing guide is on.
[03/25 18:17:58     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.26 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #start global routing iteration 1...
[03/25 18:17:58     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.83 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #start global routing iteration 2...
[03/25 18:17:58     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.89 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Total number of trivial nets (e.g. < 2 pins) = 47 (skipped).
[03/25 18:17:58     89s] #Total number of selected nets for routing = 3.
[03/25 18:17:58     89s] #Total number of unselected nets (but routable) for routing = 411 (skipped).
[03/25 18:17:58     89s] #Total number of nets in the design = 461.
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #411 skipped nets do not have any wires.
[03/25 18:17:58     89s] #3 routable nets have only global wires.
[03/25 18:17:58     89s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Routed net constraints summary:
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #        Rules   Pref Extra Space   Unconstrained  
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #      Default                  3               0  
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #        Total                  3               0  
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Routing constraints summary of the whole design:
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #        Rules   Pref Extra Space   Unconstrained  
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #      Default                  3             411  
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #        Total                  3             411  
[03/25 18:17:58     89s] #------------------------------------------------
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #                 OverCon          
[03/25 18:17:58     89s] #                  #Gcell    %Gcell
[03/25 18:17:58     89s] #     Layer           (1)   OverCon
[03/25 18:17:58     89s] #  --------------------------------
[03/25 18:17:58     89s] #  metal1        0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #  metal2        0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #  metal3        0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #  metal4        0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #  metal5        0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #  metal6        0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #  --------------------------------
[03/25 18:17:58     89s] #     Total      0(0.00%)   (0.00%)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/25 18:17:58     89s] #  Overflow after GR: 0.00% H + 0.00% V
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Complete Global Routing.
[03/25 18:17:58     89s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:17:58     89s] #Total wire length = 1184 um.
[03/25 18:17:58     89s] #Total half perimeter of net bounding box = 942 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal1 = 0 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal2 = 185 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal3 = 496 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal4 = 504 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:17:58     89s] #Total number of vias = 92
[03/25 18:17:58     89s] #Up-Via Summary (total 92):
[03/25 18:17:58     89s] #           
[03/25 18:17:58     89s] #-----------------------
[03/25 18:17:58     89s] # metal1             42
[03/25 18:17:58     89s] # metal2             32
[03/25 18:17:58     89s] # metal3             18
[03/25 18:17:58     89s] #-----------------------
[03/25 18:17:58     89s] #                    92 
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Total number of involved priority nets 3
[03/25 18:17:58     89s] #Maximum src to sink distance for priority net 720.4
[03/25 18:17:58     89s] #Average of max src_to_sink distance for priority net 287.2
[03/25 18:17:58     89s] #Average of ave src_to_sink distance for priority net 266.5
[03/25 18:17:58     89s] #Max overcon = 0 track.
[03/25 18:17:58     89s] #Total overcon = 0.00%.
[03/25 18:17:58     89s] #Worst layer Gcell overcon rate = 0.00%.
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Global routing statistics:
[03/25 18:17:58     89s] #Cpu time = 00:00:00
[03/25 18:17:58     89s] #Elapsed time = 00:00:00
[03/25 18:17:58     89s] #Increased memory = 24.34 (MB)
[03/25 18:17:58     89s] #Total memory = 1025.82 (MB)
[03/25 18:17:58     89s] #Peak memory = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Finished global routing on Thu Mar 25 18:17:58 2021
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] ### route signature (4) = 2124677692
[03/25 18:17:58     89s] ### violation signature (2) = 1905142130
[03/25 18:17:58     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.82 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #Start Track Assignment.
[03/25 18:17:58     89s] #Done with 20 horizontal wires in 2 hboxes and 36 vertical wires in 2 hboxes.
[03/25 18:17:58     89s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/25 18:17:58     89s] #Complete Track Assignment.
[03/25 18:17:58     89s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:17:58     89s] #Total wire length = 1218 um.
[03/25 18:17:58     89s] #Total half perimeter of net bounding box = 942 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal1 = 39 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal2 = 175 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal3 = 502 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal4 = 502 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:17:58     89s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:17:58     89s] #Total number of vias = 92
[03/25 18:17:58     89s] #Up-Via Summary (total 92):
[03/25 18:17:58     89s] #           
[03/25 18:17:58     89s] #-----------------------
[03/25 18:17:58     89s] # metal1             42
[03/25 18:17:58     89s] # metal2             32
[03/25 18:17:58     89s] # metal3             18
[03/25 18:17:58     89s] #-----------------------
[03/25 18:17:58     89s] #                    92 
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] ### route signature (8) =  831443352
[03/25 18:17:58     89s] ### violation signature (6) = 1905142130
[03/25 18:17:58     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.61 (MB), peak = 1035.96 (MB)
[03/25 18:17:58     89s] #
[03/25 18:17:58     89s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/25 18:17:58     89s] #Cpu time = 00:00:02
[03/25 18:17:58     89s] #Elapsed time = 00:00:02
[03/25 18:17:58     89s] #Increased memory = 19.38 (MB)
[03/25 18:17:58     89s] #Total memory = 1006.62 (MB)
[03/25 18:17:58     89s] #Peak memory = 1035.96 (MB)
[03/25 18:17:58     89s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:17:59     90s] #
[03/25 18:17:59     90s] #Start Detail Routing..
[03/25 18:17:59     90s] #start initial detail routing ...
[03/25 18:17:59     90s] # ECO: 1.3% of the total area was rechecked for DRC, and 1.8% required routing.
[03/25 18:17:59     90s] #   number of violations = 0
[03/25 18:17:59     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.80 (MB), peak = 1038.81 (MB)
[03/25 18:17:59     90s] #start 1st optimization iteration ...
[03/25 18:17:59     90s] #   number of violations = 0
[03/25 18:17:59     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.89 (MB), peak = 1038.89 (MB)
[03/25 18:17:59     90s] #Complete Detail Routing.
[03/25 18:17:59     90s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:17:59     90s] #Total wire length = 1259 um.
[03/25 18:17:59     90s] #Total half perimeter of net bounding box = 942 um.
[03/25 18:17:59     90s] #Total wire length on LAYER metal1 = 1 um.
[03/25 18:17:59     90s] #Total wire length on LAYER metal2 = 44 um.
[03/25 18:17:59     90s] #Total wire length on LAYER metal3 = 595 um.
[03/25 18:17:59     90s] #Total wire length on LAYER metal4 = 620 um.
[03/25 18:17:59     90s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:17:59     90s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:17:59     90s] #Total number of vias = 136
[03/25 18:17:59     90s] #Up-Via Summary (total 136):
[03/25 18:17:59     90s] #           
[03/25 18:17:59     90s] #-----------------------
[03/25 18:17:59     90s] # metal1             42
[03/25 18:17:59     90s] # metal2             47
[03/25 18:17:59     90s] # metal3             47
[03/25 18:17:59     90s] #-----------------------
[03/25 18:17:59     90s] #                   136 
[03/25 18:17:59     90s] #
[03/25 18:17:59     90s] #Total number of DRC violations = 0
[03/25 18:17:59     90s] ### route signature (13) = 1231353317
[03/25 18:17:59     90s] ### violation signature (11) = 1905142130
[03/25 18:17:59     90s] #Cpu time = 00:00:01
[03/25 18:17:59     90s] #Elapsed time = 00:00:01
[03/25 18:17:59     90s] #Increased memory = 3.87 (MB)
[03/25 18:17:59     90s] #Total memory = 1010.50 (MB)
[03/25 18:17:59     90s] #Peak memory = 1038.91 (MB)
[03/25 18:17:59     90s] #detailRoute Statistics:
[03/25 18:17:59     90s] #Cpu time = 00:00:01
[03/25 18:17:59     90s] #Elapsed time = 00:00:01
[03/25 18:17:59     90s] #Increased memory = 3.89 (MB)
[03/25 18:17:59     90s] #Total memory = 1010.51 (MB)
[03/25 18:17:59     90s] #Peak memory = 1038.91 (MB)
[03/25 18:17:59     90s] ### export route signature (14) = 1231353317
[03/25 18:17:59     90s] #
[03/25 18:17:59     90s] #globalDetailRoute statistics:
[03/25 18:17:59     90s] #Cpu time = 00:00:03
[03/25 18:17:59     90s] #Elapsed time = 00:00:03
[03/25 18:17:59     90s] #Increased memory = 51.74 (MB)
[03/25 18:17:59     90s] #Total memory = 1017.79 (MB)
[03/25 18:17:59     90s] #Peak memory = 1038.91 (MB)
[03/25 18:17:59     90s] #Number of warnings = 41
[03/25 18:17:59     90s] #Total number of warnings = 43
[03/25 18:17:59     90s] #Number of fails = 0
[03/25 18:17:59     90s] #Total number of fails = 0
[03/25 18:17:59     90s] #Complete globalDetailRoute on Thu Mar 25 18:17:59 2021
[03/25 18:17:59     90s] #
[03/25 18:17:59     90s] ### 
[03/25 18:17:59     90s] ###   Scalability Statistics
[03/25 18:17:59     90s] ### 
[03/25 18:17:59     90s] ### ------------------------+----------------+----------------+----------------+
[03/25 18:17:59     90s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[03/25 18:17:59     90s] ### ------------------------+----------------+----------------+----------------+
[03/25 18:17:59     90s] ###   Data Preparation      |        00:00:01|        00:00:01|             0.9|
[03/25 18:17:59     90s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[03/25 18:17:59     90s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[03/25 18:17:59     90s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[03/25 18:17:59     90s] ###   Total                 |        00:00:03|        00:00:03|             1.0|
[03/25 18:17:59     90s] ### ------------------------+----------------+----------------+----------------+
[03/25 18:17:59     90s] ### 
[03/25 18:17:59     90s] % End globalDetailRoute (date=03/25 18:17:59, total cpu=0:00:02.8, real=0:00:03.0, peak res=1038.9M, current mem=1038.9M)
[03/25 18:17:59     90s]         NanoRoute done. (took cpu=0:00:02.8 real=0:00:02.9)
[03/25 18:17:59     90s]       Clock detailed routing done.
[03/25 18:17:59     90s] Checking guided vs. routed lengths for 4 nets...
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s]       
[03/25 18:17:59     90s]       Guided max path lengths
[03/25 18:17:59     90s]       =======================
[03/25 18:17:59     90s]       
[03/25 18:17:59     90s]       ---------------------------------------
[03/25 18:17:59     90s]       From (um)    To (um)    Number of paths
[03/25 18:17:59     90s]       ---------------------------------------
[03/25 18:17:59     90s]          0.000     100.000           2
[03/25 18:17:59     90s]        100.000     200.000           1
[03/25 18:17:59     90s]        200.000     300.000           0
[03/25 18:17:59     90s]        300.000     400.000           0
[03/25 18:17:59     90s]        400.000     500.000           0
[03/25 18:17:59     90s]        500.000     600.000           0
[03/25 18:17:59     90s]        600.000     700.000           0
[03/25 18:17:59     90s]        700.000     800.000           1
[03/25 18:17:59     90s]       ---------------------------------------
[03/25 18:17:59     90s]       
[03/25 18:17:59     90s]       Deviation of routing from guided max path lengths
[03/25 18:17:59     90s]       =================================================
[03/25 18:17:59     90s]       
[03/25 18:17:59     90s]       -------------------------------------
[03/25 18:17:59     90s]       From (%)    To (%)    Number of paths
[03/25 18:17:59     90s]       -------------------------------------
[03/25 18:17:59     90s]       below       0.000            2
[03/25 18:17:59     90s]        0.000      1.000            1
[03/25 18:17:59     90s]        1.000      2.000            0
[03/25 18:17:59     90s]        2.000      3.000            1
[03/25 18:17:59     90s]       -------------------------------------
[03/25 18:17:59     90s]       
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s]     Top 1 notable deviations of routed length from guided length
[03/25 18:17:59     90s]     =============================================================
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s]     Net alu_in/CTS_7 (39 terminals)
[03/25 18:17:59     90s]     Guided length:  max path =   743.460um, total =  1089.569um
[03/25 18:17:59     90s]     Routed length:  max path =   721.500um, total =  1156.070um
[03/25 18:17:59     90s]     Deviation:      max path =    -2.954%,  total =     6.103%
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] Set FIXED routing status on 3 net(s)
[03/25 18:17:59     90s] Set FIXED placed status on 2 instance(s)
[03/25 18:17:59     90s]     Routing using NR in eGR->NR Step done.
[03/25 18:17:59     90s] Net route status summary:
[03/25 18:17:59     90s]   Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:59     90s]   Non-clock:   457 (unrouted=457, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] CCOPT: Done with clock implementation routing.
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] CCOpt: Starting congestion repair using flow wrapper.
[03/25 18:17:59     90s]     Congestion Repair...
[03/25 18:17:59     90s] Trial Route Overflow 0(H) 0(V)
[03/25 18:17:59     90s] Starting congestion repair ...
[03/25 18:17:59     90s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/25 18:17:59     90s] Starting Early Global Route congestion estimation: mem = 1321.9M
[03/25 18:17:59     90s] (I)       Reading DB...
[03/25 18:17:59     90s] (I)       before initializing RouteDB syMemory usage = 1321.9 MB
[03/25 18:17:59     90s] (I)       congestionReportName   : 
[03/25 18:17:59     90s] (I)       layerRangeFor2DCongestion : 
[03/25 18:17:59     90s] (I)       buildTerm2TermWires    : 1
[03/25 18:17:59     90s] (I)       doTrackAssignment      : 1
[03/25 18:17:59     90s] (I)       dumpBookshelfFiles     : 0
[03/25 18:17:59     90s] (I)       numThreads             : 1
[03/25 18:17:59     90s] (I)       bufferingAwareRouting  : false
[03/25 18:17:59     90s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:17:59     90s] (I)       honorPin               : false
[03/25 18:17:59     90s] (I)       honorPinGuide          : true
[03/25 18:17:59     90s] (I)       honorPartition         : false
[03/25 18:17:59     90s] (I)       allowPartitionCrossover: false
[03/25 18:17:59     90s] (I)       honorSingleEntry       : true
[03/25 18:17:59     90s] (I)       honorSingleEntryStrong : true
[03/25 18:17:59     90s] (I)       handleViaSpacingRule   : false
[03/25 18:17:59     90s] (I)       handleEolSpacingRule   : false
[03/25 18:17:59     90s] (I)       PDConstraint           : none
[03/25 18:17:59     90s] (I)       expBetterNDRHandling   : false
[03/25 18:17:59     90s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:17:59     90s] (I)       routingEffortLevel     : 3
[03/25 18:17:59     90s] (I)       effortLevel            : standard
[03/25 18:17:59     90s] [NR-eGR] minRouteLayer          : 2
[03/25 18:17:59     90s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:17:59     90s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:17:59     90s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:17:59     90s] (I)       numRowsPerGCell        : 1
[03/25 18:17:59     90s] (I)       speedUpLargeDesign     : 0
[03/25 18:17:59     90s] (I)       multiThreadingTA       : 1
[03/25 18:17:59     90s] (I)       blkAwareLayerSwitching : 1
[03/25 18:17:59     90s] (I)       optimizationMode       : false
[03/25 18:17:59     90s] (I)       routeSecondPG          : false
[03/25 18:17:59     90s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:17:59     90s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:17:59     90s] (I)       punchThroughDistance   : 500.00
[03/25 18:17:59     90s] (I)       scenicBound            : 1.15
[03/25 18:17:59     90s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:17:59     90s] (I)       source-to-sink ratio   : 0.00
[03/25 18:17:59     90s] (I)       targetCongestionRatioH : 1.00
[03/25 18:17:59     90s] (I)       targetCongestionRatioV : 1.00
[03/25 18:17:59     90s] (I)       layerCongestionRatio   : 0.70
[03/25 18:17:59     90s] (I)       m1CongestionRatio      : 0.10
[03/25 18:17:59     90s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:17:59     90s] (I)       localRouteEffort       : 1.00
[03/25 18:17:59     90s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:17:59     90s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:17:59     90s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:17:59     90s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:17:59     90s] (I)       doubleCutViaModelingRatio: 0.00
[03/25 18:17:59     90s] (I)       routeVias              : 
[03/25 18:17:59     90s] (I)       readTROption           : true
[03/25 18:17:59     90s] (I)       extraSpacingFactor     : 1.00
[03/25 18:17:59     90s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:17:59     90s] (I)       routeSelectedNetsOnly  : false
[03/25 18:17:59     90s] (I)       clkNetUseMaxDemand     : false
[03/25 18:17:59     90s] (I)       extraDemandForClocks   : 0
[03/25 18:17:59     90s] (I)       steinerRemoveLayers    : false
[03/25 18:17:59     90s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:17:59     90s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:17:59     90s] (I)       similarTopologyRoutingFast : false
[03/25 18:17:59     90s] (I)       spanningTreeRefinement : false
[03/25 18:17:59     90s] (I)       spanningTreeRefinementAlpha : 0.50
[03/25 18:17:59     90s] (I)       starting read tracks
[03/25 18:17:59     90s] (I)       build grid graph
[03/25 18:17:59     90s] (I)       build grid graph start
[03/25 18:17:59     90s] [NR-eGR] Layer1 has no routable track
[03/25 18:17:59     90s] [NR-eGR] Layer2 has single uniform track structure
[03/25 18:17:59     90s] [NR-eGR] Layer3 has single uniform track structure
[03/25 18:17:59     90s] [NR-eGR] Layer4 has single uniform track structure
[03/25 18:17:59     90s] [NR-eGR] Layer5 has single uniform track structure
[03/25 18:17:59     90s] [NR-eGR] Layer6 has single uniform track structure
[03/25 18:17:59     90s] (I)       build grid graph end
[03/25 18:17:59     90s] (I)       numViaLayers=6
[03/25 18:17:59     90s] (I)       Reading via VIA12_VV for layer: 0 
[03/25 18:17:59     90s] (I)       Reading via VIA23_VH for layer: 1 
[03/25 18:17:59     90s] (I)       Reading via VIA34_VH for layer: 2 
[03/25 18:17:59     90s] (I)       Reading via VIA45_VH for layer: 3 
[03/25 18:17:59     90s] (I)       Reading via VIA56_HH for layer: 4 
[03/25 18:17:59     90s] (I)       end build via table
[03/25 18:17:59     90s] [NR-eGR] numRoutingBlks=0 numInstBlks=2390 numPGBlocks=5950 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:17:59     90s] [NR-eGR] numPreroutedNet = 3  numPreroutedWires = 153
[03/25 18:17:59     90s] (I)       readDataFromPlaceDB
[03/25 18:17:59     90s] (I)       Read net information..
[03/25 18:17:59     90s] [NR-eGR] Read numTotalNets=451  numIgnoredNets=3
[03/25 18:17:59     90s] (I)       Read testcase time = 0.000 seconds
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] (I)       read default dcut vias
[03/25 18:17:59     90s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[03/25 18:17:59     90s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[03/25 18:17:59     90s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[03/25 18:17:59     90s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[03/25 18:17:59     90s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[03/25 18:17:59     90s] (I)       build grid graph start
[03/25 18:17:59     90s] (I)       build grid graph end
[03/25 18:17:59     90s] (I)       Model blockage into capacity
[03/25 18:17:59     90s] (I)       Read numBlocks=9610  numPreroutedWires=153  numCapScreens=0
[03/25 18:17:59     90s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/25 18:17:59     90s] (I)       blocked area on Layer2 : 1108479292000  (54.75%)
[03/25 18:17:59     90s] (I)       blocked area on Layer3 : 1103162153600  (54.49%)
[03/25 18:17:59     90s] (I)       blocked area on Layer4 : 1174454036000  (58.01%)
[03/25 18:17:59     90s] (I)       blocked area on Layer5 : 1148698640000  (56.73%)
[03/25 18:17:59     90s] (I)       blocked area on Layer6 : 1077301933200  (53.21%)
[03/25 18:17:59     90s] (I)       Modeling time = 0.030 seconds
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] (I)       Number of ignored nets = 3
[03/25 18:17:59     90s] (I)       Number of fixed nets = 3.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Number of clock nets = 4.  Ignored: No
[03/25 18:17:59     90s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:17:59     90s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:17:59     90s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1321.9 MB
[03/25 18:17:59     90s] (I)       Ndr track 0 does not exist
[03/25 18:17:59     90s] (I)       Ndr track 0 does not exist
[03/25 18:17:59     90s] (I)       Layer1  viaCost=300.00
[03/25 18:17:59     90s] (I)       Layer2  viaCost=100.00
[03/25 18:17:59     90s] (I)       Layer3  viaCost=100.00
[03/25 18:17:59     90s] (I)       Layer4  viaCost=100.00
[03/25 18:17:59     90s] (I)       Layer5  viaCost=100.00
[03/25 18:17:59     90s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:17:59     90s] (I)       routing area        :  (0, 0) - (1427240, 1418600)
[03/25 18:17:59     90s] (I)       core area           :  (220720, 220640) - (1206520, 1198400)
[03/25 18:17:59     90s] (I)       Site Width          :   620  (dbu)
[03/25 18:17:59     90s] (I)       Row Height          :  5040  (dbu)
[03/25 18:17:59     90s] (I)       GCell Width         :  5040  (dbu)
[03/25 18:17:59     90s] (I)       GCell Height        :  5040  (dbu)
[03/25 18:17:59     90s] (I)       grid                :   283   281     6
[03/25 18:17:59     90s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[03/25 18:17:59     90s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[03/25 18:17:59     90s] (I)       Default wire width  :   240   280   280   280   280  1200
[03/25 18:17:59     90s] (I)       Default wire space  :   240   280   280   280   280  1000
[03/25 18:17:59     90s] (I)       Default pitch size  :   480   620   560   620   560  2480
[03/25 18:17:59     90s] (I)       First Track Coord   :     0   310   280   310   280  2790
[03/25 18:17:59     90s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[03/25 18:17:59     90s] (I)       Total num of tracks :     0  2302  2533  2302  2533   575
[03/25 18:17:59     90s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:17:59     90s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:17:59     90s] (I)       --------------------------------------------------------
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] [NR-eGR] ============ Routing rule table ============
[03/25 18:17:59     90s] [NR-eGR] Rule id 0. Nets 0 
[03/25 18:17:59     90s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/25 18:17:59     90s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[03/25 18:17:59     90s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[03/25 18:17:59     90s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:59     90s] [NR-eGR] Rule id 1. Nets 411 
[03/25 18:17:59     90s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:17:59     90s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[03/25 18:17:59     90s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:59     90s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:17:59     90s] [NR-eGR] ========================================
[03/25 18:17:59     90s] [NR-eGR] 
[03/25 18:17:59     90s] (I)       After initializing earlyGlobalRoute syMemory usage = 1325.0 MB
[03/25 18:17:59     90s] (I)       Loading and dumping file time : 0.03 seconds
[03/25 18:17:59     90s] (I)       ============= Initialization =============
[03/25 18:17:59     90s] (I)       totalPins=1327  totalGlobalPin=1303 (98.19%)
[03/25 18:17:59     90s] (I)       total 2D Cap : 1744445 = (867068 H, 877377 V)
[03/25 18:17:59     90s] [NR-eGR] Layer group 1: route 411 net(s) in layer range [2, 6]
[03/25 18:17:59     90s] (I)       ============  Phase 1a Route ============
[03/25 18:17:59     90s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:17:59     90s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[03/25 18:17:59     90s] (I)       Usage: 9346 = (4576 H, 4770 V) = (0.53% H, 0.54% V) = (2.306e+04um H, 2.404e+04um V)
[03/25 18:17:59     90s] (I)       
[03/25 18:17:59     90s] (I)       ============  Phase 1b Route ============
[03/25 18:17:59     90s] (I)       Phase 1b runs 0.01 seconds
[03/25 18:17:59     90s] (I)       Usage: 9346 = (4576 H, 4770 V) = (0.53% H, 0.54% V) = (2.306e+04um H, 2.404e+04um V)
[03/25 18:17:59     90s] (I)       
[03/25 18:17:59     90s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 4.710384e+04um
[03/25 18:17:59     90s] (I)       ============  Phase 1c Route ============
[03/25 18:17:59     90s] (I)       Level2 Grid: 57 x 57
[03/25 18:17:59     90s] (I)       Phase 1c runs 0.01 seconds
[03/25 18:17:59     90s] (I)       Usage: 9385 = (4578 H, 4807 V) = (0.53% H, 0.55% V) = (2.307e+04um H, 2.423e+04um V)
[03/25 18:17:59     90s] (I)       
[03/25 18:17:59     90s] (I)       ============  Phase 1d Route ============
[03/25 18:17:59     90s] (I)       Phase 1d runs 0.00 seconds
[03/25 18:17:59     90s] (I)       Usage: 9388 = (4578 H, 4810 V) = (0.53% H, 0.55% V) = (2.307e+04um H, 2.424e+04um V)
[03/25 18:17:59     90s] (I)       
[03/25 18:17:59     90s] (I)       ============  Phase 1e Route ============
[03/25 18:17:59     90s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:17:59     90s] (I)       Usage: 9388 = (4578 H, 4810 V) = (0.53% H, 0.55% V) = (2.307e+04um H, 2.424e+04um V)
[03/25 18:17:59     90s] (I)       
[03/25 18:17:59     90s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 4.731552e+04um
[03/25 18:17:59     90s] [NR-eGR] 
[03/25 18:17:59     90s] (I)       ============  Phase 1l Route ============
[03/25 18:17:59     90s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:17:59     90s] (I)       
[03/25 18:17:59     90s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/25 18:17:59     90s] [NR-eGR]                OverCon            
[03/25 18:17:59     90s] [NR-eGR]                 #Gcell     %Gcell
[03/25 18:17:59     90s] [NR-eGR] Layer              (2)    OverCon 
[03/25 18:17:59     90s] [NR-eGR] ------------------------------------
[03/25 18:17:59     90s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[03/25 18:17:59     90s] [NR-eGR] Layer2       8( 0.02%)   ( 0.02%) 
[03/25 18:17:59     90s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[03/25 18:17:59     90s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[03/25 18:17:59     90s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[03/25 18:17:59     90s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[03/25 18:17:59     90s] [NR-eGR] ------------------------------------
[03/25 18:17:59     90s] [NR-eGR] Total        8( 0.00%)   ( 0.00%) 
[03/25 18:17:59     90s] [NR-eGR] 
[03/25 18:17:59     90s] (I)       Total Global Routing Runtime: 0.05 seconds
[03/25 18:17:59     90s] (I)       total 2D Cap : 1745890 = (867985 H, 877905 V)
[03/25 18:17:59     90s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:17:59     90s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:17:59     90s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1325.0M
[03/25 18:17:59     90s] [hotspot] +------------+---------------+---------------+
[03/25 18:17:59     90s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:17:59     90s] [hotspot] +------------+---------------+---------------+
[03/25 18:17:59     90s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:17:59     90s] [hotspot] +------------+---------------+---------------+
[03/25 18:17:59     90s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:17:59     90s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:17:59     90s] Skipped repairing congestion.
[03/25 18:17:59     90s] Starting Early Global Route wiring: mem = 1341.0M
[03/25 18:17:59     90s] (I)       ============= track Assignment ============
[03/25 18:17:59     90s] (I)       extract Global 3D Wires
[03/25 18:17:59     90s] (I)       Extract Global WL : time=0.00
[03/25 18:17:59     90s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:17:59     90s] (I)       Initialization real time=0.00 seconds
[03/25 18:17:59     90s] (I)       Run Multi-thread track assignment
[03/25 18:17:59     90s] (I)       merging nets...
[03/25 18:17:59     90s] (I)       merging nets done
[03/25 18:17:59     90s] (I)       Kernel real time=0.01 seconds
[03/25 18:17:59     90s] (I)       End Greedy Track Assignment
[03/25 18:17:59     90s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:59     90s] [NR-eGR] Layer1(metal1)(F) length: 6.200000e-01um, number of vias: 1369
[03/25 18:17:59     90s] [NR-eGR] Layer2(metal2)(V) length: 2.404415e+04um, number of vias: 1889
[03/25 18:17:59     90s] [NR-eGR] Layer3(metal3)(H) length: 2.390596e+04um, number of vias: 71
[03/25 18:17:59     90s] [NR-eGR] Layer4(metal4)(V) length: 1.090320e+03um, number of vias: 0
[03/25 18:17:59     90s] [NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:59     90s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[03/25 18:17:59     90s] [NR-eGR] Total length: 4.904105e+04um, number of vias: 3329
[03/25 18:17:59     90s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:59     90s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[03/25 18:17:59     90s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:17:59     90s] Early Global Route wiring runtime: 0.01 seconds, mem = 1337.9M
[03/25 18:17:59     90s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/25 18:17:59     90s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] CCOpt: Done with congestion repair using flow wrapper.
[03/25 18:17:59     90s] 
[03/25 18:17:59     90s] Net route status summary:
[03/25 18:17:59     90s]   Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:17:59     90s]   Non-clock:   457 (unrouted=46, trialRouted=411, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:18:00     91s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:18:00     91s] Core basic site is core_5040
[03/25 18:18:00     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:18:00     91s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.5 real=0:00:03.6)
[03/25 18:18:00     91s]   Clock implementation routing done.
[03/25 18:18:00     91s]   Leaving CCOpt scope - extractRC...
[03/25 18:18:00     91s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/25 18:18:00     91s] Extraction called for design 'CHIP' of instances=667 and nets=461 using extraction engine 'preRoute' .
[03/25 18:18:00     91s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:18:00     91s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:18:00     91s] PreRoute RC Extraction called for design CHIP.
[03/25 18:18:00     91s] RC Extraction called in multi-corner(2) mode.
[03/25 18:18:00     91s] RCMode: PreRoute
[03/25 18:18:00     91s]       RC Corner Indexes            0       1   
[03/25 18:18:00     91s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:18:00     91s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:18:00     91s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:18:00     91s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:18:00     91s] Shrink Factor                : 1.00000
[03/25 18:18:00     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/25 18:18:00     91s] Using capacitance table file ...
[03/25 18:18:00     91s] Updating RC grid for preRoute extraction ...
[03/25 18:18:00     91s] Initializing multi-corner capacitance tables ... 
[03/25 18:18:00     91s] Initializing multi-corner resistance tables ...
[03/25 18:18:00     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1337.859M)
[03/25 18:18:00     91s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/25 18:18:00     91s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
[03/25 18:18:00     91s] End AAE Lib Interpolated Model. (MEM=1337.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:00     91s]   Clock DAG stats after routing clock trees:
[03/25 18:18:00     91s]     cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:18:00     91s]     cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:18:00     91s]     cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:18:00     91s]     sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:18:00     91s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.145pF, total=0.161pF
[03/25 18:18:00     91s]     wire lengths     : top=0.000um, trunk=124.300um, leaf=1134.500um, total=1258.800um
[03/25 18:18:00     91s]   Clock DAG net violations after routing clock trees:
[03/25 18:18:00     91s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:18:00     91s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/25 18:18:00     91s]     Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.153ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:18:00     91s]     Leaf  : target=0.222ns count=1 avg=0.209ns sd=0.000ns min=0.209ns max=0.209ns {1 <= 0.222ns}
[03/25 18:18:00     91s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/25 18:18:00     91s]      Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:18:00     91s]    Logics: XMD: 1 
[03/25 18:18:00     91s]   Primary reporting skew group after routing clock trees:
[03/25 18:18:00     91s]     skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]   Skew group summary after routing clock trees:
[03/25 18:18:00     91s]     skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]   Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.5 real=0:00:03.6)
[03/25 18:18:00     91s]   CCOpt::Phase::PostConditioning...
[03/25 18:18:00     91s]   Switching to inst based legalization.
[03/25 18:18:00     91s]   PostConditioning...
[03/25 18:18:00     91s]     PostConditioning active optimizations:
[03/25 18:18:00     91s]      - DRV fixing with cell sizing and buffering
[03/25 18:18:00     91s]      - Skew fixing with cell sizing
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_p_i' is not routed.
[03/25 18:18:00     91s]     Currently running CTS, using active skew data
[03/25 18:18:00     91s]     Reset bufferability constraints...
[03/25 18:18:00     91s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/25 18:18:00     91s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s]     Upsizing to fix DRVs...
[03/25 18:18:00     91s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:18:00     91s]     CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/25 18:18:00     91s]     ============================================
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Cell changes by Net Type:
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     top                0            0           0            0                    0                  0
[03/25 18:18:00     91s]     trunk              0            0           0            0                    0                  0
[03/25 18:18:00     91s]     leaf               0            0           0            0                    0                  0
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/25 18:18:00     91s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/25 18:18:00     91s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:18:00     91s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:18:00     91s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:18:00     91s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:18:00     91s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.145pF, total=0.161pF
[03/25 18:18:00     91s]       wire lengths     : top=0.000um, trunk=124.300um, leaf=1134.500um, total=1258.800um
[03/25 18:18:00     91s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[03/25 18:18:00     91s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:18:00     91s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/25 18:18:00     91s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.153ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:18:00     91s]       Leaf  : target=0.222ns count=1 avg=0.209ns sd=0.000ns min=0.209ns max=0.209ns {1 <= 0.222ns}
[03/25 18:18:00     91s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/25 18:18:00     91s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:18:00     91s]      Logics: XMD: 1 
[03/25 18:18:00     91s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s]     Recomputing CTS skew targets...
[03/25 18:18:00     91s]     Resolving skew group constraints...
[03/25 18:18:00     91s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 65 constraints; tolerance 1
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk_p_i/func_mode from 0.568ns to 1.076ns.
[03/25 18:18:00     91s]     Resolving skew group constraints done.
[03/25 18:18:00     91s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s]     Fixing DRVs...
[03/25 18:18:00     91s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:18:00     91s]     CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     PRO Statistics: Fix DRVs (cell sizing):
[03/25 18:18:00     91s]     =======================================
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Cell changes by Net Type:
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     top                0            0           0            0                    0                  0
[03/25 18:18:00     91s]     trunk              0            0           0            0                    0                  0
[03/25 18:18:00     91s]     leaf               0            0           0            0                    0                  0
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/25 18:18:00     91s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Clock DAG stats PostConditioning after DRV fixing:
[03/25 18:18:00     91s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:18:00     91s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:18:00     91s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:18:00     91s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:18:00     91s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.145pF, total=0.161pF
[03/25 18:18:00     91s]       wire lengths     : top=0.000um, trunk=124.300um, leaf=1134.500um, total=1258.800um
[03/25 18:18:00     91s]     Clock DAG net violations PostConditioning after DRV fixing:
[03/25 18:18:00     91s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:18:00     91s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/25 18:18:00     91s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.153ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:18:00     91s]       Leaf  : target=0.222ns count=1 avg=0.209ns sd=0.000ns min=0.209ns max=0.209ns {1 <= 0.222ns}
[03/25 18:18:00     91s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/25 18:18:00     91s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:18:00     91s]      Logics: XMD: 1 
[03/25 18:18:00     91s]     Primary reporting skew group PostConditioning after DRV fixing:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Skew group summary PostConditioning after DRV fixing:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s]     Buffering to fix DRVs...
[03/25 18:18:00     91s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/25 18:18:00     91s]     Inserted 0 buffers and inverters.
[03/25 18:18:00     91s] success count. Default: 0, QS: 0, QD: 0
[03/25 18:18:00     91s]     CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[03/25 18:18:00     91s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/25 18:18:00     91s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:18:00     91s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:18:00     91s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:18:00     91s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:18:00     91s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.145pF, total=0.161pF
[03/25 18:18:00     91s]       wire lengths     : top=0.000um, trunk=124.300um, leaf=1134.500um, total=1258.800um
[03/25 18:18:00     91s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[03/25 18:18:00     91s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:18:00     91s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/25 18:18:00     91s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.153ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:18:00     91s]       Leaf  : target=0.222ns count=1 avg=0.209ns sd=0.000ns min=0.209ns max=0.209ns {1 <= 0.222ns}
[03/25 18:18:00     91s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/25 18:18:00     91s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:18:00     91s]      Logics: XMD: 1 
[03/25 18:18:00     91s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] Slew Diagnostics: After DRV fixing
[03/25 18:18:00     91s] ==================================
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] Global Causes:
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] -----
[03/25 18:18:00     91s] Cause
[03/25 18:18:00     91s] -----
[03/25 18:18:00     91s]   (empty table)
[03/25 18:18:00     91s] -----
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] Top 5 overslews:
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] ---------------------------------
[03/25 18:18:00     91s] Overslew    Causes    Driving Pin
[03/25 18:18:00     91s] ---------------------------------
[03/25 18:18:00     91s]   (empty table)
[03/25 18:18:00     91s] ---------------------------------
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] -------------------
[03/25 18:18:00     91s] Cause    Occurences
[03/25 18:18:00     91s] -------------------
[03/25 18:18:00     91s]   (empty table)
[03/25 18:18:00     91s] -------------------
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] Violation diagnostics counts from the 1 nodes that have violations:
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] ------------------------------------------------
[03/25 18:18:00     91s] Cause                                 Occurences
[03/25 18:18:00     91s] ------------------------------------------------
[03/25 18:18:00     91s] Sizing not permitted                      1
[03/25 18:18:00     91s] Cannot buffer as net is dont touch        1
[03/25 18:18:00     91s] ------------------------------------------------
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s]     Fixing Skew by cell sizing...
[03/25 18:18:00     91s] Path optimization required 0 stage delay updates 
[03/25 18:18:00     91s]     Resized 0 clock insts to decrease delay.
[03/25 18:18:00     91s] Path optimization required 0 stage delay updates 
[03/25 18:18:00     91s]     Resized 0 clock insts to increase delay.
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     PRO Statistics: Fix Skew (cell sizing):
[03/25 18:18:00     91s]     =======================================
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Cell changes by Net Type:
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     top                0            0           0            0                    0                  0
[03/25 18:18:00     91s]     trunk              0            0           0            0                    0                  0
[03/25 18:18:00     91s]     leaf               0            0           0            0                    0                  0
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[03/25 18:18:00     91s]     ---------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/25 18:18:00     91s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/25 18:18:00     91s]     
[03/25 18:18:00     91s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/25 18:18:00     91s]       cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:18:00     91s]       cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:18:00     91s]       cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:18:00     91s]       sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:18:00     91s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.145pF, total=0.161pF
[03/25 18:18:00     91s]       wire lengths     : top=0.000um, trunk=124.300um, leaf=1134.500um, total=1258.800um
[03/25 18:18:00     91s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[03/25 18:18:00     91s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:18:00     91s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/25 18:18:00     91s]       Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.153ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:18:00     91s]       Leaf  : target=0.222ns count=1 avg=0.209ns sd=0.000ns min=0.209ns max=0.209ns {1 <= 0.222ns}
[03/25 18:18:00     91s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/25 18:18:00     91s]        Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:18:00     91s]      Logics: XMD: 1 
[03/25 18:18:00     91s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/25 18:18:00     91s]       skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s]     Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s]     Reconnecting optimized routes...
[03/25 18:18:00     91s]     Reset timing graph...
[03/25 18:18:00     91s] Ignoring AAE DB Resetting ...
[03/25 18:18:00     91s]     Reset timing graph done.
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-1304):	Net clk_p_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[03/25 18:18:00     91s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/25 18:18:00     91s]     Set dirty flag on 0 insts, 0 nets
[03/25 18:18:00     91s]     Leaving CCOpt scope - extractRC...
[03/25 18:18:00     91s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/25 18:18:00     91s] Extraction called for design 'CHIP' of instances=667 and nets=461 using extraction engine 'preRoute' .
[03/25 18:18:00     91s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:18:00     91s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:18:00     91s] PreRoute RC Extraction called for design CHIP.
[03/25 18:18:00     91s] RC Extraction called in multi-corner(2) mode.
[03/25 18:18:00     91s] RCMode: PreRoute
[03/25 18:18:00     91s]       RC Corner Indexes            0       1   
[03/25 18:18:00     91s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:18:00     91s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:18:00     91s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:18:00     91s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:18:00     91s] Shrink Factor                : 1.00000
[03/25 18:18:00     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/25 18:18:00     91s] Using capacitance table file ...
[03/25 18:18:00     91s] Updating RC grid for preRoute extraction ...
[03/25 18:18:00     91s] Initializing multi-corner capacitance tables ... 
[03/25 18:18:00     91s] Initializing multi-corner resistance tables ...
[03/25 18:18:00     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1337.859M)
[03/25 18:18:00     91s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/25 18:18:00     91s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:18:00     91s]   PostConditioning done.
[03/25 18:18:00     91s] Net route status summary:
[03/25 18:18:00     91s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:18:00     91s]   Non-clock:   457 (unrouted=46, trialRouted=411, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[03/25 18:18:00     91s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/25 18:18:00     91s]   Post-balance tidy up or trial balance steps...
[03/25 18:18:00     91s] End AAE Lib Interpolated Model. (MEM=1337.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG stats at end of CTS:
[03/25 18:18:00     91s]   ==============================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   --------------------------------------------------------------
[03/25 18:18:00     91s]   Cell type                     Count    Area        Capacitance
[03/25 18:18:00     91s]   --------------------------------------------------------------
[03/25 18:18:00     91s]   Buffers                         0         0.000       0.000
[03/25 18:18:00     91s]   Inverters                       2        78.120       0.088
[03/25 18:18:00     91s]   Integrated Clock Gates          0         0.000       0.000
[03/25 18:18:00     91s]   Non-Integrated Clock Gates      0         0.000       0.000
[03/25 18:18:00     91s]   Clock Logic                     1      8774.314       0.004
[03/25 18:18:00     91s]   All                             3      8852.434       0.092
[03/25 18:18:00     91s]   --------------------------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG wire lengths at end of CTS:
[03/25 18:18:00     91s]   =====================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   --------------------
[03/25 18:18:00     91s]   Type     Wire Length
[03/25 18:18:00     91s]   --------------------
[03/25 18:18:00     91s]   Top          0.000
[03/25 18:18:00     91s]   Trunk      124.300
[03/25 18:18:00     91s]   Leaf      1134.500
[03/25 18:18:00     91s]   Total     1258.800
[03/25 18:18:00     91s]   --------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG capacitances at end of CTS:
[03/25 18:18:00     91s]   =====================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   --------------------------------
[03/25 18:18:00     91s]   Type     Gate     Wire     Total
[03/25 18:18:00     91s]   --------------------------------
[03/25 18:18:00     91s]   Top      0.000    0.000    0.000
[03/25 18:18:00     91s]   Trunk    0.092    0.016    0.108
[03/25 18:18:00     91s]   Leaf     0.078    0.145    0.223
[03/25 18:18:00     91s]   Total    0.170    0.161    0.331
[03/25 18:18:00     91s]   --------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG sink capacitances at end of CTS:
[03/25 18:18:00     91s]   ==========================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   --------------------------------------------------------
[03/25 18:18:00     91s]   Count    Total    Average    Std. Dev.    Min      Max
[03/25 18:18:00     91s]   --------------------------------------------------------
[03/25 18:18:00     91s]    38      0.078     0.002       0.000      0.002    0.002
[03/25 18:18:00     91s]   --------------------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG net violations at end of CTS:
[03/25 18:18:00     91s]   =======================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   -----------------------------------------------------------------------------------
[03/25 18:18:00     91s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[03/25 18:18:00     91s]   -----------------------------------------------------------------------------------
[03/25 18:18:00     91s]   Capacitance    pF         1       0.004       0.000      0.004    [0.004]
[03/25 18:18:00     91s]   -----------------------------------------------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/25 18:18:00     91s]   ====================================================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   ----------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                  Over Target
[03/25 18:18:00     91s]   ----------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   Trunk       0.222       3       0.090       0.080      0.000    0.153    {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}         -
[03/25 18:18:00     91s]   Leaf        0.222       1       0.209       0.000      0.209    0.209    {1 <= 0.222ns}                                     -
[03/25 18:18:00     91s]   ----------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock DAG library cell distribution at end of CTS:
[03/25 18:18:00     91s]   ==================================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   ------------------------------------------
[03/25 18:18:00     91s]   Name       Type        Inst     Inst Area 
[03/25 18:18:00     91s]                          Count    (um^2)
[03/25 18:18:00     91s]   ------------------------------------------
[03/25 18:18:00     91s]   INV12CK    inverter      1         49.997
[03/25 18:18:00     91s]   INV6CK     inverter      1         28.123
[03/25 18:18:00     91s]   XMD        logic         1       8774.314
[03/25 18:18:00     91s]   ------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Primary reporting skew group summary at end of CTS:
[03/25 18:18:00     91s]   ===================================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/25 18:18:00     91s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   DC_max:setup.late    clk_p_i/func_mode    1.073     1.076     0.003       0.134         0.002           0.003           1.075        0.001     100% {1.073, 1.076}
[03/25 18:18:00     91s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Skew group summary at end of CTS:
[03/25 18:18:00     91s]   =================================
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/25 18:18:00     91s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   DC_max:setup.late    clk_p_i/func_mode    1.073     1.076     0.003       0.134         0.002           0.003           1.075        0.001     100% {1.073, 1.076}
[03/25 18:18:00     91s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Found a total of 0 clock tree pins with a slew violation.
[03/25 18:18:00     91s]   
[03/25 18:18:00     91s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/25 18:18:00     91s] Synthesizing clock trees done.
[03/25 18:18:00     91s] Tidy Up And Update Timing...
[03/25 18:18:00     91s] Connecting clock gate test enables...
[03/25 18:18:00     91s] Connecting clock gate test enables done.
[03/25 18:18:00     91s] Innovus updating I/O latencies
[03/25 18:18:00     91s] #################################################################################
[03/25 18:18:00     91s] # Design Stage: PreRoute
[03/25 18:18:00     91s] # Design Name: CHIP
[03/25 18:18:00     91s] # Design Mode: 90nm
[03/25 18:18:00     91s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:18:00     91s] # Parasitics Mode: No SPEF/RCDB
[03/25 18:18:00     91s] # Signoff Settings: SI Off 
[03/25 18:18:00     91s] #################################################################################
[03/25 18:18:00     91s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:18:00     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 1420.7M, InitMEM = 1420.7M)
[03/25 18:18:00     91s] Start delay calculation (fullDC) (1 T). (MEM=1420.73)
[03/25 18:18:00     91s] End AAE Lib Interpolated Model. (MEM=1436.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:00     91s] Total number of fetched objects 452
[03/25 18:18:00     91s] Total number of fetched objects 452
[03/25 18:18:00     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:00     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:00     91s] End delay calculation. (MEM=1477.7 CPU=0:00:00.0 REAL=0:00:00.0)
[03/25 18:18:00     91s] End delay calculation (fullDC). (MEM=1477.7 CPU=0:00:00.1 REAL=0:00:00.0)
[03/25 18:18:00     91s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1477.7M) ***
[03/25 18:18:00     91s] Setting all clocks to propagated mode.
[03/25 18:18:00     91s] Clock DAG stats after update timingGraph:
[03/25 18:18:00     91s]   cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
[03/25 18:18:00     91s]   cell areas       : b=0.000um^2, i=78.120um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8852.434um^2
[03/25 18:18:00     91s]   cell capacitance : b=0.000pF, i=0.088pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.092pF
[03/25 18:18:00     91s]   sink capacitance : count=38, total=0.078pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[03/25 18:18:00     91s]   wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.145pF, total=0.161pF
[03/25 18:18:00     91s]   wire lengths     : top=0.000um, trunk=124.300um, leaf=1134.500um, total=1258.800um
[03/25 18:18:00     91s] Clock DAG net violations after update timingGraph:
[03/25 18:18:00     91s]   Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[03/25 18:18:00     91s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/25 18:18:00     91s]   Trunk : target=0.222ns count=3 avg=0.090ns sd=0.080ns min=0.000ns max=0.153ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
[03/25 18:18:00     91s]   Leaf  : target=0.222ns count=1 avg=0.209ns sd=0.000ns min=0.209ns max=0.209ns {1 <= 0.222ns}
[03/25 18:18:00     91s] Clock DAG library cell distribution after update timingGraph {count}:
[03/25 18:18:00     91s]    Invs: INV12CK: 1 INV6CK: 1 
[03/25 18:18:00     91s]  Logics: XMD: 1 
[03/25 18:18:00     91s] Primary reporting skew group after update timingGraph:
[03/25 18:18:00     91s]   skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s] Skew group summary after update timingGraph:
[03/25 18:18:00     91s]   skew_group clk_p_i/func_mode: insertion delay [min=1.073, max=1.076, avg=1.075, sd=0.001], skew [0.003 vs 0.134, 100% {1.073, 1.076}] (wid=0.043 ws=0.002) (gid=1.033 gs=0.000)
[03/25 18:18:00     91s] Clock network insertion delays are now [1.073ns, 1.076ns] average 1.075ns std.dev 0.001ns
[03/25 18:18:00     91s] Logging CTS constraint violations...
[03/25 18:18:00     91s]   Clock tree clk_p_i has 1 max_capacitance violation.
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk_p_i at (201.860,1417.100), in power domain auto-default. Achieved capacitance of 0.004pF.
[03/25 18:18:00     91s] Type 'man IMPCCOPT-1033' for more detail.
[03/25 18:18:00     91s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.067ns) for skew group clk_p_i/func_mode. Achieved longest insertion delay of 1.076ns.
[03/25 18:18:00     91s] Type 'man IMPCCOPT-1026' for more detail.
[03/25 18:18:00     91s] Logging CTS constraint violations done.
[03/25 18:18:00     91s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/25 18:18:00     91s] Copying last skew targets (including wire skew targets) from clk_p_i/func_mode to clk_p_i/scan_mode (the duplicate skew group).
[03/25 18:18:00     91s] Copying last insertion target (including wire insertion delay target) from clk_p_i/func_mode to clk_p_i/scan_mode (the duplicate skew group).
[03/25 18:18:00     91s] Runtime done. (took cpu=0:00:10.3 real=0:00:10.8)
[03/25 18:18:00     91s] Runtime Report Coverage % = 99.7
[03/25 18:18:00     91s] Runtime Summary
[03/25 18:18:00     91s] ===============
[03/25 18:18:00     91s] Clock Runtime:  (47%) Core CTS           5.09 (Init 2.31, Construction 1.90, Implementation 0.21, eGRPC 0.39, PostConditioning 0.03, Other 0.24)
[03/25 18:18:00     91s] Clock Runtime:  (48%) CTS services       5.18 (RefinePlace 0.91, EarlyGlobalClock 0.65, NanoRoute 2.92, ExtractRC 0.34, TimingAnalysis 0.37)
[03/25 18:18:00     91s] Clock Runtime:   (4%) Other CTS          0.49 (Init 0.30, CongRepair 0.19)
[03/25 18:18:00     91s] Clock Runtime: (100%) Total             10.76
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] Runtime Summary:
[03/25 18:18:00     91s] ================
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] ------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s] wall   % time  children  called  name
[03/25 18:18:00     91s] ------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s] 10.80  100.00   10.80      0       
[03/25 18:18:00     91s] 10.80  100.00   10.76      1     Runtime
[03/25 18:18:00     91s]  0.06    0.51    0.06      1     CCOpt::Phase::Initialization
[03/25 18:18:00     91s]  0.06    0.51    0.06      1       Check Prerequisites
[03/25 18:18:00     91s]  0.06    0.51    0.00      1         Leaving CCOpt scope - CheckPlace
[03/25 18:18:00     91s]  2.26   20.90    2.25      1     CCOpt::Phase::PreparingToBalance
[03/25 18:18:00     91s]  0.24    2.25    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/25 18:18:00     91s]  0.19    1.73    0.00      1       Legalization setup
[03/25 18:18:00     91s]  1.82   16.87    0.00      1       Validating CTS configuration
[03/25 18:18:00     91s]  0.30    2.75    0.00      1     Preparing To Balance
[03/25 18:18:00     91s]  2.27   20.99    2.27      1     CCOpt::Phase::Construction
[03/25 18:18:00     91s]  1.89   17.46    1.88      1       Stage::Clustering
[03/25 18:18:00     91s]  0.90    8.37    0.90      1         Clustering
[03/25 18:18:00     91s]  0.00    0.01    0.00      1           Initialize for clustering
[03/25 18:18:00     91s]  0.41    3.82    0.00      1           Bottom-up phase
[03/25 18:18:00     91s]  0.48    4.48    0.30      1           Legalizing clock trees
[03/25 18:18:00     91s]  0.30    2.78    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/25 18:18:00     91s]  0.98    9.08    0.06      1         Update congestion based capacitance
[03/25 18:18:00     91s]  0.06    0.59    0.00      1           Leaving CCOpt scope - extractRC
[03/25 18:18:00     91s]  0.01    0.13    0.01      1       Stage::DRV Fixing
[03/25 18:18:00     91s]  0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[03/25 18:18:00     91s]  0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/25 18:18:00     91s]  0.37    3.40    0.37      1       Stage::Insertion Delay Reduction
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Removing unnecessary root buffering
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Removing unconstrained drivers
[03/25 18:18:00     91s]  0.05    0.50    0.00      1         Reducing insertion delay 1
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Removing longest path buffering
[03/25 18:18:00     91s]  0.30    2.74    0.00      1         Reducing insertion delay 2
[03/25 18:18:00     91s]  0.64    5.93    0.64      1     CCOpt::Phase::Implementation
[03/25 18:18:00     91s]  0.02    0.19    0.02      1       Stage::Reducing Power
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Improving clock tree routing
[03/25 18:18:00     91s]  0.01    0.08    0.00      1         Reducing clock tree power 1
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Reducing clock tree power 2
[03/25 18:18:00     91s]  0.14    1.32    0.13      1       Stage::Balancing
[03/25 18:18:00     91s]  0.08    0.77    0.08      1         Approximately balancing fragments step
[03/25 18:18:00     91s]  0.03    0.27    0.00      1           Resolve constraints - Approximately balancing fragments
[03/25 18:18:00     91s]  0.01    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/25 18:18:00     91s]  0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[03/25 18:18:00     91s]  0.03    0.30    0.00      1           Approximately balancing fragments bottom up
[03/25 18:18:00     91s]  0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[03/25 18:18:00     91s]  0.01    0.06    0.00      1         Improving fragments clock skew
[03/25 18:18:00     91s]  0.03    0.32    0.03      1         Approximately balancing step
[03/25 18:18:00     91s]  0.02    0.23    0.00      1           Resolve constraints - Approximately balancing
[03/25 18:18:00     91s]  0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[03/25 18:18:00     91s]  0.01    0.06    0.00      1         Fixing clock tree overload
[03/25 18:18:00     91s]  0.00    0.04    0.00      1         Approximately balancing paths
[03/25 18:18:00     91s]  0.13    1.22    0.11      1       Stage::Polishing
[03/25 18:18:00     91s]  0.08    0.78    0.00      1         Leaving CCOpt scope - extractRC
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Merging balancing drivers for power
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Improving clock skew
[03/25 18:18:00     91s]  0.01    0.09    0.00      1         Reducing clock tree power 3
[03/25 18:18:00     91s]  0.01    0.05    0.00      1         Improving insertion delay
[03/25 18:18:00     91s]  0.35    3.20    0.34      1       Stage::Updating netlist
[03/25 18:18:00     91s]  0.34    3.17    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/25 18:18:00     91s]  1.12   10.42    1.11      1     CCOpt::Phase::eGRPC
[03/25 18:18:00     91s]  0.70    6.49    0.39      1       Leaving CCOpt scope - Routing Tools
[03/25 18:18:00     91s]  0.39    3.64    0.00      1         Early Global Route - eGR only step
[03/25 18:18:00     91s]  0.07    0.66    0.00      1       Leaving CCOpt scope - extractRC
[03/25 18:18:00     91s]  0.01    0.05    0.00      1       Reset bufferability constraints
[03/25 18:18:00     91s]  0.01    0.05    0.00      1       Moving buffers
[03/25 18:18:00     91s]  0.00    0.00    0.00      1         Violation analysis
[03/25 18:18:00     91s]  0.02    0.22    0.00      1       Recomputing CTS skew targets
[03/25 18:18:00     91s]  0.02    0.23    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[03/25 18:18:00     91s]  0.00    0.01    0.00      1         Artificially removing long paths
[03/25 18:18:00     91s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[03/25 18:18:00     91s]  0.01    0.07    0.00      1       Fixing DRVs
[03/25 18:18:00     91s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[03/25 18:18:00     91s]  0.01    0.05    0.00      1       Violation analysis
[03/25 18:18:00     91s]  0.27    2.47    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/25 18:18:00     91s]  3.63   33.64    3.62      1     CCOpt::Phase::Routing
[03/25 18:18:00     91s]  0.01    0.07    0.00      1       Update timing and DAG stats before routing clock trees
[03/25 18:18:00     91s]  3.57   33.10    3.36      1       Leaving CCOpt scope - Routing Tools
[03/25 18:18:00     91s]  0.25    2.34    0.00      1         Early Global Route - eGR->NR step
[03/25 18:18:00     91s]  2.92   27.03    0.00      1         NanoRoute
[03/25 18:18:00     91s]  0.19    1.78    0.00      1         Congestion Repair
[03/25 18:18:00     91s]  0.04    0.39    0.00      1       Leaving CCOpt scope - extractRC
[03/25 18:18:00     91s]  0.11    0.98    0.10      1     CCOpt::Phase::PostConditioning
[03/25 18:18:00     91s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/25 18:18:00     91s]  0.00    0.04    0.00      1       Upsizing to fix DRVs
[03/25 18:18:00     91s]  0.01    0.13    0.00      1       Recomputing CTS skew targets
[03/25 18:18:00     91s]  0.00    0.03    0.00      1       Fixing DRVs
[03/25 18:18:00     91s]  0.00    0.03    0.00      1       Buffering to fix DRVs
[03/25 18:18:00     91s]  0.00    0.03    0.00      1       Fixing Skew by cell sizing
[03/25 18:18:00     91s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[03/25 18:18:00     91s]  0.07    0.69    0.00      1       Leaving CCOpt scope - extractRC
[03/25 18:18:00     91s]  0.01    0.13    0.00      1     Post-balance tidy up or trial balance steps
[03/25 18:18:00     91s]  0.37    3.41    0.00      1     Tidy Up And Update Timing
[03/25 18:18:00     91s] ------------------------------------------------------------------------------------------------------------------
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/25 18:18:00     91s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:18:00     91s] Synthesizing clock trees with CCOpt done.
[03/25 18:18:00     91s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/25 18:18:00     91s] Type 'man IMPSP-9025' for more detail.
[03/25 18:18:00     91s] Set place::cacheFPlanSiteMark to 0
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:18:00     91s] Severity  ID               Count  Summary                                  
[03/25 18:18:00     91s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[03/25 18:18:00     91s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1397        1  CCOpt will not add a driver cell for clo...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-2171        5  Unable to get/extract RC parasitics for ...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-2169        5  Cannot extract parasitics for %s net '%s...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[03/25 18:18:00     91s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[03/25 18:18:00     91s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[03/25 18:18:00     91s] *** Message Summary: 48 warning(s), 0 error(s)
[03/25 18:18:00     91s] 
[03/25 18:18:00     91s] #% End ccopt_design (date=03/25 18:18:00, total cpu=0:00:10.5, real=0:00:11.0, peak res=1068.5M, current mem=1068.5M)
[03/25 18:18:01     91s] <CMD> getCTSMode -engine -quiet
[03/25 18:18:17     92s] <CMD> ctd_win -id ctd_window
[03/25 18:18:17     92s] End AAE Lib Interpolated Model. (MEM=1453.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:48     94s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/25 18:18:48     94s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[03/25 18:18:48     94s] Start to check current routing status for nets...
[03/25 18:18:48     94s] All nets are already routed correctly.
[03/25 18:18:48     94s] End to check current routing status for nets (mem=1377.3M)
[03/25 18:18:48     94s] Effort level <high> specified for reg2reg path_group
[03/25 18:18:48     94s] #################################################################################
[03/25 18:18:48     94s] # Design Stage: PreRoute
[03/25 18:18:48     94s] # Design Name: CHIP
[03/25 18:18:48     94s] # Design Mode: 90nm
[03/25 18:18:48     94s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:18:48     94s] # Parasitics Mode: No SPEF/RCDB
[03/25 18:18:48     94s] # Signoff Settings: SI Off 
[03/25 18:18:48     94s] #################################################################################
[03/25 18:18:48     94s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:18:48     94s] Calculate delays in BcWc mode...
[03/25 18:18:48     94s] Calculate delays in BcWc mode...
[03/25 18:18:48     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1390.1M, InitMEM = 1390.1M)
[03/25 18:18:48     94s] Start delay calculation (fullDC) (1 T). (MEM=1390.14)
[03/25 18:18:48     94s] End AAE Lib Interpolated Model. (MEM=1406.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:48     94s] Total number of fetched objects 452
[03/25 18:18:48     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:18:48     94s] End delay calculation. (MEM=1463.53 CPU=0:00:00.2 REAL=0:00:00.0)
[03/25 18:18:48     94s] End delay calculation (fullDC). (MEM=1463.53 CPU=0:00:00.2 REAL=0:00:00.0)
[03/25 18:18:48     94s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1463.5M) ***
[03/25 18:18:48     94s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:35 mem=1463.5M)
[03/25 18:18:48     94s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.924  |  6.924  |  7.564  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   76    |   19    |   57    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.848   |      2 (2)       |
|   max_tran     |      1 (9)       |   -0.544   |      1 (9)       |
|   max_fanout   |     27 (27)      |    -121    |     28 (28)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.980%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/25 18:18:48     94s] Total CPU time: 0.54 sec
[03/25 18:18:48     94s] Total Real time: 0.0 sec
[03/25 18:18:48     94s] Total Memory Usage: 1405.296875 Mbytes
[03/25 18:19:10     95s] <CMD> saveDesign DBS/cts
[03/25 18:19:10     95s] #% Begin save design ... (date=03/25 18:19:10, mem=1053.1M)
[03/25 18:19:10     95s] % Begin Save netlist data ... (date=03/25 18:19:10, mem=1053.9M)
[03/25 18:19:10     95s] Writing Binary DB to DBS/cts.dat/CHIP.v.bin in single-threaded mode...
[03/25 18:19:10     95s] % End Save netlist data ... (date=03/25 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.9M, current mem=1055.9M)
[03/25 18:19:10     95s] % Begin Save AAE data ... (date=03/25 18:19:10, mem=1055.9M)
[03/25 18:19:10     95s] Saving AAE Data ...
[03/25 18:19:10     95s] % End Save AAE data ... (date=03/25 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.9M, current mem=1055.9M)
[03/25 18:19:10     95s] % Begin Save clock tree data ... (date=03/25 18:19:10, mem=1056.1M)
[03/25 18:19:10     95s] % End Save clock tree data ... (date=03/25 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.1M, current mem=1056.1M)
[03/25 18:19:10     95s] Saving preference file DBS/cts.dat/gui.pref.tcl ...
[03/25 18:19:10     95s] Saving mode setting ...
[03/25 18:19:10     95s] Saving global file ...
[03/25 18:19:10     95s] % Begin Save floorplan data ... (date=03/25 18:19:10, mem=1056.6M)
[03/25 18:19:10     95s] Saving floorplan file ...
[03/25 18:19:10     95s] % End Save floorplan data ... (date=03/25 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.6M, current mem=1056.6M)
[03/25 18:19:10     95s] Saving Drc markers ...
[03/25 18:19:10     95s] ... 441 markers are saved ...
[03/25 18:19:10     95s] ... 343 geometry drc markers are saved ...
[03/25 18:19:10     95s] ... 0 antenna drc markers are saved ...
[03/25 18:19:10     95s] % Begin Save placement data ... (date=03/25 18:19:10, mem=1056.6M)
[03/25 18:19:10     95s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/25 18:19:10     95s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1397.8M) ***
[03/25 18:19:10     95s] % End Save placement data ... (date=03/25 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.6M, current mem=1056.6M)
[03/25 18:19:10     95s] % Begin Save routing data ... (date=03/25 18:19:10, mem=1056.6M)
[03/25 18:19:10     95s] Saving route file ...
[03/25 18:19:10     95s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1397.8M) ***
[03/25 18:19:10     95s] % End Save routing data ... (date=03/25 18:19:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1057.1M, current mem=1057.1M)
[03/25 18:19:10     95s] Saving property file DBS/cts.dat/CHIP.prop
[03/25 18:19:10     95s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1397.8M) ***
[03/25 18:19:10     95s] #Saving pin access info...
[03/25 18:19:10     95s] #
[03/25 18:19:10     96s] % Begin Save power constraints data ... (date=03/25 18:19:10, mem=1057.2M)
[03/25 18:19:10     96s] % End Save power constraints data ... (date=03/25 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1057.2M, current mem=1057.2M)
[03/25 18:19:11     96s] Generated self-contained design cts.dat
[03/25 18:19:11     96s] #% End save design ... (date=03/25 18:19:11, total cpu=0:00:00.8, real=0:00:01.0, peak res=1057.2M, current mem=1053.7M)
[03/25 18:19:11     96s] *** Message Summary: 0 warning(s), 0 error(s)
[03/25 18:19:11     96s] 
[03/25 18:19:21     96s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 1
[03/25 18:19:38     97s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/25 18:19:38     97s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/25 18:19:38     97s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/25 18:19:38     97s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/25 18:19:38     97s] Running Native NanoRoute ...
[03/25 18:19:38     97s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[03/25 18:19:38     97s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.20 (MB), peak = 1068.52 (MB)
[03/25 18:19:38     97s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/25 18:19:38     97s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[03/25 18:19:38     97s] #**INFO: setDesignMode -flowEffort standard
[03/25 18:19:38     97s] #**INFO: mulit-cut via swapping is disabled by user.
[03/25 18:19:38     97s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/25 18:19:38     97s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/25 18:19:38     97s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/25 18:19:38     97s] Core basic site is core_5040
[03/25 18:19:38     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:19:38     97s] Begin checking placement ... (start mem=1345.0M, init mem=1345.0M)
[03/25 18:19:38     97s] IO instance overlap:98
[03/25 18:19:38     97s] *info: Placed = 318            (Fixed = 2)
[03/25 18:19:38     97s] *info: Unplaced = 0           
[03/25 18:19:38     97s] Placement Density:0.98%(9446/963876)
[03/25 18:19:38     97s] Placement Density (including fixed std cells):0.98%(9446/963876)
[03/25 18:19:38     97s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1345.0M)
[03/25 18:19:38     97s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/25 18:19:38     97s] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/25 18:19:38     97s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/25 18:19:38     97s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/25 18:19:38     97s] 
[03/25 18:19:38     97s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/25 18:19:38     97s] *** Changed status on (3) nets in Clock.
[03/25 18:19:38     97s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1345.0M) ***
[03/25 18:19:38     97s] 
[03/25 18:19:38     97s] globalDetailRoute
[03/25 18:19:38     97s] 
[03/25 18:19:38     97s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/25 18:19:38     97s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[03/25 18:19:38     97s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/25 18:19:38     97s] #setNanoRouteMode -routeInsertAntennaDiode true
[03/25 18:19:38     97s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/25 18:19:38     97s] #setNanoRouteMode -routeWithSiDriven true
[03/25 18:19:38     97s] #setNanoRouteMode -routeWithTimingDriven true
[03/25 18:19:38     97s] #Start globalDetailRoute on Thu Mar 25 18:19:38 2021
[03/25 18:19:38     97s] #
[03/25 18:19:38     97s] #Generating timing data, please wait...
[03/25 18:19:38     97s] #452 total nets, 3 already routed, 3 will ignore in trialRoute
[03/25 18:19:38     97s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:19:38     97s] #Reporting timing...
[03/25 18:19:39     98s] End AAE Lib Interpolated Model. (MEM=1365.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:19:39     98s] Total number of fetched objects 452
[03/25 18:19:39     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:19:39     98s] End delay calculation. (MEM=1416.8 CPU=0:00:00.1 REAL=0:00:00.0)
[03/25 18:19:39     98s] #Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
[03/25 18:19:39     98s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1074.71 (MB), peak = 1074.71 (MB)
[03/25 18:19:39     98s] #Library Standard Delay: 53.60ps
[03/25 18:19:39     98s] #Slack threshold: 107.20ps
[03/25 18:19:39     98s] #*** Analyzed 0 timing critical paths
[03/25 18:19:39     98s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.99 (MB), peak = 1077.00 (MB)
[03/25 18:19:47    105s] #Stage 3: cpu time = 00:00:07, elapsed time = 00:00:08, memory = 1085.36 (MB), peak = 1085.36 (MB)
[03/25 18:19:47    105s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/25 18:19:47    105s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.56 (MB), peak = 1087.56 (MB)
[03/25 18:19:47    105s] #
[03/25 18:19:47    105s] #*** Enable low timing-driven effort with mode 0.
[03/25 18:19:47    105s] #Dump tif for version 2.1
[03/25 18:19:48    106s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/25 18:19:48    106s] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1022.37 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #Done generating timing data.
[03/25 18:19:48    106s] ### Net info: total nets: 461
[03/25 18:19:48    106s] ### Net info: dirty nets: 1
[03/25 18:19:48    106s] ### Net info: marked as disconnected nets: 0
[03/25 18:19:48    106s] ### Net info: fully routed nets: 3
[03/25 18:19:48    106s] ### Net info: trivial (single pin) nets: 0
[03/25 18:19:48    106s] ### Net info: unrouted nets: 458
[03/25 18:19:48    106s] ### Net info: re-extraction nets: 0
[03/25 18:19:48    106s] ### Net info: ignored nets: 0
[03/25 18:19:48    106s] ### Net info: skip routing nets: 0
[03/25 18:19:48    106s] ### import route signature (15) = 1829799434
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:48    106s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/25 18:19:48    106s] #To increase the message display limit, refer to the product command reference manual.
[03/25 18:19:48    106s] #Start reading timing information from file .timing_file_46066.tif.gz ...
[03/25 18:19:48    106s] #Read in timing information for 37 ports, 355 instances from timing file .timing_file_46066.tif.gz.
[03/25 18:19:48    106s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/25 18:19:48    106s] #RTESIG:78da8d93cd6e833010847bee53ac480e546ac00bfe3da652944b45ab28edd522c1499008
[03/25 18:19:48    106s] #       4460d2d7afd55e2316df2c7f1eefccae17cbefcd0e225409e26a609a598462878aa90c57
[03/25 18:19:48    106s] #       190a91a2b2e1e8eb2d7a5e2c3f3ef75cb08047100fbeafdbf32b8c83eb6170de87ddcb3f
[03/25 18:19:48    106s] #       a35080ef4707f1a1eb9ac748a6214afdf596d66ddbddc7c17a77bd592e9994f6585699b1
[03/25 18:19:48    106s] #       07a6904bab8f5bb3d5695bb65ddf8dded970c9def75555bfa789afaf41d3f6eed6f51e93
[03/25 18:19:48    106s] #       8aa84b21b084091616c4a7a62bfd63ce048f97fa7c21e48c9825a799a6e2d0328753d90c
[03/25 18:19:48    106s] #       d38c060e71dd7a7776fd6324185c652c14c5c8a2b404318bd380892039c310b2197a8629
[03/25 18:19:48    106s] #       2a0c8333103252c3398d4812111c449e48da57e820a5a572889aee677aaa8c4672148c31
[03/25 18:19:48    106s] #       d463c8c27446eb62bf298af5f48b88a12733e61d7345468ab9a1192efefe219929724dfb
[03/25 18:19:48    106s] #       e4066730d904f3f40be56c840b
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #RTESIG:78da8d93cd6e833010847bee53ac480e546ac00bfe3da652944b45ab28edd522c1499008
[03/25 18:19:48    106s] #       4460d2d7afd55e2316df2c7f1eefccae17cbefcd0e225409e26a609a598462878aa90c57
[03/25 18:19:48    106s] #       190a91a2b2e1e8eb2d7a5e2c3f3ef75cb08047100fbeafdbf32b8c83eb6170de87ddcb3f
[03/25 18:19:48    106s] #       a35080ef4707f1a1eb9ac748a6214afdf596d66ddbddc7c17a77bd592e9994f6585699b1
[03/25 18:19:48    106s] #       07a6904bab8f5bb3d5695bb65ddf8dded970c9def75555bfa789afaf41d3f6eed6f51e93
[03/25 18:19:48    106s] #       8aa84b21b084091616c4a7a62bfd63ce048f97fa7c21e48c9825a799a6e2d0328753d90c
[03/25 18:19:48    106s] #       d38c060e71dd7a7776fd6324185c652c14c5c8a2b404318bd380892039c310b2197a8629
[03/25 18:19:48    106s] #       2a0c8333103252c3398d4812111c449e48da57e820a5a572889aee677aaa8c4672148c31
[03/25 18:19:48    106s] #       d463c8c27446eb62bf298af5f48b88a12733e61d7345468ab9a1192efefe219929724dfb
[03/25 18:19:48    106s] #       e4066730d904f3f40be56c840b
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Start routing data preparation on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Minimum voltage of a net in the design = 0.000.
[03/25 18:19:48    106s] #Maximum voltage of a net in the design = 1.980.
[03/25 18:19:48    106s] #Voltage range [0.000 - 0.000] has 1 net.
[03/25 18:19:48    106s] #Voltage range [1.620 - 1.980] has 1 net.
[03/25 18:19:48    106s] #Voltage range [0.000 - 1.980] has 459 nets.
[03/25 18:19:48    106s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/25 18:19:48    106s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/25 18:19:48    106s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/25 18:19:48    106s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/25 18:19:48    106s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/25 18:19:48    106s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/25 18:19:48    106s] #Regenerating Ggrids automatically.
[03/25 18:19:48    106s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/25 18:19:48    106s] #Using automatically generated G-grids.
[03/25 18:19:48    106s] #Done routing data preparation.
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.29 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Summary of active signal nets routing constraints set by OPT:
[03/25 18:19:48    106s] #	preferred routing layers      : 0
[03/25 18:19:48    106s] #	preferred routing layer effort: 0
[03/25 18:19:48    106s] #	preferred extra space         : 0
[03/25 18:19:48    106s] #	preferred multi-cut via       : 0
[03/25 18:19:48    106s] #	avoid detour                  : 0
[03/25 18:19:48    106s] #	expansion ratio               : 0
[03/25 18:19:48    106s] #	net priority                  : 0
[03/25 18:19:48    106s] #	s2s control                   : 0
[03/25 18:19:48    106s] #	avoid chaining                : 0
[03/25 18:19:48    106s] #	inst-based stacking via       : 0
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Summary of active signal nets routing constraints set by USER:
[03/25 18:19:48    106s] #	preferred routing layers      : 0
[03/25 18:19:48    106s] #	preferred routing layer effort     : 0
[03/25 18:19:48    106s] #	preferred extra space              : 0
[03/25 18:19:48    106s] #	preferred multi-cut via            : 0
[03/25 18:19:48    106s] #	avoid detour                       : 0
[03/25 18:19:48    106s] #	net weight                         : 0
[03/25 18:19:48    106s] #	avoid chaining                     : 0
[03/25 18:19:48    106s] #	cell-based stacking via (required) : 0
[03/25 18:19:48    106s] #	cell-based stacking via (optional) : 0
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Start timing driven prevention iteration
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #--------------------------------------------------------
[03/25 18:19:48    106s] # Summary of active signal nets routing constraints
[03/25 18:19:48    106s] #  Avoid Detour             : 0
[03/25 18:19:48    106s] #  Max Expansion Ratio      : 0
[03/25 18:19:48    106s] #  Cell-based Stacking Via  : 0
[03/25 18:19:48    106s] #  Inst-based Stacking Via  : 0
[03/25 18:19:48    106s] #  Prefer Extra Space       : 0
[03/25 18:19:48    106s] #  Prefer Multi-cut Via     : 0
[03/25 18:19:48    106s] #  S2s Control              : 0
[03/25 18:19:48    106s] #  Preferred Layer Effort   : 0
[03/25 18:19:48    106s] #  Bottom Preferred Layer
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #--------------------------------------------------------
[03/25 18:19:48    106s] #Done timing-driven prevention
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.43 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #Merging special wires...
[03/25 18:19:48    106s] #Found 0 nets for post-route si or timing fixing.
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Finished routing data preparation on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Cpu time = 00:00:00
[03/25 18:19:48    106s] #Elapsed time = 00:00:00
[03/25 18:19:48    106s] #Increased memory = 0.12 (MB)
[03/25 18:19:48    106s] #Total memory = 1032.55 (MB)
[03/25 18:19:48    106s] #Peak memory = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Start global routing on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Number of eco nets is 0
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Start global routing data preparation on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Start routing resource analysis on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Routing resource analysis is done on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #  Resource Analysis:
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/25 18:19:48    106s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/25 18:19:48    106s] #  --------------------------------------------------------------
[03/25 18:19:48    106s] #  metal1         H        1746         787       28730    35.23%
[03/25 18:19:48    106s] #  metal2         V        1581         721       28730    35.04%
[03/25 18:19:48    106s] #  metal3         H        1749         784       28730    35.04%
[03/25 18:19:48    106s] #  metal4         V        1561         741       28730    42.09%
[03/25 18:19:48    106s] #  metal5         H        1739         794       28730    41.66%
[03/25 18:19:48    106s] #  metal6         V         395         180       28730    35.68%
[03/25 18:19:48    106s] #  --------------------------------------------------------------
[03/25 18:19:48    106s] #  Total                   8772      31.34%      172380    37.46%
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #  4 nets (0.87%) with 1 preferred extra spacing.
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Global routing data preparation is done on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.82 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.84 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #start global routing iteration 1...
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.09 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Skip 1/2 round for no nets in the round...
[03/25 18:19:48    106s] #Route nets in 2/2 round...
[03/25 18:19:48    106s] #start global routing iteration 2...
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.05 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #start global routing iteration 3...
[03/25 18:19:48    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.05 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Total number of trivial nets (e.g. < 2 pins) = 47 (skipped).
[03/25 18:19:48    106s] #Total number of routable nets = 414.
[03/25 18:19:48    106s] #Total number of nets in the design = 461.
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #411 routable nets have only global wires.
[03/25 18:19:48    106s] #3 routable nets have only detail routed wires.
[03/25 18:19:48    106s] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Routed nets constraints summary:
[03/25 18:19:48    106s] #-----------------------------
[03/25 18:19:48    106s] #        Rules   Unconstrained  
[03/25 18:19:48    106s] #-----------------------------
[03/25 18:19:48    106s] #      Default             411  
[03/25 18:19:48    106s] #-----------------------------
[03/25 18:19:48    106s] #        Total             411  
[03/25 18:19:48    106s] #-----------------------------
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Routing constraints summary of the whole design:
[03/25 18:19:48    106s] #------------------------------------------------
[03/25 18:19:48    106s] #        Rules   Pref Extra Space   Unconstrained  
[03/25 18:19:48    106s] #------------------------------------------------
[03/25 18:19:48    106s] #      Default                  3             411  
[03/25 18:19:48    106s] #------------------------------------------------
[03/25 18:19:48    106s] #        Total                  3             411  
[03/25 18:19:48    106s] #------------------------------------------------
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #                 OverCon          
[03/25 18:19:48    106s] #                  #Gcell    %Gcell
[03/25 18:19:48    106s] #     Layer           (1)   OverCon
[03/25 18:19:48    106s] #  --------------------------------
[03/25 18:19:48    106s] #  metal1        0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #  metal2        0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #  metal3        0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #  metal4        0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #  metal5        0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #  metal6        0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #  --------------------------------
[03/25 18:19:48    106s] #     Total      0(0.00%)   (0.00%)
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/25 18:19:48    106s] #  Overflow after GR: 0.00% H + 0.00% V
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] [hotspot] +------------+---------------+---------------+
[03/25 18:19:48    106s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:19:48    106s] [hotspot] +------------+---------------+---------------+
[03/25 18:19:48    106s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:19:48    106s] [hotspot] +------------+---------------+---------------+
[03/25 18:19:48    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:19:48    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:19:48    106s] #Complete Global Routing.
[03/25 18:19:48    106s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:48    106s] #Total wire length = 48752 um.
[03/25 18:19:48    106s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:48    106s] #Total wire length on LAYER metal1 = 9476 um.
[03/25 18:19:48    106s] #Total wire length on LAYER metal2 = 24110 um.
[03/25 18:19:48    106s] #Total wire length on LAYER metal3 = 14035 um.
[03/25 18:19:48    106s] #Total wire length on LAYER metal4 = 620 um.
[03/25 18:19:48    106s] #Total wire length on LAYER metal5 = 202 um.
[03/25 18:19:48    106s] #Total wire length on LAYER metal6 = 311 um.
[03/25 18:19:48    106s] #Total number of vias = 2096
[03/25 18:19:48    106s] #Up-Via Summary (total 2096):
[03/25 18:19:48    106s] #           
[03/25 18:19:48    106s] #-----------------------
[03/25 18:19:48    106s] # metal1           1203
[03/25 18:19:48    106s] # metal2            779
[03/25 18:19:48    106s] # metal3            108
[03/25 18:19:48    106s] # metal4              3
[03/25 18:19:48    106s] # metal5              3
[03/25 18:19:48    106s] #-----------------------
[03/25 18:19:48    106s] #                  2096 
[03/25 18:19:48    106s] #
[03/25 18:19:48    106s] #Total number of involved regular nets 62
[03/25 18:19:48    106s] #Maximum src to sink distance  2398.9
[03/25 18:19:48    106s] #Average of max src_to_sink distance  166.4
[03/25 18:19:48    106s] #Average of ave src_to_sink distance  105.5
[03/25 18:19:48    107s] #Max overcon = 0 track.
[03/25 18:19:48    107s] #Total overcon = 0.00%.
[03/25 18:19:48    107s] #Worst layer Gcell overcon rate = 0.00%.
[03/25 18:19:48    107s] #
[03/25 18:19:48    107s] #Global routing statistics:
[03/25 18:19:48    107s] #Cpu time = 00:00:00
[03/25 18:19:48    107s] #Elapsed time = 00:00:01
[03/25 18:19:48    107s] #Increased memory = 29.50 (MB)
[03/25 18:19:48    107s] #Total memory = 1062.05 (MB)
[03/25 18:19:48    107s] #Peak memory = 1109.59 (MB)
[03/25 18:19:48    107s] #
[03/25 18:19:48    107s] #Finished global routing on Thu Mar 25 18:19:48 2021
[03/25 18:19:48    107s] #
[03/25 18:19:48    107s] #
[03/25 18:19:48    107s] ### route signature (19) = 2064445392
[03/25 18:19:48    107s] ### violation signature (14) = 1905142130
[03/25 18:19:48    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.21 (MB), peak = 1109.59 (MB)
[03/25 18:19:48    107s] #Start Track Assignment.
[03/25 18:19:48    107s] #Done with 568 horizontal wires in 2 hboxes and 600 vertical wires in 2 hboxes.
[03/25 18:19:49    107s] #Done with 97 horizontal wires in 2 hboxes and 159 vertical wires in 2 hboxes.
[03/25 18:19:49    107s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/25 18:19:49    107s] #
[03/25 18:19:49    107s] #Track assignment summary:
[03/25 18:19:49    107s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/25 18:19:49    107s] #------------------------------------------------------------------------
[03/25 18:19:49    107s] # metal1      9524.08 	  0.16%  	  0.00% 	  0.16%
[03/25 18:19:49    107s] # metal2     24086.72 	  0.05%  	  0.00% 	  0.04%
[03/25 18:19:49    107s] # metal3     13402.86 	  0.04%  	  0.00% 	  0.01%
[03/25 18:19:49    107s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:19:49    107s] # metal5       198.36 	  0.00%  	  0.00% 	  0.00%
[03/25 18:19:49    107s] # metal6       316.56 	  0.00%  	  0.00% 	  0.00%
[03/25 18:19:49    107s] #------------------------------------------------------------------------
[03/25 18:19:49    107s] # All       47528.58  	  0.07% 	  0.00% 	  0.00%
[03/25 18:19:49    107s] #Complete Track Assignment.
[03/25 18:19:49    107s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:49    107s] #Total wire length = 49787 um.
[03/25 18:19:49    107s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:49    107s] #Total wire length on LAYER metal1 = 10258 um.
[03/25 18:19:49    107s] #Total wire length on LAYER metal2 = 24065 um.
[03/25 18:19:49    107s] #Total wire length on LAYER metal3 = 14332 um.
[03/25 18:19:49    107s] #Total wire length on LAYER metal4 = 620 um.
[03/25 18:19:49    107s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:49    107s] #Total wire length on LAYER metal6 = 314 um.
[03/25 18:19:49    107s] #Total number of vias = 2096
[03/25 18:19:49    107s] #Up-Via Summary (total 2096):
[03/25 18:19:49    107s] #           
[03/25 18:19:49    107s] #-----------------------
[03/25 18:19:49    107s] # metal1           1203
[03/25 18:19:49    107s] # metal2            779
[03/25 18:19:49    107s] # metal3            108
[03/25 18:19:49    107s] # metal4              3
[03/25 18:19:49    107s] # metal5              3
[03/25 18:19:49    107s] #-----------------------
[03/25 18:19:49    107s] #                  2096 
[03/25 18:19:49    107s] #
[03/25 18:19:49    107s] ### route signature (23) = 2146425536
[03/25 18:19:49    107s] ### violation signature (18) = 1905142130
[03/25 18:19:49    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.50 (MB), peak = 1109.59 (MB)
[03/25 18:19:49    107s] #
[03/25 18:19:49    107s] #number of short segments in preferred routing layers
[03/25 18:19:49    107s] #	
[03/25 18:19:49    107s] #	
[03/25 18:19:49    107s] #
[03/25 18:19:49    107s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/25 18:19:49    107s] #Cpu time = 00:00:01
[03/25 18:19:49    107s] #Elapsed time = 00:00:01
[03/25 18:19:49    107s] #Increased memory = 13.23 (MB)
[03/25 18:19:49    107s] #Total memory = 1038.23 (MB)
[03/25 18:19:49    107s] #Peak memory = 1109.59 (MB)
[03/25 18:19:49    107s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:19:49    107s] #
[03/25 18:19:49    107s] #Start Detail Routing..
[03/25 18:19:49    107s] #start initial detail routing ...
[03/25 18:19:52    110s] #   number of violations = 0
[03/25 18:19:52    110s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1063.00 (MB), peak = 1109.59 (MB)
[03/25 18:19:52    110s] #start 1st optimization iteration ...
[03/25 18:19:52    110s] #   number of violations = 0
[03/25 18:19:52    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.00 (MB), peak = 1109.59 (MB)
[03/25 18:19:52    110s] #Complete Detail Routing.
[03/25 18:19:52    110s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:52    110s] #Total wire length = 50361 um.
[03/25 18:19:52    110s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:52    110s] #Total wire length on LAYER metal1 = 11306 um.
[03/25 18:19:52    110s] #Total wire length on LAYER metal2 = 25031 um.
[03/25 18:19:52    110s] #Total wire length on LAYER metal3 = 12892 um.
[03/25 18:19:52    110s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:52    110s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:52    110s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:52    110s] #Total number of vias = 1959
[03/25 18:19:52    110s] #Up-Via Summary (total 1959):
[03/25 18:19:52    110s] #           
[03/25 18:19:52    110s] #-----------------------
[03/25 18:19:52    110s] # metal1           1240
[03/25 18:19:52    110s] # metal2            663
[03/25 18:19:52    110s] # metal3             50
[03/25 18:19:52    110s] # metal4              3
[03/25 18:19:52    110s] # metal5              3
[03/25 18:19:52    110s] #-----------------------
[03/25 18:19:52    110s] #                  1959 
[03/25 18:19:52    110s] #
[03/25 18:19:52    110s] #Total number of DRC violations = 0
[03/25 18:19:52    110s] ### route signature (28) = 1682882876
[03/25 18:19:52    110s] ### violation signature (23) = 1905142130
[03/25 18:19:52    110s] #Cpu time = 00:00:04
[03/25 18:19:52    110s] #Elapsed time = 00:00:04
[03/25 18:19:52    110s] #Increased memory = -0.51 (MB)
[03/25 18:19:52    110s] #Total memory = 1037.73 (MB)
[03/25 18:19:52    110s] #Peak memory = 1109.59 (MB)
[03/25 18:19:52    110s] #
[03/25 18:19:52    110s] #start routing for process antenna violation fix ...
[03/25 18:19:52    110s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:19:53    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.18 (MB), peak = 1109.59 (MB)
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:53    111s] #Total wire length = 50361 um.
[03/25 18:19:53    111s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal1 = 11306 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal2 = 25031 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal3 = 12892 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:53    111s] #Total number of vias = 1959
[03/25 18:19:53    111s] #Up-Via Summary (total 1959):
[03/25 18:19:53    111s] #           
[03/25 18:19:53    111s] #-----------------------
[03/25 18:19:53    111s] # metal1           1240
[03/25 18:19:53    111s] # metal2            663
[03/25 18:19:53    111s] # metal3             50
[03/25 18:19:53    111s] # metal4              3
[03/25 18:19:53    111s] # metal5              3
[03/25 18:19:53    111s] #-----------------------
[03/25 18:19:53    111s] #                  1959 
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] #Total number of DRC violations = 0
[03/25 18:19:53    111s] #Total number of net violated process antenna rule = 0
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] ### route signature (31) = 1682882876
[03/25 18:19:53    111s] ### violation signature (26) = 1905142130
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:53    111s] #Total wire length = 50361 um.
[03/25 18:19:53    111s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal1 = 11306 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal2 = 25031 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal3 = 12892 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:53    111s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:53    111s] #Total number of vias = 1959
[03/25 18:19:53    111s] #Up-Via Summary (total 1959):
[03/25 18:19:53    111s] #           
[03/25 18:19:53    111s] #-----------------------
[03/25 18:19:53    111s] # metal1           1240
[03/25 18:19:53    111s] # metal2            663
[03/25 18:19:53    111s] # metal3             50
[03/25 18:19:53    111s] # metal4              3
[03/25 18:19:53    111s] # metal5              3
[03/25 18:19:53    111s] #-----------------------
[03/25 18:19:53    111s] #                  1959 
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] #Total number of DRC violations = 0
[03/25 18:19:53    111s] #Total number of net violated process antenna rule = 0
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] #Start Post Route wire spreading..
[03/25 18:19:53    111s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:19:53    111s] #
[03/25 18:19:53    111s] #Start DRC checking..
[03/25 18:19:54    112s] #   number of violations = 0
[03/25 18:19:54    112s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1059.26 (MB), peak = 1109.59 (MB)
[03/25 18:19:54    112s] #CELL_VIEW CHIP,init has no DRC violation.
[03/25 18:19:54    112s] #Total number of DRC violations = 0
[03/25 18:19:54    112s] #Total number of net violated process antenna rule = 0
[03/25 18:19:54    112s] ### route signature (37) =  678958646
[03/25 18:19:54    112s] ### violation signature (32) = 1905142130
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] #Start data preparation for wire spreading...
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] #Data preparation is done on Thu Mar 25 18:19:54 2021
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] #Start Post Route Wire Spread.
[03/25 18:19:54    112s] #Done with 129 horizontal wires in 3 hboxes and 127 vertical wires in 3 hboxes.
[03/25 18:19:54    112s] #Complete Post Route Wire Spread.
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:54    112s] #Total wire length = 50652 um.
[03/25 18:19:54    112s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:54    112s] #Total wire length on LAYER metal1 = 11362 um.
[03/25 18:19:54    112s] #Total wire length on LAYER metal2 = 25184 um.
[03/25 18:19:54    112s] #Total wire length on LAYER metal3 = 12975 um.
[03/25 18:19:54    112s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:54    112s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:54    112s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:54    112s] #Total number of vias = 1959
[03/25 18:19:54    112s] #Up-Via Summary (total 1959):
[03/25 18:19:54    112s] #           
[03/25 18:19:54    112s] #-----------------------
[03/25 18:19:54    112s] # metal1           1240
[03/25 18:19:54    112s] # metal2            663
[03/25 18:19:54    112s] # metal3             50
[03/25 18:19:54    112s] # metal4              3
[03/25 18:19:54    112s] # metal5              3
[03/25 18:19:54    112s] #-----------------------
[03/25 18:19:54    112s] #                  1959 
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] ### route signature (40) =   89353795
[03/25 18:19:54    112s] ### violation signature (35) = 1905142130
[03/25 18:19:54    112s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:19:54    112s] #
[03/25 18:19:54    112s] #Start DRC checking..
[03/25 18:19:56    114s] #   number of violations = 0
[03/25 18:19:56    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1061.15 (MB), peak = 1109.59 (MB)
[03/25 18:19:56    114s] #CELL_VIEW CHIP,init has no DRC violation.
[03/25 18:19:56    114s] #Total number of DRC violations = 0
[03/25 18:19:56    114s] #Total number of net violated process antenna rule = 0
[03/25 18:19:56    114s] ### route signature (45) =  653848902
[03/25 18:19:56    114s] ### violation signature (40) = 1905142130
[03/25 18:19:56    114s] #   number of violations = 0
[03/25 18:19:56    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.23 (MB), peak = 1109.59 (MB)
[03/25 18:19:56    114s] #CELL_VIEW CHIP,init has no DRC violation.
[03/25 18:19:56    114s] #Total number of DRC violations = 0
[03/25 18:19:56    114s] #Total number of net violated process antenna rule = 0
[03/25 18:19:56    114s] #Post Route wire spread is done.
[03/25 18:19:56    114s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:56    114s] #Total wire length = 50652 um.
[03/25 18:19:56    114s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:56    114s] #Total wire length on LAYER metal1 = 11362 um.
[03/25 18:19:56    114s] #Total wire length on LAYER metal2 = 25184 um.
[03/25 18:19:56    114s] #Total wire length on LAYER metal3 = 12975 um.
[03/25 18:19:56    114s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:56    114s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:56    114s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:56    114s] #Total number of vias = 1959
[03/25 18:19:56    114s] #Up-Via Summary (total 1959):
[03/25 18:19:56    114s] #           
[03/25 18:19:56    114s] #-----------------------
[03/25 18:19:56    114s] # metal1           1240
[03/25 18:19:56    114s] # metal2            663
[03/25 18:19:56    114s] # metal3             50
[03/25 18:19:56    114s] # metal4              3
[03/25 18:19:56    114s] # metal5              3
[03/25 18:19:56    114s] #-----------------------
[03/25 18:19:56    114s] #                  1959 
[03/25 18:19:56    114s] #
[03/25 18:19:56    114s] ### route signature (47) =  653848902
[03/25 18:19:56    114s] ### violation signature (42) = 1905142130
[03/25 18:19:56    114s] #detailRoute Statistics:
[03/25 18:19:56    114s] #Cpu time = 00:00:07
[03/25 18:19:56    114s] #Elapsed time = 00:00:07
[03/25 18:19:56    114s] #Increased memory = 0.65 (MB)
[03/25 18:19:56    114s] #Total memory = 1038.88 (MB)
[03/25 18:19:56    114s] #Peak memory = 1109.59 (MB)
[03/25 18:19:56    114s] ### export route signature (48) =  653848902
[03/25 18:19:56    114s] ### export violation signature (43) = 1905142130
[03/25 18:19:56    114s] #
[03/25 18:19:56    114s] #globalDetailRoute statistics:
[03/25 18:19:56    114s] #Cpu time = 00:00:16
[03/25 18:19:56    114s] #Elapsed time = 00:00:18
[03/25 18:19:56    114s] #Increased memory = -21.72 (MB)
[03/25 18:19:56    114s] #Total memory = 1033.84 (MB)
[03/25 18:19:56    114s] #Peak memory = 1109.59 (MB)
[03/25 18:19:56    114s] #Number of warnings = 21
[03/25 18:19:56    114s] #Total number of warnings = 69
[03/25 18:19:56    114s] #Number of fails = 0
[03/25 18:19:56    114s] #Total number of fails = 0
[03/25 18:19:56    114s] #Complete globalDetailRoute on Thu Mar 25 18:19:56 2021
[03/25 18:19:56    114s] #
[03/25 18:19:56    114s] 
[03/25 18:19:56    114s] detailRoute
[03/25 18:19:56    114s] 
[03/25 18:19:56    114s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/25 18:19:56    114s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[03/25 18:19:56    114s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/25 18:19:56    114s] #setNanoRouteMode -routeInsertAntennaDiode true
[03/25 18:19:56    114s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/25 18:19:56    114s] #setNanoRouteMode -routeWithSiDriven true
[03/25 18:19:56    114s] #setNanoRouteMode -routeWithTimingDriven true
[03/25 18:19:56    114s] #Start detailRoute on Thu Mar 25 18:19:56 2021
[03/25 18:19:56    114s] #
[03/25 18:19:56    114s] Updating RC grid for preRoute extraction ...
[03/25 18:19:56    114s] Initializing multi-corner capacitance tables ... 
[03/25 18:19:56    114s] Initializing multi-corner resistance tables ...
[03/25 18:19:56    114s] ### Net info: total nets: 461
[03/25 18:19:56    114s] ### Net info: dirty nets: 0
[03/25 18:19:56    114s] ### Net info: marked as disconnected nets: 0
[03/25 18:19:56    114s] ### Net info: fully routed nets: 414
[03/25 18:19:56    114s] ### Net info: trivial (single pin) nets: 0
[03/25 18:19:56    114s] ### Net info: unrouted nets: 47
[03/25 18:19:56    114s] ### Net info: re-extraction nets: 0
[03/25 18:19:56    114s] ### Net info: ignored nets: 0
[03/25 18:19:56    114s] ### Net info: skip routing nets: 0
[03/25 18:19:56    114s] ### import route signature (49) =  664393577
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/25 18:19:56    114s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/25 18:19:56    114s] #To increase the message display limit, refer to the product command reference manual.
[03/25 18:19:56    114s] #Start reading timing information from file .timing_file_46066.tif.gz ...
[03/25 18:19:56    114s] #Read in timing information for 37 ports, 355 instances from timing file .timing_file_46066.tif.gz.
[03/25 18:19:56    114s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/25 18:19:56    114s] #RTESIG:78da8d93cd6ec23010847bee53ac0287542a89d7f1ef914a884b955615edd50ac440a490
[03/25 18:19:56    114s] #       a0c4a1af5f8b5e516c1fedcfe3dd9df162f9b3f982046586b81a892206a1fc424924c515
[03/25 18:19:56    114s] #       45ce7394c61f7dbf25cf8be5c7e70e8906ccc87d417a6cfbcabdc234da0146eb5cd39d5e
[03/25 18:19:56    114s] #       fe39c689974d201ddde0771f321239b861b290eefbbe7d8c500549ee2ed7bce9bafe368d
[03/25 18:19:56    114s] #       c6d9cbd53041843087aaa6daec8944268c3a6cf556e55dd5f5433f396bfc2573dbd575f3
[03/25 18:19:56    114s] #       9e67aeb9784d33d86b3f38ccea405d12816484877a94daf7786e4ee7809ce651724a1470
[03/25 18:19:56    114s] #       acda716e1e4a286090369db3273b3c467cf52b4a4884494a09e0519cf2a6f320a709028d
[03/25 18:19:56    114s] #       d0d344868cd71881a820c2581811418433e04526c27d7907435ab280a4ed7fe723a31506
[03/25 18:19:56    114s] #       a380046904e4c397accbdda62cd7f36f227a5722e28c850c0e150b1d66186151ef312a40
[03/25 18:19:56    114s] #       cd671e19bf7fd9a043c8940e17a63182a133ccd31fa2f79bc5
[03/25 18:19:56    114s] #
[03/25 18:19:56    114s] #Merging special wires...
[03/25 18:19:56    114s] #Start routing data preparation on Thu Mar 25 18:19:56 2021
[03/25 18:19:56    114s] #
[03/25 18:19:56    114s] #Minimum voltage of a net in the design = 0.000.
[03/25 18:19:56    114s] #Maximum voltage of a net in the design = 1.980.
[03/25 18:19:56    114s] #Voltage range [0.000 - 0.000] has 1 net.
[03/25 18:19:56    114s] #Voltage range [1.620 - 1.980] has 1 net.
[03/25 18:19:56    114s] #Voltage range [0.000 - 1.980] has 459 nets.
[03/25 18:19:56    114s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/25 18:19:56    114s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/25 18:19:56    114s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/25 18:19:56    114s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/25 18:19:56    114s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/25 18:19:56    114s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/25 18:19:56    114s] #Regenerating Ggrids automatically.
[03/25 18:19:56    114s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/25 18:19:56    114s] #Using automatically generated G-grids.
[03/25 18:19:56    114s] #Done routing data preparation.
[03/25 18:19:56    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.40 (MB), peak = 1109.59 (MB)
[03/25 18:19:56    114s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #Start Post Route wire spreading..
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #Start data preparation for wire spreading...
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #Data preparation is done on Thu Mar 25 18:19:57 2021
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #Start Post Route Wire Spread.
[03/25 18:19:57    115s] #Done with 21 horizontal wires in 3 hboxes and 18 vertical wires in 3 hboxes.
[03/25 18:19:57    115s] #Complete Post Route Wire Spread.
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:57    115s] #Total wire length = 50660 um.
[03/25 18:19:57    115s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal1 = 11363 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal2 = 25189 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal3 = 12977 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:57    115s] #Total number of vias = 1959
[03/25 18:19:57    115s] #Up-Via Summary (total 1959):
[03/25 18:19:57    115s] #           
[03/25 18:19:57    115s] #-----------------------
[03/25 18:19:57    115s] # metal1           1240
[03/25 18:19:57    115s] # metal2            663
[03/25 18:19:57    115s] # metal3             50
[03/25 18:19:57    115s] # metal4              3
[03/25 18:19:57    115s] # metal5              3
[03/25 18:19:57    115s] #-----------------------
[03/25 18:19:57    115s] #                  1959 
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] ### route signature (53) =  240507526
[03/25 18:19:57    115s] ### violation signature (47) = 1905142130
[03/25 18:19:57    115s] #   number of violations = 0
[03/25 18:19:57    115s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.46 (MB), peak = 1109.59 (MB)
[03/25 18:19:57    115s] #CELL_VIEW CHIP,init has no DRC violation.
[03/25 18:19:57    115s] #Total number of DRC violations = 0
[03/25 18:19:57    115s] #Total number of net violated process antenna rule = 0
[03/25 18:19:57    115s] #Post Route wire spread is done.
[03/25 18:19:57    115s] #Total number of nets with non-default rule or having extra spacing = 4
[03/25 18:19:57    115s] #Total wire length = 50660 um.
[03/25 18:19:57    115s] #Total half perimeter of net bounding box = 46262 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal1 = 11363 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal2 = 25189 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal3 = 12977 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal4 = 621 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal5 = 198 um.
[03/25 18:19:57    115s] #Total wire length on LAYER metal6 = 312 um.
[03/25 18:19:57    115s] #Total number of vias = 1959
[03/25 18:19:57    115s] #Up-Via Summary (total 1959):
[03/25 18:19:57    115s] #           
[03/25 18:19:57    115s] #-----------------------
[03/25 18:19:57    115s] # metal1           1240
[03/25 18:19:57    115s] # metal2            663
[03/25 18:19:57    115s] # metal3             50
[03/25 18:19:57    115s] # metal4              3
[03/25 18:19:57    115s] # metal5              3
[03/25 18:19:57    115s] #-----------------------
[03/25 18:19:57    115s] #                  1959 
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] ### route signature (55) =  240507526
[03/25 18:19:57    115s] ### violation signature (49) = 1905142130
[03/25 18:19:57    115s] ### export route signature (56) =  240507526
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #detailRoute statistics:
[03/25 18:19:57    115s] #Cpu time = 00:00:01
[03/25 18:19:57    115s] #Elapsed time = 00:00:01
[03/25 18:19:57    115s] #Increased memory = 3.21 (MB)
[03/25 18:19:57    115s] #Total memory = 1037.05 (MB)
[03/25 18:19:57    115s] #Peak memory = 1109.59 (MB)
[03/25 18:19:57    115s] #Number of warnings = 21
[03/25 18:19:57    115s] #Total number of warnings = 90
[03/25 18:19:57    115s] #Number of fails = 0
[03/25 18:19:57    115s] #Total number of fails = 0
[03/25 18:19:57    115s] #Complete detailRoute on Thu Mar 25 18:19:57 2021
[03/25 18:19:57    115s] #
[03/25 18:19:57    115s] #routeDesign: cpu time = 00:00:18, elapsed time = 00:00:19, memory = 1037.05 (MB), peak = 1109.59 (MB)
[03/25 18:19:57    115s] 
[03/25 18:19:57    115s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:19:57    115s] Severity  ID               Count  Summary                                  
[03/25 18:19:57    115s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/25 18:19:57    115s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/25 18:19:57    115s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/25 18:19:57    115s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/25 18:19:57    115s] *** Message Summary: 4 warning(s), 0 error(s)
[03/25 18:19:57    115s] 
[03/25 18:19:57    115s] ### 
[03/25 18:19:57    115s] ###   Scalability Statistics
[03/25 18:19:57    115s] ### 
[03/25 18:19:57    115s] ### ------------------------+----------------+----------------+----------------+
[03/25 18:19:57    115s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[03/25 18:19:57    115s] ### ------------------------+----------------+----------------+----------------+
[03/25 18:19:57    115s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[03/25 18:19:57    115s] ###   Global Routing        |        00:00:00|        00:00:01|             1.0|
[03/25 18:19:57    115s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[03/25 18:19:57    115s] ###   Detail Routing        |        00:00:04|        00:00:04|             1.0|
[03/25 18:19:57    115s] ###   Antenna Fixing        |        00:00:00|        00:00:00|             1.0|
[03/25 18:19:57    115s] ###   Total                 |        00:00:18|        00:00:19|             0.9|
[03/25 18:19:57    115s] ### ------------------------+----------------+----------------+----------------+
[03/25 18:19:57    115s] ### 
[03/25 18:20:15    116s] <CMD> setLayerPreference violation -isVisible 1
[03/25 18:20:15    116s] <CMD> violationBrowser -all -no_display_false
[03/25 18:20:23    116s] <CMD> clearDrc
[03/25 18:20:30    117s] <CMD> setAnalysisMode -analysisType onChipVariation
[03/25 18:20:41    117s] <CMD_INTERNAL> violationBrowserClose
[03/25 18:20:52    118s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/25 18:20:52    118s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[03/25 18:20:52    118s] Switching SI Aware to true by default in postroute mode   
[03/25 18:20:52    118s]  Reset EOS DB
[03/25 18:20:52    118s] Ignoring AAE DB Resetting ...
[03/25 18:20:52    118s] Extraction called for design 'CHIP' of instances=667 and nets=461 using extraction engine 'postRoute' at effort level 'low' .
[03/25 18:20:52    118s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:20:52    118s] Type 'man IMPEXT-3530' for more detail.
[03/25 18:20:52    118s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[03/25 18:20:52    118s] RC Extraction called in multi-corner(2) mode.
[03/25 18:20:52    118s] Process corner(s) are loaded.
[03/25 18:20:52    118s]  Corner: RC_worst
[03/25 18:20:52    118s]  Corner: RC_best
[03/25 18:20:52    118s] extractDetailRC Option : -outfile /tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d  -extended
[03/25 18:20:52    118s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/25 18:20:52    118s]       RC Corner Indexes            0       1   
[03/25 18:20:52    118s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/25 18:20:52    118s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/25 18:20:52    118s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/25 18:20:52    118s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/25 18:20:52    118s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/25 18:20:52    118s] Shrink Factor                : 1.00000
[03/25 18:20:52    118s] Initializing multi-corner capacitance tables ... 
[03/25 18:20:52    118s] Initializing multi-corner resistance tables ...
[03/25 18:20:52    118s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1355.6M)
[03/25 18:20:52    118s] Creating parasitic data file '/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d' for storing RC.
[03/25 18:20:52    118s] Extracted 10.0407% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 20.0305% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 30.0458% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 40.0356% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 50.0508% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 60.0407% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 70.0305% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 80.0458% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 90.0356% (CPU Time= 0:00:00.1  MEM= 1430.0M)
[03/25 18:20:52    118s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1430.0M)
[03/25 18:20:52    118s] Number of Extracted Resistors     : 6199
[03/25 18:20:52    118s] Number of Extracted Ground Cap.   : 6471
[03/25 18:20:52    118s] Number of Extracted Coupling Cap. : 8736
[03/25 18:20:52    118s] Opening parasitic data file '/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d' for reading.
[03/25 18:20:52    118s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/25 18:20:52    118s]  Corner: RC_worst
[03/25 18:20:52    118s]  Corner: RC_best
[03/25 18:20:52    118s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1392.0M)
[03/25 18:20:52    118s] Creating parasitic data file '/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb_Filter.rcdb.d' for storing RC.
[03/25 18:20:52    118s] Closing parasitic data file '/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d'. 451 times net's RC data read were performed.
[03/25 18:20:52    118s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1391.957M)
[03/25 18:20:52    118s] Opening parasitic data file '/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d' for reading.
[03/25 18:20:52    118s] processing rcdb (/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d) for hinst (top) of cell (CHIP);
[03/25 18:20:52    118s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1391.957M)
[03/25 18:20:52    118s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1391.957M)
[03/25 18:20:52    118s] Starting SI iteration 1 using Infinite Timing Windows
[03/25 18:20:53    118s] #################################################################################
[03/25 18:20:53    118s] # Design Stage: PostRoute
[03/25 18:20:53    118s] # Design Name: CHIP
[03/25 18:20:53    118s] # Design Mode: 90nm
[03/25 18:20:53    118s] # Analysis Mode: MMMC OCV 
[03/25 18:20:53    118s] # Parasitics Mode: SPEF/RCDB
[03/25 18:20:53    118s] # Signoff Settings: SI On 
[03/25 18:20:53    118s] #################################################################################
[03/25 18:20:53    118s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:20:53    118s] Setting infinite Tws ...
[03/25 18:20:53    118s] First Iteration Infinite Tw... 
[03/25 18:20:53    118s] Calculate early delays in OCV mode...
[03/25 18:20:53    118s] Calculate late delays in OCV mode...
[03/25 18:20:53    118s] Calculate early delays in OCV mode...
[03/25 18:20:53    118s] Calculate late delays in OCV mode...
[03/25 18:20:53    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 1392.0M, InitMEM = 1392.0M)
[03/25 18:20:53    118s] Start delay calculation (fullDC) (1 T). (MEM=1391.96)
[03/25 18:20:53    118s] Initializing multi-corner capacitance tables ... 
[03/25 18:20:53    118s] Initializing multi-corner resistance tables ...
[03/25 18:20:53    118s] End AAE Lib Interpolated Model. (MEM=1408.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:20:53    118s] Opening parasitic data file '/tmp/innovus_temp_46066_cad29_b07146_8cG9G8/CHIP_46066_WRblo8.rcdb.d' for reading.
[03/25 18:20:53    118s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1410.2M)
[03/25 18:20:53    118s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:20:53    119s] Total number of fetched objects 452
[03/25 18:20:53    119s] AAE_INFO-618: Total number of nets in the design is 461,  100.0 percent of the nets selected for SI analysis
[03/25 18:20:53    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:20:53    119s] End delay calculation. (MEM=1446.92 CPU=0:00:00.3 REAL=0:00:00.0)
[03/25 18:20:53    119s] End delay calculation (fullDC). (MEM=1446.92 CPU=0:00:00.5 REAL=0:00:00.0)
[03/25 18:20:53    119s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1446.9M) ***
[03/25 18:20:53    119s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1446.9M)
[03/25 18:20:53    119s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/25 18:20:53    119s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1446.9M)
[03/25 18:20:53    119s] Starting SI iteration 2
[03/25 18:20:53    119s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:20:53    119s] Calculate early delays in OCV mode...
[03/25 18:20:53    119s] Calculate late delays in OCV mode...
[03/25 18:20:53    119s] Calculate early delays in OCV mode...
[03/25 18:20:53    119s] Calculate late delays in OCV mode...
[03/25 18:20:53    119s] Start delay calculation (fullDC) (1 T). (MEM=1454.99)
[03/25 18:20:53    119s] End AAE Lib Interpolated Model. (MEM=1454.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:20:53    119s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[03/25 18:20:53    119s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 452. 
[03/25 18:20:53    119s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
[03/25 18:20:53    119s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 37. 
[03/25 18:20:53    119s] Total number of fetched objects 452
[03/25 18:20:53    119s] AAE_INFO-618: Total number of nets in the design is 461,  0.0 percent of the nets selected for SI analysis
[03/25 18:20:53    119s] End delay calculation. (MEM=1454.99 CPU=0:00:00.0 REAL=0:00:00.0)
[03/25 18:20:53    119s] End delay calculation (fullDC). (MEM=1454.99 CPU=0:00:00.1 REAL=0:00:00.0)
[03/25 18:20:53    119s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1455.0M) ***
[03/25 18:20:53    119s] Effort level <high> specified for reg2reg path_group
[03/25 18:20:53    119s] End AAE Lib Interpolated Model. (MEM=1396.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:20:53    119s] Begin: glitch net info
[03/25 18:20:53    119s] glitch slack range: number of glitch nets
[03/25 18:20:53    119s] glitch slack < -0.32 : 0
[03/25 18:20:53    119s] -0.32 < glitch slack < -0.28 : 0
[03/25 18:20:53    119s] -0.28 < glitch slack < -0.24 : 0
[03/25 18:20:53    119s] -0.24 < glitch slack < -0.2 : 0
[03/25 18:20:53    119s] -0.2 < glitch slack < -0.16 : 0
[03/25 18:20:53    119s] -0.16 < glitch slack < -0.12 : 0
[03/25 18:20:53    119s] -0.12 < glitch slack < -0.08 : 0
[03/25 18:20:53    119s] -0.08 < glitch slack < -0.04 : 0
[03/25 18:20:53    119s] -0.04 < glitch slack : 0
[03/25 18:20:53    119s] End: glitch net info
[03/25 18:20:54    119s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.429  |  7.429  |  8.131  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   76    |   19    |   57    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.853   |      2 (2)       |
|   max_tran     |      1 (9)       |   -0.465   |      1 (9)       |
|   max_fanout   |     27 (27)      |    -121    |     28 (28)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.980%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[03/25 18:20:54    119s] Total CPU time: 1.47 sec
[03/25 18:20:54    119s] Total Real time: 2.0 sec
[03/25 18:20:54    119s] Total Memory Usage: 1394.234375 Mbytes
[03/25 18:20:54    119s] Reset AAE Options
[03/25 18:21:07    120s] <CMD> saveDesign DBS/route
[03/25 18:21:07    120s] The in-memory database contained RC information but was not saved. To save 
[03/25 18:21:07    120s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/25 18:21:07    120s] so it should only be saved when it is really desired.
[03/25 18:21:07    120s] #% Begin save design ... (date=03/25 18:21:07, mem=1110.6M)
[03/25 18:21:07    120s] % Begin Save netlist data ... (date=03/25 18:21:07, mem=1096.8M)
[03/25 18:21:07    120s] Writing Binary DB to DBS/route.dat/CHIP.v.bin in single-threaded mode...
[03/25 18:21:07    120s] % End Save netlist data ... (date=03/25 18:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.8M, current mem=1098.8M)
[03/25 18:21:07    120s] % Begin Save AAE data ... (date=03/25 18:21:07, mem=1098.8M)
[03/25 18:21:07    120s] Saving AAE Data ...
[03/25 18:21:07    120s] % End Save AAE data ... (date=03/25 18:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.8M, current mem=1098.8M)
[03/25 18:21:07    120s] % Begin Save clock tree data ... (date=03/25 18:21:07, mem=1102.6M)
[03/25 18:21:07    120s] % End Save clock tree data ... (date=03/25 18:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.6M, current mem=1102.6M)
[03/25 18:21:07    120s] Saving preference file DBS/route.dat/gui.pref.tcl ...
[03/25 18:21:07    120s] Saving mode setting ...
[03/25 18:21:07    120s] Saving global file ...
[03/25 18:21:07    120s] % Begin Save floorplan data ... (date=03/25 18:21:07, mem=1102.7M)
[03/25 18:21:07    120s] Saving floorplan file ...
[03/25 18:21:08    120s] % End Save floorplan data ... (date=03/25 18:21:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=1102.7M, current mem=1102.7M)
[03/25 18:21:08    120s] Saving Drc markers ...
[03/25 18:21:08    120s] ... No Drc file written since there is no markers found.
[03/25 18:21:08    120s] % Begin Save placement data ... (date=03/25 18:21:08, mem=1102.7M)
[03/25 18:21:08    120s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/25 18:21:08    120s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1402.2M) ***
[03/25 18:21:08    120s] % End Save placement data ... (date=03/25 18:21:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.7M, current mem=1102.7M)
[03/25 18:21:08    120s] % Begin Save routing data ... (date=03/25 18:21:08, mem=1102.7M)
[03/25 18:21:08    120s] Saving route file ...
[03/25 18:21:08    120s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1402.2M) ***
[03/25 18:21:08    120s] % End Save routing data ... (date=03/25 18:21:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1103.7M, current mem=1103.7M)
[03/25 18:21:08    120s] Saving property file DBS/route.dat/CHIP.prop
[03/25 18:21:08    120s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1402.2M) ***
[03/25 18:21:08    120s] #Saving pin access info...
[03/25 18:21:08    120s] #
[03/25 18:21:08    121s] % Begin Save power constraints data ... (date=03/25 18:21:08, mem=1103.7M)
[03/25 18:21:08    121s] % End Save power constraints data ... (date=03/25 18:21:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1103.7M, current mem=1103.7M)
[03/25 18:21:08    121s] Generated self-contained design route.dat
[03/25 18:21:09    121s] #% End save design ... (date=03/25 18:21:08, total cpu=0:00:00.9, real=0:00:02.0, peak res=1110.6M, current mem=1100.1M)
[03/25 18:21:09    121s] *** Message Summary: 0 warning(s), 0 error(s)
[03/25 18:21:09    121s] 
[03/25 18:21:20    121s] <CMD> getFillerMode -quiet
[03/25 18:21:34    122s] <CMD> addFiller -cell FILLER64 FILLER32 FILLER16 FILLER8 FILLER4 FILLER2 FILLER1 -prefix FILLER
[03/25 18:21:34    122s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/25 18:21:34    122s] Type 'man IMPSP-5217' for more detail.
[03/25 18:21:34    122s] Core basic site is core_5040
[03/25 18:21:34    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:21:34    122s]   Signal wire search tree: 5998 elements. (cpu=0:00:00.0, mem=0.0M)
[03/25 18:21:34    122s] *INFO: Adding fillers to top-module.
[03/25 18:21:34    122s] *INFO:   Added 4537 filler insts (cell FILLER64 / prefix FILLER).
[03/25 18:21:34    122s] *INFO:   Added 244 filler insts (cell FILLER32 / prefix FILLER).
[03/25 18:21:34    122s] *INFO:   Added 259 filler insts (cell FILLER16 / prefix FILLER).
[03/25 18:21:34    122s] *INFO:   Added 102 filler insts (cell FILLER8 / prefix FILLER).
[03/25 18:21:34    122s] *INFO:   Added 371 filler insts (cell FILLER4 / prefix FILLER).
[03/25 18:21:34    122s] *INFO:   Added 319 filler insts (cell FILLER2 / prefix FILLER).
[03/25 18:21:34    122s] *INFO:   Added 179 filler insts (cell FILLER1 / prefix FILLER).
[03/25 18:21:34    122s] *INFO: Total 6011 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[03/25 18:21:34    122s] For 6011 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/25 18:21:45    123s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[03/25 18:21:45    123s] <CMD> verifyGeometry
[03/25 18:21:45    123s]  *** Starting Verify Geometry (MEM: 1393.2) ***
[03/25 18:21:45    123s] 
[03/25 18:21:45    123s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/25 18:21:45    123s]   VERIFY GEOMETRY ...... Starting Verification
[03/25 18:21:45    123s]   VERIFY GEOMETRY ...... Initializing
[03/25 18:21:45    123s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/25 18:21:45    123s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/25 18:21:45    123s]                   ...... bin size: 10800
[03/25 18:21:45    123s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/25 18:21:46    124s]   VERIFY GEOMETRY ...... Cells          :  343 Viols.
[03/25 18:21:46    124s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/25 18:21:46    124s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/25 18:21:46    124s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/25 18:21:46    124s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 343 Viols. 0 Wrngs.
[03/25 18:21:46    124s] VG: elapsed time: 1.00
[03/25 18:21:46    124s] Begin Summary ...
[03/25 18:21:46    124s]   Cells       : 0
[03/25 18:21:46    124s]   SameNet     : 0
[03/25 18:21:46    124s]   Wiring      : 0
[03/25 18:21:46    124s]   Antenna     : 0
[03/25 18:21:46    124s]   Short       : 0
[03/25 18:21:46    124s]   Overlap     : 343
[03/25 18:21:46    124s] End Summary
[03/25 18:21:46    124s] 
[03/25 18:21:46    124s]   Verification Complete : 343 Viols.  0 Wrngs.
[03/25 18:21:46    124s] 
[03/25 18:21:46    124s] **********End: VERIFY GEOMETRY**********
[03/25 18:21:46    124s]  *** verify geometry (CPU: 0:00:01.2  MEM: 82.5M)
[03/25 18:21:46    124s] 
[03/25 18:21:46    124s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[03/25 18:21:52    124s] <CMD> verifyProcessAntenna -reportfile CHIP.antenna.rpt -error 1000
[03/25 18:21:52    124s] 
[03/25 18:21:52    124s] ******* START VERIFY ANTENNA ********
[03/25 18:21:52    124s] Report File: CHIP.antenna.rpt
[03/25 18:21:52    124s] LEF Macro File: CHIP.antenna.lef
[03/25 18:21:52    124s] Verification Complete: 0 Violations
[03/25 18:21:52    124s] ******* DONE VERIFY ANTENNA ********
[03/25 18:21:52    124s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/25 18:21:52    124s] 
[03/25 18:21:56    125s] <CMD> verifyConnectivity -nets {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
[03/25 18:21:56    125s] VERIFY_CONNECTIVITY use new engine.
[03/25 18:21:56    125s] 
[03/25 18:21:56    125s] ******** Start: VERIFY CONNECTIVITY ********
[03/25 18:21:56    125s] Start Time: Thu Mar 25 18:21:56 2021
[03/25 18:21:56    125s] 
[03/25 18:21:56    125s] Design Name: CHIP
[03/25 18:21:56    125s] Database Units: 1000
[03/25 18:21:56    125s] Design Boundary: (0.0000, 0.0000) (1427.2400, 1418.6000)
[03/25 18:21:56    125s] Error Limit = 1000; Warning Limit = 50
[03/25 18:21:56    125s] Check specified nets
[03/25 18:21:56    125s] *** Checking Net VCC
[03/25 18:21:56    125s] *** Checking Net GND
[03/25 18:21:56    125s] 
[03/25 18:21:56    125s] Begin Summary 
[03/25 18:21:56    125s]   Found no problems or warnings.
[03/25 18:21:56    125s] End Summary
[03/25 18:21:56    125s] 
[03/25 18:21:56    125s] End Time: Thu Mar 25 18:21:56 2021
[03/25 18:21:56    125s] Time Elapsed: 0:00:00.0
[03/25 18:21:56    125s] 
[03/25 18:21:56    125s] ******** End: VERIFY CONNECTIVITY ********
[03/25 18:21:56    125s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/25 18:21:56    125s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[03/25 18:21:56    125s] 
[03/25 18:22:08    125s] <CMD> saveNetlist CHIP.v
[03/25 18:22:08    125s] Writing Netlist "CHIP.v" ...
[03/25 18:22:14    125s] <CMD> setAnalysisMode -analysisType bcwc
[03/25 18:22:26    126s] <CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge -splitsetuphold -remashold -splitrecrem -min_period_edges none CHIP.sdf
[03/25 18:22:26    126s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/25 18:22:26    126s] Starting SI iteration 1 using Infinite Timing Windows
[03/25 18:22:27    126s] #################################################################################
[03/25 18:22:27    126s] # Design Stage: PostRoute
[03/25 18:22:27    126s] # Design Name: CHIP
[03/25 18:22:27    126s] # Design Mode: 90nm
[03/25 18:22:27    126s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:22:27    126s] # Parasitics Mode: SPEF/RCDB
[03/25 18:22:27    126s] # Signoff Settings: SI On 
[03/25 18:22:27    126s] #################################################################################
[03/25 18:22:27    127s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:22:27    127s] Setting infinite Tws ...
[03/25 18:22:27    127s] First Iteration Infinite Tw... 
[03/25 18:22:27    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 1450.4M, InitMEM = 1450.4M)
[03/25 18:22:27    127s] Start delay calculation (fullDC) (1 T). (MEM=1450.41)
[03/25 18:22:27    127s] End AAE Lib Interpolated Model. (MEM=1466.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:22:27    127s] Total number of fetched objects 452
[03/25 18:22:27    127s] AAE_INFO-618: Total number of nets in the design is 461,  100.0 percent of the nets selected for SI analysis
[03/25 18:22:27    127s] Total number of fetched objects 452
[03/25 18:22:27    127s] AAE_INFO-618: Total number of nets in the design is 461,  100.0 percent of the nets selected for SI analysis
[03/25 18:22:27    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:22:27    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:22:27    127s] End delay calculation. (MEM=1485.69 CPU=0:00:00.4 REAL=0:00:00.0)
[03/25 18:22:27    127s] End delay calculation (fullDC). (MEM=1485.69 CPU=0:00:00.6 REAL=0:00:00.0)
[03/25 18:22:27    127s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1485.7M) ***
[03/25 18:22:28    127s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.7M)
[03/25 18:22:28    127s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/25 18:22:28    127s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.7M)
[03/25 18:22:28    127s] Starting SI iteration 2
[03/25 18:22:28    127s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:22:28    127s] Start delay calculation (fullDC) (1 T). (MEM=1485.69)
[03/25 18:22:28    127s] End AAE Lib Interpolated Model. (MEM=1485.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:22:28    127s] Total number of fetched objects 452
[03/25 18:22:28    127s] AAE_INFO-618: Total number of nets in the design is 461,  0.0 percent of the nets selected for SI analysis
[03/25 18:22:28    127s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[03/25 18:22:28    127s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 452. 
[03/25 18:22:28    127s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[03/25 18:22:28    127s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 37. 
[03/25 18:22:28    127s] Total number of fetched objects 452
[03/25 18:22:28    127s] AAE_INFO-618: Total number of nets in the design is 461,  0.0 percent of the nets selected for SI analysis
[03/25 18:22:28    127s] End delay calculation. (MEM=1485.69 CPU=0:00:00.0 REAL=0:00:00.0)
[03/25 18:22:28    127s] End delay calculation (fullDC). (MEM=1485.69 CPU=0:00:00.1 REAL=0:00:00.0)
[03/25 18:22:28    127s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1485.7M) ***
[03/25 18:22:50    129s] <CMD> set dbgLefDefOutVersion 5.8
[03/25 18:22:50    129s] <CMD> global dbgLefDefOutVersion
[03/25 18:22:50    129s] <CMD> set dbgLefDefOutVersion 5.8
[03/25 18:22:50    129s] <CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
[03/25 18:22:50    129s] Writing DEF file 'CHIP.def', current time is Thu Mar 25 18:22:50 2021 ...
[03/25 18:22:50    129s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[03/25 18:22:50    129s] DEF file 'CHIP.def' is written, current time is Thu Mar 25 18:22:50 2021 ...
[03/25 18:22:50    129s] <CMD> set dbgLefDefOutVersion 5.8
[03/25 18:22:50    129s] <CMD> set dbgLefDefOutVersion 5.8
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_0 -loc 187.47 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_0' is placed at (187470, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_1 -loc 297.44 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_1' is placed at (297440, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_2 -loc 407.41 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_2' is placed at (407410, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_3 -loc 517.37 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_3' is placed at (517370, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS2 -loc 627.33 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS2' is placed at (627330, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD2 -loc 737.29 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD2' is placed at (737290, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_4 -loc 847.25 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_4' is placed at (847250, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_5 -loc 957.21 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_5' is placed at (957210, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_6 -loc 1067.18 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_6' is placed at (1067180, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_7 -loc 1177.15 -56.92 -ori R0
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_7' is placed at (1177150, -56920) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_8 -loc 1427.24 186.68 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_8' is placed at (1427240, 186680) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_9 -loc 1427.24 295.86 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_9' is placed at (1427240, 295860) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_10 -loc 1427.24 405.04 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_10' is placed at (1427240, 405040) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_11 -loc 1427.24 514.22 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_11' is placed at (1427240, 514220) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD2 -loc 1427.24 623.4 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD2' is placed at (1427240, 623400) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS2 -loc 1427.24 732.58 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS2' is placed at (1427240, 732580) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_12 -loc 1427.24 841.76 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_12' is placed at (1427240, 841760) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_13 -loc 1427.24 950.94 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_13' is placed at (1427240, 950940) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_14 -loc 1427.24 1060.12 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_14' is placed at (1427240, 1060120) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_15 -loc 1427.24 1169.3 -ori R90
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_15' is placed at (1427240, 1169300) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_4 -loc 1194.07 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_4' is placed at (1194070, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_3 -loc 1101.02 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_3' is placed at (1101020, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_2 -loc 1007.97 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_2' is placed at (1007970, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_1 -loc 914.92 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_1' is placed at (914920, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_0 -loc 821.87 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_0' is placed at (821870, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS1 -loc 728.83 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS1' is placed at (728830, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD1 -loc 635.79 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD1' is placed at (635790, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_inst_i_2 -loc 542.75 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_inst_i_2' is placed at (542750, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_inst_i_1 -loc 449.7 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_inst_i_1' is placed at (449700, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_inst_i_0 -loc 356.65 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_inst_i_0' is placed at (356650, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_reset_n_i -loc 263.6 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_reset_n_i' is placed at (263600, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_clk_p_i -loc 170.55 1418.6 -ori R180
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_clk_p_i' is placed at (170550, 1418600) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_7 -loc -56.92 1192.69 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_7' is placed at (-56920, 1192690) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_6 -loc -56.92 1106.9 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_6' is placed at (-56920, 1106900) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_5 -loc -56.92 1021.11 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_5' is placed at (-56920, 1021110) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_4 -loc -56.92 935.33 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_4' is placed at (-56920, 935330) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_3 -loc -56.92 849.55 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_3' is placed at (-56920, 849550) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_2 -loc -56.92 763.77 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_2' is placed at (-56920, 763770) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS1 -loc -56.92 677.99 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS1' is placed at (-56920, 677990) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD1 -loc -56.92 592.21 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD1' is placed at (-56920, 592210) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_1 -loc -56.92 506.43 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_1' is placed at (-56920, 506430) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_b_i_0 -loc -56.92 420.65 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_b_i_0' is placed at (-56920, 420650) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_7 -loc -56.92 334.87 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_7' is placed at (-56920, 334870) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_6 -loc -56.92 249.08 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_6' is placed at (-56920, 249080) which is outside of core box.
[03/25 18:23:10    130s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_a_i_5 -loc -56.92 163.29 -ori R270
[03/25 18:23:10    130s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_a_i_5' is placed at (-56920, 163290) which is outside of core box.
[03/25 18:23:10    130s] <CMD> setDrawView place
[03/25 18:23:10    130s] <CMD> redraw
[03/25 18:23:19    131s] <CMD> add_text -layer metal5 -pt 1435 640 -label IOVDD -height 10
[03/25 18:23:23    131s] <CMD> add_text -layer metal5 -pt 1435 750 -label IOVSS -height 10
[03/25 18:23:36    132s] <CMD> saveDesign DBS/finish
[03/25 18:23:36    132s] The in-memory database contained RC information but was not saved. To save 
[03/25 18:23:36    132s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/25 18:23:36    132s] so it should only be saved when it is really desired.
[03/25 18:23:36    132s] #% Begin save design ... (date=03/25 18:23:36, mem=1165.1M)
[03/25 18:23:36    132s] % Begin Save netlist data ... (date=03/25 18:23:36, mem=1165.2M)
[03/25 18:23:36    132s] Writing Binary DB to DBS/finish.dat/CHIP.v.bin in single-threaded mode...
[03/25 18:23:36    132s] % End Save netlist data ... (date=03/25 18:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.2M, current mem=1165.0M)
[03/25 18:23:36    132s] % Begin Save AAE data ... (date=03/25 18:23:36, mem=1165.0M)
[03/25 18:23:36    132s] Saving AAE Data ...
[03/25 18:23:36    132s] % End Save AAE data ... (date=03/25 18:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.0M, current mem=1165.0M)
[03/25 18:23:36    132s] % Begin Save clock tree data ... (date=03/25 18:23:36, mem=1168.5M)
[03/25 18:23:36    132s] % End Save clock tree data ... (date=03/25 18:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[03/25 18:23:36    132s] Saving preference file DBS/finish.dat/gui.pref.tcl ...
[03/25 18:23:36    132s] Saving mode setting ...
[03/25 18:23:36    132s] Saving global file ...
[03/25 18:23:36    132s] % Begin Save floorplan data ... (date=03/25 18:23:36, mem=1168.5M)
[03/25 18:23:36    132s] Saving floorplan file ...
[03/25 18:23:36    132s] % End Save floorplan data ... (date=03/25 18:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[03/25 18:23:36    132s] Saving Drc markers ...
[03/25 18:23:36    132s] ... 343 markers are saved ...
[03/25 18:23:36    132s] ... 343 geometry drc markers are saved ...
[03/25 18:23:36    132s] ... 0 antenna drc markers are saved ...
[03/25 18:23:36    132s] % Begin Save placement data ... (date=03/25 18:23:36, mem=1168.5M)
[03/25 18:23:36    132s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/25 18:23:36    132s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1473.5M) ***
[03/25 18:23:36    132s] % End Save placement data ... (date=03/25 18:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[03/25 18:23:36    132s] % Begin Save routing data ... (date=03/25 18:23:36, mem=1168.5M)
[03/25 18:23:36    132s] Saving route file ...
[03/25 18:23:36    132s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1473.5M) ***
[03/25 18:23:36    132s] % End Save routing data ... (date=03/25 18:23:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[03/25 18:23:36    132s] Saving property file DBS/finish.dat/CHIP.prop
[03/25 18:23:36    132s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1473.5M) ***
[03/25 18:23:36    132s] #Saving pin access info...
[03/25 18:23:37    133s] #
[03/25 18:23:37    133s] % Begin Save power constraints data ... (date=03/25 18:23:37, mem=1168.5M)
[03/25 18:23:37    133s] % End Save power constraints data ... (date=03/25 18:23:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[03/25 18:23:37    133s] Generated self-contained design finish.dat
[03/25 18:23:37    133s] #% End save design ... (date=03/25 18:23:37, total cpu=0:00:00.9, real=0:00:01.0, peak res=1168.5M, current mem=1041.2M)
[03/25 18:23:37    133s] *** Message Summary: 0 warning(s), 0 error(s)
[03/25 18:23:37    133s] 
[03/25 18:28:10    147s] <CMD> addMetalFill -layer { metal1 metal2 metal3 metal4 metal5 metal6 } -timingAware sta -slackThreshold 0.2
[03/25 18:28:10    147s] Design State:
[03/25 18:28:10    147s]     #signal nets       :  449
[03/25 18:28:10    147s]     #routed signal nets:  411
[03/25 18:28:10    147s]     #clock nets        :  3
[03/25 18:28:10    147s]     #routed clock nets :  3
[03/25 18:28:10    147s] #################################################################################
[03/25 18:28:10    147s] # Design Stage: PostRoute
[03/25 18:28:10    147s] # Design Name: CHIP
[03/25 18:28:10    147s] # Design Mode: 90nm
[03/25 18:28:10    147s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:28:10    147s] # Parasitics Mode: SPEF/RCDB
[03/25 18:28:10    147s] # Signoff Settings: SI On 
[03/25 18:28:10    147s] #################################################################################
[03/25 18:28:10    147s] Design State:
[03/25 18:28:10    147s]     #signal nets       :  449
[03/25 18:28:10    147s]     #routed signal nets:  411
[03/25 18:28:10    147s]     #clock nets        :  3
[03/25 18:28:10    147s]     #routed clock nets :  3
[03/25 18:28:10    147s] #################################################################################
[03/25 18:28:10    147s] # Design Stage: PostRoute
[03/25 18:28:10    147s] # Design Name: CHIP
[03/25 18:28:10    147s] # Design Mode: 90nm
[03/25 18:28:10    147s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:28:10    147s] # Parasitics Mode: SPEF/RCDB
[03/25 18:28:10    147s] # Signoff Settings: SI On 
[03/25 18:28:10    147s] #################################################################################
[03/25 18:28:10    147s] Starting SI iteration 1 using Infinite Timing Windows
[03/25 18:28:10    147s] #################################################################################
[03/25 18:28:10    147s] # Design Stage: PostRoute
[03/25 18:28:10    147s] # Design Name: CHIP
[03/25 18:28:10    147s] # Design Mode: 90nm
[03/25 18:28:10    147s] # Analysis Mode: MMMC Non-OCV 
[03/25 18:28:10    147s] # Parasitics Mode: SPEF/RCDB
[03/25 18:28:10    147s] # Signoff Settings: SI On 
[03/25 18:28:10    147s] #################################################################################
[03/25 18:28:11    147s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:28:11    147s] Setting infinite Tws ...
[03/25 18:28:11    147s] First Iteration Infinite Tw... 
[03/25 18:28:11    147s] Calculate delays in BcWc mode...
[03/25 18:28:11    147s] Calculate delays in BcWc mode...
[03/25 18:28:11    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 1499.1M, InitMEM = 1499.1M)
[03/25 18:28:11    147s] Start delay calculation (fullDC) (1 T). (MEM=1499.09)
[03/25 18:28:11    147s] End AAE Lib Interpolated Model. (MEM=1515.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:28:11    148s] Total number of fetched objects 452
[03/25 18:28:11    148s] AAE_INFO-618: Total number of nets in the design is 461,  100.0 percent of the nets selected for SI analysis
[03/25 18:28:11    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:28:11    148s] End delay calculation. (MEM=1582.02 CPU=0:00:00.2 REAL=0:00:00.0)
[03/25 18:28:11    148s] End delay calculation (fullDC). (MEM=1582.02 CPU=0:00:00.4 REAL=0:00:00.0)
[03/25 18:28:11    148s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1582.0M) ***
[03/25 18:28:11    148s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1582.0M)
[03/25 18:28:11    148s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/25 18:28:11    148s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1582.0M)
[03/25 18:28:11    148s] Starting SI iteration 2
[03/25 18:28:11    148s] AAE_INFO: 1 threads acquired from CTE.
[03/25 18:28:11    148s] Calculate delays in BcWc mode...
[03/25 18:28:11    148s] Calculate delays in BcWc mode...
[03/25 18:28:11    148s] Start delay calculation (fullDC) (1 T). (MEM=1582.02)
[03/25 18:28:11    148s] End AAE Lib Interpolated Model. (MEM=1582.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:28:11    148s] Total number of fetched objects 452
[03/25 18:28:11    148s] AAE_INFO-618: Total number of nets in the design is 461,  0.0 percent of the nets selected for SI analysis
[03/25 18:28:11    148s] End delay calculation. (MEM=1582.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/25 18:28:11    148s] End delay calculation (fullDC). (MEM=1582.02 CPU=0:00:00.1 REAL=0:00:00.0)
[03/25 18:28:11    148s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1582.0M) ***
[03/25 18:28:11    148s] Critical nets number = 0.
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '0'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '0'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '0'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '0'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '0'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '2'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '0'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[03/25 18:28:11    148s] **WARN: (from .metalfill_46066.conf) Unknown option '2'!
[03/25 18:28:11    148s] **WARN: (IMPMF-126):	Layer [6] has smaller min_width(800) than the value in LEF file. Program default change to (1200)
[03/25 18:28:11    148s] **WARN: (IMPMF-5043):	Layer [6] has smaller min_length(1000) than the value in LEF file. Program default change to (1200)
[03/25 18:28:11    148s] **WARN: (IMPMF-139):	Layer [6] Active spacing(800) should be greater than min_space in LEF File. Program default change to (1000).
[03/25 18:28:11    148s] ************************
[03/25 18:28:11    148s] Timing Aware sta
[03/25 18:28:11    148s] P/G Nets: 2
[03/25 18:28:11    148s] Non-Critical Signal Nets: 428
[03/25 18:28:11    148s] Critical Signal Nets: 27
[03/25 18:28:11    148s] Clock Nets:4
[03/25 18:28:11    148s] ************************
[03/25 18:28:11    148s] Density calculation ...... Slot :   1 of   3
[03/25 18:28:11    148s] Density calculation ...... Slot :   2 of   3
[03/25 18:28:12    148s] Density calculation ...... Slot :   3 of   3
[03/25 18:28:12    148s] Density calculation ...... Slot :   1 of   3
[03/25 18:28:12    148s] Density calculation ...... Slot :   2 of   3
[03/25 18:28:12    148s] Density calculation ...... Slot :   3 of   3
[03/25 18:28:12    148s] End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:01.0, peak mem : 1674.84 megs
[03/25 18:28:12    148s] Process data during iteration   1 in region   0 of 4.
[03/25 18:28:13    150s] Process data during iteration   1 in region   1 of 4.
[03/25 18:28:13    150s] Process data during iteration   1 in region   2 of 4.
[03/25 18:28:14    150s] Process data during iteration   1 in region   3 of 4.
[03/25 18:28:14    150s] End metal filling: cpu:  0:00:02.2,  real:  0:00:03.0,  peak mem:  1807.84  megs.
[03/25 18:28:26    151s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[03/25 18:28:33    151s] <CMD> streamOut CHIP.gds -mapFile streamOut.map -merge { ./Phantom/fsa0m_a_generic_core_cic.gds ./Phantom/fsa0m_a_t33_generic_io_cic.gds ./Phantom/BONDPAD.gds} -stripes 1 -units 1000 -mode ALL
[03/25 18:28:33    151s] Finding the highest version number among the merge files
[03/25 18:28:33    151s] Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
[03/25 18:28:33    151s] Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5
[03/25 18:28:33    151s] Merge file: ./Phantom/BONDPAD.gds has version number: 5
[03/25 18:28:33    151s] 
[03/25 18:28:33    151s] Parse map file...
[03/25 18:28:33    151s] **WARN: (IMPOGDS-392):	Unknown layer contact 
[03/25 18:28:33    151s] Writing GDSII file ...
[03/25 18:28:33    151s] 	****** db unit per micron = 1000 ******
[03/25 18:28:33    151s] 	****** output gds2 file unit per micron = 1000 ******
[03/25 18:28:33    151s] 	****** unit scaling factor = 1 ******
[03/25 18:28:33    151s] Output for instance
[03/25 18:28:33    151s] Output for bump
[03/25 18:28:33    151s] Output for physical terminals
[03/25 18:28:33    151s] Output for logical terminals
[03/25 18:28:33    151s] Output for regular nets
[03/25 18:28:33    151s] Output for special nets and metal fills
[03/25 18:28:34    151s] Output for via structure generation
[03/25 18:28:34    151s] Statistics for GDS generated (version 5)
[03/25 18:28:34    151s] ----------------------------------------
[03/25 18:28:34    151s] Stream Out Layer Mapping Information:
[03/25 18:28:34    151s] GDS Layer Number          GDS Layer Name
[03/25 18:28:34    151s] ----------------------------------------
[03/25 18:28:34    151s]     235                          DIEAREA
[03/25 18:28:34    151s]     46                            metal1
[03/25 18:28:34    151s]     47                               via
[03/25 18:28:34    151s]     48                            metal2
[03/25 18:28:34    151s]     49                              via2
[03/25 18:28:34    151s]     50                            metal3
[03/25 18:28:34    151s]     51                              via3
[03/25 18:28:34    151s]     52                            metal4
[03/25 18:28:34    151s]     53                              via4
[03/25 18:28:34    151s]     54                            metal5
[03/25 18:28:34    151s]     55                              via5
[03/25 18:28:34    151s]     56                            metal6
[03/25 18:28:34    151s]     46                            metal1
[03/25 18:28:34    151s]     101                           metal1
[03/25 18:28:34    151s]     48                            metal2
[03/25 18:28:34    151s]     102                           metal2
[03/25 18:28:34    151s]     50                            metal3
[03/25 18:28:34    151s]     103                           metal3
[03/25 18:28:34    151s]     52                            metal4
[03/25 18:28:34    151s]     104                           metal4
[03/25 18:28:34    151s]     54                            metal5
[03/25 18:28:34    151s]     105                           metal5
[03/25 18:28:34    151s]     56                            metal6
[03/25 18:28:34    151s]     106                           metal6
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Stream Out Information Processed for GDS version 5:
[03/25 18:28:34    151s] Units: 1000 DBU
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Object                             Count
[03/25 18:28:34    151s] ----------------------------------------
[03/25 18:28:34    151s] Instances                           6723
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Ports/Pins                             0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Nets                                4039
[03/25 18:28:34    151s]     metal layer metal1               913
[03/25 18:28:34    151s]     metal layer metal2              2204
[03/25 18:28:34    151s]     metal layer metal3               879
[03/25 18:28:34    151s]     metal layer metal4                38
[03/25 18:28:34    151s]     metal layer metal5                 3
[03/25 18:28:34    151s]     metal layer metal6                 2
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s]     Via Instances                   1959
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Special Nets                         721
[03/25 18:28:34    151s]     metal layer metal1               585
[03/25 18:28:34    151s]     metal layer metal4                76
[03/25 18:28:34    151s]     metal layer metal5                60
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s]     Via Instances                   3102
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Metal Fills                            0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s]     Via Instances                      0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Metal FillOPCs                         0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s]     Via Instances                      0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Text                                 453
[03/25 18:28:34    151s]     metal layer metal1               172
[03/25 18:28:34    151s]     metal layer metal2               243
[03/25 18:28:34    151s]     metal layer metal3                37
[03/25 18:28:34    151s]     metal layer metal4                 1
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Blockages                              0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Custom Text                            0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Custom Box                             0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Trim Metal                             0
[03/25 18:28:34    151s] 
[03/25 18:28:34    151s] Merging with GDS libraries
[03/25 18:28:34    151s] Scanning GDS file ./Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
[03/25 18:28:34    152s] Scanning GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds to register cell name ......
[03/25 18:28:34    152s] Scanning GDS file ./Phantom/BONDPAD.gds to register cell name ......
[03/25 18:28:34    152s] Merging GDS file ./Phantom/fsa0m_a_generic_core_cic.gds ......
[03/25 18:28:34    152s] 	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
[03/25 18:28:34    152s] 	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
[03/25 18:28:34    152s] 	****** unit scaling factor = 1 ******
[03/25 18:28:34    152s] Merging GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds ......
[03/25 18:28:34    152s] 	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5.
[03/25 18:28:34    152s] 	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has units: 1000 per micron.
[03/25 18:28:34    152s] 	****** unit scaling factor = 1 ******
[03/25 18:28:34    152s] Merging GDS file ./Phantom/BONDPAD.gds ......
[03/25 18:28:34    152s] 	****** Merge file: ./Phantom/BONDPAD.gds has version number: 5.
[03/25 18:28:34    152s] 	****** Merge file: ./Phantom/BONDPAD.gds has units: 1000 per micron.
[03/25 18:28:34    152s] 	****** unit scaling factor = 1 ******
[03/25 18:28:34    152s] ######Streamout is finished!
