Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Mar 20 12:19:19 2022

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTN_EAST_IBUF
   BTN_SOUTH_IBUF
   ROT_A_IBUF
   ROT_B_IBUF
   ROT_CENTER_IBUF
   SW<0>_IBUF
   SW<1>_IBUF
   SW<2>_IBUF
   SW<3>_IBUF


