[   10.113168] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.397469] RTW: start auth
[   10.402855] RTW: auth success, start assoc
[   10.408053] RTW: assoc success
[   10.408145] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.409747] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.409758] RTW: mac_id : 0
[   10.409763] RTW: wireless_mode : 0x0b
[   10.409769] RTW: mimo_type : 0
[   10.409775] RTW: static smps : N
[   10.409781] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.409786] RTW: rate_id : 3
[   10.409792] RTW: rssi : -1 (%), rssi_level : 0
[   10.409798] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.409804] RTW: disable_ra : N, disable_pt : N
[   10.409809] RTW: is_noisy : N
[   10.409815] RTW: txrx_state : 0
[   10.409821] RTW: curr_tx_rate : CCK_1M (L)
[   10.409827] RTW: curr_tx_bw : 20MHz
[   10.409832] RTW: curr_retry_ratio : 0
[   10.409838] RTW: ra_mask : 0x00000000000fffff
[   10.409838] 
[   10.412895] RTW: recv eapol packet 1/4
[   10.414055] RTW: send eapol packet 2/4
[   10.421739] RTW: recv eapol packet 3/4
[   10.422121] RTW: send eapol packet 4/4
[   10.423286] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.423569] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.268062] codec_codec_ctl: set repaly channel...
[   13.268100] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.268107] codec_codec_ctl: set sample rate...
[   13.268193] codec_codec_ctl: set device...
[   13.499189] codec_set_device: set device: speaker...
[  360.446989] RTW: recv eapol packet - WPA Group Key 1/2
[  360.447599] RTW: send eapol packet - WPA Group Key 2/2
[  360.447855] RTW: set group key camid:2, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[  431.357104] ISP Register Monitor v1.3 initializing
[  431.357245] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  431.384932] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  431.386499] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  431.386637] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  433.353820] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  433.356327] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  433.356346] *** PROBE: ISP device allocated successfully: 85c00000 ***
[  433.356362] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  433.356368] *** PROBE: ISP device mutex and spinlock initialized ***
[  433.356375] *** PROBE: Event callback structure initialized at 0x81154680 (offset 0xc from isp_dev) ***
[  433.356385] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  433.356393] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  433.356399] *** PROBE: Platform data: c06b65c0 ***
[  433.356404] *** PROBE: Platform data validation passed ***
[  433.356410] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  433.356416] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  433.356422] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  433.356428] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  433.356433] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  433.377321] All ISP subdev platform drivers registered successfully
[  433.381879] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  433.381893] *** Registering platform device 0 from platform data ***
[  433.387566] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  433.387581] *** tx_isp_subdev_init: pdev=c06b62a0, sd=853fc000, ops=c06b68c0 ***
[  433.387588] *** tx_isp_subdev_init: ourISPdev=85c00000 ***
[  433.387595] *** tx_isp_subdev_init: ops=c06b68c0, ops->core=c06b68f4 ***
[  433.387601] *** tx_isp_subdev_init: ops->core->init=c066c1c8 ***
[  433.387608] *** tx_isp_subdev_init: Set sd->dev=c06b62b0, sd->pdev=c06b62a0 ***
[  433.387614] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  433.387621] tx_isp_module_init: Module initialized for isp-w00
[  433.387627] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  433.387633] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  433.387640] tx_isp_subdev_init: platform_get_resource returned c06b6398 for device isp-w00
[  433.387648] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  433.387658] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  433.387664] isp_subdev_init_clks: Using platform data clock arrays: c06b6388
[  433.387670] isp_subdev_init_clks: Using platform data clock configs
[  433.387678] Platform data clock[0]: name=cgu_isp, rate=100000000
[  433.387689] Clock cgu_isp: set rate 100000000 Hz, result=0
[  433.387696] Clock cgu_isp enabled successfully
[  433.387703] Platform data clock[1]: name=isp, rate=65535
[  433.387711] Clock isp enabled successfully
[  433.390130] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  433.390144] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  433.390154] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.390163] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  433.390173] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.390183] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  433.390196] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.390206] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.390215] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  433.390225] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  433.390234] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  433.390245] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  433.390254] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  433.390264] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  433.390273] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  433.390282] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  433.390292] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  433.390302] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  433.390312] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  433.390322] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  433.390332] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  433.392236] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  433.392251] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  433.392262] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  433.392271] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392280] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392290] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  433.392300] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  433.392310] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  433.392335] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  433.392344] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  433.392356] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  433.392365] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392376] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392386] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392395] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  433.392404] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392414] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.392424] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  433.392434] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  433.392444] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  433.392697] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  433.392706] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  433.392716] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  433.392726] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  433.392735] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  433.392744] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  433.392754] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  433.392764] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  433.392773] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  433.392783] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  433.392792] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  433.392802] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  433.392811] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  433.392820] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  433.392831] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  433.392840] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  433.392851] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  433.392860] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  433.392870] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  433.392880] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  433.392889] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  433.409724] CPM clock gates configured
[  433.409738] isp_subdev_init_clks: Successfully initialized 2 clocks
[  433.409748] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b62a0, sd=853fc000, ourISPdev=85c00000 ***
[  433.409757] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85c00000 ***
[  433.409763] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  433.409768] *** DEBUG: About to check device name matches ***
[  433.409774] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  433.409782] *** LINKED CSI device: 853fc000, regs: b0022000 ***
[  433.409788] *** CSI PROBE: Set dev_priv to csi_dev 853fc000 AFTER subdev_init ***
[  433.409795] *** CSI PROBE: Set host_priv to csi_dev 853fc000 AFTER subdev_init ***
[  433.409801] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  433.409808] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  433.409832] *** Platform device 0 (isp-w00) registered successfully ***
[  433.409839] *** Registering platform device 1 from platform data ***
[  433.412255] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  433.412269] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  433.412276] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  433.412282] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  433.412289] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  433.412295] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  433.412301] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  433.412306] *** VIC will operate in FULL mode with complete buffer operations ***
[  433.412312] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  433.412320] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  433.412326] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  433.412332] *** VIC PROBE: Stored vic_dev pointer 85a4e000 in subdev dev_priv ***
[  433.412338] *** VIC PROBE: Set host_priv to vic_dev 85a4e000 for Binary Ninja compatibility ***
[  433.412344] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  433.412352] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  433.412360] *** tx_isp_subdev_init: pdev=c06b63b8, sd=85a4e000, ops=c06b6840 ***
[  433.412366] *** tx_isp_subdev_init: ourISPdev=85c00000 ***
[  433.412374] *** tx_isp_subdev_init: ops=c06b6840, ops->core=c06b685c ***
[  433.412380] *** tx_isp_subdev_init: ops->core->init=c0681f84 ***
[  433.412386] *** tx_isp_subdev_init: Set sd->dev=c06b63c8, sd->pdev=c06b63b8 ***
[  433.412394] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  433.412400] tx_isp_module_init: Module initialized for isp-w02
[  433.412406] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  433.412414] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  433.412421] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  433.412431] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-w02, dev_id=85c00000) ***
[  433.412439] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674a18, thread=c0667584 ***
[  433.418017] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  433.418029] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  433.418036] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  433.418045] tx_isp_subdev_init: platform_get_resource returned c06b64b0 for device isp-w02
[  433.418054] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  433.418171] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  433.418178] isp_subdev_init_clks: Using platform data clock arrays: c06b64a0
[  433.418193] isp_subdev_init_clks: Using platform data clock configs
[  433.418202] Platform data clock[0]: name=cgu_isp, rate=100000000
[  433.418211] Clock cgu_isp: set rate 100000000 Hz, result=0
[  433.418217] Clock cgu_isp enabled successfully
[  433.418224] Platform data clock[1]: name=isp, rate=65535
[  433.418231] Clock isp enabled successfully
[  433.439707] CPM clock gates configured
[  433.439721] isp_subdev_init_clks: Successfully initialized 2 clocks
[  433.439732] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b63b8, sd=85a4e000, ourISPdev=85c00000 ***
[  433.439740] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85c00000 ***
[  433.439746] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  433.439752] *** DEBUG: About to check device name matches ***
[  433.439757] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  433.439764] *** DEBUG: Retrieved vic_dev from subdev data: 85a4e000 ***
[  433.439770] *** DEBUG: About to set ourISPdev->vic_dev = 85a4e000 ***
[  433.439776] *** DEBUG: ourISPdev before linking: 85c00000 ***
[  433.439782] *** DEBUG: ourISPdev->vic_dev set to: 85a4e000 ***
[  433.439788] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  433.439793] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  433.439799] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  433.439807] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  433.439813] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  433.439818] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  433.439824] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  433.439848] *** Platform device 1 (isp-w02) registered successfully ***
[  433.439855] *** Registering platform device 2 from platform data ***
[  433.442567] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  433.442583] *** tx_isp_subdev_init: pdev=c06b61c8, sd=8520ea00, ops=c06b7724 ***
[  433.442589] *** tx_isp_subdev_init: ourISPdev=85c00000 ***
[  433.442596] *** tx_isp_subdev_init: ops=c06b7724, ops->core=c06b7744 ***
[  433.442602] *** tx_isp_subdev_init: ops->core->init=c068e540 ***
[  433.442610] *** tx_isp_subdev_init: Set sd->dev=c06b61d8, sd->pdev=c06b61c8 ***
[  433.442616] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7724 ***
[  433.442623] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b68c0 ***
[  433.442630] tx_isp_module_init: Module initialized for isp-w01
[  433.442635] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  433.442644] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b61c8, sd=8520ea00, ourISPdev=85c00000 ***
[  433.442651] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85c00000 ***
[  433.442657] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  433.442662] *** DEBUG: About to check device name matches ***
[  433.442668] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  433.442674] *** LINKED VIN device: 8520ea00 ***
[  433.442682] *** VIN SUBDEV OPS CONFIGURED: core=c06b7744, video=c06b7738, s_stream=c068e738 ***
[  433.442689] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  433.442696] *** VIN PROBE: Set dev_priv to vin_dev 8520ea00 AFTER subdev_init ***
[  433.442702] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  433.442721] *** Platform device 2 (isp-w01) registered successfully ***
[  433.442728] *** Registering platform device 3 from platform data ***
[  433.449930] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  433.449946] *** tx_isp_subdev_init: pdev=c06b6088, sd=8520ee00, ops=c06b6974 ***
[  433.449952] *** tx_isp_subdev_init: ourISPdev=85c00000 ***
[  433.449960] *** tx_isp_subdev_init: ops=c06b6974, ops->core=c06bd7fc ***
[  433.449965] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  433.449972] *** tx_isp_subdev_init: Set sd->dev=c06b6098, sd->pdev=c06b6088 ***
[  433.449979] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6974 ***
[  433.449986] *** tx_isp_subdev_init: ops->sensor=c06bd7f0, csi_subdev_ops=c06b68c0 ***
[  433.449992] tx_isp_module_init: Module initialized for isp-fs
[  433.449998] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  433.450004] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  433.450012] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  433.450018] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  433.450025] *** FS PROBE: Set dev_priv to fs_dev 8520ee00 AFTER subdev_init ***
[  433.450032] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  433.450052] *** Platform device 3 (isp-fs) registered successfully ***
[  433.450059] *** Registering platform device 4 from platform data ***
[  433.452636] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  433.452650] *** tx_isp_create_core_device: Creating ISP core device ***
[  433.452660] *** tx_isp_create_core_device: Core device created successfully: 85a4e400 ***
[  433.452666] *** CORE PROBE: Set dev_priv to core_dev 85a4e400 ***
[  433.452672] *** CORE PROBE: Set host_priv to core_dev 85a4e400 - PREVENTS BadVA CRASH ***
[  433.452680] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  433.452687] *** tx_isp_subdev_init: pdev=c06b5f50, sd=85a4e400, ops=c06b6678 ***
[  433.452694] *** tx_isp_subdev_init: ourISPdev=85c00000 ***
[  433.452701] *** tx_isp_subdev_init: ops=c06b6678, ops->core=c06b66a4 ***
[  433.452707] *** tx_isp_subdev_init: ops->core->init=c067ead0 ***
[  433.452714] *** tx_isp_subdev_init: Set sd->dev=c06b5f60, sd->pdev=c06b5f50 ***
[  433.452721] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  433.452727] tx_isp_module_init: Module initialized for isp-m0
[  433.452733] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  433.452742] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  433.452748] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  433.452758] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=85c00000) ***
[  433.452767] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[  433.455034] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  433.455045] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  433.455052] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  433.455062] tx_isp_subdev_init: platform_get_resource returned c06b6050 for device isp-m0
[  433.455090] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  433.455102] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  433.455108] isp_subdev_init_clks: Using platform data clock arrays: c06b6038
[  433.455114] isp_subdev_init_clks: Using platform data clock configs
[  433.455122] Platform data clock[0]: name=cgu_isp, rate=100000000
[  433.455132] Clock cgu_isp: set rate 100000000 Hz, result=0
[  433.455138] Clock cgu_isp enabled successfully
[  433.455144] Platform data clock[1]: name=isp, rate=65535
[  433.455152] Clock isp enabled successfully
[  433.455158] Platform data clock[2]: name=csi, rate=65535
[  433.455166] Clock csi enabled successfully
[  433.457630] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  433.457643] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  433.457653] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  433.457662] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  433.457675] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  433.457684] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  433.457694] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  433.457704] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  433.457716] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  433.457726] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  433.457735] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  433.457744] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  433.457754] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  433.457764] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  433.457773] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  433.457782] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  433.457792] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  433.457801] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  433.457811] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  433.457820] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  433.457830] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  433.457839] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  433.457848] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  433.457858] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  433.457868] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  433.457877] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  433.457887] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  433.457902] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  433.457912] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  433.457922] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  433.460919] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  433.460932] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  433.460942] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  433.479714] CPM clock gates configured
[  433.479728] isp_subdev_init_clks: Successfully initialized 3 clocks
[  433.479738] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5f50, sd=85a4e400, ourISPdev=85c00000 ***
[  433.479747] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85c00000 ***
[  433.479753] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  433.479758] *** DEBUG: About to check device name matches ***
[  433.479765] *** DEBUG: CORE device name matched! Setting up Core device ***
[  433.479771] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  433.479779] *** tx_isp_link_core_device: Linking core device 85a4e400 to ISP device 85c00000 ***
[  433.479785] *** tx_isp_link_core_device: Core device linked successfully ***
[  433.479792] *** Core subdev already registered at slot 3: 85a4e400 ***
[  433.479798] *** LINKED CORE device: 85a4e400 ***
[  433.479803] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  433.479808] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  433.479815] *** tx_isp_core_device_init: Initializing core device: 85a4e400 ***
[  433.479836] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  433.479842] *** tx_isp_core_device_init: Core device initialized successfully ***
[  433.479848] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  433.479855] *** tx_isp_link_core_device: Linking core device 85a4e400 to ISP device 85c00000 ***
[  433.479861] *** tx_isp_link_core_device: Core device linked successfully ***
[  433.479868] *** Core subdev already registered at slot 3: 85a4e400 ***
[  433.479881] *** tx_isp_core_probe: Assigned frame_channels=85a4e800 to core_dev ***
[  433.479887] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  433.479893] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  433.479898] *** tx_isp_core_probe: Calling sensor_early_init ***
[  433.479904] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  433.479910] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  433.479916] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  433.479923] ispcore_slake_module: VIC device=85a4e000, state=1ispcore_slake_module: Processing subdevices
[  433.479932] *** DEBUG: isp_dev=85c00000, isp_dev->subdevs=85c03274 ***<6>[  433.479940] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  433.479947] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  433.479954] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  433.479959] ispcore_slake_module: CSI slake success
[  433.479963] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  433.479970] *** tx_isp_vic_slake_subdev: ENTRY - sd=85a4e000 ***
[  433.479976] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85a4e000, current state=1 ***
[  433.479983] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  433.479988] ispcore_slake_module: VIC slake success
[  433.479994] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  433.479999] ispcore_slake_module: Managing ISP clocks
[  433.480003] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  433.480011] ispcore_slake_module: Complete, result=0<6>[  433.480016] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  433.480022] *** tx_isp_core_probe: Core device setup complete ***
[  433.480028] ***   - Core device: 85a4e400 ***
[  433.480033] ***   - Channel count: 6 ***
[  433.480039] ***   - Linked to ISP device: 85c00000 ***
[  433.480044] *** tx_isp_core_probe: Initializing core tuning system ***
[  433.480050] isp_core_tuning_init: Initializing tuning data structure
[  433.480062] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  433.480068] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  433.480074] *** SAFE: mode_flag properly initialized using struct member access ***
[  433.480079] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  433.480084] *** tx_isp_core_probe: Set platform driver data ***
[  433.480090] *** tx_isp_core_probe: Set global core device reference ***
[  433.480096] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  433.480101] ***   - Core device: 85a4e400 ***
[  433.480107] ***   - Tuning device: 84bf6000 ***
[  433.480112] *** tx_isp_core_probe: Creating frame channel devices ***
[  433.480118] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  433.482994] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  433.489906] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  433.492425] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  433.499898] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  433.499909] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  433.499915] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  433.499920] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  433.499927] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  433.499935] tisp_code_create_tuning_node: Allocated dynamic major 251
[  433.504924] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  433.504935] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  433.504941] *** tx_isp_core_probe: Core probe completed successfully ***
[  433.504962] *** Platform device 4 (isp-m0) registered successfully ***
[  433.504968] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  433.504991] *** Created /proc/jz/isp directory ***
[  433.504999] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  433.505009] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  433.505015] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  433.505023] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683fb4 ***
[  433.505030] *** PROC ENTRY FIX: Using ISP device 85c00000 instead of VIC device 85a4e000 for isp-w02 ***
[  433.505039] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  433.505046] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  433.505054] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  433.505064] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  433.505073] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  433.505079] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  433.505084] *** Misc device registration handled via main tx-isp device ***
[  433.505090] *** Misc device registration handled via main tx-isp device ***
[  433.505095] *** Misc device registration handled via main tx-isp device ***
[  433.505101] *** Misc device registration handled via main tx-isp device ***
[  433.505106] *** Misc device registration handled via main tx-isp device ***
[  433.505112] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  433.505121] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  433.505129] *** Frame channel 1 initialized: 640x360, state=2 ***
[  433.505134] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  433.505141] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85a4e000 ***
[  433.505147] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  433.505152] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  433.505159] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  433.505167] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  433.505172] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  433.505178] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  433.505184] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  433.505189] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  433.505195] *** PROBE: Binary Ninja reference implementation complete ***
[  433.506887] *** tx_isp_init: Platform device and driver registered successfully ***
[  433.539719] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  433.541557] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  433.541598] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  433.541608] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  434.389922] === gc2053 SENSOR MODULE INIT ===
[  434.392441] gc2053 I2C driver registered, waiting for device creation by ISP
[  436.819999] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  436.820013] === ISP Subdevice Array Status ===
[  436.820021]   [0]: isp-w00 (sd=853fc000)
[  436.820029]   [1]: isp-w02 (sd=85a4e000)
[  436.820035]   [2]: isp-w01 (sd=8520ea00)
[  436.820042]   [3]: isp-m0 (sd=85a4e400)
[  436.820047]   [4]: (empty)
[  436.820053]   [5]: (empty)
[  436.820058]   [6]: (empty)
[  436.820063]   [7]: (empty)
[  436.820068]   [8]: (empty)
[  436.820073]   [9]: (empty)
[  436.820078]   [10]: (empty)
[  436.820083]   [11]: (empty)
[  436.820089]   [12]: (empty)
[  436.820094]   [13]: (empty)
[  436.820099]   [14]: (empty)
[  436.820104]   [15]: (empty)
[  436.820109] === End Subdevice Array ===
[  436.820115] *** tx_isp_open: Found core subdev 85a4e400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  436.820123] *** DEBUG: core_sd->dev_priv=85a4e400, core_sd->host_priv=85a4e400 ***
[  436.820130] *** DEBUG: core_sd->pdev=c06b5f50, core_sd->ops=c06b6678 ***
[  436.820137] *** ispcore_core_ops_init: ENTRY - sd=85a4e400, on=1 ***
[  436.820144] *** ispcore_core_ops_init: sd->dev_priv=85a4e400, sd->host_priv=85a4e400 ***
[  436.820151] *** ispcore_core_ops_init: sd->pdev=c06b5f50, sd->ops=c06b6678 ***
[  436.820157] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  436.820163] *** ispcore_core_ops_init: ISP device=85c00000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  436.820172] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  436.820178] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  436.820183] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  436.820189] *** ispcore_core_ops_init: s0 (core_dev) = 85a4e400 from sd->host_priv ***
[  436.820196] ispcore_core_ops_init: core_dev=85a4e400, vic_dev=85a4e000, vic_state=1
[  436.820201] ispcore_core_ops_init: Complete, result=0<6>[  436.820207] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  436.820213] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  436.820565] ISP IOCTL: cmd=0x805056c1 arg=0x775d6d60
[  436.820581] subdev_sensor_ops_ioctl: cmd=0x2000000
[  436.820587] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  436.820593] *** Creating I2C sensor device on adapter 0 ***
[  436.820601] *** Creating I2C device: gc2053 at 0x37 ***
[  436.820607] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  436.820615] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  436.820621] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  436.831435] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  436.831750] === GC2053 SENSOR PROBE START ===
[  436.831766] sensor_probe: client=8556cd00, addr=0x37, adapter=84074c10 (i2c0)
[  436.831772] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  436.831778] Requesting reset GPIO 18
[  436.831787] GPIO reset sequence: HIGH -> LOW -> HIGH
[  437.059740] GPIO reset sequence completed successfully
[  437.059753] === GPIO INITIALIZATION COMPLETE ===
[  437.059764] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  437.059779] sensor_probe: data_interface=1, sensor_max_fps=30
[  437.059784] sensor_probe: MIPI 30fps
[  437.059792] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  437.059800] *** tx_isp_subdev_init: pdev=c06e0168, sd=85f87400, ops=c06e0248 ***
[  437.059806] *** tx_isp_subdev_init: ourISPdev=85c00000 ***
[  437.059814] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[  437.059820] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[  437.059827] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[  437.059834] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[  437.059840] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  437.059847] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f87400 ***
[  437.059854] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[  437.059860] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  437.059866] tx_isp_module_init: Module initialized for (null)
[  437.059872] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  437.059881] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=85f87400, ourISPdev=85c00000 ***
[  437.059888] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85c00000 ***
[  437.059894] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  437.059899] *** DEBUG: About to check device name matches ***
[  437.059906] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  437.059913] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  437.059920] *** SENSOR subdev: 85f87400, ops: c06e0248 ***
[  437.059926] *** SENSOR ops->sensor: c06e025c ***
[  437.059931] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  437.059937] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  437.060010] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  437.060018] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  437.060025] sensor_probe: I2C client association complete
[  437.060034]   sd=85f87400, client=8556cd00, addr=0x37, adapter=i2c0
[  437.060040] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  437.060048] sensor_read: reg=0xf0, client=8556cd00, adapter=i2c0, addr=0x37
[  437.060545] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  437.060553] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  437.060559] *** SUCCESS: I2C communication working after GPIO reset! ***
[  437.060567] sensor_read: reg=0xf1, client=8556cd00, adapter=i2c0, addr=0x37
[  437.061066] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  437.061074] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  437.061080] === I2C COMMUNICATION TEST COMPLETE ===
[  437.061087] Registering gc2053 with ISP framework (sd=85f87400, sensor=85f87400)
[  437.061093] gc2053 registered with ISP framework successfully
[  437.061114] *** MIPS-SAFE: I2C device created successfully at 0x8556cd00 ***
[  437.061122] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  437.061128] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  437.061136] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  437.061142] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  437.061178] ISP IOCTL: cmd=0xc050561a arg=0x7f97f898
[  437.061185] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  437.061192] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  437.061200] ISP IOCTL: cmd=0xc050561a arg=0x7f97f898
[  437.061206] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  437.061212] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  437.061220] ISP IOCTL: cmd=0xc0045627 arg=0x7f97f8f0
[  437.061230] ISP IOCTL: cmd=0x800856d5 arg=0x7f97f8e8
[  437.061236] TX_ISP_GET_BUF: IOCTL handler called
[  437.061243] TX_ISP_GET_BUF: core_dev=85a4e400, isp_dev=85c00000
[  437.061250] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  437.061257] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  437.135165] ISP IOCTL: cmd=0x800856d4 arg=0x7f97f8e8
[  437.135180] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  437.139777] ISP IOCTL: cmd=0x40045626 arg=0x7f97f900
[  437.139792] subdev_sensor_ops_ioctl: cmd=0x2000003
[  437.139798] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  437.139805] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  437.139811] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  437.139820] ISP IOCTL: cmd=0x80045612 arg=0x0
[  437.139827] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  437.139833] === ISP Subdevice Array Status ===
[  437.139841]   [0]: isp-w00 (sd=853fc000)
[  437.139848]   [1]: isp-w02 (sd=85a4e000)
[  437.139854]   [2]: isp-w01 (sd=8520ea00)
[  437.139862]   [3]: isp-m0 (sd=85a4e400)
[  437.139868]   [4]: gc2053 (sd=85f87400)
[  437.139875]   [5]: gc2053 (sd=85f87400)
[  437.139880]   [6]: (empty)
[  437.139885]   [7]: (empty)
[  437.139890]   [8]: (empty)
[  437.139896]   [9]: (empty)
[  437.139901]   [10]: (empty)
[  437.139906]   [11]: (empty)
[  437.139911]   [12]: (empty)
[  437.139916]   [13]: (empty)
[  437.139922]   [14]: (empty)
[  437.139927]   [15]: (empty)
[  437.139932] === End Subdevice Array ===
[  437.139937] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  437.139943] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  437.139948] *** ispcore_activate_module: Fixed for our struct layouts ***
[  437.139954] *** VIC device in state 1, proceeding with activation ***
[  437.139961] *** CLOCK CONFIGURATION SECTION: clk_array=85f98000, clk_count=2 ***
[  437.139968] Clock 0 set to 100000000 Hz
[  437.139974] Clock 0 enabled
[  437.139981] Clock 1 set to 100000000 Hz
[  437.139986] Clock 1 enabled
[  437.139991] *** SUBDEVICE VALIDATION SECTION ***
[  437.139996] VIC device state set to 2 (activated)
[  437.140002] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  437.140007] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  437.140012] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  437.140018] *** SUBDEVICE INITIALIZATION LOOP ***
[  437.140023] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  437.140030] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  437.140037] *** SENSOR_INIT: gc2053 enable=1 ***
[  437.140045] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  437.140052] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[  437.140062] sensor_write: reg=0xfe val=0x80, client=8556cd00, adapter=i2c0, addr=0x37
[  437.140382] sensor_write: reg=0xfe val=0x80 SUCCESS
[  437.140390] sensor_write_array: reg[1] 0xfe=0x80 OK
[  437.140398] sensor_write: reg=0xfe val=0x80, client=8556cd00, adapter=i2c0, addr=0x37
[  437.140776] sensor_write: reg=0xfe val=0x80 SUCCESS
[  437.140784] sensor_write_array: reg[2] 0xfe=0x80 OK
[  437.140792] sensor_write: reg=0xfe val=0x80, client=8556cd00, adapter=i2c0, addr=0x37
[  437.141110] sensor_write: reg=0xfe val=0x80 SUCCESS
[  437.141117] sensor_write_array: reg[3] 0xfe=0x80 OK
[  437.141126] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.141437] sensor_write: reg=0xfe val=0x00 SUCCESS
[  437.141444] sensor_write_array: reg[4] 0xfe=0x00 OK
[  437.141452] sensor_write: reg=0xf2 val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.141771] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  437.141778] sensor_write_array: reg[5] 0xf2=0x00 OK
[  437.141786] sensor_write: reg=0xf3 val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.142100] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  437.142107] sensor_write_array: reg[6] 0xf3=0x00 OK
[  437.142116] sensor_write: reg=0xf4 val=0x36, client=8556cd00, adapter=i2c0, addr=0x37
[  437.142428] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  437.142436] sensor_write_array: reg[7] 0xf4=0x36 OK
[  437.142444] sensor_write: reg=0xf5 val=0xc0, client=8556cd00, adapter=i2c0, addr=0x37
[  437.142757] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  437.142764] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  437.142773] sensor_write: reg=0xf6 val=0x44, client=8556cd00, adapter=i2c0, addr=0x37
[  437.149772] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  437.149785] sensor_write_array: reg[9] 0xf6=0x44 OK
[  437.149796] sensor_write: reg=0xf7 val=0x01, client=8556cd00, adapter=i2c0, addr=0x37
[  437.150112] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  437.150120] sensor_write_array: reg[10] 0xf7=0x01 OK
[  437.150129] sensor_write: reg=0xf8 val=0x68, client=8556cd00, adapter=i2c0, addr=0x37
[  437.150446] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  437.150455] sensor_write: reg=0xf9 val=0x40, client=8556cd00, adapter=i2c0, addr=0x37
[  437.150823] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  437.150833] sensor_write: reg=0xfc val=0x8e, client=8556cd00, adapter=i2c0, addr=0x37
[  437.151148] sensor_write: reg=0xfc val=0x8e SUCCESS
[  437.151158] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.151471] sensor_write: reg=0xfe val=0x00 SUCCESS
[  437.151480] sensor_write: reg=0x87 val=0x18, client=8556cd00, adapter=i2c0, addr=0x37
[  437.151794] sensor_write: reg=0x87 val=0x18 SUCCESS
[  437.151802] sensor_write: reg=0xee val=0x30, client=8556cd00, adapter=i2c0, addr=0x37
[  437.152116] sensor_write: reg=0xee val=0x30 SUCCESS
[  437.152124] sensor_write: reg=0xd0 val=0xb7, client=8556cd00, adapter=i2c0, addr=0x37
[  437.152438] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  437.152446] sensor_write: reg=0x03 val=0x04, client=8556cd00, adapter=i2c0, addr=0x37
[  437.152759] sensor_write: reg=0x03 val=0x04 SUCCESS
[  437.152768] sensor_write: reg=0x04 val=0x60, client=8556cd00, adapter=i2c0, addr=0x37
[  437.153080] sensor_write: reg=0x04 val=0x60 SUCCESS
[  437.153089] sensor_write: reg=0x05 val=0x04, client=8556cd00, adapter=i2c0, addr=0x37
[  437.153402] sensor_write: reg=0x05 val=0x04 SUCCESS
[  437.153410] sensor_write: reg=0x06 val=0x4c, client=8556cd00, adapter=i2c0, addr=0x37
[  437.153724] sensor_write: reg=0x06 val=0x4c SUCCESS
[  437.153732] sensor_write: reg=0x07 val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.154045] sensor_write: reg=0x07 val=0x00 SUCCESS
[  437.154054] sensor_write: reg=0x08 val=0x11, client=8556cd00, adapter=i2c0, addr=0x37
[  437.154367] sensor_write: reg=0x08 val=0x11 SUCCESS
[  437.154375] sensor_write: reg=0x09 val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.154688] sensor_write: reg=0x09 val=0x00 SUCCESS
[  437.154696] sensor_write: reg=0x0a val=0x02, client=8556cd00, adapter=i2c0, addr=0x37
[  437.155010] sensor_write: reg=0x0a val=0x02 SUCCESS
[  437.155018] sensor_write: reg=0x0b val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.155331] sensor_write: reg=0x0b val=0x00 SUCCESS
[  437.155340] sensor_write: reg=0x0c val=0x02, client=8556cd00, adapter=i2c0, addr=0x37
[  437.155652] sensor_write: reg=0x0c val=0x02 SUCCESS
[  437.155661] sensor_write: reg=0x0d val=0x04, client=8556cd00, adapter=i2c0, addr=0x37
[  437.155974] sensor_write: reg=0x0d val=0x04 SUCCESS
[  437.155982] sensor_write: reg=0x0e val=0x40, client=8556cd00, adapter=i2c0, addr=0x37
[  437.159902] sensor_write: reg=0x0e val=0x40 SUCCESS
[  437.159918] sensor_write: reg=0x12 val=0xe2, client=8556cd00, adapter=i2c0, addr=0x37
[  437.160234] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  437.160244] sensor_write: reg=0x13 val=0x16, client=8556cd00, adapter=i2c0, addr=0x37
[  437.160560] sensor_write: reg=0x13 val=0x16 SUCCESS
[  437.160568] sensor_write: reg=0x19 val=0x0a, client=8556cd00, adapter=i2c0, addr=0x37
[  437.160940] sensor_write: reg=0x19 val=0x0a SUCCESS
[  437.160950] sensor_write: reg=0x21 val=0x1c, client=8556cd00, adapter=i2c0, addr=0x37
[  437.161265] sensor_write: reg=0x21 val=0x1c SUCCESS
[  437.161274] sensor_write: reg=0x28 val=0x0a, client=8556cd00, adapter=i2c0, addr=0x37
[  437.161588] sensor_write: reg=0x28 val=0x0a SUCCESS
[  437.161596] sensor_write: reg=0x29 val=0x24, client=8556cd00, adapter=i2c0, addr=0x37
[  437.161910] sensor_write: reg=0x29 val=0x24 SUCCESS
[  437.161918] sensor_write: reg=0x2b val=0x04, client=8556cd00, adapter=i2c0, addr=0x37
[  437.162232] sensor_write: reg=0x2b val=0x04 SUCCESS
[  437.162241] sensor_write: reg=0x32 val=0xf8, client=8556cd00, adapter=i2c0, addr=0x37
[  437.162554] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  437.162562] sensor_write: reg=0x37 val=0x03, client=8556cd00, adapter=i2c0, addr=0x37
[  437.162876] sensor_write: reg=0x37 val=0x03 SUCCESS
[  437.162884] sensor_write: reg=0x39 val=0x15, client=8556cd00, adapter=i2c0, addr=0x37
[  437.169765] sensor_write: reg=0x39 val=0x15 SUCCESS
[  437.169780] sensor_write: reg=0x43 val=0x07, client=8556cd00, adapter=i2c0, addr=0x37
[  437.170100] sensor_write: reg=0x43 val=0x07 SUCCESS
[  437.170108] sensor_write: reg=0x44 val=0x40, client=8556cd00, adapter=i2c0, addr=0x37
[  437.170426] sensor_write: reg=0x44 val=0x40 SUCCESS
[  437.170436] sensor_write: reg=0x46 val=0x0b, client=8556cd00, adapter=i2c0, addr=0x37
[  437.170747] sensor_write: reg=0x46 val=0x0b SUCCESS
d[  437.170756] sensor_write: reg=0x4b val=0x20, client=8556cd00, adapter=i2c0, addr=0x37
[  437.171058] sensor_write: reg=0x4b val=0x20 SUCCESS
[  437.171068] sensor_write: reg=0x4e val=0x08, client=8556cd00, adapter=i2c0, addr=0x37
[  437.171380] sensor_write: reg=0x4e val=0x08 SUCCESS
[  437.171389] sensor_write: reg=0x55 val=0x20, client=8556cd00, adapter=i2c0, addr=0x37
[  437.171700] sensor_write: reg=0x55 val=0x20 SUCCESS
[  437.171709] sensor_write: reg=0x66 val=0x05, client=8556cd00, adapter=i2c0, addr=0x37
[  437.172023] sensor_write: reg=0x66 val=0x05 SUCCESS
[  437.172032] sensor_write: reg=0x67 val=0x05, client=8556cd00, adapter=i2c0, addr=0x37
[  437.172346] sensor_write: reg=0x67 val=0x05 SUCCESS
[  437.172354] sensor_write: reg=0x77 val=0x01, client=8556cd00, adapter=i2c0, addr=0x37
[  437.172668] sensor_write: reg=0x77 val=0x01 SUCCESS
[  437.172676] sensor_write: reg=0x78 val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.172990] sensor_write: reg=0x78 val=0x00 SUCCESS
[  437.172998] sensor_write: reg=0x7c val=0x93, client=8556cd00, adapter=i2c0, addr=0x37
[  437.173312] sensor_write: reg=0x7c val=0x93 SUCCESS
[  437.173319] sensor_write_array: reg[50] 0x7c=0x93 OK
[  437.173328] sensor_write: reg=0x8c val=0x12, client=8556cd00, adapter=i2c0, addr=0x37
[  437.173641] sensor_write: reg=0x8c val=0x12 SUCCESS
[  437.173650] sensor_write: reg=0x8d val=0x92, client=8556cd00, adapter=i2c0, addr=0x37
[  437.173963] sensor_write: reg=0x8d val=0x92 SUCCESS
[  437.173972] sensor_write: reg=0x90 val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  437.176048] sensor_write: reg=0x90 val=0x00 SUCCESS
[  437.176060] sensor_write: reg=0x41 val=0x04, client=8556cd00, adapter=i2c0, addr=0x37
[  437.176376] sensor_write: reg=0x41 val=0x04 SUCCESS
[  437.176386] sensor_write: reg=0x42 val=0x9d, client=8556cd00, adapter=i2c0, addr=0x37
[  437.176717] sensor_write: reg=0x42 val=0x9d SUCCESS
[  437.176726] sensor_write: reg=0x9d val=0x10, client=8556cd00, adapter=i2c0, addr=0x37
[  437.177042] sensor_write: reg=0x9d val=0x10 SUCCESS
[  437.177052] sensor_write: reg=0xce val=0x7c, client=8556cd00, adapter=i2c0, addr=0x37
[  437.177366] sensor_write: reg=0xce val=0x7c SUCCESS
[  437.177374] sensor_write: reg=0xd2 val=0x41, client=8556cd00, adapter=i2c0, addr=0x37
[  437.181042] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  437.181058] sensor_write: reg=0xd3 val=0xdc, client=8556cd00, adapter=i2c0, addr=0x37
[  437.181377] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  437.181386] sensor_write: reg=0xe6 val=0x50, client=8556cd00, adapter=i2c0, addr=0x37
[  437.181698] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  437.181707] sensor_write: reg=0xb6 val=0xc0, client=8556cd00, adapter=i2c0, addr=0x37
[  437.182024] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  437.182034] sensor_write: reg=0xb0 val=0x70, client=8556cd00, adapter=i2c0, addr=0x37
[  437.182348] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  437.182356] sensor_write: reg=0xb1 val=0x01, client=8556cd00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  437.418852] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  437.418858] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  437.418866] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  437.418872] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  437.418880] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  437.418887] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  437.418894] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  437.418900] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  437.418908] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  437.420871] tiziano_adr_params_refresh: Refreshing ADR parameters
[  437.420886] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  437.420891] tiziano_adr_params_init: Initializing ADR parameter arrays
[  437.420898] tisp_adr_set_params: Writing ADR parameters to registers
[  437.420931] tisp_adr_set_params: ADR parameters written to hardware
[  437.420938] tisp_event_set_cb: Setting callback for event 18
[  437.420945] tisp_event_set_cb: Event 18 callback set to c06860c4
[  437.420951] tisp_event_set_cb: Setting callback for event 2
[  437.420958] tisp_event_set_cb: Event 2 callback set to c0684bc8
[  437.420963] tiziano_adr_init: ADR processing initialized successfully
[  437.420970] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  437.420975] tiziano_bcsh_init: Initializing BCSH processing
[  437.420980] tiziano_ydns_init: Initializing YDNS processing
[  437.420986] tiziano_rdns_init: Initializing RDNS processing
[  437.420991] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  437.421005] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x540000 (Binary Ninja EXACT) ***
[  437.421012] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x541000 (Binary Ninja EXACT) ***
[  437.421020] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x542000 (Binary Ninja EXACT) ***
[  437.421026] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x543000 (Binary Ninja EXACT) ***
[  437.421034] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x544000 (Binary Ninja EXACT) ***
[  437.421040] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x544800 (Binary Ninja EXACT) ***
[  437.421048] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x545000 (Binary Ninja EXACT) ***
[  437.421054] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x545800 (Binary Ninja EXACT) ***
[  437.421062] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  437.421068] *** tisp_init: AE0 buffer allocated at 0x00540000 ***
[  437.421074] *** CRITICAL FIX: data_b2f3c initialized to 0x80540000 (prevents stack corruption) ***
[  437.421083] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x548000 (Binary Ninja EXACT) ***
[  437.421090] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x549000 (Binary Ninja EXACT) ***
[  437.421097] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x54a000 (Binary Ninja EXACT) ***
[  437.421104] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x54b000 (Binary Ninja EXACT) ***
[  437.421111] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x54c000 (Binary Ninja EXACT) ***
[  437.421118] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x54c800 (Binary Ninja EXACT) ***
[  437.421125] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x54d000 (Binary Ninja EXACT) ***
[  437.421132] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x54d800 (Binary Ninja EXACT) ***
[  437.421138] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  437.421145] *** tisp_init: AE1 buffer allocated at 0x00548000 ***
[  437.421150] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  437.421157] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  437.421164] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  437.421170] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  437.421176] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  437.421182] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  437.421190] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  437.421199] tiziano_ae_params_refresh: Refreshing AE parameters
[  437.421211] tiziano_ae_params_refresh: AE parameters refreshed
[  437.421217] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  437.421223] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  437.421229] tiziano_ae_para_addr: Setting up AE parameter addresses
[  437.421234] tiziano_ae_para_addr: AE parameter addresses configured
[  437.423407] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4030.000 ms)
[  437.423420] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4030.000 ms)
[  437.425572] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  437.425585] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  437.425592] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  437.425600] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  437.425606] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  437.425614] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  437.425620] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  437.425628] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b768814 (Binary Ninja EXACT) ***
[  437.425634] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  437.425642] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  437.425648] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  437.425655] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  437.425661] tiziano_ae_set_hardware_param: Parameters written to AE0
[  437.425668] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  437.425674] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  437.425681] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  437.425688] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  437.425694] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  437.425701] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  437.425708] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  437.425715] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  437.425722] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  437.425728] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  437.425735] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  437.425742] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  437.425748] tiziano_ae_set_hardware_param: Parameters written to AE1
[  437.425754] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  437.425762] *** system_irq_func_set: Registered handler c0685dcc at index 10 ***
[  437.439748] *** system_irq_func_set: Registered handler c0685ec0 at index 27 ***
[  437.457562] *** system_irq_func_set: Registered handler c0685dcc at index 26 ***
[  437.477751] *** system_irq_func_set: Registered handler c0685fa8 at index 29 ***
[  437.485418] *** system_irq_func_set: Registered handler c0685f34 at index 28 ***
[  437.499743] *** system_irq_func_set: Registered handler c068601c at index 30 ***
[  437.515291] *** system_irq_func_set: Registered handler c0686070 at index 20 ***
[  437.533040] *** system_irq_func_set: Registered handler c06860c4 at index 18 ***
[  437.549758] *** system_irq_func_set: Registered handler c0686118 at index 31 ***
[  437.567753] *** system_irq_func_set: Registered handler c068616c at index 11 ***
[  437.587946] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  437.587968] tiziano_deflicker_expt: Generated 119 LUT entries
[  437.587975] tisp_event_set_cb: Setting callback for event 1
[  437.587983] tisp_event_set_cb: Event 1 callback set to c06859cc
[  437.587989] tisp_event_set_cb: Setting callback for event 6
[  437.587996] tisp_event_set_cb: Event 6 callback set to c0684f2c
[  437.588002] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  437.588008] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  437.588015] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  437.588022] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  437.588029] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  437.588034] tiziano_awb_init: AWB hardware blocks enabled
[  437.588040] tiziano_gamma_init: Initializing Gamma processing
[  437.588046] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  437.588105] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  437.588111] tiziano_gib_init: Initializing GIB processing
[  437.588117] tiziano_lsc_init: Initializing LSC processing
[  437.588122] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  437.588129] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  437.588136] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  437.588142] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  437.588148] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  437.588205] tiziano_ccm_init: Initializing Color Correction Matrix
[  437.588210] tiziano_ccm_init: Using linear CCM parameters
[  437.588216] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  437.588222] jz_isp_ccm: EV=64, CT=9984
[  437.588229] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  437.588235] cm_control: saturation=128
[  437.588240] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  437.588247] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  437.588252] tiziano_ccm_init: CCM initialized successfully
[  437.588258] tiziano_dmsc_init: Initializing DMSC processing
[  437.588263] tiziano_sharpen_init: Initializing Sharpening
[  437.588268] tiziano_sharpen_init: Using linear sharpening parameters
[  437.588274] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  437.588281] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  437.588287] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  437.588314] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  437.588320] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  437.588326] tiziano_sharpen_init: Sharpening initialized successfully
[  437.588332] tiziano_sdns_init: Initializing SDNS processing
[  437.588340] tiziano_sdns_init: Using linear SDNS parameters
[  437.588346] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  437.588352] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  437.588358] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  437.588391] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  437.588398] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  437.588404] tiziano_sdns_init: SDNS processing initialized successfully
[  437.588410] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  437.588415] tiziano_mdns_init: Using linear MDNS parameters
[  437.588426] tiziano_mdns_init: MDNS processing initialized successfully
[  437.588431] tiziano_clm_init: Initializing CLM processing
[  437.588436] tiziano_dpc_init: Initializing DPC processing
[  437.588442] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  437.588448] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  437.588454] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  437.588460] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  437.588475] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  437.588482] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  437.588488] tiziano_hldc_init: Initializing HLDC processing
[  437.588494] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  437.588501] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  437.588508] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  437.588514] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  437.588522] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  437.588528] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  437.588536] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  437.588542] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  437.588550] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  437.588556] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  437.588564] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  437.588570] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  437.588578] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  437.588583] tiziano_adr_params_refresh: Refreshing ADR parameters
[  437.588589] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  437.588594] tiziano_adr_params_init: Initializing ADR parameter arrays
[  437.588602] tisp_adr_set_params: Writing ADR parameters to registers
[  437.588634] tisp_adr_set_params: ADR parameters written to hardware
[  437.588640] tisp_event_set_cb: Setting callback for event 18
[  437.588646] tisp_event_set_cb: Event 18 callback set to c06860c4
[  437.588652] tisp_event_set_cb: Setting callback for event 2
[  437.588658] tisp_event_set_cb: Event 2 callback set to c0684bc8
[  437.588664] tiziano_adr_init: ADR processing initialized successfully
[  437.588670] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  437.588676] tiziano_bcsh_init: Initializing BCSH processing
[  437.588681] tiziano_ydns_init: Initializing YDNS processing
[  437.588686] tiziano_rdns_init: Initializing RDNS processing
[  437.588692] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  437.588697] tisp_event_init: Initializing ISP event system
[  437.588704] tisp_event_init: SAFE event system initialized with 20 nodes
[  437.588710] tisp_event_set_cb: Setting callback for event 4
[  437.588717] tisp_event_set_cb: Event 4 callback set to c0684bf4
[  437.588722] tisp_event_set_cb: Setting callback for event 5
[  437.588729] tisp_event_set_cb: Event 5 callback set to c06850bc
[  437.588735] tisp_event_set_cb: Setting callback for event 7
[  437.588741] tisp_event_set_cb: Event 7 callback set to c0684c88
[  437.588747] tisp_event_set_cb: Setting callback for event 9
[  437.588754] tisp_event_set_cb: Event 9 callback set to c0684d10
[  437.588759] tisp_event_set_cb: Setting callback for event 8
[  437.588766] tisp_event_set_cb: Event 8 callback set to c0684dd4
[  437.588771] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  437.588778] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  437.588783] tisp_param_operate_init: Initializing parameter operations
[  437.588791] tisp_netlink_init: Initializing netlink communication
[  437.588796] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  437.588828] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  437.588839] tisp_netlink_init: Netlink socket created successfully
[  437.588845] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  437.588850] tisp_code_create_tuning_node: Device already created, skipping
[  437.588857] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  437.588863] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  437.588870] *** ispcore_core_ops_init: Second tisp_init completed ***
[  437.588875] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  437.588884] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  437.588892] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  437.588897] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  437.588903] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  437.588909] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  437.588914] ispcore_core_ops_init: Complete, result=0<6>[  437.588921] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  437.588928] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  437.588934] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  437.588944] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  437.588951] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  437.588957] VIN: tx_isp_vin_init: a0 (sensor) = 85f87400
[  437.588964] VIN: tx_isp_vin_init: using VIN device from global ISP: 8520ea00
[  437.588970] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  437.588978] *** SENSOR_INIT: gc2053 enable=1 ***
[  437.588984] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  437.588990] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  437.588996] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  437.589002] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  437.589008] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  437.589014] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  437.589022] *** vic_core_ops_init: ENTRY - sd=85a4e000, enable=1 ***
[  437.589028] *** vic_core_ops_init: vic_dev=85a4e000, current state check ***
[  437.589034] *** vic_core_ops_init: current_state=3, enable=1 ***
[  437.589041] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  437.589049] csi_core_ops_init: sd=853fc000, csi_dev=853fc000, enable=1
[  437.589054] *** VIC device final state set to 2 (fully activated) ***
[  437.589060] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  437.589067] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  437.589072] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  437.589080] *** vic_core_ops_init: ENTRY - sd=85a4e000, enable=1 ***
[  437.589086] *** vic_core_ops_init: vic_dev=85a4e000, current state check ***
[  437.589092] *** vic_core_ops_init: current_state=2, enable=1 ***
[  437.589098] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  437.589104] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  437.589110] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  437.589116] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  437.589122] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  437.589129] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  437.589135] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  437.589141] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  437.589148] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  437.589154] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  437.589160] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  437.589166] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  437.589174] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  437.589180] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  437.589185] *** tx_vic_enable_irq: completed successfully ***
[  437.589191] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  437.589198] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  437.589204] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  437.589212] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  437.589219] csi_core_ops_init: sd=853fc000, csi_dev=853fc000, enable=1
[  437.589225] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  437.589230] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  437.589237] *** vic_core_ops_init: ENTRY - sd=85a4e000, enable=1 ***
[  437.589243] *** vic_core_ops_init: vic_dev=85a4e000, current state check ***
[  437.589249] *** vic_core_ops_init: current_state=3, enable=1 ***
[  437.589254] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  437.589260] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  437.589268] *** ispcore_core_ops_init: ENTRY - sd=85a4e400, on=1 ***
[  437.589274] *** ispcore_core_ops_init: sd->dev_priv=85a4e400, sd->host_priv=85a4e400 ***
[  437.589282] *** ispcore_core_ops_init: sd->pdev=c06b5f50, sd->ops=c06b6678 ***
[  437.589288] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  437.589292] *** ispcore_core_ops_init: ISP device=85c00000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  437.589300] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  437.589308] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  437.589315] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  437.589320] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  437.589326] *** ispcore_core_ops_init: s0 (core_dev) = 85a4e400 from sd->host_priv ***
[  437.589334] ispcore_core_ops_init: core_dev=85a4e400, vic_dev=85a4e000, vic_state=3
[  437.589338] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  437.589347] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  437.589356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  437.589363] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  437.589369] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  437.589375] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  437.589379] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  437.589385] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  437.589392] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  437.589399] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  437.589405] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  437.589410] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  437.589416] tisp_event_init: Initializing ISP event system
[  437.589422] tisp_event_init: SAFE event system initialized with 20 nodes
[  437.589428] tisp_event_set_cb: Setting callback for event 4
[  437.589435] tisp_event_set_cb: Event 4 callback set to c0684bf4
[  437.589441] tisp_event_set_cb: Setting callback for event 5
[  437.589448] tisp_event_set_cb: Event 5 callback set to c06850bc
[  437.589454] tisp_event_set_cb: Setting callback for event 7
[  437.589460] tisp_event_set_cb: Event 7 callback set to c0684c88
[  437.589466] tisp_event_set_cb: Setting callback for event 9
[  437.589472] tisp_event_set_cb: Event 9 callback set to c0684d10
[  437.589478] tisp_event_set_cb: Setting callback for event 8
[  437.589484] tisp_event_set_cb: Event 8 callback set to c0684dd4
[  437.589492] *** system_irq_func_set: Registered handler c067d72c at index 13 ***
[  437.599750] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  437.599767] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  437.599774] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  437.599781] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  437.599788] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  437.599795] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  437.599803] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  437.599809] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  437.599817] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  437.599823] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  437.599831] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  437.599837] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  437.599845] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  437.599851] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  437.599859] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  437.599865] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  437.599872] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  437.599878] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  437.599885] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  437.599892] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  437.599899] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  437.599905] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  437.599911] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  437.599917] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  437.599924] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  437.599931] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  437.599938] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  437.599945] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  437.599951] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  437.599959] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  437.599965] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  437.599973] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  437.599978] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  437.599985] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  437.599993] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  437.599999] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  437.600006] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  437.600013] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  437.600019] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  437.600027] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  437.600033] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  437.600040] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  437.600047] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  437.600053] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  437.600061] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  437.600069] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  437.600075] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  437.600082] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  437.600087] *** tisp_init: ISP control register set to enable processing pipeline ***
[  437.600094] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  437.600101] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  437.600107] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  437.600113] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  437.600119] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  437.600126] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  437.600137] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85c00000 ***
[  437.607592] *** isp_irq_handle: IRQ 37 received, dev_id=85c00000 ***
[  437.607598] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  437.615317] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85c00000 ***
[  437.622759] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  437.630483] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  437.638021] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  437.644211] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  437.652281] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685dcc ***
[  437.660543] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  437.669786] ae0_interrupt_static: Processing AE0 static interrupt
[  437.669793] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  437.669799] ae0_interrupt_static: AE0 static interrupt processed
[  437.669805] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  437.677966] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  437.720899] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4330.000 ms)
[  437.720913] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4330.000 ms)
[  437.720930] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  437.723039] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 300.000 ms)
[  437.723048] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 300.000 ms)
[  437.781266] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  437.781282] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  437.781289] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  437.781295] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  437.781301] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  437.781309] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  437.781316] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  437.781323] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  437.781330] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  437.781337] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  437.781343] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  437.781349] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  437.781356] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  437.781363] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  437.781369] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  437.781376] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  437.781383] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  437.781390] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  437.781399] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  437.781406] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  437.781413] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  437.781420] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  437.781427] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  437.781433] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  437.781439] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  437.781445] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  437.781451] *** This should eliminate green frames by enabling proper color processing ***
[  437.781457] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  437.781464] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  437.781471] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  437.781477] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  437.781485] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  437.781491] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  437.781498] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  437.781505] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  437.781511] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  437.781517] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  437.781523] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  437.781528] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  437.781534] *** tisp_init: Standard tuning parameters loaded successfully ***
[  437.781539] *** tisp_init: Custom tuning parameters loaded successfully ***
[  437.781546] tisp_set_csc_version: Setting CSC version 0
[  437.781553] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  437.781560] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  437.781566] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  437.781573] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  437.781579] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  437.781585] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  437.781591] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  437.781597] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  437.781604] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  437.781609] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  437.781616] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  437.781623] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  437.781628] *** tisp_init: ISP processing pipeline fully enabled ***
[  437.781635] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  437.781666] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
d[  437.781673] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  437.781680] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  437.781687] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  437.781692] tisp_init: ISP memory buffers configured
[  437.781697] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  437.781705] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  437.781715] tiziano_ae_params_refresh: Refreshing AE parameters
[  437.781726] tiziano_ae_params_refresh: AE parameters refreshed
[  437.781732] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  437.781739] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  437.781744] tiziano_ae_para_addr: Setting up AE parameter addresses
[  437.781749] tiziano_ae_para_addr: AE parameter addresses configured
[  437.781756] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  437.781763] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  437.781771] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  437.781777] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  437.781785] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  437.781791] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  437.781799] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  437.781805] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b768814 (Binary Ninja EXACT) ***
[  437.781813] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  437.781819] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  437.781826] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  437.781833] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  437.781839] tiziano_ae_set_hardware_param: Parameters written to AE0
[  437.781846] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  437.781853] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  437.781859] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  437.781866] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  437.781873] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  437.781879] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  437.781886] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  437.781893] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  437.781899] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  437.781906] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  437.781913] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  437.781920] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  437.781926] tiziano_ae_set_hardware_param: Parameters written to AE1
[  437.781931] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  437.781939] *** system_irq_func_set: Registered handler c0685dcc at index 10 ***
[  437.789663] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 60.000 ms)
[  437.789674] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 60.000 ms)
[  437.799781] *** system_irq_func_set: Registered handler c0685ec0 at index 27 ***
[  437.819902] *** system_irq_func_set: Registered handler c0685dcc at index 26 ***
[  437.827861] *** system_irq_func_set: Registered handler c0685fa8 at index 29 ***
[  437.847849] *** system_irq_func_set: Registered handler c0685f34 at index 28 ***
[  437.868040] *** system_irq_func_set: Registered handler c068601c at index 30 ***
m[  437.876075] *** system_irq_func_set: Registered handler c0686070 at index 20 ***
[  437.892855] *** system_irq_func_set: Registered handler c06860c4 at index 18 ***
[  437.909764] *** system_irq_func_set: Registered handler c0686118 at index 31 ***
[  437.926164] *** system_irq_func_set: Registered handler c068616c at index 11 ***
[  437.944011] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  437.944033] tiziano_deflicker_expt: Generated 119 LUT entries
[  437.944040] tisp_event_set_cb: Setting callback for event 1
[  437.944047] tisp_event_set_cb: Event 1 callback set to c06859cc
[  437.944053] tisp_event_set_cb: Setting callback for event 6
[  437.944060] tisp_event_set_cb: Event 6 callback set to c0684f2c
[  437.944066] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  437.944072] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  437.944079] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  437.944087] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  437.944093] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  437.944099] tiziano_awb_init: AWB hardware blocks enabled
[  437.944105] tiziano_gamma_init: Initializing Gamma processing
[  437.944110] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  437.944169] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  437.944175] tiziano_gib_init: Initializing GIB processing
[  437.944181] tiziano_lsc_init: Initializing LSC processing
[  437.944186] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  437.944193] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  437.944200] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  437.944207] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  437.944212] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  437.944269] tiziano_ccm_init: Initializing Color Correction Matrix
[  437.944275] tiziano_ccm_init: Using linear CCM parameters
[  437.944281] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  437.944287] jz_isp_ccm: EV=64, CT=9984
[  437.944294] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  437.944299] cm_control: saturation=128
[  437.944305] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  437.944311] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  437.944317] tiziano_ccm_init: CCM initialized successfully
[  437.944322] tiziano_dmsc_init: Initializing DMSC processing
[  437.944327] tiziano_sharpen_init: Initializing Sharpening
[  437.944333] tiziano_sharpen_init: Using linear sharpening parameters
[  437.944339] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  437.944346] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  437.944352] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  437.944378] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  437.944385] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  437.944391] tiziano_sharpen_init: Sharpening initialized successfully
[  437.944396] tiziano_sdns_init: Initializing SDNS processing
[  437.944405] tiziano_sdns_init: Using linear SDNS parameters
[  437.944410] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  437.944417] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  437.944423] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  437.944455] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  437.944462] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  437.944468] tiziano_sdns_init: SDNS processing initialized successfully
[  437.944475] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  437.944480] tiziano_mdns_init: Using linear MDNS parameters
[  437.944490] tiziano_mdns_init: MDNS processing initialized successfully
[  437.944495] tiziano_clm_init: Initializing CLM processing
[  437.944501] tiziano_dpc_init: Initializing DPC processing
[  437.944506] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  437.944512] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  437.944519] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  437.944525] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  437.944540] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  437.944547] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  437.944552] tiziano_hldc_init: Initializing HLDC processing
[  437.944559] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  437.944565] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  437.944572] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  437.944579] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  437.944586] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  437.944593] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  437.944600] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  437.944607] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  437.944614] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  437.944621] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  437.944628] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  437.944635] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  437.944642] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  437.944648] tiziano_adr_params_refresh: Refreshing ADR parameters
[  437.944654] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  437.944659] tiziano_adr_params_init: Initializing ADR parameter arrays
[  437.944666] tisp_adr_set_params: Writing ADR parameters to registers
[  437.944699] tisp_adr_set_params: ADR parameters written to hardware
[  437.944704] tisp_event_set_cb: Setting callback for event 18
[  437.944711] tisp_event_set_cb: Event 18 callback set to c06860c4
[  437.944717] tisp_event_set_cb: Setting callback for event 2
[  437.944723] tisp_event_set_cb: Event 2 callback set to c0684bc8
[  437.944729] tiziano_adr_init: ADR processing initialized successfully
[  437.944735] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  437.944741] tiziano_bcsh_init: Initializing BCSH processing
[  437.944746] tiziano_ydns_init: Initializing YDNS processing
[  437.944751] tiziano_rdns_init: Initializing RDNS processing
[  437.944757] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  437.944769] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1168000 (Binary Ninja EXACT) ***
[  437.944777] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1169000 (Binary Ninja EXACT) ***
[  437.944783] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x116a000 (Binary Ninja EXACT) ***
[  437.944791] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x116b000 (Binary Ninja EXACT) ***
[  437.944797] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x116c000 (Binary Ninja EXACT) ***
[  437.944805] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x116c800 (Binary Ninja EXACT) ***
[  437.944812] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x116d000 (Binary Ninja EXACT) ***
[  437.944819] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x116d800 (Binary Ninja EXACT) ***
[  437.944825] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  437.944832] *** tisp_init: AE0 buffer allocated at 0x01168000 ***
[  437.944838] *** CRITICAL FIX: data_b2f3c initialized to 0x81168000 (prevents stack corruption) ***
[  437.944847] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1170000 (Binary Ninja EXACT) ***
[  437.944854] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1171000 (Binary Ninja EXACT) ***
[  437.944861] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1172000 (Binary Ninja EXACT) ***
[  437.944868] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1173000 (Binary Ninja EXACT) ***
[  437.944875] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1174000 (Binary Ninja EXACT) ***
[  437.944882] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1174800 (Binary Ninja EXACT) ***
[  437.944889] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1175000 (Binary Ninja EXACT) ***
[  437.944896] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1175800 (Binary Ninja EXACT) ***
[  437.944903] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  437.944909] *** tisp_init: AE1 buffer allocated at 0x01170000 ***
[  437.944915] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  437.944921] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  437.944928] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  437.944934] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  437.944941] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  437.944946] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  437.944953] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  437.944962] tiziano_ae_params_refresh: Refreshing AE parameters
[  437.944972] tiziano_ae_params_refresh: AE parameters refreshed
[  437.944978] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  437.944984] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  437.944989] tiziano_ae_para_addr: Setting up AE parameter addresses
[  437.944995] tiziano_ae_para_addr: AE parameter addresses configured
[  437.945001] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  437.945009] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  437.945016] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  437.945023] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  437.945030] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  437.945037] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  437.945044] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  437.945051] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b768814 (Binary Ninja EXACT) ***
[  437.945058] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  437.945065] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  437.945071] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  437.945079] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  437.945085] tiziano_ae_set_hardware_param: Parameters written to AE0
[  437.945091] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  437.945097] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  437.945104] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  437.945111] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  437.945118] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  437.945125] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  437.945131] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  437.945138] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  437.945145] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  437.945151] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  437.945158] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  437.945165] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  437.945171] tiziano_ae_set_hardware_param: Parameters written to AE1
[  437.945176] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  437.945183] *** system_irq_func_set: Registered handler c0685dcc at index 10 ***
[  437.959777] *** system_irq_func_set: Registered handler c0685ec0 at index 27 ***
[  437.977593] *** system_irq_func_set: Registered handler c0685dcc at index 26 ***
[  437.997783] *** system_irq_func_set: Registered handler c0685fa8 at index 29 ***
[  438.005451] *** system_irq_func_set: Registered handler c0685f34 at index 28 ***
[  438.022039] *** system_irq_func_set: Registered handler c068601c at index 30 ***
[  438.031992] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  438.032007] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  438.039759] *** system_irq_func_set: Registered handler c0686070 at index 20 ***
[  438.057575] *** system_irq_func_set: Registered handler c06860c4 at index 18 ***
[  438.077771] *** system_irq_func_set: Registered handler c0686118 at index 31 ***
[  438.085522] *** system_irq_func_set: Registered handler c068616c at index 11 ***
[  438.099761] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  438.099783] tiziano_deflicker_expt: Generated 119 LUT entries
[  438.099790] tisp_event_set_cb: Setting callback for event 1
[  438.099797] tisp_event_set_cb: Event 1 callback set to c06859cc
[  438.099803] tisp_event_set_cb: Setting callback for event 6
[  438.099810] tisp_event_set_cb: Event 6 callback set to c0684f2c
[  438.099816] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  438.099822] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  438.099829] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  438.099837] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  438.099843] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  438.099849] tiziano_awb_init: AWB hardware blocks enabled
[  438.099855] tiziano_gamma_init: Initializing Gamma processing
[  438.099860] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  438.099920] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  438.099925] tiziano_gib_init: Initializing GIB processing
[  438.099931] tiziano_lsc_init: Initializing LSC processing
[  438.099937] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  438.099943] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  438.099950] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  438.099957] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  438.099963] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  438.100019] tiziano_ccm_init: Initializing Color Correction Matrix
[  438.100025] tiziano_ccm_init: Using linear CCM parameters
[  438.100031] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  438.100037] jz_isp_ccm: EV=64, CT=9984
[  438.100044] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  438.100050] cm_control: saturation=128
[  438.100055] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  438.100061] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  438.100067] tiziano_ccm_init: CCM initialized successfully
[  438.100072] tiziano_dmsc_init: Initializing DMSC processing
[  438.100077] tiziano_sharpen_init: Initializing Sharpening
[  438.100083] tiziano_sharpen_init: Using linear sharpening parameters
[  438.100089] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  438.100096] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  438.100102] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  438.100129] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  438.100135] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  438.100141] tiziano_sharpen_init: Sharpening initialized successfully
[  438.100146] tiziano_sdns_init: Initializing SDNS processing
[  438.100155] tiziano_sdns_init: Using linear SDNS parameters
[  438.100160] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  438.100167] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  438.100173] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  438.100206] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  438.100213] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  438.100218] tiziano_sdns_init: SDNS processing initialized successfully
[  438.100225] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  438.100230] tiziano_mdns_init: Using linear MDNS parameters
[  438.100241] tiziano_mdns_init: MDNS processing initialized successfully
[  438.100246] tiziano_clm_init: Initializing CLM processing
[  438.100251] tiziano_dpc_init: Initializing DPC processing
[  438.100257] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  438.100263] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  438.100269] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  438.100275] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  438.100290] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  438.100297] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  438.100303] tiziano_hldc_init: Initializing HLDC processing
[  438.100309] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  438.100316] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  438.100323] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  438.100329] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  438.100337] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  438.100343] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  438.100351] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  438.100357] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  438.100365] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  438.100371] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  438.100379] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  438.100385] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  438.100393] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  438.100398] tiziano_adr_params_refresh: Refreshing ADR parameters
[  438.100404] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  438.100409] tiziano_adr_params_init: Initializing ADR parameter arrays
[  438.100417] tisp_adr_set_params: Writing ADR parameters to registers
[  438.100449] tisp_adr_set_params: ADR parameters written to hardware
[  438.100455] tisp_event_set_cb: Setting callback for event 18
[  438.100461] tisp_event_set_cb: Event 18 callback set to c06860c4
[  438.100467] tisp_event_set_cb: Setting callback for event 2
[  438.100473] tisp_event_set_cb: Event 2 callback set to c0684bc8
[  438.100479] tiziano_adr_init: ADR processing initialized successfully
[  438.100485] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  438.100491] tiziano_bcsh_init: Initializing BCSH processing
[  438.100496] tiziano_ydns_init: Initializing YDNS processing
[  438.100501] tiziano_rdns_init: Initializing RDNS processing
[  438.100507] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  438.100512] tisp_event_init: Initializing ISP event system
[  438.100519] tisp_event_init: SAFE event system initialized with 20 nodes
[  438.100525] tisp_event_set_cb: Setting callback for event 4
[  438.100532] tisp_event_set_cb: Event 4 callback set to c0684bf4
[  438.100537] tisp_event_set_cb: Setting callback for event 5
[  438.100544] tisp_event_set_cb: Event 5 callback set to c06850bc
[  438.100550] tisp_event_set_cb: Setting callback for event 7
[  438.100556] tisp_event_set_cb: Event 7 callback set to c0684c88
[  438.100562] tisp_event_set_cb: Setting callback for event 9
[  438.100569] tisp_event_set_cb: Event 9 callback set to c0684d10
[  438.100574] tisp_event_set_cb: Setting callback for event 8
[  438.100581] tisp_event_set_cb: Event 8 callback set to c0684dd4
[  438.100587] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  438.100592] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  438.100598] tisp_param_operate_init: Initializing parameter operations
[  438.100606] tisp_netlink_init: Initializing netlink communication
[  438.100611] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  438.100642] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  438.100655] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  438.100667] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  438.100673] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  438.100679] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  438.100685] tisp_code_create_tuning_node: Device already created, skipping
[  438.100691] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  438.100697] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  438.100704] *** ispcore_core_ops_init: Second tisp_init completed ***
[  438.100709] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  438.100719] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  438.100727] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  438.100732] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  438.100738] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.100744] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  438.100749] ispcore_core_ops_init: Complete, result=0<6>[  438.100755] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  438.100761] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  438.100769] *** SENSOR_INIT: gc2053 enable=1 ***
[  438.100776] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  438.100782] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  438.100787] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  438.100793] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  438.100801] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  438.100807] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.100813] csi_video_s_stream: sd=853fc000, enable=1
[  438.100819] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.100827] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.100834] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.100840] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.100846] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  438.100853] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  438.100860] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.100867] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  438.100872] *** vic_core_s_stream: STREAM ON ***
[  438.100877] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  438.100883] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  438.100889] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.100897] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.100903] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.100909] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  438.100915] *** STREAMING: Configuring CPM registers for VIC access ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[  438.100077] tiziano_sharpen_init: Initializing Sharpening
[  438.100083] tiziano_sharpen_init: Using linear sharpening parameters
[  438.100089] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  438.100096] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  438.100102] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  438.100129] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  438.100135] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  438.100141] tiziano_sharpen_init: Sharpening initialized successfully
[  438.100146] tiziano_sdns_init: Initializing SDNS processing
[  438.100155] tiziano_sdns_init: Using linear SDNS parameters
[  438.100160] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  438.100167] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  438.100173] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  438.100206] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  438.100213] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  438.100218] tiziano_sdns_init: SDNS processing initialized successfully
[  438.100225] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  438.100230] tiziano_mdns_init: Using linear MDNS parameters
[  438.100241] tiziano_mdns_init: MDNS processing initialized successfully
[  438.100246] tiziano_clm_init: Initializing CLM processing
[  438.100251] tiziano_dpc_init: Initializing DPC processing
[  438.100257] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  438.100263] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  438.100269] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  438.100275] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  438.100290] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  438.100297] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  438.100303] tiziano_hldc_init: Initializing HLDC processing
[  438.100309] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  438.100316] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  438.100323] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  438.100329] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  438.100337] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  438.100343] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  438.100351] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  438.100357] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  438.100365] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  438.100371] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  438.100379] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  438.100385] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  438.100393] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  438.100398] tiziano_adr_params_refresh: Refreshing ADR parameters
[  438.100404] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  438.100409] tiziano_adr_params_init: Initializing ADR parameter arrays
[  438.100417] tisp_adr_set_params: Writing ADR parameters to registers
[  438.100449] tisp_adr_set_params: ADR parameters written to hardware
[  438.100455] tisp_event_set_cb: Setting callback for event 18
[  438.100461] tisp_event_set_cb: Event 18 callback set to c06860c4
[  438.100467] tisp_event_set_cb: Setting callback for event 2
[  438.100473] tisp_event_set_cb: Event 2 callback set to c0684bc8
[  438.100479] tiziano_adr_init: ADR processing initialized successfully
[  438.100485] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  438.100491] tiziano_bcsh_init: Initializing BCSH processing
[  438.100496] tiziano_ydns_init: Initializing YDNS processing
[  438.100501] tiziano_rdns_init: Initializing RDNS processing
[  438.100507] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  438.100512] tisp_event_init: Initializing ISP event system
[  438.100519] tisp_event_init: SAFE event system initialized with 20 nodes
[  438.100525] tisp_event_set_cb: Setting callback for event 4
[  438.100532] tisp_event_set_cb: Event 4 callback set to c0684bf4
[  438.100537] tisp_event_set_cb: Setting callback for event 5
[  438.100544] tisp_event_set_cb: Event 5 callback set to c06850bc
[  438.100550] tisp_event_set_cb: Setting callback for event 7
[  438.100556] tisp_event_set_cb: Event 7 callback set to c0684c88
[  438.100562] tisp_event_set_cb: Setting callback for event 9
[  438.100569] tisp_event_set_cb: Event 9 callback set to c0684d10
[  438.100574] tisp_event_set_cb: Setting callback for event 8
[  438.100581] tisp_event_set_cb: Event 8 callback set to c0684dd4
[  438.100587] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  438.100592] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  438.100598] tisp_param_operate_init: Initializing parameter operations
[  438.100606] tisp_netlink_init: Initializing netlink communication
[  438.100611] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  438.100642] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  438.100655] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  438.100667] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  438.100673] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  438.100679] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  438.100685] tisp_code_create_tuning_node: Device already created, skipping
[  438.100691] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  438.100697] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  438.100704] *** ispcore_core_ops_init: Second tisp_init completed ***
[  438.100709] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  438.100719] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  438.100727] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  438.100732] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  438.100738] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.100744] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  438.100749] ispcore_core_ops_init: Complete, result=0<6>[  438.100755] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  438.100761] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  438.100769] *** SENSOR_INIT: gc2053 enable=1 ***
[  438.100776] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  438.100782] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  438.100787] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  438.100793] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  438.100801] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  438.100807] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.100813] csi_video_s_stream: sd=853fc000, enable=1
[  438.100819] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.100827] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.100834] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.100840] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.100846] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  438.100853] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  438.100860] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.100867] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  438.100872] *** vic_core_s_stream: STREAM ON ***
[  438.100877] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  438.100883] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  438.100889] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.100897] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.100903] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.100909] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  438.100915] *** STREAMING: Configuring CPM registers for VIC access ***
[  438.129779] STREAMING: CPM clocks configured for VIC access
[  438.129792] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  438.129799] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  438.129806] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  438.129812] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  438.129818] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  438.129824] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  438.129833] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  438.129840] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  438.129848] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  438.129854] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  438.129859] *** VIC unlock: Commands written, checking VIC status register ***
[  438.129867] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  438.129872] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  438.129879] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  438.129884] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  438.129890] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  438.129896] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  438.129975] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  438.129985] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  438.129992] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  438.130000] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  438.130007] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  438.130014] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  438.130021] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  438.130028] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  438.130034] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  438.130040] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  438.130046] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  438.130053] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  438.130059] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  438.130065] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  438.130071] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  438.130077] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  438.130083] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  438.130089] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  438.130095] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  438.130101] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.130109] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  438.130115] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  438.130125] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  438.130131] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  438.130137] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  438.130145] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  438.130151] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  438.130157] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  438.130163] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  438.130169] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  438.130176] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  438.130182] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.130190] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.130197] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  438.130203] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  438.130209] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  438.130216] ispvic_frame_channel_s_stream: arg1=85a4e000, arg2=1
[  438.130222] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85a4e000
[  438.130229] ispvic_frame_channel_s_stream[2450]: streamon
[  438.130236] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  438.130242] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  438.130248] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  438.130254] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  438.130260] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  438.130267] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  438.130273] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  438.130280] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  438.130287] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  438.130293] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  438.130298] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  438.130304] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  438.130311] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  438.130319] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  438.130327] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  438.130335] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  438.130342] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  438.130350] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  438.130356] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  438.130362] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  438.130368] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  438.130375] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  438.130382] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  438.130387] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  438.130393] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.130400] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.130405] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  438.130419] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  438.130427] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  438.130491] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  438.130503] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  438.130511] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  438.130519] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  438.130526] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  438.130532] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  438.130539] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  438.130546] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  438.131555] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  438.131560] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  438.131566] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  438.131674] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.131782] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.131789] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  438.131795] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  438.131801] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  438.131807] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  438.131813] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  438.131821] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  438.131827] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  438.131832] *** tx_vic_enable_irq: completed successfully ***
[  438.238119] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.238135] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4780.000 ms)
[  438.238145] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  438.238154] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4780.000 ms)
[  438.238169] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.238184] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4780.000 ms)
[  438.238194] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4780.000 ms)
[  438.238210] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.246997] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247010] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  438.247019] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  438.247029] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  438.247038] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  438.247047] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247057] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  438.247066] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  438.247075] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  438.247085] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  438.247094] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  438.247103] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  438.247113] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  438.247122] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  438.247131] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247141] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247149] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247159] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247169] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  438.247177] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  438.247187] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247196] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  438.247205] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  438.247215] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
d[  438.247224] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  438.247233] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  438.247243] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  438.247252] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  438.247265] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247274] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247284] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247293] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.247303] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.247311] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247321] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  438.247330] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247339] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.247349] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247358] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247367] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247377] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.247386] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247395] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.247405] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247414] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.247423] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247433] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247442] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.247451] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.247461] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.247470] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.247479] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.247489] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247499] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247507] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247517] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247527] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.247536] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.247545] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247554] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  438.247563] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247573] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.247582] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247591] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247601] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247610] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.247619] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247629] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.247638] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247647] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.247657] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247666] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247675] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.247685] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.247694] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.247703] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.247713] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.247722] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247731] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247741] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247750] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247759] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.247769] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.247778] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247787] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  438.247797] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247806] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.247815] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247825] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247834] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247843] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.247853] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247862] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.247871] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247881] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.247890] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247900] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247909] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.247919] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.247928] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.247937] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.247947] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.247956] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247965] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247975] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247985] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247994] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.248003] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.248013] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.248022] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  438.248031] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  438.248041] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.248050] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  438.248059] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  438.248069] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.248078] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.248087] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.248097] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.248106] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.248115] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.248125] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.248134] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.248143] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.248153] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.248162] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.248171] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.248181] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.248191] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.248349] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4780.000 ms)
[  438.248359] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.248368] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4780.000 ms)
[  438.552310] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  438.552320] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  438.552327] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  438.552334] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  438.552342] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  438.552350] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[  438.552356] vin_s_stream: VIN state = 3, enable = 1
[  438.552362] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.552371] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.552378] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.552384] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  438.552390] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  438.552396] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  438.552403] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  438.552411] gc2053: s_stream called with enable=1
[  438.552418] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.552424] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.552431] gc2053: About to write streaming registers for interface 1
[  438.552437] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.552447] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.552771] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.552779] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.552788] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.553105] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.553112] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.553119] sensor_write_array: Complete - wrote 2 registers, 0 errorsm
[  438.553126] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.553132] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.553138] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.553144] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  438.553151] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  438.553158] gc2053: s_stream called with enable=1
[  438.553164] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.553170] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.553177] gc2053: About to write streaming registers for interface 1
[  438.553183] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.553192] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.553516] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.553524] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.553533] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.553848] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.553856] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.553862] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.553869] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.553875] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.553881] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.553888] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  438.553894] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  438.594246] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  438.594292] ISP IOCTL: cmd=0x800456d0 arg=0x7f97f900
[  438.594300] TX_ISP_VIDEO_LINK_SETUP: config=0
[  438.594306] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  438.594312] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  438.594320] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  438.594326] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  438.594333] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  438.594340] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  438.594347] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  438.594354] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.594361] csi_video_s_stream: sd=853fc000, enable=1
[  438.594367] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.594376] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.594383] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.594389] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.594396] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.594402] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  438.594408] *** vic_core_s_stream: STREAM ON ***
[  438.594414] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  438.594421] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[  438.594428] vin_s_stream: VIN state = 4, enable = 1
[  438.594433] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.594440] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.594447] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.594453] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  438.594459] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  438.594466] gc2053: s_stream called with enable=1
[  438.594474] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.594480] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.594486] gc2053: About to write streaming registers for interface 1
[  438.594493] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.594502] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.594824] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.594831] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.594840] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.595161] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.595168] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.595175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.595182] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.595188] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.595194] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.595200] gc2053: s_stream called with enable=1
[  438.595208] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.595213] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.595220] gc2053: About to write streaming registers for interface 1
[  438.595226] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.595234] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.595549] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.595556] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.595564] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.595878] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.595886] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.595892] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.595898] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.595904] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.595911] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.599249] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 360.000 ms)
[  438.778094] ISP M0 device open called from pid 3359
[  438.778127] *** REFERENCE DRIVER IMPLEMENTATION ***
[  438.778135] ISP M0 tuning buffer allocated: 80550000 (size=0x500c, aligned)
[  438.778142] tisp_par_ioctl global variable set: 80550000
[  438.778195] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  438.778202] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  438.778208] isp_core_tuning_init: Initializing tuning data structure
[  438.778227] isp_core_tuning_init: Tuning data structure initialized at 85fc0000
[  438.778234] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  438.778240] *** SAFE: mode_flag properly initialized using struct member access ***
[  438.778246] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 85fc0000
[  438.778252] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  438.778258] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  438.778265] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.778272] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  438.778278] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  438.778284] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  438.778290] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  438.778314] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  438.778322] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  438.778328] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  438.778336] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  438.778342] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  438.778349] CRITICAL: Cannot access saturation field at 85fc0024 - PREVENTING BadVA CRASH
[  438.778704] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778718] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  438.778725] Set control: cmd=0x980901 value=128
[  438.778788] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778796] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  438.778802] Set control: cmd=0x98091b value=128
[  438.778858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778866] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  438.778873] Set control: cmd=0x980902 value=128
[  438.778879] tisp_bcsh_saturation: saturation=128
[  438.778885] tiziano_bcsh_update: Updating BCSH parameters
[  438.778892]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  438.778898] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  438.778954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778962] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  438.778968] Set control: cmd=0x980900 value=128
[  438.779040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779049] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  438.779056] Set control: cmd=0x980901 value=128
[  438.779112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779120] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  438.779127] Set control: cmd=0x98091b value=128
[  438.779183] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779192] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  438.779198] Set control: cmd=0x980902 value=128
[  438.779204] tisp_bcsh_saturation: saturation=128
[  438.779210] tiziano_bcsh_update: Updating BCSH parameters
[  438.779217]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  438.779222] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  438.779279] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779287] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  438.779294] Set control: cmd=0x980900 value=128
[  438.779354] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.779363] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  438.779369] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  438.779430] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.779438] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  438.779444] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  438.780419] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.780432] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  438.780439] Set control: cmd=0x980914 value=0
[  438.780608] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.780618] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  438.780625] Set control: cmd=0x980915 value=0
[  438.780964] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.780977] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  438.780983] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  438.781248] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  438.781260] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  438.781268] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.781275] csi_video_s_stream: sd=853fc000, enable=0
[  438.781281] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.781290] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.781298] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.781304] csi_video_s_stream: Stream OFF - CSI state set to 3
[  438.781311] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=0 ***
[  438.781318] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  438.781323] *** vic_core_s_stream: STREAM OFF ***
	[  438.781328] vic_core_s_stream: Stream OFF - state 4 -> 3
[  438.781335] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=0 ***
[  438.781342] vin_s_stream: VIN state = 4, enable = 0
[  438.781348] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.781355] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.781361] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.781367] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  438.781373] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  438.781381] gc2053: s_stream called with enable=0
[  438.781388] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.781394] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  438.781401] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  438.781410] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.781732] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.781740] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.781748] sensor_write: reg=0x3e val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.783229] sensor_write: reg=0x3e val=0x00 SUCCESS
[  438.783242] sensor_write_array: reg[2] 0x3e=0x00 OK
[  438.783249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.783256] gc2053: Sensor hardware streaming stopped
[  438.783264] gc2053: s_stream called with enable=0
[  438.783271] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.783278] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  438.783283] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  438.783293] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.783640] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.783648] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.783656] sensor_write: reg=0x3e val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.783968] sensor_write: reg=0x3e val=0x00 SUCCESS
[  438.783975] sensor_write_array: reg[2] 0x3e=0x00 OK
[  438.783982] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.783988] gc2053: Sensor hardware streaming stopped
[  438.784002] ISP IOCTL: cmd=0x800456d1 arg=0x7f97f900
[  438.784010] tx_isp_video_link_destroy: Destroying links for config 0
[  438.784019] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  438.784028] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.784036] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  438.784043] Set control: cmd=0x8000164 value=1
[  438.784050] ISP IOCTL: cmd=0x800456d0 arg=0x7f97f900
[  438.784056] TX_ISP_VIDEO_LINK_SETUP: config=0
[  438.784062] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  438.784068] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  438.784076] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  438.784082] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  438.784088] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  438.784096] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  438.784102] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  438.784109] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  438.784115] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.784122] csi_video_s_stream: sd=853fc000, enable=1
[  438.784128] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.784136] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.784142] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.784148] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.784156] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.784162] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  438.784168] *** vic_core_s_stream: STREAM ON ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
[  438.784174] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  438.784180] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  438.784186] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.784193] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.784200] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.784206] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  438.784211] *** STREAMING: Configuring CPM registers for VIC access ***
[  438.787227] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.787240] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  438.787246] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  438.787252] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  438.787258] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  438.809784] STREAMING: CPM clocks configured for VIC access
[  438.809799] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  438.809805] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  438.809812] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  438.809818] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  438.809824] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  438.809830] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  438.809839] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  438.809846] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  438.809854] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  438.809860] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  438.809865] *** VIC unlock: Commands written, checking VIC status register ***
[  438.809872] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  438.809878] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  438.809884] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  438.809890] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  438.809896] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  438.809902] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  438.809976] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  438.809984] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  438.809991] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  438.809999] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  438.810005] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  438.810012] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  438.810019] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  438.810025] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  438.810031] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  438.810037] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  438.810044] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  438.810049] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  438.810055] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  438.810062] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  438.810068] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  438.810074] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  438.810080] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  438.810086] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  438.810092] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.810100] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  438.810105] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  438.810115] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  438.810122] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  438.810128] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  438.810135] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  438.810141] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  438.810147] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  438.810153] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  438.810159] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  438.810166] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  438.810172] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.810180] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.810186] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  438.810192] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  438.810199] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  438.810206] ispvic_frame_channel_s_stream: arg1=85a4e000, arg2=1
[  438.810212] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85a4e000
[  438.810219] ispvic_frame_channel_s_stream[2450]: streamon
[  438.810226] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  438.810232] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  438.810238] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  438.810243] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  438.810249] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  438.810256] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  438.810262] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  438.810270] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  438.810276] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  438.810282] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  438.810287] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  438.810293] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  438.810300] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  438.810308] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  438.810316] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  438.810323] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  438.810331] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  438.810339] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  438.810345] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  438.810351] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  438.810357] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  438.810364] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  438.810370] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  438.810376] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  438.810382] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.810388] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.810394] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  438.810407] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  438.810416] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  438.810480] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  438.810492] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  438.810498] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  438.810508] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  438.810514] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  438.810520] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  438.810526] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  438.810534] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  438.811624] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  438.811633] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  438.811638] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  438.811747] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.811854] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.811862] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  438.811868] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  438.811874] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  438.811880] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  438.811886] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  438.811894] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  438.811900] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  438.811906] *** tx_vic_enable_irq: completed successfully ***
[  438.869376] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 270.000 ms)
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[  438.100697] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  438.100704] *** ispcore_core_ops_init: Second tisp_init completed ***
[  438.100709] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  438.100719] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  438.100727] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  438.100732] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  438.100738] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.100744] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  438.100749] ispcore_core_ops_init: Complete, result=0<6>[  438.100755] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  438.100761] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  438.100769] *** SENSOR_INIT: gc2053 enable=1 ***
[  438.100776] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  438.100782] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  438.100787] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  438.100793] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  438.100801] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  438.100807] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.100813] csi_video_s_stream: sd=853fc000, enable=1
[  438.100819] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.100827] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.100834] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.100840] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.100846] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  438.100853] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  438.100860] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.100867] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  438.100872] *** vic_core_s_stream: STREAM ON ***
[  438.100877] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  438.100883] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  438.100889] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.100897] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.100903] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.100909] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  438.100915] *** STREAMING: Configuring CPM registers for VIC access ***
[  438.129779] STREAMING: CPM clocks configured for VIC access
[  438.129792] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  438.129799] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  438.129806] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  438.129812] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  438.129818] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  438.129824] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  438.129833] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  438.129840] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  438.129848] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  438.129854] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  438.129859] *** VIC unlock: Commands written, checking VIC status register ***
[  438.129867] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  438.129872] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  438.129879] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  438.129884] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  438.129890] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  438.129896] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  438.129975] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  438.129985] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  438.129992] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  438.130000] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  438.130007] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  438.130014] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  438.130021] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  438.130028] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  438.130034] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  438.130040] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  438.130046] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  438.130053] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  438.130059] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  438.130065] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  438.130071] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  438.130077] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  438.130083] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  438.130089] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  438.130095] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  438.130101] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.130109] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  438.130115] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  438.130125] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  438.130131] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  438.130137] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  438.130145] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  438.130151] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  438.130157] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  438.130163] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  438.130169] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  438.130176] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  438.130182] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.130190] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.130197] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  438.130203] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  438.130209] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  438.130216] ispvic_frame_channel_s_stream: arg1=85a4e000, arg2=1
[  438.130222] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85a4e000
[  438.130229] ispvic_frame_channel_s_stream[2450]: streamon
[  438.130236] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  438.130242] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  438.130248] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  438.130254] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  438.130260] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  438.130267] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  438.130273] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  438.130280] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  438.130287] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  438.130293] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  438.130298] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  438.130304] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  438.130311] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  438.130319] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  438.130327] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  438.130335] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  438.130342] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  438.130350] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  438.130356] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  438.130362] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  438.130368] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  438.130375] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  438.130382] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  438.130387] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  438.130393] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.130400] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.130405] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  438.130419] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  438.130427] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  438.130491] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  438.130503] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  438.130511] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  438.130519] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  438.130526] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  438.130532] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  438.130539] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  438.130546] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  438.131555] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  438.131560] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  438.131566] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  438.131674] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.131782] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.131789] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  438.131795] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  438.131801] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  438.131807] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  438.131813] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  438.131821] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  438.131827] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  438.131832] *** tx_vic_enable_irq: completed successfully ***
[  438.238119] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.238135] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4780.000 ms)
[  438.238145] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  438.238154] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4780.000 ms)
[  438.238169] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.238184] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4780.000 ms)
[  438.238194] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4780.000 ms)
[  438.238210] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.246997] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247010] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  438.247019] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  438.247029] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  438.247038] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  438.247047] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247057] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  438.247066] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  438.247075] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  438.247085] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  438.247094] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  438.247103] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  438.247113] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  438.247122] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  438.247131] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247141] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247149] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247159] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247169] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  438.247177] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  438.247187] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247196] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  438.247205] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  438.247215] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  438.247224] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  438.247233] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  438.247243] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  438.247252] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  438.247265] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247274] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247284] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247293] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.247303] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.247311] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247321] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  438.247330] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247339] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.247349] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247358] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247367] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247377] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.247386] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247395] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.247405] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247414] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.247423] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247433] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247442] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.247451] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.247461] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.247470] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.247479] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.247489] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247499] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247507] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247517] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247527] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.247536] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.247545] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247554] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  438.247563] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247573] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.247582] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247591] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247601] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247610] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.247619] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247629] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.247638] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247647] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.247657] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247666] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247675] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.247685] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.247694] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.247703] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.247713] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.247722] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247731] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247741] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247750] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247759] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.247769] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.247778] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247787] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  438.247797] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247806] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.247815] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247825] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  438.247834] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.247843] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.247853] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.247862] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.247871] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247881] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.247890] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.247900] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.247909] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.247919] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.247928] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.247937] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.247947] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.247956] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.247965] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  438.247975] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  438.247985] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  438.247994] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  438.248003] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  438.248013] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.248022] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  438.248031] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  438.248041] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  438.248050] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  438.248059] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  438.248069] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  438.248078] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  438.248087] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  438.248097] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  438.248106] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.248115] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  438.248125] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  438.248134] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.248143] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  438.248153] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  438.248162] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  438.248171] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  438.248181] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  438.248191] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  438.248349] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4780.000 ms)
[  438.248359] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  438.248368] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4780.000 ms)
[  438.552310] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  438.552320] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  438.552327] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  438.552334] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  438.552342] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  438.552350] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[  438.552356] vin_s_stream: VIN state = 3, enable = 1
[  438.552362] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.552371] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.552378] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.552384] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  438.552390] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  438.552396] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  438.552403] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  438.552411] gc2053: s_stream called with enable=1
[  438.552418] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.552424] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.552431] gc2053: About to write streaming registers for interface 1
[  438.552437] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.552447] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.552771] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.552779] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.552788] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.553105] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.553112] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.553119] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.553126] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.553132] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.553138] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.553144] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  438.553151] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  438.553158] gc2053: s_stream called with enable=1
[  438.553164] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.553170] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.553177] gc2053: About to write streaming registers for interface 1
[  438.553183] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.553192] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.553516] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.553524] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.553533] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.553848] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.553856] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.553862] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.553869] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.553875] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.553881] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.553888] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  438.553894] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  438.594246] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  438.594292] ISP IOCTL: cmd=0x800456d0 arg=0x7f97f900
[  438.594300] TX_ISP_VIDEO_LINK_SETUP: config=0
[  438.594306] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  438.594312] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  438.594320] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  438.594326] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  438.594333] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  438.594340] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  438.594347] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  438.594354] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.594361] csi_video_s_stream: sd=853fc000, enable=1
[  438.594367] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.594376] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.594383] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.594389] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.594396] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.594402] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  438.594408] *** vic_core_s_stream: STREAM ON ***
[  438.594414] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  438.594421] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[  438.594428] vin_s_stream: VIN state = 4, enable = 1
[  438.594433] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.594440] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.594447] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.594453] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  438.594459] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  438.594466] gc2053: s_stream called with enable=1
[  438.594474] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.594480] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.594486] gc2053: About to write streaming registers for interface 1
[  438.594493] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.594502] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.594824] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.594831] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.594840] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.595161] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.595168] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.595175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.595182] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.595188] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.595194] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.595200] gc2053: s_stream called with enable=1
[  438.595208] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.595213] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  438.595220] gc2053: About to write streaming registers for interface 1
[  438.595226] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  438.595234] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.595549] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.595556] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.595564] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  438.595878] sensor_write: reg=0x3e val=0x91 SUCCESS
[  438.595886] sensor_write_array: reg[2] 0x3e=0x91 OK
[  438.595892] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.595898] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  438.595904] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  438.595911] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  438.599249] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 360.000 ms)
[  438.778094] ISP M0 device open called from pid 3359
[  438.778127] *** REFERENCE DRIVER IMPLEMENTATION ***
[  438.778135] ISP M0 tuning buffer allocated: 80550000 (size=0x500c, aligned)
[  438.778142] tisp_par_ioctl global variable set: 80550000
[  438.778195] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  438.778202] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  438.778208] isp_core_tuning_init: Initializing tuning data structure
[  438.778227] isp_core_tuning_init: Tuning data structure initialized at 85fc0000
[  438.778234] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  438.778240] *** SAFE: mode_flag properly initialized using struct member access ***
[  438.778246] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 85fc0000
[  438.778252] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  438.778258] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  438.778265] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.778272] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  438.778278] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  438.778284] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  438.778290] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  438.778314] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  438.778322] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  438.778328] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  438.778336] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  438.778342] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  438.778349] CRITICAL: Cannot access saturation field at 85fc0024 - PREVENTING BadVA CRASH
[  438.778704] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778718] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  438.778725] Set control: cmd=0x980901 value=128
[  438.778788] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778796] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  438.778802] Set control: cmd=0x98091b value=128
[  438.778858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778866] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  438.778873] Set control: cmd=0x980902 value=128
[  438.778879] tisp_bcsh_saturation: saturation=128
[  438.778885] tiziano_bcsh_update: Updating BCSH parameters
[  438.778892]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  438.778898] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  438.778954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.778962] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  438.778968] Set control: cmd=0x980900 value=128
[  438.779040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779049] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  438.779056] Set control: cmd=0x980901 value=128
[  438.779112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779120] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  438.779127] Set control: cmd=0x98091b value=128
[  438.779183] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779192] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  438.779198] Set control: cmd=0x980902 value=128
[  438.779204] tisp_bcsh_saturation: saturation=128
[  438.779210] tiziano_bcsh_update: Updating BCSH parameters
[  438.779217]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  438.779222] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  438.779279] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.779287] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  438.779294] Set control: cmd=0x980900 value=128
[  438.779354] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.779363] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  438.779369] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  438.779430] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.779438] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  438.779444] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  438.780419] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.780432] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  438.780439] Set control: cmd=0x980914 value=0
[  438.780608] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.780618] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  438.780625] Set control: cmd=0x980915 value=0
[  438.780964] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.780977] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  438.780983] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  438.781248] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  438.781260] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  438.781268] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.781275] csi_video_s_stream: sd=853fc000, enable=0
[  438.781281] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.781290] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.781298] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.781304] csi_video_s_stream: Stream OFF - CSI state set to 3
[  438.781311] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=0 ***
[  438.781318] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  438.781323] *** vic_core_s_stream: STREAM OFF ***
[  438.781328] vic_core_s_stream: Stream OFF - state 4 -> 3
[  438.781335] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=0 ***
[  438.781342] vin_s_stream: VIN state = 4, enable = 0
[  438.781348] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.781355] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.781361] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.781367] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  438.781373] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  438.781381] gc2053: s_stream called with enable=0
[  438.781388] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.781394] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  438.781401] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  438.781410] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.781732] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.781740] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.781748] sensor_write: reg=0x3e val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.783229] sensor_write: reg=0x3e val=0x00 SUCCESS
[  438.783242] sensor_write_array: reg[2] 0x3e=0x00 OK
[  438.783249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.783256] gc2053: Sensor hardware streaming stopped
[  438.783264] gc2053: s_stream called with enable=0
[  438.783271] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  438.783278] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  438.783283] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  438.783293] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.783640] sensor_write: reg=0xfe val=0x00 SUCCESS
[  438.783648] sensor_write_array: reg[1] 0xfe=0x00 OK
[  438.783656] sensor_write: reg=0x3e val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  438.783968] sensor_write: reg=0x3e val=0x00 SUCCESS
[  438.783975] sensor_write_array: reg[2] 0x3e=0x00 OK
[  438.783982] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  438.783988] gc2053: Sensor hardware streaming stopped
[  438.784002] ISP IOCTL: cmd=0x800456d1 arg=0x7f97f900
[  438.784010] tx_isp_video_link_destroy: Destroying links for config 0
[  438.784019] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  438.784028] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  438.784036] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  438.784043] Set control: cmd=0x8000164 value=1
[  438.784050] ISP IOCTL: cmd=0x800456d0 arg=0x7f97f900
[  438.784056] TX_ISP_VIDEO_LINK_SETUP: config=0
[  438.784062] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  438.784068] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  438.784076] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  438.784082] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  438.784088] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  438.784096] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  438.784102] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  438.784109] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  438.784115] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  438.784122] csi_video_s_stream: sd=853fc000, enable=1
[  438.784128] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.784136] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.784142] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.784148] csi_video_s_stream: Stream ON - CSI state set to 4
[  438.784156] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85a4e000, enable=1 ***
[  438.784162] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  438.784168] *** vic_core_s_stream: STREAM ON ***
[  438.784174] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  438.784180] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  438.784186] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  438.784193] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  438.784200] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  438.784206] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  438.784211] *** STREAMING: Configuring CPM registers for VIC access ***
[  438.787227] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  438.787240] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  438.787246] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  438.787252] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  438.787258] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  438.809784] STREAMING: CPM clocks configured for VIC access
[  438.809799] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  438.809805] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  438.809812] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  438.809818] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  438.809824] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  438.809830] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  438.809839] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  438.809846] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  438.809854] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  438.809860] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  438.809865] *** VIC unlock: Commands written, checking VIC status register ***
[  438.809872] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  438.809878] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  438.809884] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  438.809890] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  438.809896] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  438.809902] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  438.809976] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  438.809984] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  438.809991] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  438.809999] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  438.810005] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  438.810012] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  438.810019] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  438.810025] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  438.810031] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  438.810037] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  438.810044] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  438.810049] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  438.810055] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  438.810062] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  438.810068] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  438.810074] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  438.810080] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  438.810086] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  438.810092] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  438.810100] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  438.810105] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  438.810115] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  438.810122] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  438.810128] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  438.810135] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  438.810141] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  438.810147] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  438.810153] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  438.810159] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  438.810166] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  438.810172] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.810180] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.810186] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  438.810192] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  438.810199] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  438.810206] ispvic_frame_channel_s_stream: arg1=85a4e000, arg2=1
[  438.810212] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85a4e000
[  438.810219] ispvic_frame_channel_s_stream[2450]: streamon
[  438.810226] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  438.810232] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  438.810238] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  438.810243] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  438.810249] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  438.810256] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  438.810262] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  438.810270] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  438.810276] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  438.810282] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  438.810287] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  438.810293] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  438.810300] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  438.810308] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  438.810316] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  438.810323] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  438.810331] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  438.810339] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  438.810345] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  438.810351] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  438.810357] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  438.810364] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  438.810370] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  438.810376] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  438.810382] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  438.810388] ispvic_frame_channel_qbuf: arg1=85a4e000, arg2=  (null)
[  438.810394] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  438.810407] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  438.810416] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  438.810480] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  438.810492] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  438.810498] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  438.810508] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  438.810514] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  438.810520] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  438.810526] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  438.810534] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  438.811624] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  438.811633] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  438.811638] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  438.811747] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.811854] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  438.811862] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  438.811868] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  438.811874] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  438.811880] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  438.811886] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  438.811894] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  438.811900] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  438.811906] *** tx_vic_enable_irq: completed successfully ***
[  438.869376] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 270.000 ms)
[  439.223566] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  439.223580] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  439.223587] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  439.223597] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[  439.223604] vin_s_stream: VIN state = 3, enable = 1
[  439.223610] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  439.223620] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f87400 (name=gc2053) ***
[  439.223627] *** tx_isp_get_sensor: Found real sensor: 85f87400 ***
[  439.223633] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  439.223639] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  439.223647] gc2053: s_stream called with enable=1
[  439.223655] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  439.223661] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  439.223667] gc2053: About to write streaming registers for interface 1
[  439.223673] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  439.223683] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  439.224005] sensor_write: reg=0xfe val=0x00 SUCCESS
[  439.224012] sensor_write_array: reg[1] 0xfe=0x00 OK
[  439.224021] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  439.229780] sensor_write: reg=0x3e val=0x91 SUCCESS
[  439.229793] sensor_write_array: reg[2] 0x3e=0x91 OK
[  439.229800] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  439.229808] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  439.229815] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  439.229821] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  439.229829] gc2053: s_stream called with enable=1
[  439.229836] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  439.229842] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  439.229848] gc2053: About to write streaming registers for interface 1
[  439.229855] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  439.229864] sensor_write: reg=0xfe val=0x00, client=8556cd00, adapter=i2c0, addr=0x37
[  439.230181] sensor_write: reg=0xfe val=0x00 SUCCESS
[  439.230189] sensor_write_array: reg[1] 0xfe=0x00 OK
[  439.230197] sensor_write: reg=0x3e val=0x91, client=8556cd00, adapter=i2c0, addr=0x37
[  439.230516] sensor_write: reg=0x3e val=0x91 SUCCESS
[  439.230523] sensor_write_array: reg[2] 0x3e=0x91 OK
[  439.230530] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  439.230537] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  439.230543] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  439.230549] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  439.230783] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  439.230794] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  439.230801] Set control: cmd=0x980918 value=2
[  439.230939] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.230950] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.230956] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231083] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231092] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231098] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231217] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231226] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231232] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231344] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231353] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231359] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231505] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231514] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231520] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231638] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231647] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231653] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231774] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231783] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231789] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.231909] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.231919] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.231925] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.232127] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.232137] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.232143] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.232267] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  439.232277] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  439.232283] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  439.562629] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  439.562641] codec_codec_ctl: set sample rate...
[  439.562771] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      70733   jz-intc  jz-timerost
 14:         24   jz-intc  ipu
 15:     120499   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      25585   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         10   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
