<div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><style data-mw-deduplicate="TemplateStyles:r1236091366">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}html.client-js body.skin-minerva .mw-parser-output .mbox-text-span{margin-left:23px!important}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}@media print{body.ns-0 .mw-parser-output .ambox{display:none!important}}</style><table class="box-Merge_from plainlinks metadata ambox ambox-move" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/0/0f/Mergefrom.svg/50px-Mergefrom.svg.png" decoding="async" width="50" height="20" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/0/0f/Mergefrom.svg/75px-Mergefrom.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/0/0f/Mergefrom.svg/100px-Mergefrom.svg.png 2x" data-file-width="50" data-file-height="20" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">It has been suggested that <i><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">Complex instruction set computer</a></i> be <a href="https://en.wikipedia.org/wiki/Wikipedia:Merging" title="Wikipedia:Merging">merged</a> into this article. (<a href="https://en.wikipedia.org/wiki/Talk:Reduced_instruction_set_computer#Merge_proposal" title="Talk:Reduced instruction set computer">Discuss</a>)<small><i> Proposed since December 2023.</i></small></div></td></tr></tbody></table>
<div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Processor executing one instruction in minimal clock cycles</div>
<style data-mw-deduplicate="TemplateStyles:r1236090951">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}@media print{body.ns-0 .mw-parser-output .hatnote{display:none!important}}</style><div role="note" class="hatnote navigation-not-searchable">"RISC" redirects here. For other uses, see <a href="https://en.wikipedia.org/wiki/RISC_(disambiguation)" class="mw-disambig" title="RISC (disambiguation)">RISC (disambiguation)</a>.</div>
<p class="mw-empty-elt">

</p>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="https://en.wikipedia.org/wiki/File:KL_Sun_UltraSparc.jpg" class="mw-file-description"><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/220px-KL_Sun_UltraSparc.jpg" decoding="async" width="220" height="222" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/330px-KL_Sun_UltraSparc.jpg 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/440px-KL_Sun_UltraSparc.jpg 2x" data-file-width="1200" data-file-height="1212" /></a><figcaption>The <a href="https://en.wikipedia.org/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> UltraSPARC processor is a type of RISC microprocessor.</figcaption></figure>
<p>In <a href="https://en.wikipedia.org/wiki/Electronics" title="Electronics">electronics</a> and <a href="https://en.wikipedia.org/wiki/Computer_science" title="Computer science">computer science</a>, a <b>reduced instruction set computer</b> (<b>RISC</b>) is a <a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">computer architecture</a> designed to simplify the individual instructions given to the computer to accomplish tasks. Compared to the instructions given to a <a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">complex instruction set computer</a> (CISC), a RISC computer might require more instructions (more code) in order to accomplish a task because the individual instructions are written in simpler code. The goal is to offset the need to process more instructions by increasing the speed of each instruction, in particular by implementing an <a href="https://en.wikipedia.org/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a>, which may be simpler to achieve given simpler instructions.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span class="cite-bracket">&#91;</span>1<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The key operational concept of the RISC computer is that each instruction performs only one function (e.g. copy a value from memory to a register). The RISC computer usually has many (16 or 32) high-speed, general-purpose registers with a <a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">load–store architecture</a> in which the code for the register-register instructions (for performing arithmetic and tests) are separate from the instructions that access the main memory of the computer. The design of the CPU allows RISC computers few simple <a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">addressing modes</a><sup id="cite_ref-Flynn54_2-0" class="reference"><a href="#cite_note-Flynn54-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup> and predictable instruction times that simplify design of the system as a whole.
</p><p>The conceptual developments of the RISC computer architecture began with the <a href="https://en.wikipedia.org/wiki/IBM_801" title="IBM 801">IBM 801</a> project in the late 1970s, but these were not immediately put into use. Designers in California picked up the 801 concepts in two seminal projects, <a href="https://en.wikipedia.org/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a> and <a href="https://en.wikipedia.org/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a>. These were commercialized in the 1980s as the <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> and <a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> systems. <a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a> eventually produced RISC designs based on further work on the 801 concept, the <a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">IBM POWER architecture</a>, <a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a>, and <a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a>. As the projects matured, many similar designs, produced in the mid-to-late 1980s and early 1990s, such as <a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a>, <a href="https://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, and <a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, created central processing units that increased the commercial utility of the <a href="https://en.wikipedia.org/wiki/Unix" title="Unix">Unix</a> <a href="https://en.wikipedia.org/wiki/Workstation" title="Workstation">workstation</a> and of <a href="https://en.wikipedia.org/wiki/Embedded_processor" class="mw-redirect" title="Embedded processor">embedded processors</a> in the <a href="https://en.wikipedia.org/wiki/Laser_printer" class="mw-redirect" title="Laser printer">laser printer</a>, the <a href="https://en.wikipedia.org/wiki/Router_(computing)" title="Router (computing)">router</a>, and similar products.
</p><p>In the <a href="https://en.wikipedia.org/wiki/Minicomputer" title="Minicomputer">minicomputer</a> market, companies that included <a href="https://en.wikipedia.org/wiki/Celerity_Computing" title="Celerity Computing">Celerity Computing</a>, <a href="https://en.wikipedia.org/wiki/Pyramid_Technology" title="Pyramid Technology">Pyramid Technology</a>, and <a href="https://en.wikipedia.org/wiki/Ridge_Computers" title="Ridge Computers">Ridge Computers</a> began offering systems designed according to RISC or RISC-like principles in the early 1980s.<sup id="cite_ref-computer-sep1985_3-0" class="reference"><a href="#cite_note-computer-sep1985-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-aletanpaper_4-0" class="reference"><a href="#cite_note-aletanpaper-4"><span class="cite-bracket">&#91;</span>4<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-byte-nov1984_5-0" class="reference"><a href="#cite_note-byte-nov1984-5"><span class="cite-bracket">&#91;</span>5<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pbdla-histoire_6-0" class="reference"><a href="#cite_note-pbdla-histoire-6"><span class="cite-bracket">&#91;</span>6<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-em-sep1987-p59_7-0" class="reference"><a href="#cite_note-em-sep1987-p59-7"><span class="cite-bracket">&#91;</span>7<span class="cite-bracket">&#93;</span></a></sup> Few of these designs began by using RISC microprocessors.
</p><p>The varieties of RISC processor design include the <a href="https://en.wikipedia.org/wiki/ARC_(processor)" title="ARC (processor)">ARC</a> processor, the DEC Alpha, the <a href="https://en.wikipedia.org/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a>, the ARM architecture, the <a href="https://en.wikipedia.org/wiki/Atmel_AVR" class="mw-redirect" title="Atmel AVR">Atmel AVR</a>, <a href="https://en.wikipedia.org/wiki/Blackfin" title="Blackfin">Blackfin</a>, <a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">Intel i860</a>, <a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">Intel i960</a>, <a href="https://en.wikipedia.org/wiki/LoongArch" class="mw-redirect" title="LoongArch">LoongArch</a>, <a href="https://en.wikipedia.org/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a>, the MIPS architecture, PA-RISC, Power ISA, <a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a>, <a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a>, and SPARC. RISC processors are used in <a href="https://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">supercomputers</a>, such as the <a href="https://en.wikipedia.org/wiki/Fugaku_(supercomputer)" title="Fugaku (supercomputer)">Fugaku</a>.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span class="cite-bracket">&#91;</span>8<span class="cite-bracket">&#93;</span></a></sup>
</p>
<meta property="mw:PageProp/toc" />
<div class="mw-heading mw-heading2"><h2 id="History_and_development">History and development</h2></span></div>
<p>A number of systems, going back to the 1960s, have been credited as the first RISC architecture, partly based on their use of the <a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">load–store</a> approach.<sup id="cite_ref-Fisher55_9-0" class="reference"><a href="#cite_note-Fisher55-9"><span class="cite-bracket">&#91;</span>9<span class="cite-bracket">&#93;</span></a></sup> The term RISC was coined by <a href="https://en.wikipedia.org/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David Patterson</a> of the <a href="https://en.wikipedia.org/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project, although somewhat similar concepts had appeared before.<sup id="cite_ref-coinrisk_10-0" class="reference"><a href="#cite_note-coinrisk-10"><span class="cite-bracket">&#91;</span>10<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The <a href="https://en.wikipedia.org/wiki/CDC_6600" title="CDC 6600">CDC 6600</a> designed by <a href="https://en.wikipedia.org/wiki/Seymour_Cray" title="Seymour Cray">Seymour Cray</a> in 1964 used a load–store architecture with only two <a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> (register+register, and register+immediate constant) and 74 operation codes, with the basic clock cycle being 10 times faster than the memory access time.<sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span class="cite-bracket">&#91;</span>11<span class="cite-bracket">&#93;</span></a></sup> Partly due to the optimized load–store architecture of the CDC 6600, <a href="https://en.wikipedia.org/wiki/Jack_Dongarra" title="Jack Dongarra">Jack Dongarra</a> says that it can be considered a forerunner of modern RISC systems, although a number of other technical barriers needed to be overcome for the development of a modern RISC system.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="IBM_801">IBM 801</h3></span></div>
<p><a href="https://en.wikipedia.org/wiki/Michael_J._Flynn" title="Michael J. Flynn">Michael J. Flynn</a> views the first RISC system as the <a href="https://en.wikipedia.org/wiki/IBM_801" title="IBM 801">IBM 801</a> design,<sup id="cite_ref-Flynn54_2-1" class="reference"><a href="#cite_note-Flynn54-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup> begun in 1975 by <a href="https://en.wikipedia.org/wiki/John_Cocke_(computer_scientist)" title="John Cocke (computer scientist)">John Cocke</a> and completed in 1980. The 801 developed out of an effort to build a 24-bit high-speed processor to use as the basis for a digital <a href="https://en.wikipedia.org/wiki/Telephone_switch" class="mw-redirect" title="Telephone switch">telephone switch</a>. To reach their goal of switching 1 million calls per hour (300 per second) they calculated that the CPU required performance on the order of 12 million <a href="https://en.wikipedia.org/wiki/Instructions_per_second" title="Instructions per second">instructions per second</a> (MIPS),<sup id="cite_ref-evolution_13-0" class="reference"><a href="#cite_note-evolution-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup> compared to their fastest mainframe machine of the time, the <a href="https://en.wikipedia.org/wiki/IBM_System/370" title="IBM System/370">370/168</a>, which performed at 3.5 MIPS.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span class="cite-bracket">&#91;</span>14<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The design was based on a study of IBM's extensive collection of statistics gathered from their customers. This demonstrated that code in high-performance settings made extensive use of <a href="https://en.wikipedia.org/wiki/Processor_register" title="Processor register">processor registers</a>, and that they often ran out of them. This suggested that additional registers would improve performance. Additionally, they noticed that <a href="https://en.wikipedia.org/wiki/Compiler" title="Compiler">compilers</a> generally ignored the vast majority of the available instructions, especially orthogonal addressing modes. Instead, they selected the fastest version of any given instruction and then constructed small routines using it. This suggested that the majority of instructions could be removed without affecting the resulting code. These two conclusions worked in concert; removing instructions would allow the instruction <a href="https://en.wikipedia.org/wiki/Opcode" title="Opcode">opcodes</a> to be shorter, freeing up bits in the instruction word which could then be used to select among a larger set of registers.<sup id="cite_ref-evolution_13-1" class="reference"><a href="#cite_note-evolution-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The telephone switch program was canceled in 1975, but by then the team had demonstrated that the same design would offer significant performance gains running just about any code. In simulations, they showed that a compiler tuned to use registers wherever possible would run code about three times as fast as traditional designs. Somewhat surprisingly, the same code would run about 50% faster even on existing machines due to the improved register use. In practice, their experimental PL/8 compiler, a slightly cut-down version of <a href="https://en.wikipedia.org/wiki/PL/I" title="PL/I">PL/I</a>, consistently produced code that ran much faster on their existing mainframes.<sup id="cite_ref-evolution_13-2" class="reference"><a href="#cite_note-evolution-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup>
</p><p>A 32-bit version of the 801 was eventually produced in a single-chip form as the <a href="https://en.wikipedia.org/wiki/IBM_ROMP" title="IBM ROMP">IBM ROMP</a> in 1981, which stood for 'Research OPD [Office Products Division] Micro Processor'.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup> This CPU was designed for "mini" tasks, and found use in peripheral interfaces and <a href="https://en.wikipedia.org/wiki/Channel_controller" class="mw-redirect" title="Channel controller">channel controllers</a> on later IBM computers. It was also used as the CPU in the <a href="https://en.wikipedia.org/wiki/IBM_RT_PC" title="IBM RT PC">IBM RT PC</a> in 1986, which turned out to be a commercial failure.<sup id="cite_ref-Gov239_16-0" class="reference"><a href="#cite_note-Gov239-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> Although the 801 did not see widespread use in its original form, it inspired many research projects, including ones at IBM that would eventually lead to the <a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">IBM POWER architecture</a>.<sup id="cite_ref-Jari40_17-0" class="reference"><a href="#cite_note-Jari40-17"><span class="cite-bracket">&#91;</span>17<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-18" class="reference"><a href="#cite_note-18"><span class="cite-bracket">&#91;</span>18<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="Berkeley_RISC_and_Stanford_MIPS">Berkeley RISC and Stanford MIPS</h3></span></div>
<p>By the late 1970s, the 801 had become well-known in the industry. This coincided with new fabrication techniques that were allowing more complex chips to come to market. The <a href="https://en.wikipedia.org/wiki/Zilog_Z80" title="Zilog Z80">Zilog Z80</a> of 1976 had 8,000 transistors, whereas the 1979 <a href="https://en.wikipedia.org/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> (68k) had 68,000. These newer designs generally used their newfound complexity to expand the instruction set to make it more orthogonal. Most, like the 68k, used <a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a> to do this, reading instructions and re-implementing them as a sequence of simpler internal instructions. In the 68k, a full <style data-mw-deduplicate="TemplateStyles:r1154941027">.mw-parser-output .frac{white-space:nowrap}.mw-parser-output .frac .num,.mw-parser-output .frac .den{font-size:80%;line-height:0;vertical-align:super}.mw-parser-output .frac .den{vertical-align:sub}.mw-parser-output .sr-only{border:0;clip:rect(0,0,0,0);clip-path:polygon(0px 0px,0px 0px,0px 0px);height:1px;margin:-1px;overflow:hidden;padding:0;position:absolute;width:1px}</style><span class="frac"><span class="num">1</span>&#8260;<span class="den">3</span></span> of the transistors were used for this microcoding.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span class="cite-bracket">&#91;</span>19<span class="cite-bracket">&#93;</span></a></sup>
</p><p>In 1979, <a href="https://en.wikipedia.org/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David Patterson</a> was sent on a <a href="https://en.wikipedia.org/wiki/Sabbatical" title="Sabbatical">sabbatical</a> from the <a href="https://en.wikipedia.org/wiki/University_of_California,_Berkeley" title="University of California, Berkeley">University of California, Berkeley</a> to help DEC's west-coast team improve the VAX microcode. Patterson was struck by the complexity of the coding process and concluded it was untenable.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span class="cite-bracket">&#91;</span>20<span class="cite-bracket">&#93;</span></a></sup> He first wrote a paper on ways to improve microcoding, but later changed his mind and decided microcode itself was the problem. With funding from the <a href="https://en.wikipedia.org/wiki/VLSI_Project" title="VLSI Project">DARPA VLSI Program</a>, Patterson started the <a href="https://en.wikipedia.org/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> effort. The Program, practically unknown today, led to a huge number of advances in chip design, fabrication, and even computer graphics. Considering a variety of programs from their <a href="https://en.wikipedia.org/wiki/Berkeley_Software_Distribution" title="Berkeley Software Distribution">BSD Unix</a> variant, the Berkeley team found, as had IBM, that most programs made no use of the large variety of instructions in the 68k.<sup id="cite_ref-riscii_21-0" class="reference"><a href="#cite_note-riscii-21"><span class="cite-bracket">&#91;</span>21<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Patterson's early work pointed out an important problem with the traditional "more is better" approach; even those instructions that were critical to overall performance were being delayed by their trip through the microcode. If the microcode was removed, the programs would run faster. And since the microcode ultimately took a complex instruction and broke it into steps, there was no reason the compiler couldn't do this instead. These studies suggested that, even with no other changes, one could make a chip with <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1154941027"><span class="frac"><span class="num">1</span>&#8260;<span class="den">3</span></span> fewer transistors that would run faster.<sup id="cite_ref-riscii_21-1" class="reference"><a href="#cite_note-riscii-21"><span class="cite-bracket">&#91;</span>21<span class="cite-bracket">&#93;</span></a></sup> In the original RISC-I paper they noted:<sup id="cite_ref-PattersonSequin_22-0" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup>
</p>
<blockquote><p>Skipping this extra level of interpretation appears to enhance performance while reducing chip size.<sup id="cite_ref-PattersonSequin_22-1" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup></p></blockquote>
<p>It was also discovered that, on microcoded implementations of certain architectures, complex operations tended to be <i>slower</i> than a sequence of simpler operations doing the same thing. This was in part an effect of the fact that many designs were rushed, with little time to optimize or tune every instruction; only those used most often were optimized, and a sequence of those instructions could be faster than a less-tuned instruction performing an equivalent operation as that sequence. One infamous example was the <a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a>'s <code>INDEX</code> instruction.<sup id="cite_ref-PattersonDitzel_23-0" class="reference"><a href="#cite_note-PattersonDitzel-23"><span class="cite-bracket">&#91;</span>23<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The Berkeley work also turned up a number of additional points. Among these was the fact that programs spent a significant amount of time performing <a href="https://en.wikipedia.org/wiki/Subroutine" class="mw-redirect" title="Subroutine">subroutine</a> calls and returns, and it seemed there was the potential to improve overall performance by speeding these calls. This led the Berkeley design to select a method known as <a href="https://en.wikipedia.org/wiki/Register_window" title="Register window">register windows</a> which can significantly improve subroutine performance although at the cost of some complexity.<sup id="cite_ref-PattersonSequin_22-2" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup> They also noticed that the majority of mathematical instructions were simple assignments; only <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1154941027"><span class="frac"><span class="num">1</span>&#8260;<span class="den">3</span></span> of them actually performed an operation like addition or subtraction. But when those operations did occur, they tended to be slow. This led to far more emphasis on the underlying arithmetic data unit, as opposed to previous designs where the majority of the chip was dedicated to control and microcode.<sup id="cite_ref-riscii_21-2" class="reference"><a href="#cite_note-riscii-21"><span class="cite-bracket">&#91;</span>21<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The resulting Berkeley RISC was based on gaining performance through the use of <a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">pipelining</a> and aggressive use of register windowing.<sup id="cite_ref-PattersonDitzel_23-1" class="reference"><a href="#cite_note-PattersonDitzel-23"><span class="cite-bracket">&#91;</span>23<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-PattersonSequin_22-3" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup> In a traditional CPU, one has a small number of registers, and a program can use any register at any time. In a CPU with register windows, there are a huge number of registers, e.g., 128, but programs can only use a small number of them, e.g., eight, at any one time. A program that limits itself to eight registers per procedure can make very fast <a href="https://en.wikipedia.org/wiki/Procedure_call" class="mw-redirect" title="Procedure call">procedure calls</a>: The call simply moves the window "down" by eight, to the set of eight registers used by that procedure, and the return moves the window back.<sup id="cite_ref-Sequin1_24-0" class="reference"><a href="#cite_note-Sequin1-24"><span class="cite-bracket">&#91;</span>24<span class="cite-bracket">&#93;</span></a></sup> The Berkeley RISC project delivered the RISC-I processor in 1982. Consisting of only 44,420 transistors (compared with averages of about 100,000 in newer <a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">CISC</a> designs of the era), RISC-I had only 32 instructions, and yet completely outperformed any other single-chip design, with estimated performance being higher than the VAX.<sup id="cite_ref-PattersonSequin_22-4" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup> They followed this up with the 40,760-transistor, 39-instruction RISC-II in 1983, which ran over three times as fast as RISC-I.<sup id="cite_ref-PattersonSequin_22-5" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup>
</p><p>As the RISC project began to become known in <a href="https://en.wikipedia.org/wiki/Silicon_Valley" title="Silicon Valley">Silicon Valley</a>, a similar project began at <a href="https://en.wikipedia.org/wiki/Stanford_University" title="Stanford University">Stanford University</a> in 1981. This <a href="https://en.wikipedia.org/wiki/Stanford_MIPS" title="Stanford MIPS">MIPS</a> project grew out of a graduate course by <a href="https://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a>, produced a functioning system in 1983, and could run simple programs by 1984.<sup id="cite_ref-mipsx_25-0" class="reference"><a href="#cite_note-mipsx-25"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup> The MIPS approach emphasized an aggressive clock cycle and the use of the pipeline, making sure it could be run as "full" as possible.<sup id="cite_ref-mipsx_25-1" class="reference"><a href="#cite_note-mipsx-25"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup> The MIPS system was followed by the MIPS-X and in 1984 Hennessy and his colleagues formed <a href="https://en.wikipedia.org/wiki/MIPS_Computer_Systems" class="mw-redirect" title="MIPS Computer Systems">MIPS Computer Systems</a> to produce the design commercially.<sup id="cite_ref-mipsx_25-2" class="reference"><a href="#cite_note-mipsx-25"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Jari52_26-0" class="reference"><a href="#cite_note-Jari52-26"><span class="cite-bracket">&#91;</span>26<span class="cite-bracket">&#93;</span></a></sup> The venture resulted in a new architecture that was also called <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> and the <a href="https://en.wikipedia.org/wiki/R2000_microprocessor" title="R2000 microprocessor">R2000 microprocessor</a> in 1985.<sup id="cite_ref-Jari52_26-1" class="reference"><a href="#cite_note-Jari52-26"><span class="cite-bracket">&#91;</span>26<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The overall philosophy of the RISC concept was widely understood by the second half of the 1980s, and led the designers of the <a href="https://en.wikipedia.org/wiki/MIPS-X" title="MIPS-X">MIPS-X</a> to put it this way in 1987:
</p>
<style data-mw-deduplicate="TemplateStyles:r1244412712">.mw-parser-output .templatequote{overflow:hidden;margin:1em 0;padding:0 32px}.mw-parser-output .templatequotecite{line-height:1.5em;text-align:left;margin-top:0}@media(min-width:500px){.mw-parser-output .templatequotecite{padding-left:1.6em}}</style><blockquote class="templatequote"><p>The goal of any instruction format should be: 1. simple decode, 2. simple decode, and 3. simple decode. Any attempts at improved code density at the expense of CPU performance should be ridiculed at every opportunity.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span class="cite-bracket">&#91;</span>27<span class="cite-bracket">&#93;</span></a></sup></p></blockquote>
<p>Competition between RISC and conventional CISC approaches was also the subject of theoretical analysis in the early 1980s, leading, for example, to the <a href="https://en.wikipedia.org/wiki/Iron_law_of_processor_performance" title="Iron law of processor performance">iron law of processor performance</a>.
</p>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="https://en.wikipedia.org/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" class="mw-file-description"><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/220px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" decoding="async" width="220" height="147" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/330px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/440px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 2x" data-file-width="4776" data-file-height="3187" /></a><figcaption>RISC-V prototype chip (2013)</figcaption></figure>
<p>Since 2010, a new <a href="https://en.wikipedia.org/wiki/Open_standard" title="Open standard">open standard</a> <a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA), Berkeley <a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a>, has been under development at the University of California, Berkeley, for research purposes and as a free alternative to proprietary ISAs. As of 2014, version 2 of the <a href="https://en.wikipedia.org/wiki/User_space" class="mw-redirect" title="User space">user space</a> ISA is fixed.<sup id="cite_ref-28" class="reference"><a href="#cite_note-28"><span class="cite-bracket">&#91;</span>28<span class="cite-bracket">&#93;</span></a></sup> The ISA is designed to be extensible from a barebones core sufficient for a small embedded processor to supercomputer and cloud computing use with standard and chip designer–defined extensions and coprocessors. It has been tested in silicon design with the ROCKET <a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoC</a>, which is also available as an open-source processor generator in the CHISEL language.
</p>
<div class="mw-heading mw-heading3"><h3 id="Commercial_breakout">Commercial breakout</h3></span></div>
<p>In the early 1980s, significant uncertainties surrounded the RISC concept. One concern involved the use of memory; a single instruction from a traditional processor like the Motorola 68k may be written out as perhaps a half dozen of the simpler RISC instructions. In theory, this could slow the system down as it spent more time fetching instructions from memory. But by the mid-1980s, the concepts had matured enough to be seen as commercially viable.<sup id="cite_ref-Gov239_16-1" class="reference"><a href="#cite_note-Gov239-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-mipsx_25-3" class="reference"><a href="#cite_note-mipsx-25"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup>
</p>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="https://en.wikipedia.org/wiki/File:Acorn-ARM-Evaluation-System.jpg" class="mw-file-description"><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/310px-Acorn-ARM-Evaluation-System.jpg" decoding="async" width="310" height="206" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/465px-Acorn-ARM-Evaluation-System.jpg 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/620px-Acorn-ARM-Evaluation-System.jpg 2x" data-file-width="3032" data-file-height="2015" /></a><figcaption>Acorn ARM Evaluation System (1985)</figcaption></figure>
<p>Commercial RISC designs began to emerge in the mid-1980s. The <a href="https://en.wikipedia.org/wiki/ARM_architecture_family#ARM1" title="ARM architecture family">Acorn ARM1</a> appeared in April 1985,<sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup> MIPS R2000 appeared in January 1986, followed shortly thereafter by <a href="https://en.wikipedia.org/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>'s <a href="https://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> in some of their computers.<sup id="cite_ref-Gov239_16-2" class="reference"><a href="#cite_note-Gov239-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> In the meantime, the Berkeley effort had become so well known that it eventually became the name for the entire concept. In 1987 <a href="https://en.wikipedia.org/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> began shipping systems with the <a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> processor, directly based on the Berkeley RISC-II system.<sup id="cite_ref-Gov239_16-3" class="reference"><a href="#cite_note-Gov239-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30"><span class="cite-bracket">&#91;</span>30<span class="cite-bracket">&#93;</span></a></sup> The US government Committee on Innovations in Computing and Communications credits the acceptance of the viability of the RISC concept to the success of the SPARC system.<sup id="cite_ref-Gov239_16-4" class="reference"><a href="#cite_note-Gov239-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> The success of SPARC renewed interest within IBM, which released new RISC systems by 1990 and by 1995 RISC processors were the foundation of a $15&#160;billion server industry.<sup id="cite_ref-Gov239_16-5" class="reference"><a href="#cite_note-Gov239-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup>
</p><p>By the later 1980s, the new RISC designs were easily outperforming all traditional designs by a wide margin. At that point, all of the other vendors began RISC efforts of their own. Among these were the <a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a>, <a href="https://en.wikipedia.org/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a>, <a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">Intel i860</a> and <a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">i960</a>, <a href="https://en.wikipedia.org/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a>, <a href="https://en.wikipedia.org/wiki/IBM_Power_microprocessors" title="IBM Power microprocessors">IBM POWER</a>, and, slightly later, the IBM/Apple/Motorola <a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a>. Many of these have since disappeared due to them often offering no competitive advantage over others of the same era. Those that remain are often used only in niche markets or as parts of other systems; of the designs from these traditional vendors, only SPARC and POWER have any significant remaining market.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This is probably true but needs substantiating. (March 2023)">citation needed</span></a></i>&#93;</sup>
</p><p>The <a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM architecture</a> has been the most widely adopted RISC ISA, initially intended to deliver higher performance desktop computing, at low cost, and in a restricted thermal package, such as in the <a href="https://en.wikipedia.org/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>, while featuring in the <a href="https://en.wikipedia.org/wiki/TOP500#TOP500" title="TOP500">Super Computer League tables</a>, its initial, relatively, lower power and cooling implementation was soon adapted to embedded applications, such as laser printer raster image processing.<sup id="cite_ref-acornuser198808_acorn_31-0" class="reference"><a href="#cite_note-acornuser198808_acorn-31"><span class="cite-bracket">&#91;</span>31<span class="cite-bracket">&#93;</span></a></sup> Acorn, in partnership with Apple Inc, and VLSI, creating ARM Ltd, in 1990, to share R&amp;D costs and find new markets for the ISA, who in partnership with TI, GEC, Sharp, Nokia, Oracle and Digital would develop low-power and embedded RISC designs, and target those market segments, which at the time were niche. With the rise in mobile, automotive, streaming, smart device computing, ARM became the most widely used ISA, the company estimating almost half of all CPUs shipped in history have been ARM.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32"><span class="cite-bracket">&#91;</span>32<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading2"><h2 id="Characteristics_and_design_philosophy">Characteristics and design philosophy</h2></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236091366"><table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="https://en.wikipedia.org/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a href="https://en.wikipedia.org/wiki/Special:EditPage/Reduced_instruction_set_computer" title="Special:EditPage/Reduced instruction set computer">improve this article</a> by <a href="https://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>&#32;in this section. Unsourced material may be challenged and removed.</span>  <span class="date-container"><i>(<span class="date">March 2012</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="https://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">Further information: <a href="https://en.wikipedia.org/wiki/Processor_design" title="Processor design">Processor design</a></div>
<p>Confusion around the definition of RISC deriving from the formulation of the term, along with the tendency to opportunistically categorize processor architectures with relatively few instructions (or groups of instructions) as RISC architectures, led to attempts to define RISC as a design philosophy. One attempt to do so was expressed as the following:
</p>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1244412712"><blockquote class="templatequote"><p>A RISC processor has an instruction set that is designed for efficient execution by a pipelined processor and for code generation by an optimizing compiler.</p><div class="templatequotecite">—&#8202;<cite>Michael Slater, Microprocessor Report<sup id="cite_ref-ieeemicro199006_risc_33-0" class="reference"><a href="#cite_note-ieeemicro199006_risc-33"><span class="cite-bracket">&#91;</span>33<span class="cite-bracket">&#93;</span></a></sup></cite></div></blockquote>
<div class="mw-heading mw-heading3"><h3 id="Instruction_set_philosophy">Instruction set philosophy</h3></span></div>
<p>A common misunderstanding of the phrase "reduced instruction set computer" is that instructions are simply eliminated, resulting in a smaller set of instructions.<sup id="cite_ref-esponda_34-0" class="reference"><a href="#cite_note-esponda-34"><span class="cite-bracket">&#91;</span>34<span class="cite-bracket">&#93;</span></a></sup>
In fact, over the years, RISC instruction sets have grown in size, and today many of them have a larger set of instructions than many CISC CPUs.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35"><span class="cite-bracket">&#91;</span>35<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-36" class="reference"><a href="#cite_note-36"><span class="cite-bracket">&#91;</span>36<span class="cite-bracket">&#93;</span></a></sup> Some RISC processors such as the PowerPC have instruction sets as large as the CISC <a href="https://en.wikipedia.org/wiki/IBM_System/370" title="IBM System/370">IBM System/370</a>, for example; conversely, the DEC <a href="https://en.wikipedia.org/wiki/PDP-8" title="PDP-8">PDP-8</a>—clearly a CISC CPU because many of its instructions involve multiple memory accesses—has only 8 basic instructions and a few extended instructions.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span class="cite-bracket">&#91;</span>37<span class="cite-bracket">&#93;</span></a></sup>
The term "reduced" in that phrase was intended to describe the fact that the amount of work any single instruction accomplishes is reduced—at most a single data memory cycle—compared to the "complex instructions" of CISC CPUs that may require dozens of data memory cycles in order to execute a single instruction.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38"><span class="cite-bracket">&#91;</span>38<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The term <i><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">load–store architecture</a></i> is sometimes preferred.
</p><p>Another way of looking at the RISC/CISC debate is to consider what is exposed to the compiler. In a CISC processor, the hardware may internally use registers and flag bit in order to implement a single complex instruction such as <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">STRING MOVE</code>, but hide those details from the compiler.
The internal operations of a RISC processor are "exposed to the compiler", leading to the <a href="https://en.wikipedia.org/wiki/Backronym" title="Backronym">backronym</a> 'Relegate Interesting Stuff to the Compiler'.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39"><span class="cite-bracket">&#91;</span>39<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-40" class="reference"><a href="#cite_note-40"><span class="cite-bracket">&#91;</span>40<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="Instruction_format">Instruction format</h3></span></div>
<p>Most RISC architectures have fixed-length instructions and a simple encoding, which simplifies fetch, decode, and issue logic considerably. This is among the main goals of the RISC approach.<sup id="cite_ref-PattersonSequin_22-6" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Some of this is possible only due to the contemporary move to 32-bit formats. For instance, in a typical program, over 30% of all the numeric constants are either 0 or 1, 95% will fit in one byte, and 99% in a 16-bit value.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41"><span class="cite-bracket">&#91;</span>41<span class="cite-bracket">&#93;</span></a></sup> When computers were based on 8- or 16-bit words, it would be difficult to have an immediate combined with the opcode in a single memory word, although certain instructions like increment and decrement did this implicitly by using a different opcode. In contrast, a 32-bit machine has ample room to encode an immediate value, and doing so avoids the need to do a second memory read to pick up the value. This is why many RISC processors allow a 12- or 13-bit constant to be encoded directly into the instruction word.<sup id="cite_ref-PattersonSequin_22-7" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Assuming a 13-bit constant area, as is the case in the MIPS and RISC designs, another 19 bits are available for the instruction encoding. This leaves ample room to indicate both the opcode and one or two registers. Register-to-register operations, mostly math and logic, require enough bits to encode the two or three registers being used. Most processors use the three-operand format, of the form <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">A = B + C</code>, in which case three registers numbers are needed. If the processor has 32 registers, each one requires a 5-bit number, for 15 bits. If one of these registers is replaced by an immediate, there is still lots of room to encode the two remaining registers and the opcode. Common instructions found in multi-word systems, like <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">INC</code> and <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">DEC</code>, which reduce the number of words that have to be read before performing the instruction, are unnecessary in RISC as they can be accomplished with a single register and the immediate value 1.<sup id="cite_ref-PattersonSequin_22-8" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The original RISC-I format remains a canonical example of the concept. It uses 7 bits for the opcode and a 1-bit flag for conditional codes, the following 5 bits for the destination register, and the next five for the first operand. This leaves 14 bits, the first of which indicates whether the following 13 contain an immediate value or uses only five of them to indicate a register for the second operand.<sup id="cite_ref-PattersonSequin_22-9" class="reference"><a href="#cite_note-PattersonSequin-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup> A more complex example is the MIPS encoding, which used only 6 bits for the opcode, followed by two 5-bit registers. The remaining 16 bits could be used in two ways, one as a 16-bit immediate value, or as a 5-bit shift value (used only in shift operations, otherwise zero) and the remaining 6 bits as an extension on the opcode. In the case of register-to-register arithmetic operations, the opcode was 0 and the last 6 bits contained the actual code; those that used an immediate value used the normal opcode field at the front.<sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span class="cite-bracket">&#91;</span>42<span class="cite-bracket">&#93;</span></a></sup>
</p><p>One drawback of 32-bit instructions is reduced code density, which is more adverse a characteristic in embedded computing than it is in the workstation and server markets RISC architectures were originally designed to serve. To address this problem, several architectures, such as <a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a> (1992), <a href="https://en.wikipedia.org/wiki/ARM_architecture_family#Thumb" title="ARM architecture family">ARM thumb</a> (1994),<sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span class="cite-bracket">&#91;</span>43<span class="cite-bracket">&#93;</span></a></sup> <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS16e</a> (2004), <a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power Variable Length Encoding ISA</a> (2006), <a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a>, and the <a href="https://en.wikipedia.org/wiki/Adapteva" class="mw-redirect" title="Adapteva">Adapteva Epiphany</a>, have an optional short, feature-reduced <a href="https://en.wikipedia.org/wiki/Compressed_instruction_set" title="Compressed instruction set">compressed instruction set</a>. Generally, these instructions expose a smaller number of registers and fewer bits for immediate values, and often use a two-operand format to eliminate one register number from instructions. A two-operand format in a system with 16 registers requires 8 bits for register numbers, leaving another 8 for an opcode or other uses. The <a href="https://en.wikipedia.org/wiki/SuperH#SH-5" title="SuperH">SH5</a> also follows this pattern, albeit having evolved in the opposite direction, having added longer 32-bit instructions to an original 16-bit encoding.
</p>
<div class="mw-heading mw-heading3"><h3 id="Hardware_utilization">Hardware utilization</h3></span></div>
<p>For any given level of general performance, a RISC chip will typically have far fewer <a href="https://en.wikipedia.org/wiki/Transistor" title="Transistor">transistors</a> dedicated to the core logic which originally allowed designers to increase the size of the register set and increase internal parallelism.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This is undoubtedly consistent with the early literature, but it should still be supported by a citation. (March 2023)">citation needed</span></a></i>&#93;</sup>
</p><p>Other features of RISC architectures include:
</p>
<ul><li>Single-cycle operation, described as "the rapid execution of simple functions that dominate a computer's instruction stream", thus seeking to deliver an average throughput approaching one <a href="https://en.wikipedia.org/wiki/Instructions_per_cycle" title="Instructions per cycle">instruction per cycle</a> for any single instruction stream<sup id="cite_ref-colwell1985_44-0" class="reference"><a href="#cite_note-colwell1985-44"><span class="cite-bracket">&#91;</span>44<span class="cite-bracket">&#93;</span></a></sup></li>
<li>Uniform instruction format, using single word with the opcode in the same bit positions for simpler decoding</li>
<li>All <a href="https://en.wikipedia.org/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> can be used equally as source/destination in all instructions, simplifying compiler design (<a href="https://en.wikipedia.org/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">floating-point</a> registers are often kept separate)</li>
<li>Simple addressing modes with complex addressing performed by instruction sequences</li>
<li>Few <a href="https://en.wikipedia.org/wiki/Data_type" title="Data type">data types</a> in hardware (no <a href="https://en.wikipedia.org/wiki/Byte" title="Byte">byte</a> <a href="https://en.wikipedia.org/wiki/String_(computer_science)" title="String (computer science)">string</a> or <a href="https://en.wikipedia.org/wiki/Binary-coded_decimal" title="Binary-coded decimal">binary-coded decimal</a> [BCD], for example)</li></ul>
<p>RISC designs are also more likely to feature a <a href="https://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard memory model</a>, where the instruction stream and the data stream are conceptually separated; this means that modifying the memory where code is held might not have any effect on the instructions executed by the processor (because the CPU has a separate instruction and data <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a>), at least until a special synchronization instruction is issued; CISC processors that have separate instruction and data caches generally keep them synchronized automatically, for backwards compatibility with older processors.
</p><p>Many early RISC designs also shared the characteristic of having a <a href="https://en.wikipedia.org/wiki/Delay_slot" title="Delay slot">branch delay slot</a>, an instruction space immediately following a jump or branch. The instruction in this space is executed, whether or not the branch is taken (in other words the effect of the branch is delayed). This instruction keeps the <a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALU</a> of the CPU busy for the extra time normally needed to perform a branch. Nowadays the branch delay slot is considered an unfortunate side effect of a particular strategy for implementing some RISC designs, and modern RISC designs generally do away with it (such as PowerPC and more recent versions of SPARC and MIPS).<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2011)">citation needed</span></a></i>&#93;</sup>
</p><p>Some aspects attributed to the first RISC-<i>labeled</i> designs around 1975 include the observations that the memory-restricted compilers of the time were often unable to take advantage of features intended to facilitate <i>manual</i> assembly coding, and that complex addressing modes take many cycles to perform due to the required additional memory accesses. It was argued<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Words_to_watch#Unsupported_attributions" title="Wikipedia:Manual of Style/Words to watch"><span title="The material near this tag may use weasel words or too-vague attribution. (June 2022)">by whom?</span></a></i>&#93;</sup> that such functions would be better performed by sequences of simpler instructions if this could yield implementations small enough to leave room for many registers, reducing the number of slow memory accesses. In these simple designs, most instructions are of uniform length and similar structure, arithmetic operations are restricted to CPU registers and only separate <i>load</i> and <i>store</i> instructions access memory. These properties enable a better balancing of pipeline stages than before, making RISC pipelines significantly more efficient and allowing higher <a href="https://en.wikipedia.org/wiki/Clock_frequency" class="mw-redirect" title="Clock frequency">clock frequencies</a>.
</p><p>Yet another impetus of both RISC and other designs came from practical measurements on real-world programs. <a href="https://en.wikipedia.org/wiki/Andrew_S._Tanenbaum" title="Andrew S. Tanenbaum">Andrew Tanenbaum</a> summed up many of these, demonstrating that processors often had oversized immediates. For instance, he showed that 98% of all the constants in a program would fit in 13 <a href="https://en.wikipedia.org/wiki/Bit" title="Bit">bits</a>, yet many CPU designs dedicated 16 or 32 bits to store them. This suggests that, to reduce the number of memory accesses, a fixed length machine could store constants in unused bits of the instruction word itself, so that they would be immediately ready when the CPU needs them (much like immediate addressing in a conventional design). This required small opcodes in order to leave room for a reasonably sized constant in a 32-bit instruction word.
</p><p>Since many real-world programs spend most of their time executing simple operations, some researchers decided to focus on making those operations as fast as possible. The <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a> of a CPU is limited by the time it takes to execute the slowest <i>sub-operation</i> of any instruction; decreasing that cycle-time often accelerates the execution of other instructions.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45"><span class="cite-bracket">&#91;</span>45<span class="cite-bracket">&#93;</span></a></sup> The focus on "reduced instructions" led to the resulting machine being called a "reduced instruction set computer" (RISC). The goal was to make instructions so simple that they could <i>easily</i> be pipelined, in order to achieve a <i>single clock</i> throughput at <i>high frequencies</i>. This contrasted with CISC designs whose "crucial arithmetic operations and register transfers" were considered difficult to pipeline.<sup id="cite_ref-sweetman1986_46-0" class="reference"><a href="#cite_note-sweetman1986-46"><span class="cite-bracket">&#91;</span>46<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Later, it was noted that one of the most significant characteristics of RISC processors was that external memory was only accessible by a <i>load</i> or <i>store</i> instruction. All other instructions were limited to internal registers. This simplified many aspects of processor design: allowing instructions to be fixed-length, simplifying pipelines, and isolating the logic for dealing with the delay in completing a memory access (cache miss, etc.) to only two instructions. This led to RISC designs being referred to as <i>load–store</i> architectures.<sup id="cite_ref-47" class="reference"><a href="#cite_note-47"><span class="cite-bracket">&#91;</span>47<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading2"><h2 id="Comparison_to_other_architectures">Comparison to other architectures</h2></span></div>
<p>Some CPUs have been specifically designed to have a very small set of instructions&#8212;but these designs are very different from classic RISC designs, so they have been given other names such as <a href="https://en.wikipedia.org/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">minimal instruction set computer</a> (MISC) or <a href="https://en.wikipedia.org/wiki/Transport_triggered_architecture" title="Transport triggered architecture">transport triggered architecture</a> (TTA).
</p><p>RISC architectures have traditionally had few successes in the desktop PC and commodity server markets, where the <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a>-based platforms remain the dominant processor architecture. However, this may change, as ARM-based processors are being developed for higher performance systems.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48"><span class="cite-bracket">&#91;</span>48<span class="cite-bracket">&#93;</span></a></sup> Manufacturers including <a href="https://en.wikipedia.org/wiki/Cavium" title="Cavium">Cavium</a>, AMD, and <a href="https://en.wikipedia.org/wiki/Qualcomm" title="Qualcomm">Qualcomm</a> have released server processors based on the ARM architecture.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49"><span class="cite-bracket">&#91;</span>49<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-50" class="reference"><a href="#cite_note-50"><span class="cite-bracket">&#91;</span>50<span class="cite-bracket">&#93;</span></a></sup> ARM further partnered with <a href="https://en.wikipedia.org/wiki/Cray" title="Cray">Cray</a> in 2017 to produce an ARM-based supercomputer.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51"><span class="cite-bracket">&#91;</span>51<span class="cite-bracket">&#93;</span></a></sup> On the desktop, Microsoft announced that it planned to support the PC version of <a href="https://en.wikipedia.org/wiki/Windows_10" title="Windows 10">Windows 10</a> on <a href="https://en.wikipedia.org/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon</a>-based devices in 2017 as part of its partnership with Qualcomm. These devices will support Windows applications compiled for 32-bit x86 via an x86 processor <a href="https://en.wikipedia.org/wiki/Emulator" title="Emulator">emulator</a> that <a href="https://en.wikipedia.org/wiki/Binary_translation" title="Binary translation">translates 32-bit x86 code to ARM64 code</a>.<sup id="cite_ref-verge-w10armsoftware_52-0" class="reference"><a href="#cite_note-verge-w10armsoftware-52"><span class="cite-bracket">&#91;</span>52<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span class="cite-bracket">&#91;</span>53<span class="cite-bracket">&#93;</span></a></sup> Apple announced they will transition their <a href="https://en.wikipedia.org/wiki/Mac_(computer)" title="Mac (computer)">Mac</a> desktop and laptop computers from Intel processors to internally developed ARM64-based <a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoCs</a> called <a href="https://en.wikipedia.org/wiki/Apple_silicon" title="Apple silicon">Apple silicon</a>; the first such computers, using the <a href="https://en.wikipedia.org/wiki/Apple_M1" title="Apple M1">Apple M1</a> processor, were released in November 2020.<sup id="cite_ref-ARM-Macs-available_54-0" class="reference"><a href="#cite_note-ARM-Macs-available-54"><span class="cite-bracket">&#91;</span>54<span class="cite-bracket">&#93;</span></a></sup> Macs with Apple silicon can run x86-64 binaries with <a href="https://en.wikipedia.org/wiki/Rosetta_2" class="mw-redirect" title="Rosetta 2">Rosetta 2</a>, an x86-64 to ARM64 translator.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55"><span class="cite-bracket">&#91;</span>55<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Outside of the desktop arena, however, the ARM RISC architecture is in widespread use in smartphones, tablets and many forms of embedded devices. While early RISC designs differed significantly from contemporary CISC designs, by 2000 the highest-performing CPUs in the RISC line were almost indistinguishable from the highest-performing CPUs in the CISC line.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56"><span class="cite-bracket">&#91;</span>56<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-57" class="reference"><a href="#cite_note-57"><span class="cite-bracket">&#91;</span>57<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-58" class="reference"><a href="#cite_note-58"><span class="cite-bracket">&#91;</span>58<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading2"><h2 id="Use_of_RISC_architectures">Use of RISC architectures</h2></span></div>
<p>RISC architectures are now used across a range of platforms, from smartphones and <a href="https://en.wikipedia.org/wiki/Tablet_computer" title="Tablet computer">tablet computers</a> to some of the world's fastest <a href="https://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">supercomputers</a> such as <a href="https://en.wikipedia.org/wiki/Fugaku_(supercomputer)" title="Fugaku (supercomputer)">Fugaku</a>, the fastest on the <a href="https://en.wikipedia.org/wiki/TOP500" title="TOP500">TOP500</a> list as of November&#160;2020<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit">&#91;update&#93;</a></sup>, and <a href="https://en.wikipedia.org/wiki/Summit_(supercomputer)" title="Summit (supercomputer)">Summit</a>, <a href="https://en.wikipedia.org/wiki/Sierra_(supercomputer)" title="Sierra (supercomputer)">Sierra</a>, and <a href="https://en.wikipedia.org/wiki/Sunway_TaihuLight" title="Sunway TaihuLight">Sunway TaihuLight</a>, the next three on that list.<sup id="cite_ref-top500-november-2020_59-0" class="reference"><a href="#cite_note-top500-november-2020-59"><span class="cite-bracket">&#91;</span>59<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="Low-end_and_mobile_systems">Low-end and mobile systems</h3></span></div>
<p>By the beginning of the 21st century, the majority of low-end and mobile systems relied on RISC architectures.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60"><span class="cite-bracket">&#91;</span>60<span class="cite-bracket">&#93;</span></a></sup> Examples include:
</p>
<ul><li>The <a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM architecture</a> dominates the market for low-power and low-cost embedded systems (typically 200–1800&#160;MHz in 2014). It is used in a number of systems such as most <a href="https://en.wikipedia.org/wiki/Android_(operating_system)" title="Android (operating system)">Android</a>-based systems, the Apple <a href="https://en.wikipedia.org/wiki/IPhone" title="IPhone">iPhone</a>, <a href="https://en.wikipedia.org/wiki/IPod_Touch" title="IPod Touch">iPod Touch</a>, <a href="https://en.wikipedia.org/wiki/IPad" title="IPad">iPad</a>, <a href="https://en.wikipedia.org/wiki/Apple_Watch" title="Apple Watch">Apple Watch</a>, and <a href="https://en.wikipedia.org/wiki/Apple_TV" title="Apple TV">Apple TV</a>, <a href="https://en.wikipedia.org/wiki/Palm_(PDA)" title="Palm (PDA)">Palm</a>, Microsoft <a href="https://en.wikipedia.org/wiki/Windows_Phone" title="Windows Phone">Windows Phone</a> (former <a href="https://en.wikipedia.org/wiki/Windows_Mobile" title="Windows Mobile">Windows Mobile</a> / Windows CE), <a href="https://en.wikipedia.org/wiki/BlackBerry_Limited" title="BlackBerry Limited">RIM</a> devices, Nintendo <a href="https://en.wikipedia.org/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, <a href="https://en.wikipedia.org/wiki/Nintendo_DS" title="Nintendo DS">DS</a>, <a href="https://en.wikipedia.org/wiki/Nintendo_3DS" title="Nintendo 3DS">3DS</a> and <a href="https://en.wikipedia.org/wiki/Nintendo_Switch" title="Nintendo Switch">Switch</a>, <a href="https://en.wikipedia.org/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi</a>, etc.</li>
<li>IBM's PowerPC was used in the <a href="https://en.wikipedia.org/wiki/GameCube" title="GameCube">GameCube</a>, <a href="https://en.wikipedia.org/wiki/Wii" title="Wii">Wii</a>, <a href="https://en.wikipedia.org/wiki/PlayStation_3" title="PlayStation 3">PlayStation 3</a>, <a href="https://en.wikipedia.org/wiki/Xbox_360" title="Xbox 360">Xbox 360</a> and <a href="https://en.wikipedia.org/wiki/Wii_U" title="Wii U">Wii U</a> gaming consoles.</li>
<li>The <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> line (at one point used in many <a href="https://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a> computers) was used in the <a href="https://en.wikipedia.org/wiki/PlayStation_(console)" title="PlayStation (console)">PlayStation</a>, <a href="https://en.wikipedia.org/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a>, <a href="https://en.wikipedia.org/wiki/Nintendo_64" title="Nintendo 64">Nintendo 64</a>, <a href="https://en.wikipedia.org/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a> game consoles, and <a href="https://en.wikipedia.org/wiki/Residential_gateway" title="Residential gateway">residential gateways</a> like <a href="https://en.wikipedia.org/wiki/Linksys_WRT54G_series" title="Linksys WRT54G series">Linksys WRT54G series</a>.</li>
<li><a href="https://en.wikipedia.org/wiki/Hitachi,_Ltd." class="mw-redirect" title="Hitachi, Ltd.">Hitachi</a>'s <a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a>, originally in wide use in the <a href="https://en.wikipedia.org/wiki/Sega" title="Sega">Sega</a> <a href="https://en.wikipedia.org/wiki/32X" title="32X">Super 32X</a>, <a href="https://en.wikipedia.org/wiki/Sega_Saturn" title="Sega Saturn">Saturn</a> and <a href="https://en.wikipedia.org/wiki/Dreamcast" title="Dreamcast">Dreamcast</a>, now developed and sold by <a href="https://en.wikipedia.org/wiki/Renesas" class="mw-redirect" title="Renesas">Renesas</a> as the <a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SH4</a>.</li>
<li><a href="https://en.wikipedia.org/wiki/Atmel_AVR" class="mw-redirect" title="Atmel AVR">Atmel AVR</a>, used in a variety of products ranging from <a href="https://en.wikipedia.org/wiki/Xbox_(console)" title="Xbox (console)">Xbox</a> handheld controllers and the <a href="https://en.wikipedia.org/wiki/Arduino" title="Arduino">Arduino</a> open-source microcontroller platform to <a href="https://en.wikipedia.org/wiki/BMW" title="BMW">BMW</a> cars.</li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a>, the current iteration of Berkeley's <a href="https://en.wikipedia.org/wiki/Open_standard" title="Open standard">open standard</a>  RISC ISA, with 32- or 64-bit <a href="https://en.wikipedia.org/wiki/Virtual_address_space" title="Virtual address space">address spaces</a>, a small core integer instruction set, and an experimental "Compressed" ISA for code density and designed for standard and special-purpose extensions.</li></ul>
<div class="mw-heading mw-heading3"><h3 id="Desktop_and_laptop_computers">Desktop and laptop computers</h3></span></div>
<ul><li>IBM's PowerPC architecture was used in Apple's <a href="https://en.wikipedia.org/wiki/Macintosh" class="mw-redirect" title="Macintosh">Macintosh</a> computers from 1994, when they began a switch from <a href="https://en.wikipedia.org/wiki/Motorola_68000_family" class="mw-redirect" title="Motorola 68000 family">Motorola 68000 family</a> processors, to 2005, when they <a href="https://en.wikipedia.org/wiki/Mac_transition_to_Intel_processors" title="Mac transition to Intel processors">transitioned to Intel x86 processors</a>.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61"><span class="cite-bracket">&#91;</span>61<span class="cite-bracket">&#93;</span></a></sup></li>
<li>Some <a href="https://en.wikipedia.org/wiki/Chromebook" title="Chromebook">chromebooks</a> use ARM-based platforms since 2012.<sup id="cite_ref-62" class="reference"><a href="#cite_note-62"><span class="cite-bracket">&#91;</span>62<span class="cite-bracket">&#93;</span></a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Apple_Inc." title="Apple Inc.">Apple</a> uses <a href="https://en.wikipedia.org/wiki/Apple_silicon" title="Apple silicon">inhouse-designed processors</a> based on the ARM architecture for its lineup of desktop and laptop computers since its <a href="https://en.wikipedia.org/wiki/Mac_transition_to_Apple_silicon" title="Mac transition to Apple silicon">transition</a> from <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a> processors,<sup id="cite_ref-63" class="reference"><a href="#cite_note-63"><span class="cite-bracket">&#91;</span>63<span class="cite-bracket">&#93;</span></a></sup> and the first such computers were released in November 2020.<sup id="cite_ref-ARM-Macs-available_54-1" class="reference"><a href="#cite_note-ARM-Macs-available-54"><span class="cite-bracket">&#91;</span>54<span class="cite-bracket">&#93;</span></a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a> uses Qualcomm<sup id="cite_ref-64" class="reference"><a href="#cite_note-64"><span class="cite-bracket">&#91;</span>64<span class="cite-bracket">&#93;</span></a></sup> ARM-based processors for its <a href="https://en.wikipedia.org/wiki/Microsoft_Surface" title="Microsoft Surface">Surface</a> line. <a href="https://en.wikipedia.org/wiki/HP_Inc" class="mw-redirect" title="HP Inc">HP Inc</a> and <a href="https://en.wikipedia.org/wiki/Lenovo" title="Lenovo">Lenovo</a> have released <a href="https://en.wikipedia.org/wiki/Windows" class="mw-redirect" title="Windows">Windows</a> PCs with an ARM-based <a href="https://en.wikipedia.org/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon</a>.</li></ul>
<div class="mw-heading mw-heading3"><h3 id="Workstations,_servers,_and_supercomputers"><span id="Workstations.2C_servers.2C_and_supercomputers"></span>Workstations, servers, and supercomputers</h3></span></div>
<ul><li><a href="https://en.wikipedia.org/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS</a>, by <a href="https://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a> (ceased making MIPS-based systems in 2006).</li>
<li><a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a>, by <a href="https://en.wikipedia.org/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle</a> (previously <a href="https://en.wikipedia.org/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>), and <a href="https://en.wikipedia.org/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>.</li>
<li><a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>'s <a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">IBM POWER architecture</a>, PowerPC, and <a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a> were and are used in many of IBM's supercomputers, mid-range servers and workstations.</li>
<li><a href="https://en.wikipedia.org/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>'s <a href="https://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, also known as HP-PA (discontinued at the end of 2008).</li>
<li><a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, used in <a href="https://en.wikipedia.org/wiki/Single-board_computer" title="Single-board computer">single-board computers</a>, workstations, servers and supercomputers from <a href="https://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, then <a href="https://en.wikipedia.org/wiki/Compaq" title="Compaq">Compaq</a> and finally <a href="https://en.wikipedia.org/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> (HP)(discontinued as of 2007).</li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a>, the fifth Berkeley RISC ISA, with 64- or 128-bit <a href="https://en.wikipedia.org/wiki/Virtual_address_space" title="Virtual address space">address spaces</a>, and the integer core extended with floating point, <a href="https://en.wikipedia.org/wiki/Atomic_operations_(computing)" class="mw-redirect" title="Atomic operations (computing)">atomics</a> and <a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">vector processing</a>, and designed to be extended with instructions for networking, I/O, and data processing. A specification for a 64-bit superscalar design, "Rocket", is available for download. It is implemented in the <a href="https://en.wikipedia.org/wiki/European_Processor_Initiative" title="European Processor Initiative">European Processor Initiative</a> processor.</li>
<li>The <a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM architecture</a> currently in use by cloud providers for servers. One example is the <a href="https://en.wikipedia.org/wiki/AWS_Graviton" title="AWS Graviton">AWS Graviton</a> series processor used for various services on the AWS platform.<sup id="cite_ref-65" class="reference"><a href="#cite_note-65"><span class="cite-bracket">&#91;</span>65<span class="cite-bracket">&#93;</span></a></sup> ARM was also used in the <a href="https://en.wikipedia.org/wiki/Fujitsu_A64FX" title="Fujitsu A64FX">Fujitsu A64FX</a> chip to create Fugaku, the world's fastest supercomputer in 2020.</li></ul>
<div class="mw-heading mw-heading3"><h3 id="Open_source,_standard,_or_use"><span id="Open_source.2C_standard.2C_or_use"></span>Open source, standard, or use</h3></span></div>
<p>RISC architectures have become popular in <a href="https://en.wikipedia.org/wiki/Open-source_hardware" title="Open-source hardware">open source processors</a> and <a href="https://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">soft microprocessors</a> since they are relatively simple to implement, which makes them suitable for <a href="https://en.wikipedia.org/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a> implementations and prototyping, for instance. Examples include:
</p>
<ul><li><a href="https://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>, an open instruction set and micro-architecture first introduced in 2000.</li>
<li>Open <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS architecture</a>, for part of 2019 the specifications were free to use, royalty free, for registered MIPS developers.<sup id="cite_ref-66" class="reference"><a href="#cite_note-66"><span class="cite-bracket">&#91;</span>66<span class="cite-bracket">&#93;</span></a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/OpenSPARC" title="OpenSPARC">OpenSPARC</a>, in 2005, Sun released its Ultra Sparc documentation and specifications, under the GPLv2.
<ul><li><a href="https://en.wikipedia.org/wiki/LEON" title="LEON">LEON</a>, an open source, radiation-tolerant implementation of the <a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> V8 instruction set (targeting space applications).</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Libre-SOC" title="Libre-SOC">Libre-SOC</a>, an open source <a href="https://en.wikipedia.org/wiki/System_on_chip" class="mw-redirect" title="System on chip">SoC</a> based on the <a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a> with extensions for video and 3D graphics.</li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V#Open_source" title="RISC-V">RISC-V</a>, in 2010, the Berkeley RISC version 5, specification, tool chain, and brand, were made available, free of charge, for non-commercial purposes.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67"><span class="cite-bracket">&#91;</span>67<span class="cite-bracket">&#93;</span></a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/SuperH#J_Core" title="SuperH">SuperH - J Core</a>, in 2015, a project to offer clean room implementations of the, patent expired, Hitachi SuperH RISC ISA was started.</li>
<li>ARM DesignStart, in 2018 ARM, in partnership with FPGA supplier Xilinx, started to offer free access to some of ARM's IP, including FPGA specification for some older CPU cores.<sup id="cite_ref-68" class="reference"><a href="#cite_note-68"><span class="cite-bracket">&#91;</span>68<span class="cite-bracket">&#93;</span></a></sup></li></ul>
<div class="mw-heading mw-heading2"><h2 id="Awards">Awards</h2></span></div>
<p>In 2022 <a href="https://en.wikipedia.org/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a>, <a href="https://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a>, <a href="https://en.wikipedia.org/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David A. Patterson</a> and <a href="https://en.wikipedia.org/wiki/Sophie_Wilson" title="Sophie Wilson">Sophie M. Wilson</a> were awarded the <a href="https://en.wikipedia.org/wiki/Charles_Stark_Draper_Prize" title="Charles Stark Draper Prize">Charles Stark Draper Prize</a> by the United States <a href="https://en.wikipedia.org/wiki/National_Academy_of_Engineering" title="National Academy of Engineering">National Academy of Engineering</a> for their contributions to the invention, development, and implementation of reduced instruction set computer (RISC) chips.<sup id="cite_ref-risc_69-0" class="reference"><a href="#cite_note-risc-69"><span class="cite-bracket">&#91;</span>69<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-draper_70-0" class="reference"><a href="#cite_note-draper-70"><span class="cite-bracket">&#91;</span>70<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading2"><h2 id="See_also">See also</h2></span></div>
<ul><li><a href="https://en.wikipedia.org/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/No_instruction_set_computing" title="No instruction set computing">No instruction set computing</a></li>
<li><a href="https://en.wikipedia.org/wiki/One-instruction_set_computer" title="One-instruction set computer">One-instruction set computer</a></li></ul>
<div class="mw-heading mw-heading2"><h2 id="References">References</h2></span></div>
<style data-mw-deduplicate="TemplateStyles:r1239543626">.mw-parser-output .reflist{margin-bottom:0.5em;list-style-type:decimal}@media screen{.mw-parser-output .reflist{font-size:90%}}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1238218222">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("https://upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("https://upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("https://upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("https://upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#d33)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#d33)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite id="CITEREFChenNovickShimano" class="citation web cs1">Chen, Crystal; Novick, Greg; Shimano, Kirk. <a rel="nofollow" class="external text" href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/pipelining/index.html">"Pipelining"</a>. <i>RISC Architecture</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC+Architecture&amp;rft.atitle=Pipelining&amp;rft.aulast=Chen&amp;rft.aufirst=Crystal&amp;rft.au=Novick%2C+Greg&amp;rft.au=Shimano%2C+Kirk&amp;rft_id=https%3A%2F%2Fcs.stanford.edu%2Fpeople%2Feroberts%2Fcourses%2Fsoco%2Fprojects%2Frisc%2Fpipelining%2Findex.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Flynn54-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-Flynn54_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Flynn54_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFFlynn1995" class="citation book cs1"><a href="https://en.wikipedia.org/wiki/Michael_J._Flynn" title="Michael J. Flynn">Flynn, Michael J.</a> (1995). <i>Computer Architecture: Pipelined and Parallel Processor Design</i>. Jones &amp; Bartlett Learning. pp.&#160;54–56. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0867202041" title="Special:BookSources/0867202041"><bdi>0867202041</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Architecture%3A+Pipelined+and+Parallel+Processor+Design&amp;rft.pages=54-56&amp;rft.pub=Jones+%26+Bartlett+Learning&amp;rft.date=1995&amp;rft.isbn=0867202041&amp;rft.aulast=Flynn&amp;rft.aufirst=Michael+J.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-computer-sep1985-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-computer-sep1985_3-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFColwellHitchcock_IIIJensenSprunt1985" class="citation magazine cs1">Colwell, Robert P.; Hitchcock III, Charles Y.; Jensen, E. Douglas; Sprunt, H. M. Brinkley; Kollar, Charles P. (September 1985). <a rel="nofollow" class="external text" href="https://pages.cs.wisc.edu/~markhill/restricted/ieeecomputer85_cisc.pdf">"Instruction Sets and Beyond: Computers, Complexity, and Controversy"</a> <span class="cs1-format">(PDF)</span>. <i><a href="https://en.wikipedia.org/wiki/Computer_(magazine)" title="Computer (magazine)">Computer</a></i>. IEEE. pp.&#160;8–19.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Computer&amp;rft.atitle=Instruction+Sets+and+Beyond%3A+Computers%2C+Complexity%2C+and+Controversy&amp;rft.pages=8-19&amp;rft.date=1985-09&amp;rft.aulast=Colwell&amp;rft.aufirst=Robert+P.&amp;rft.au=Hitchcock+III%2C+Charles+Y.&amp;rft.au=Jensen%2C+E.+Douglas&amp;rft.au=Sprunt%2C+H.+M.+Brinkley&amp;rft.au=Kollar%2C+Charles+P.&amp;rft_id=https%3A%2F%2Fpages.cs.wisc.edu%2F~markhill%2Frestricted%2Fieeecomputer85_cisc.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-aletanpaper-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-aletanpaper_4-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAletan1992" class="citation conference cs1">Aletan, Samuel O. (1 April 1992). <a rel="nofollow" class="external text" href="https://dl.acm.org/doi/10.1145/143559.143570">"An overview of RISC architecture"</a>. <i>Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing: technological challenges of the 1990's</i>. SAC '92. Kansas City, Missouri: <a href="https://en.wikipedia.org/wiki/Association_for_Computing_Machinery" title="Association for Computing Machinery">Association for Computing Machinery</a>. pp.&#160;11–20. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F143559.143570">10.1145/143559.143570</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=An+overview+of+RISC+architecture&amp;rft.btitle=Proceedings+of+the+1992+ACM%2FSIGAPP+Symposium+on+Applied+computing%3A+technological+challenges+of+the+1990%27s&amp;rft.place=Kansas+City%2C+Missouri&amp;rft.pages=11-20&amp;rft.pub=Association+for+Computing+Machinery&amp;rft.date=1992-04-01&amp;rft_id=info%3Adoi%2F10.1145%2F143559.143570&amp;rft.aulast=Aletan&amp;rft.aufirst=Samuel+O.&amp;rft_id=https%3A%2F%2Fdl.acm.org%2Fdoi%2F10.1145%2F143559.143570&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-byte-nov1984-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-byte-nov1984_5-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMarkoff1984" class="citation magazine cs1">Markoff, John (November 1984). <a rel="nofollow" class="external text" href="https://archive.org/details/byte-magazine-1984-11/page/n191/mode/2up">"New Chips — RISC Chips"</a>. <i><a href="https://en.wikipedia.org/wiki/Byte_(magazine)" title="Byte (magazine)">Byte</a></i>. Vol.&#160;9, no.&#160;12. McGraw-Hill. pp.&#160;191–206.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Byte&amp;rft.atitle=New+Chips+%E2%80%94+RISC+Chips&amp;rft.volume=9&amp;rft.issue=12&amp;rft.pages=191-206&amp;rft.date=1984-11&amp;rft.aulast=Markoff&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fbyte-magazine-1984-11%2Fpage%2Fn191%2Fmode%2F2up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-pbdla-histoire-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-pbdla-histoire_6-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBoursin_de_l&#39;Arc" class="citation web cs1">Boursin de l'Arc, Philippe. <a rel="nofollow" class="external text" href="http://boursinp.free.fr/bonus4.htm">"Histoire de l'Informatique et d'Internet"</a>. <i>boursinp.free.fr</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=boursinp.free.fr&amp;rft.atitle=Histoire+de+l%27Informatique+et+d%27Internet&amp;rft.aulast=Boursin+de+l%27Arc&amp;rft.aufirst=Philippe&amp;rft_id=http%3A%2F%2Fboursinp.free.fr%2Fbonus4.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-em-sep1987-p59-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-em-sep1987-p59_7-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFManuel1987" class="citation magazine cs1">Manuel, Tom (3 September 1987). <a rel="nofollow" class="external text" href="https://worldradiohistory.com/Archive-Electronics/80s/87/Electronics-1987-09-03.pdf#page=65">"Inside Technology — The Frantic Search for More Speed"</a> <span class="cs1-format">(PDF)</span>. <i><a href="https://en.wikipedia.org/wiki/Electronics_(magazine)" title="Electronics (magazine)">Electronics</a></i>. McGraw-Hill. pp.&#160;59–62.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics&amp;rft.atitle=Inside+Technology+%E2%80%94+The+Frantic+Search+for+More+Speed&amp;rft.pages=59-62&amp;rft.date=1987-09-03&amp;rft.aulast=Manuel&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fworldradiohistory.com%2FArchive-Electronics%2F80s%2F87%2FElectronics-1987-09-03.pdf%23page%3D65&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.riken.jp/en/news_pubs/news/2020/20200623_1//">"Japan's Fugaku gains title as world's fastest supercomputer"</a>. <i>RIKEN</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 June</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RIKEN&amp;rft.atitle=Japan%27s+Fugaku+gains+title+as+world%27s+fastest+supercomputer&amp;rft_id=https%3A%2F%2Fwww.riken.jp%2Fen%2Fnews_pubs%2Fnews%2F2020%2F20200623_1%2F%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Fisher55-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-Fisher55_9-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFFisherFaraboschiYoung2005" class="citation book cs1">Fisher, Joseph A.; Faraboschi, Paolo; Young, Cliff (2005). <span class="id-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/embeddedcomputin00fish_183"><i>Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools</i></a></span>. Elsevier. p.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/embeddedcomputin00fish_183/page/n91">55</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1558607668" title="Special:BookSources/1558607668"><bdi>1558607668</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Embedded+Computing%3A+A+VLIW+Approach+to+Architecture%2C+Compilers+and+Tools&amp;rft.pages=55&amp;rft.pub=Elsevier&amp;rft.date=2005&amp;rft.isbn=1558607668&amp;rft.aulast=Fisher&amp;rft.aufirst=Joseph+A.&amp;rft.au=Faraboschi%2C+Paolo&amp;rft.au=Young%2C+Cliff&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fembeddedcomputin00fish_183&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-coinrisk-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-coinrisk_10-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFReilly2003" class="citation book cs1">Reilly, Edwin D. (2003). <span class="id-lock-registration" title="Free registration required"><a rel="nofollow" class="external text" href="https://archive.org/details/milestonesincomp0000reil_m9h9"><i>Milestones in computer science and information technology</i></a></span>. Greenwood Publishing. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/milestonesincomp0000reil_m9h9/page/50">50</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1-57356-521-0" title="Special:BookSources/1-57356-521-0"><bdi>1-57356-521-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Milestones+in+computer+science+and+information+technology&amp;rft.pages=50&amp;rft.pub=Greenwood+Publishing&amp;rft.date=2003&amp;rft.isbn=1-57356-521-0&amp;rft.aulast=Reilly&amp;rft.aufirst=Edwin+D.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fmilestonesincomp0000reil_m9h9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFGrishman1974" class="citation book cs1">Grishman, Ralph (1974). <i>Assembly Language Programming for the Control Data 6000 Series and the Cyber 70 Series</i>. Algorithmics Press. p.&#160;12. <a href="https://en.wikipedia.org/wiki/OCLC_(identifier)" class="mw-redirect" title="OCLC (identifier)">OCLC</a>&#160;<a rel="nofollow" class="external text" href="https://search.worldcat.org/oclc/425963232">425963232</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Assembly+Language+Programming+for+the+Control+Data+6000+Series+and+the+Cyber+70+Series&amp;rft.pages=12&amp;rft.pub=Algorithmics+Press&amp;rft.date=1974&amp;rft_id=info%3Aoclcnum%2F425963232&amp;rft.aulast=Grishman&amp;rft.aufirst=Ralph&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFDongarra1987" class="citation book cs1">Dongarra, Jack J.; et&#160;al. (1987). <span class="id-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/numericallineara00dong_316"><i>Numerical Linear Algebra on High-Performance Computers</i></a></span>. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/numericallineara00dong_316/page/n24">6</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-89871-428-1" title="Special:BookSources/0-89871-428-1"><bdi>0-89871-428-1</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Numerical+Linear+Algebra+on+High-Performance+Computers&amp;rft.pages=6&amp;rft.date=1987&amp;rft.isbn=0-89871-428-1&amp;rft.aulast=Dongarra&amp;rft.aufirst=Jack+J.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fnumericallineara00dong_316&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-evolution-13"><span class="mw-cite-backlink">^ <a href="#cite_ref-evolution_13-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-evolution_13-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-evolution_13-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFCockeMarkstein1990" class="citation journal cs1">Cocke, John; Markstein, Victoria (January 1990). <a rel="nofollow" class="external text" href="https://www.cis.upenn.edu/~milom/cis501-Fall11/papers/cocke-RISC.pdf">"The evolution of RISC technology at IBM"</a> <span class="cs1-format">(PDF)</span>. <i>IBM Journal of Research and Development</i>. <b>34</b> (1): 4–11. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1147%2Frd.341.0004">10.1147/rd.341.0004</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IBM+Journal+of+Research+and+Development&amp;rft.atitle=The+evolution+of+RISC+technology+at+IBM&amp;rft.volume=34&amp;rft.issue=1&amp;rft.pages=4-11&amp;rft.date=1990-01&amp;rft_id=info%3Adoi%2F10.1147%2Frd.341.0004&amp;rft.aulast=Cocke&amp;rft.aufirst=John&amp;rft.au=Markstein%2C+Victoria&amp;rft_id=https%3A%2F%2Fwww.cis.upenn.edu%2F~milom%2Fcis501-Fall11%2Fpapers%2Fcocke-RISC.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation techreport cs1"><a rel="nofollow" class="external text" href="http://www.beagle-ears.com/lars/engineer/comphist/model360.htm"><i>IBM System/370 System Summary</i></a> (Technical report). IBM. January 1987.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=IBM+System%2F370+System+Summary&amp;rft.pub=IBM&amp;rft.date=1987-01&amp;rft_id=http%3A%2F%2Fwww.beagle-ears.com%2Flars%2Fengineer%2Fcomphist%2Fmodel360.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFŠilcRobičUngerer1999" class="citation book cs1">Šilc, Jurij; Robič, Borut; Ungerer, Theo (1999). <span class="id-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/processorarchite00ilcd"><i>Processor architecture: from dataflow to superscalar and beyond</i></a></span>. Springer. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/processorarchite00ilcd/page/n52">33</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/3-540-64798-8" title="Special:BookSources/3-540-64798-8"><bdi>3-540-64798-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Processor+architecture%3A+from+dataflow+to+superscalar+and+beyond&amp;rft.pages=33&amp;rft.pub=Springer&amp;rft.date=1999&amp;rft.isbn=3-540-64798-8&amp;rft.aulast=%C5%A0ilc&amp;rft.aufirst=Jurij&amp;rft.au=Robi%C4%8D%2C+Borut&amp;rft.au=Ungerer%2C+Theo&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fprocessorarchite00ilcd&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Gov239-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-Gov239_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Gov239_16-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Gov239_16-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Gov239_16-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Gov239_16-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Gov239_16-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><i>Funding a Revolution: Government Support for Computing Research</i> by Committee on Innovations in Computing and Communications 1999 <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-309-06278-0" title="Special:BookSources/0-309-06278-0">0-309-06278-0</a> page 239</span>
</li>
<li id="cite_note-Jari40-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-Jari40_17-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFNurmi2007" class="citation book cs1">Nurmi, Jari (2007). <span class="id-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/processordesigns00nurm"><i>Processor design: system-on-chip computing for ASICs and FPGAs</i></a></span>. Springer. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/processordesigns00nurm/page/n56">40</a>–43. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-4020-5529-4" title="Special:BookSources/978-1-4020-5529-4"><bdi>978-1-4020-5529-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Processor+design%3A+system-on-chip+computing+for+ASICs+and+FPGAs&amp;rft.pages=40-43&amp;rft.pub=Springer&amp;rft.date=2007&amp;rft.isbn=978-1-4020-5529-4&amp;rft.aulast=Nurmi&amp;rft.aufirst=Jari&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fprocessordesigns00nurm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFHillJouppiSohi1999" class="citation book cs1">Hill, Mark Donald; <a href="https://en.wikipedia.org/wiki/Norman_Jouppi" title="Norman Jouppi">Jouppi, Norman Paul</a>; Sohi, Gurindar (1999). <i>Readings in computer architecture</i>. Gulf Professional. pp.&#160;252–4. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1-55860-539-8" title="Special:BookSources/1-55860-539-8"><bdi>1-55860-539-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Readings+in+computer+architecture&amp;rft.pages=252-4&amp;rft.pub=Gulf+Professional&amp;rft.date=1999&amp;rft.isbn=1-55860-539-8&amp;rft.aulast=Hill&amp;rft.aufirst=Mark+Donald&amp;rft.au=Jouppi%2C+Norman+Paul&amp;rft.au=Sohi%2C+Gurindar&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFStarnes1983" class="citation magazine cs1">Starnes, Thomas (May 1983). <a rel="nofollow" class="external text" href="http://www.easy68k.com/paulrsm/doc/dpbm68k2.htm">"Design Philosophy Behind Motorola's MC68000"</a>. <i>Byte</i>. p.&#160;Photo 1.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Byte&amp;rft.atitle=Design+Philosophy+Behind+Motorola%27s+MC68000&amp;rft.pages=Photo+1&amp;rft.date=1983-05&amp;rft.aulast=Starnes&amp;rft.aufirst=Thomas&amp;rft_id=http%3A%2F%2Fwww.easy68k.com%2Fpaulrsm%2Fdoc%2Fdpbm68k2.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFPatterson2018" class="citation web cs1">Patterson, David (30 May 2018). <a rel="nofollow" class="external text" href="https://www.sigarch.org/riscy-history/">"RISCy History"</a>. <i>AM SIGARCH</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AM+SIGARCH&amp;rft.atitle=RISCy+History&amp;rft.date=2018-05-30&amp;rft.aulast=Patterson&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.sigarch.org%2Friscy-history%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-riscii-21"><span class="mw-cite-backlink">^ <a href="#cite_ref-riscii_21-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-riscii_21-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-riscii_21-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20220613053600/http://euler.mat.uson.mx/~havillam/ca/CS323/0708.cs-323005.html">"Example: Berkeley RISC II"</a>. Archived from <a rel="nofollow" class="external text" href="http://euler.mat.uson.mx/~havillam/ca/CS323/0708.cs-323005.html">the original</a> on 13 June 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Example%3A+Berkeley+RISC+II&amp;rft_id=http%3A%2F%2Feuler.mat.uson.mx%2F~havillam%2Fca%2FCS323%2F0708.cs-323005.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-PattersonSequin-22"><span class="mw-cite-backlink">^ <a href="#cite_ref-PattersonSequin_22-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-PattersonSequin_22-9"><sup><i><b>j</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFPattersonSequin1981" class="citation conference cs1">Patterson, David A.; Sequin, Carlo H. (1981). <a rel="nofollow" class="external text" href="http://dl.acm.org/citation.cfm?id=801895&amp;CFID=730308602&amp;CFTOKEN=83826969"><i>RISC I: A Reduced Instruction Set VLSI Computer</i></a>. 8th annual symposium on Computer Architecture. Minneapolis, MN, USA. pp.&#160;443–457. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F285930.285981">10.1145/285930.285981</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=RISC+I%3A+A+Reduced+Instruction+Set+VLSI+Computer&amp;rft.place=Minneapolis%2C+MN%2C+USA&amp;rft.pages=443-457&amp;rft.date=1981&amp;rft_id=info%3Adoi%2F10.1145%2F285930.285981&amp;rft.aulast=Patterson&amp;rft.aufirst=David+A.&amp;rft.au=Sequin%2C+Carlo+H.&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D801895%26CFID%3D730308602%26CFTOKEN%3D83826969&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span> As <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170406022438/https://pdfs.semanticscholar.org/9a8a/859d1a9352e13e7fa4fc9e66f1de7066a9c9.pdf">PDF</a></span>
</li>
<li id="cite_note-PattersonDitzel-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-PattersonDitzel_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PattersonDitzel_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFPattersonDitzel1980" class="citation journal cs1"><a href="https://en.wikipedia.org/wiki/David_Patterson_(scientist)" class="mw-redirect" title="David Patterson (scientist)">Patterson, D. A.</a>; Ditzel, D. R. (1980). "The case for the reduced instruction set computer". <i>ACM SIGARCH Computer Architecture News</i>. <b>8</b> (6): 25–33. <a href="https://en.wikipedia.org/wiki/CiteSeerX_(identifier)" class="mw-redirect" title="CiteSeerX (identifier)">CiteSeerX</a>&#160;<span class="id-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.68.9623">10.1.1.68.9623</a></span>. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F641914.641917">10.1145/641914.641917</a>. <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:12034303">12034303</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ACM+SIGARCH+Computer+Architecture+News&amp;rft.atitle=The+case+for+the+reduced+instruction+set+computer&amp;rft.volume=8&amp;rft.issue=6&amp;rft.pages=25-33&amp;rft.date=1980&amp;rft_id=https%3A%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.68.9623%23id-name%3DCiteSeerX&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A12034303%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1145%2F641914.641917&amp;rft.aulast=Patterson&amp;rft.aufirst=D.+A.&amp;rft.au=Ditzel%2C+D.+R.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Sequin1-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-Sequin1_24-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSequinPatterson1982" class="citation conference cs1">Sequin, Carlo; Patterson, David (July 1982). <a rel="nofollow" class="external text" href="http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/CSD-82-106.pdf"><i>Design and Implementation of RISC I</i></a> <span class="cs1-format">(PDF)</span>. Advanced Course on VLSI Architecture. University of Bristol. CSD-82-106.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Design+and+Implementation+of+RISC+I&amp;rft.place=University+of+Bristol&amp;rft.date=1982-07&amp;rft.aulast=Sequin&amp;rft.aufirst=Carlo&amp;rft.au=Patterson%2C+David&amp;rft_id=http%3A%2F%2Fwww.eecs.berkeley.edu%2FPubs%2FTechRpts%2F1982%2FCSD-82-106.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-mipsx-25"><span class="mw-cite-backlink">^ <a href="#cite_ref-mipsx_25-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-mipsx_25-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-mipsx_25-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-mipsx_25-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFChow1989" class="citation book cs1">Chow, Paul (1989). <i>The MIPS-X RISC microprocessor</i>. Springer. pp.&#160;xix–xx. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-7923-9045-8" title="Special:BookSources/0-7923-9045-8"><bdi>0-7923-9045-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+MIPS-X+RISC+microprocessor&amp;rft.pages=xix-xx&amp;rft.pub=Springer&amp;rft.date=1989&amp;rft.isbn=0-7923-9045-8&amp;rft.aulast=Chow&amp;rft.aufirst=Paul&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Jari52-26"><span class="mw-cite-backlink">^ <a href="#cite_ref-Jari52_26-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Jari52_26-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a href="#CITEREFNurmi2007">Nurmi 2007</a>, pp.&#160;52–53</span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWeaverMcKee" class="citation conference cs1">Weaver, Vincent; McKee, Sally. <a rel="nofollow" class="external text" href="http://web.eece.maine.edu/~vweaver/papers/iccd09/iccd09_density.pdf"><i>Code Density Concerns for New Architectures</i></a> <span class="cs1-format">(PDF)</span>. ICCD 2009.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Code+Density+Concerns+for+New+Architectures&amp;rft.aulast=Weaver&amp;rft.aufirst=Vincent&amp;rft.au=McKee%2C+Sally&amp;rft_id=http%3A%2F%2Fweb.eece.maine.edu%2F~vweaver%2Fpapers%2Ficcd09%2Ficcd09_density.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWatermanLeePattersonAsanovi" class="citation web cs1">Waterman, Andrew; Lee, Yunsup; Patterson, David A.; Asanovi, Krste. <a rel="nofollow" class="external text" href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.html">"The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA version 2.0"</a>. University of California, Berkeley. Technical Report EECS-2014-54<span class="reference-accessdate">. Retrieved <span class="nowrap">1 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+RISC-V+Instruction+Set+Manual%2C+Volume+I%3A+Base+User-Level+ISA+version+2.0&amp;rft.pub=University+of+California%2C+Berkeley&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Patterson%2C+David+A.&amp;rft.au=Asanovi%2C+Krste&amp;rft_id=https%3A%2F%2Fwww2.eecs.berkeley.edu%2FPubs%2FTechRpts%2F2014%2FEECS-2014-54.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFGarnseyLorenzoni,_GianniFerriani,_Simone2008" class="citation journal cs1">Garnsey, Elizabeth; Lorenzoni, Gianni; Ferriani, Simone (March 2008). <a rel="nofollow" class="external text" href="http://www2.sa.unibo.it/~simone.ferriani/Download/Speciation%20through%20Entrepreneurial%20Spin-off.pdf">"Speciation through entrepreneurial spin-off: The Acorn-ARM story"</a> <span class="cs1-format">(PDF)</span>. <i>Research Policy</i>. <b>37</b> (2): 210–224. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1016%2Fj.respol.2007.11.006">10.1016/j.respol.2007.11.006</a>. <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:73520408">73520408</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2 June</span> 2011</span>. <q>[...] the first silicon was run on April 26th 1985.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Research+Policy&amp;rft.atitle=Speciation+through+entrepreneurial+spin-off%3A+The+Acorn-ARM+story&amp;rft.volume=37&amp;rft.issue=2&amp;rft.pages=210-224&amp;rft.date=2008-03&amp;rft_id=info%3Adoi%2F10.1016%2Fj.respol.2007.11.006&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A73520408%23id-name%3DS2CID&amp;rft.aulast=Garnsey&amp;rft.aufirst=Elizabeth&amp;rft.au=Lorenzoni%2C+Gianni&amp;rft.au=Ferriani%2C+Simone&amp;rft_id=http%3A%2F%2Fwww2.sa.unibo.it%2F~simone.ferriani%2FDownload%2FSpeciation%2520through%2520Entrepreneurial%2520Spin-off.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFTucker2004" class="citation book cs1">Tucker, Allen B. (2004). <span class="id-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/computersciencee00tuck"><i>Computer science handbook</i></a></span>. Taylor &amp; Francis. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/computersciencee00tuck/page/n1244">100</a>–6. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1-58488-360-X" title="Special:BookSources/1-58488-360-X"><bdi>1-58488-360-X</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+science+handbook&amp;rft.pages=100-6&amp;rft.pub=Taylor+%26+Francis&amp;rft.date=2004&amp;rft.isbn=1-58488-360-X&amp;rft.aulast=Tucker&amp;rft.aufirst=Allen+B.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fcomputersciencee00tuck&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-acornuser198808_acorn-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-acornuser198808_acorn_31-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://archive.org/details/AcornUser073-Aug88/page/n8/mode/1up">"Olivetti buys RISC card"</a>. <i>Acorn User</i>. August 1988. p.&#160;7<span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Acorn+User&amp;rft.atitle=Olivetti+buys+RISC+card&amp;rft.pages=7&amp;rft.date=1988-08&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2FAcornUser073-Aug88%2Fpage%2Fn8%2Fmode%2F1up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.ft.com/content/0139781c-1db5-4104-bf4f-fdc087971020">"Arm searches for growth beyond smartphones"</a>. <i>www.ft.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.ft.com&amp;rft.atitle=Arm+searches+for+growth+beyond+smartphones&amp;rft_id=https%3A%2F%2Fwww.ft.com%2Fcontent%2F0139781c-1db5-4104-bf4f-fdc087971020&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-ieeemicro199006_risc-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-ieeemicro199006_risc_33-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSlater1990" class="citation magazine cs1">Slater, Michael (June 1990). <a rel="nofollow" class="external text" href="https://archive.org/details/ieee_micro_v10n3_june_90/page/n99/mode/1up">"What is RISC?"</a>. <i>IEEE Micro</i>. pp.&#160;96–95<span class="reference-accessdate">. Retrieved <span class="nowrap">20 March</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Micro&amp;rft.atitle=What+is+RISC%3F&amp;rft.pages=96-95&amp;rft.date=1990-06&amp;rft.aulast=Slater&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fieee_micro_v10n3_june_90%2Fpage%2Fn99%2Fmode%2F1up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-esponda-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-esponda_34-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFEspondaRojas1991" class="citation book cs1">Esponda, Margarita; Rojas, Ra'ul (September 1991). <a rel="nofollow" class="external text" href="http://www.inf.fu-berlin.de/lehre/WS94/RA/RISC-9.html">"Section 2: The confusion around the RISC concept"</a>. <i>The RISC Concept — A Survey of Implementations</i>. Freie Universitat Berlin. B-91-12.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Section+2%3A+The+confusion+around+the+RISC+concept&amp;rft.btitle=The+RISC+Concept+%E2%80%94+A+Survey+of+Implementations&amp;rft.pub=Freie+Universitat+Berlin&amp;rft.date=1991-09&amp;rft.aulast=Esponda&amp;rft.aufirst=Margarita&amp;rft.au=Rojas%2C+Ra%27ul&amp;rft_id=http%3A%2F%2Fwww.inf.fu-berlin.de%2Flehre%2FWS94%2FRA%2FRISC-9.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFStokes" class="citation web cs1">Stokes, Jon "Hannibal". <a rel="nofollow" class="external text" href="https://arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Branch">"RISC vs. CISC: the Post-RISC Era"</a>. <i><a href="https://en.wikipedia.org/wiki/Ars_Technica" title="Ars Technica">Ars Technica</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=RISC+vs.+CISC%3A+the+Post-RISC+Era&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon+%22Hannibal%22&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fcpu%2F4q99%2Frisc-cisc%2Frvc-5.html%23Branch&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBorrett1991" class="citation news cs1">Borrett, Lloyd (June 1991). <a rel="nofollow" class="external text" href="http://www.borrett.id.au/computing/art-1991-06-02.htm">"RISC versus CISC"</a>. <i>Australian Personal Computer</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Australian+Personal+Computer&amp;rft.atitle=RISC+versus+CISC&amp;rft.date=1991-06&amp;rft.aulast=Borrett&amp;rft.aufirst=Lloyd&amp;rft_id=http%3A%2F%2Fwww.borrett.id.au%2Fcomputing%2Fart-1991-06-02.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFJones" class="citation web cs1">Jones, Douglas W. <a rel="nofollow" class="external text" href="http://homepage.cs.uiowa.edu/~jones/pdp8/faqs/#instrs">"Doug Jones's DEC PDP-8 FAQs"</a>. <i>PDP-8 Collection, The University Of Iowa Department of Computer Science</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PDP-8+Collection%2C+The+University+Of+Iowa+Department+of+Computer+Science&amp;rft.atitle=Doug+Jones%27s+DEC+PDP-8+FAQs&amp;rft.aulast=Jones&amp;rft.aufirst=Douglas+W.&amp;rft_id=http%3A%2F%2Fhomepage.cs.uiowa.edu%2F~jones%2Fpdp8%2Ffaqs%2F%23instrs&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFDandamudi2005" class="citation book cs1">Dandamudi, Sivarama P. (2005). "Ch. 3: RISC Principles". <span class="id-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/guidetoriscproce00dand_422"><i>Guide to RISC Processors for Programmers and Engineers</i></a></span>. Springer. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/guidetoriscproce00dand_422/page/n49">39</a>–44. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1007%2F0-387-27446-4_3">10.1007/0-387-27446-4_3</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0-387-21017-9" title="Special:BookSources/978-0-387-21017-9"><bdi>978-0-387-21017-9</bdi></a>. <q>the main goal was not to reduce the number of instructions, but the complexity</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Ch.+3%3A+RISC+Principles&amp;rft.btitle=Guide+to+RISC+Processors+for+Programmers+and+Engineers&amp;rft.pages=39-44&amp;rft.pub=Springer&amp;rft.date=2005&amp;rft_id=info%3Adoi%2F10.1007%2F0-387-27446-4_3&amp;rft.isbn=978-0-387-21017-9&amp;rft.aulast=Dandamudi&amp;rft.aufirst=Sivarama+P.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fguidetoriscproce00dand_422&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWalls2016" class="citation web cs1">Walls, Colin (18 April 2016). <a rel="nofollow" class="external text" href="https://blogs.sw.siemens.com/embedded-software/2016/04/18/cisc-and-risc">"CISC and RISC"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CISC+and+RISC&amp;rft.date=2016-04-18&amp;rft.aulast=Walls&amp;rft.aufirst=Colin&amp;rft_id=https%3A%2F%2Fblogs.sw.siemens.com%2Fembedded-software%2F2016%2F04%2F18%2Fcisc-and-risc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFFisherFaraboschiYoung2005" class="citation book cs1">Fisher, Joseph A.; Faraboschi, Paolo; Young, Cliff (2005). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=R5UXl6Jo0XYC"><i>Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools</i></a>. Elsevier. p.&#160;57. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/9781558607668" title="Special:BookSources/9781558607668"><bdi>9781558607668</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Embedded+Computing%3A+A+VLIW+Approach+to+Architecture%2C+Compilers+and+Tools&amp;rft.pages=57&amp;rft.pub=Elsevier&amp;rft.date=2005&amp;rft.isbn=9781558607668&amp;rft.aulast=Fisher&amp;rft.aufirst=Joseph+A.&amp;rft.au=Faraboschi%2C+Paolo&amp;rft.au=Young%2C+Cliff&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DR5UXl6Jo0XYC&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAlexanderWortman1975" class="citation journal cs1">Alexander, W. Gregg; Wortman, David (November 1975). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/1649280">"Static and Dynamic Characteristics of XPL Programs"</a>. <i>IEEE Computer</i>. <b>8</b> (11): 41–48. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FC-M.1975.218804">10.1109/C-M.1975.218804</a>. <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:39685209">39685209</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Computer&amp;rft.atitle=Static+and+Dynamic+Characteristics+of+XPL+Programs&amp;rft.volume=8&amp;rft.issue=11&amp;rft.pages=41-48&amp;rft.date=1975-11&amp;rft_id=info%3Adoi%2F10.1109%2FC-M.1975.218804&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A39685209%23id-name%3DS2CID&amp;rft.aulast=Alexander&amp;rft.aufirst=W.+Gregg&amp;rft.au=Wortman%2C+David&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F1649280&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSoaresRocha" class="citation web cs1">Soares, João; Rocha, Ricardo. <a rel="nofollow" class="external text" href="https://www.dcc.fc.up.pt/~ricroc/aulas/1920/ac/apontamentos/P04_encoding_mips_instructions.pdf">"Encoding MIPS Instructions"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Encoding+MIPS+Instructions&amp;rft.aulast=Soares&amp;rft.aufirst=Jo%C3%A3o&amp;rft.au=Rocha%2C+Ricardo&amp;rft_id=https%3A%2F%2Fwww.dcc.fc.up.pt%2F~ricroc%2Faulas%2F1920%2Fac%2Fapontamentos%2FP04_encoding_mips_instructions.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFStaff2003" class="citation web cs1">Staff, Embedded (24 September 2003). <a rel="nofollow" class="external text" href="https://www.embedded.com/introduction-to-arm-thumb/">"ARM Thumb Instruction Set"</a>. <i>Embedded.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Embedded.com&amp;rft.atitle=ARM+Thumb+Instruction+Set&amp;rft.date=2003-09-24&amp;rft.aulast=Staff&amp;rft.aufirst=Embedded&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Fintroduction-to-arm-thumb%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-colwell1985-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-colwell1985_44-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFColwellHitchcock_IIIJensenSprunt1985" class="citation journal cs1">Colwell, Robert P.; Hitchcock III, Charles Y.; Jensen, E. Douglas; Sprunt, H. M. Brinkley; Kollar, Charles P. (September 1985). <a rel="nofollow" class="external text" href="https://archive.org/details/tutorialsoftware0000unse_s5q2/page/116/mode/2up">"Instruction Sets and Beyond: Computers, Complexity and Controversy"</a>. <i>Computer</i>. <b>18</b> (9). The Institute of Electrical and Electronics Engineers, Inc.: 8–19. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMC.1985.1663000">10.1109/MC.1985.1663000</a>. <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:7306378">7306378</a><span class="reference-accessdate">. Retrieved <span class="nowrap">25 March</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Computer&amp;rft.atitle=Instruction+Sets+and+Beyond%3A+Computers%2C+Complexity+and+Controversy&amp;rft.volume=18&amp;rft.issue=9&amp;rft.pages=8-19&amp;rft.date=1985-09&amp;rft_id=info%3Adoi%2F10.1109%2FMC.1985.1663000&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A7306378%23id-name%3DS2CID&amp;rft.aulast=Colwell&amp;rft.aufirst=Robert+P.&amp;rft.au=Hitchcock+III%2C+Charles+Y.&amp;rft.au=Jensen%2C+E.+Douglas&amp;rft.au=Sprunt%2C+H.+M.+Brinkley&amp;rft.au=Kollar%2C+Charles+P.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Ftutorialsoftware0000unse_s5q2%2Fpage%2F116%2Fmode%2F2up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.ddj.com/architect/184408418">"Microprocessors From the Programmer's Perspective"</a> by Andrew Schulman 1990</span>
</li>
<li id="cite_note-sweetman1986-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-sweetman1986_46-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSweetman1987" class="citation conference cs1">Sweetman, Dominic (1987). <a rel="nofollow" class="external text" href="https://archive.org/details/internationalcom0000yvon/page/83/mode/1up">"The RISC Workstation"</a>. <i>Proceedings of the Conference Held at Computer Graphics 87, London, October 1987</i>. Online Publications. pp.&#160;83–91. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-86353-092-3" title="Special:BookSources/0-86353-092-3"><bdi>0-86353-092-3</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 March</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=The+RISC+Workstation&amp;rft.btitle=Proceedings+of+the+Conference+Held+at+Computer+Graphics+87%2C+London%2C+October+1987&amp;rft.pages=83-91&amp;rft.pub=Online+Publications&amp;rft.date=1987&amp;rft.isbn=0-86353-092-3&amp;rft.aulast=Sweetman&amp;rft.aufirst=Dominic&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Finternationalcom0000yvon%2Fpage%2F83%2Fmode%2F1up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFDowdLoukides1993" class="citation book cs1">Dowd, Kevin; Loukides, Michael K. (1993). <a rel="nofollow" class="external text" href="https://archive.org/details/highperformancec00dowd"><i>High Performance Computing</i></a>. O'Reilly. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1565920325" title="Special:BookSources/1565920325"><bdi>1565920325</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=High+Performance+Computing&amp;rft.pub=O%27Reilly&amp;rft.date=1993&amp;rft.isbn=1565920325&amp;rft.aulast=Dowd&amp;rft.aufirst=Kevin&amp;rft.au=Loukides%2C+Michael+K.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fhighperformancec00dowd&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFVincent2017" class="citation web cs1">Vincent, James (9 March 2017). <a rel="nofollow" class="external text" href="https://www.theverge.com/2017/3/9/14867310/arm-servers-microsoft-intel-compute-conference">"Microsoft unveils new ARM server designs, threatening Intel's dominance"</a>. <i>The Verge</i><span class="reference-accessdate">. Retrieved <span class="nowrap">12 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Microsoft+unveils+new+ARM+server+designs%2C+threatening+Intel%27s+dominance&amp;rft.date=2017-03-09&amp;rft.aulast=Vincent&amp;rft.aufirst=James&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2017%2F3%2F9%2F14867310%2Farm-servers-microsoft-intel-compute-conference&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFRussell2016" class="citation news cs1">Russell, John (31 May 2016). <a rel="nofollow" class="external text" href="https://www.hpcwire.com/2016/05/31/cavium-unveils-thunderx2-plans-reports-arm-traction-growing/">"Cavium Unveils ThunderX2 Plans, Reports ARM Traction is Growing"</a>. HPC Wire<span class="reference-accessdate">. Retrieved <span class="nowrap">8 March</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Cavium+Unveils+ThunderX2+Plans%2C+Reports+ARM+Traction+is+Growing&amp;rft.date=2016-05-31&amp;rft.aulast=Russell&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2F2016%2F05%2F31%2Fcavium-unveils-thunderx2-plans-reports-arm-traction-growing%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation cs2"><a rel="nofollow" class="external text" href="https://www.extremetech.com/extreme/221282-amds-first-arm-based-processor-the-opteron-a1100-is-finally-here"><i>AMD's first ARM-based processor, the Opteron A1100, is finally here</i></a>, ExtremeTech, 14 January 2016<span class="reference-accessdate">, retrieved <span class="nowrap">14 August</span> 2016</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=AMD%27s+first+ARM-based+processor%2C+the+Opteron+A1100%2C+is+finally+here&amp;rft.pub=ExtremeTech&amp;rft.date=2016-01-14&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fextreme%2F221282-amds-first-arm-based-processor-the-opteron-a1100-is-finally-here&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFFeldman2017" class="citation news cs1">Feldman, Michael (18 January 2017). <a rel="nofollow" class="external text" href="https://www.top500.org/news/cray-to-deliver-arm-powered-supercomputer-to-uk-consortium/">"Cray to Deliver ARM-Powered Supercomputer to UK Consortium"</a>. Top500.org<span class="reference-accessdate">. Retrieved <span class="nowrap">12 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Cray+to+Deliver+ARM-Powered+Supercomputer+to+UK+Consortium&amp;rft.date=2017-01-18&amp;rft.aulast=Feldman&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Fnews%2Fcray-to-deliver-arm-powered-supercomputer-to-uk-consortium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-verge-w10armsoftware-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-verge-w10armsoftware_52-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.theverge.com/2016/12/7/13866936/microsoft-windows-10-arm-desktop-apps-support-qualcomm">"Microsoft is bringing Windows desktop apps to mobile ARM processors"</a>. <i>The Verge</i>. 8 December 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">8 December</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Microsoft+is+bringing+Windows+desktop+apps+to+mobile+ARM+processors&amp;rft.date=2016-12-08&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2016%2F12%2F7%2F13866936%2Fmicrosoft-windows-10-arm-desktop-apps-support-qualcomm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/arm/apps-on-arm-x86-emulation">"How x86 emulation works on ARM"</a>. <i>Microsoft Docs</i>. 23 October 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">27 October</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Docs&amp;rft.atitle=How+x86+emulation+works+on+ARM&amp;rft.date=2023-10-23&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Farm%2Fapps-on-arm-x86-emulation&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-ARM-Macs-available-54"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARM-Macs-available_54-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARM-Macs-available_54-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.apple.com/newsroom/2020/11/introducing-the-next-generation-of-mac/">"Introducing the next generation of Mac"</a> (Press release). Apple Inc. 10 November 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Introducing+the+next+generation+of+Mac&amp;rft.pub=Apple+Inc.&amp;rft.date=2020-11-10&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fnewsroom%2F2020%2F11%2Fintroducing-the-next-generation-of-mac%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.apple.com/newsroom/2020/11/macos-big-sur-is-here/">"macOS Big Sur is here"</a> (Press release). Apple Inc. 12 November 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=macOS+Big+Sur+is+here&amp;rft.pub=Apple+Inc.&amp;rft.date=2020-11-12&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fnewsroom%2F2020%2F11%2Fmacos-big-sur-is-here%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFCarter2002" class="citation book cs1">Carter, Nicholas P. (2002). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=24V00tD7HeAC&amp;pg=PT105"><i>Schaum's Outline of Computer Architecture</i></a>. McGraw Hill Professional. p.&#160;96. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-07-136207-X" title="Special:BookSources/0-07-136207-X"><bdi>0-07-136207-X</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Schaum%27s+Outline+of+Computer+Architecture&amp;rft.pages=96&amp;rft.pub=McGraw+Hill+Professional&amp;rft.date=2002&amp;rft.isbn=0-07-136207-X&amp;rft.aulast=Carter&amp;rft.aufirst=Nicholas+P.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D24V00tD7HeAC%26pg%3DPT105&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFJones2000" class="citation web cs1">Jones, Douglas L. (2000). <a rel="nofollow" class="external text" href="http://www.ifp.uiuc.edu/~jones/RISCvCISCvDSP.pdf">"CISC, RISC, and DSP Microprocessors"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CISC%2C+RISC%2C+and+DSP+Microprocessors&amp;rft.date=2000&amp;rft.aulast=Jones&amp;rft.aufirst=Douglas+L.&amp;rft_id=http%3A%2F%2Fwww.ifp.uiuc.edu%2F~jones%2FRISCvCISCvDSP.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSingh" class="citation web cs1">Singh, Amit. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200403101510/http://www.kernelthread.com/publications/appleoshistory/5.html">"A History of Apple's Operating Systems"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.kernelthread.com/publications/appleoshistory/5.html">the original</a> on 3 April 2020. <q>the line between RISC and CISC has been growing fuzzier over the years</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+History+of+Apple%27s+Operating+Systems&amp;rft.aulast=Singh&amp;rft.aufirst=Amit&amp;rft_id=http%3A%2F%2Fwww.kernelthread.com%2Fpublications%2Fappleoshistory%2F5.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-top500-november-2020-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-top500-november-2020_59-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.top500.org/lists/2020/11/">"Top 500 The List: November 2020"</a>. <i>TOP 500</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 January</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP+500&amp;rft.atitle=Top+500+The+List%3A+November+2020&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Flists%2F2020%2F11%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><a href="#CITEREFDandamudi2005">Dandamudi 2005</a>, pp.&#160;121–123</span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBennett2005" class="citation news cs1">Bennett, Amy (2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201113060929/https://www.computerworld.com/article/2809210/apple-shifting-from-powerpc-to-intel.html">"Apple shifting from PowerPC to Intel"</a>. <i><a href="https://en.wikipedia.org/wiki/Computerworld" title="Computerworld">Computerworld</a></i>. Archived from <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2809210/apple-shifting-from-powerpc-to-intel.html">the original</a> on 13 November 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">24 August</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Computerworld&amp;rft.atitle=Apple+shifting+from+PowerPC+to+Intel&amp;rft.date=2005&amp;rft.aulast=Bennett&amp;rft.aufirst=Amy&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2809210%2Fapple-shifting-from-powerpc-to-intel.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFVaughan-Nichols" class="citation web cs1">Vaughan-Nichols, Steven J. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/review-the-arm-powered-samsung-chromebook/">"Review: The ARM-powered Samsung Chromebook"</a>. <i>ZDNet</i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 April</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Review%3A+The+ARM-powered+Samsung+Chromebook&amp;rft.aulast=Vaughan-Nichols&amp;rft.aufirst=Steven+J.&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Freview-the-arm-powered-samsung-chromebook%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFDeAngelis2020" class="citation news cs1">DeAngelis, Marc (22 June 2020). <a rel="nofollow" class="external text" href="https://www.engadget.com/apple-arm-transition-timeline-191106454.html">"Apple starts its two-year transition to ARM this week"</a>. <i><a href="https://en.wikipedia.org/wiki/Engadget" title="Engadget">Engadget</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 August</span> 2020</span>. <q>Apple has officially announced that it will be switching from Intel processors to its own ARM-based, A-series chips in its Mac computers.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Engadget&amp;rft.atitle=Apple+starts+its+two-year+transition+to+ARM+this+week&amp;rft.date=2020-06-22&amp;rft.aulast=DeAngelis&amp;rft.aufirst=Marc&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2Fapple-arm-transition-timeline-191106454.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSmith2020" class="citation web cs1">Smith, Chris (16 September 2020). <a rel="nofollow" class="external text" href="https://bgr.com/tech/surface-pro-x-2020-release-date-october-snapdragon-8cx-gen-2-chip-5872000/">"Microsoft to launch a new ARM-based Surface this fall"</a>. <i><a href="https://en.wikipedia.org/wiki/Boy_Genius_Report" title="Boy Genius Report">Boy Genius Report</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 March</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Boy+Genius+Report&amp;rft.atitle=Microsoft+to+launch+a+new+ARM-based+Surface+this+fall&amp;rft.date=2020-09-16&amp;rft.aulast=Smith&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fbgr.com%2Ftech%2Fsurface-pro-x-2020-release-date-october-snapdragon-8cx-gen-2-chip-5872000%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://aws.amazon.com/ec2/graviton/">"ARM Processor - AWS Graviton Processor - AWS"</a>. <i>Amazon Web Services, Inc</i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 January</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Amazon+Web+Services%2C+Inc.&amp;rft.atitle=ARM+Processor+-+AWS+Graviton+Processor+-+AWS&amp;rft_id=https%3A%2F%2Faws.amazon.com%2Fec2%2Fgraviton%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://abopen.com/news/wave-computing-shutters-mips-open-programme-with-immediate-effect/">"Wave Computing Shutters MIPS Open Programme with Immediate Effect"</a>. <i>AB Open</i>. 15 November 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AB+Open&amp;rft.atitle=Wave+Computing+Shutters+MIPS+Open+Programme+with+Immediate+Effect&amp;rft.date=2019-11-15&amp;rft_id=https%3A%2F%2Fabopen.com%2Fnews%2Fwave-computing-shutters-mips-open-programme-with-immediate-effect%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://riscv.org/about/risc-v-branding-guidelines/">"Branding Guidelines – RISC-V International"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Branding+Guidelines+%E2%80%93+RISC-V+International&amp;rft_id=https%3A%2F%2Friscv.org%2Fabout%2Frisc-v-branding-guidelines%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://newsroom.arm.com/news/arm-expands-design-possibilities-with-free-cortex-m-processors-for-xilinx-fpgas">"Arm Expands Design Possibilities with Free Cortex-M Processors for Xilinx FPGAs"</a>. <i>Arm Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm+Newsroom&amp;rft.atitle=Arm+Expands+Design+Possibilities+with+Free+Cortex-M+Processors+for+Xilinx+FPGAs&amp;rft_id=https%3A%2F%2Fnewsroom.arm.com%2Fnews%2Farm-expands-design-possibilities-with-free-cortex-m-processors-for-xilinx-fpgas&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-risc-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-risc_69-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.nae.edu/55291/DraperWinners">"Recipients of the Charles Stark Draper Prize for Engineering"</a>. <i>nae.edu</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=nae.edu&amp;rft.atitle=Recipients+of+the+Charles+Stark+Draper+Prize+for+Engineering&amp;rft_id=https%3A%2F%2Fwww.nae.edu%2F55291%2FDraperWinners&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-draper-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-draper_70-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.nae.edu/20681/DraperPrize">"Charles Stark Draper Prize for Engineering"</a>. <i>nae.edu</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=nae.edu&amp;rft.atitle=Charles+Stark+Draper+Prize+for+Engineering&amp;rft_id=https%3A%2F%2Fwww.nae.edu%2F20681%2FDraperPrize&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></span>
</li>
</ol></div></div>
<div class="mw-heading mw-heading2"><h2 id="External_links">External links</h2></span></div>
<style data-mw-deduplicate="TemplateStyles:r1239549316">.mw-parser-output .refbegin{margin-bottom:0.5em}.mw-parser-output .refbegin-hanging-indents>ul{margin-left:0}.mw-parser-output .refbegin-hanging-indents>ul>li{margin-left:0;padding-left:3.2em;text-indent:-3.2em}.mw-parser-output .refbegin-hanging-indents ul,.mw-parser-output .refbegin-hanging-indents ul li{list-style:none}@media(max-width:720px){.mw-parser-output .refbegin-hanging-indents>ul>li{padding-left:1.6em;text-indent:-1.6em}}.mw-parser-output .refbegin-columns{margin-top:0.3em}.mw-parser-output .refbegin-columns ul{margin-top:0}.mw-parser-output .refbegin-columns li{page-break-inside:avoid;break-inside:avoid-column}@media screen{.mw-parser-output .refbegin{font-size:90%}}</style><div class="refbegin" style="">
<ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/2000-01/risc/risccisc/">"RISC vs. CISC"</a>. <i>RISC Architecture</i>. Stanford University. 2000.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC+Architecture&amp;rft.atitle=RISC+vs.+CISC&amp;rft.date=2000&amp;rft_id=http%3A%2F%2Fcs.stanford.edu%2Fpeople%2Feroberts%2Fcourses%2Fsoco%2Fprojects%2F2000-01%2Frisc%2Frisccisc%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/2000-01/risc/whatis/">"What is RISC"</a>. <i>RISC Architecture</i>. Stanford University. 2000.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC+Architecture&amp;rft.atitle=What+is+RISC&amp;rft.date=2000&amp;rft_id=http%3A%2F%2Fcs.stanford.edu%2Fpeople%2Feroberts%2Fcourses%2Fsoco%2Fprojects%2F2000-01%2Frisc%2Fwhatis%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSavard" class="citation web cs1">Savard, John J. G. <a rel="nofollow" class="external text" href="http://www.quadibloc.com/arch/sriscint.htm">"Not Quite RISC"</a>. <i>Computers</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computers&amp;rft.atitle=Not+Quite+RISC&amp;rft.aulast=Savard&amp;rft.aufirst=John+J.+G.&amp;rft_id=http%3A%2F%2Fwww.quadibloc.com%2Farch%2Fsriscint.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMashey2000" class="citation newsgroup cs1"><a href="https://en.wikipedia.org/wiki/John_R._Mashey" class="mw-redirect" title="John R. Mashey">Mashey, John R.</a> (5 September 2000). <a rel="nofollow" class="external text" href="https://groups.google.com/d/topic/comp.arch/IZP5KUJprHw/discussion">"Yet Another Post of the Old RISC Post &#91;unchanged from last time&#93;"</a>. <a href="https://en.wikipedia.org/wiki/Usenet_newsgroup" title="Usenet newsgroup">Newsgroup</a>:&#160;<a rel="nofollow" class="external text" href="news:comp.arch">comp.arch</a>. <a href="https://en.wikipedia.org/wiki/Usenet_(identifier)" class="mw-redirect" title="Usenet (identifier)">Usenet:</a>&#160;<a rel="nofollow" class="external text" href="news:8p20b0$dhh$3@murrow.corp.sgi.com">8p20b0$dhh$3@murrow.corp.sgi.com</a>. <q>Nth re-posting of CISC vs RISC (or what is RISC, really)</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Yet+Another+Post+of+the+Old+RISC+Post+%5Bunchanged+from+last+time%5D&amp;rft.pub=comp.arch&amp;rft.date=2000-09-05&amp;rft_id=news%3A8p20b0%24dhh%243%40murrow.corp.sgi.com%23id-name%3DUsenet%3A&amp;rft.aulast=Mashey&amp;rft.aufirst=John+R.&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fd%2Ftopic%2Fcomp.arch%2FIZP5KUJprHw%2Fdiscussion&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span></li></ul>
</div>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1236075235">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role="navigation" class="navbox" aria-labelledby="Reduced_instruction_set_computer_(RISC)_architectures" style="padding:3px"><table class="nowraplinks hlist mw-collapsible uncollapsed navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1239400231">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:RISC_architectures" title="Template:RISC architectures"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:RISC_architectures" title="Template talk:RISC architectures"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="https://en.wikipedia.org/wiki/Special:EditPage/Template:RISC_architectures" title="Special:EditPage/Template:RISC architectures"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Reduced_instruction_set_computer_(RISC)_architectures" style="font-size:114%;margin:0 4em"><a class="mw-selflink selflink">Reduced instruction set computer</a> (RISC) architectures</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Origins</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_801" title="IBM 801">IBM 801</a></li>
<li><a href="https://en.wikipedia.org/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Active</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a> <a href="https://en.wikipedia.org/wiki/Blackfin" title="Blackfin">Blackfin</a></li>
<li><a href="https://en.wikipedia.org/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a></li>
<li><a href="https://en.wikipedia.org/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="https://en.wikipedia.org/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a>, <a href="https://en.wikipedia.org/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a> <a href="https://en.wikipedia.org/wiki/M32R" title="M32R">M32R</a>, <a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a>, <a href="https://en.wikipedia.org/wiki/V850" title="V850">V850</a></li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sunway_(processor)" title="Sunway (processor)">Sunway</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> <a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a>, <a href="https://en.wikipedia.org/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a></li>
<li><a href="https://en.wikipedia.org/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a></li>
<li><a href="https://en.wikipedia.org/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atmel" title="Atmel">Atmel</a> <a href="https://en.wikipedia.org/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="https://en.wikipedia.org/wiki/CompactRISC" title="CompactRISC">CR16</a></li>
<li><a href="https://en.wikipedia.org/wiki/AT%26T_Hobbit" title="AT&amp;T Hobbit">CRISP</a></li>
<li><a href="https://en.wikipedia.org/wiki/DEC_PRISM" title="DEC PRISM">DEC PRISM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">Intel i860</a>, <a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">i960</a></li>
<li><a href="https://en.wikipedia.org/wiki/Imagination_META" title="Imagination META">META</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li><a href="https://en.wikipedia.org/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a>, <a href="https://en.wikipedia.org/wiki/M%C2%B7CORE" title="M·CORE">M·CORE</a></li>
<li><a href="https://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a>, <a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a>, <a href="https://en.wikipedia.org/wiki/IBM_ROMP" title="IBM ROMP">ROMP</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235"></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239400231"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="https://en.wikipedia.org/wiki/Special:EditPage/Template:Processor_technologies" title="Special:EditPage/Template:Processor technologies"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="https://en.wikipedia.org/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="https://en.wikipedia.org/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="https://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="https://en.wikipedia.org/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="https://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register%E2%80%93memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Neuromorphic_engineering" class="mw-redirect" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a class="mw-selflink selflink">RISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="https://en.wikipedia.org/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="https://en.wikipedia.org/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="https://en.wikipedia.org/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></li>
<li><a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="https://en.wikipedia.org/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="https://en.wikipedia.org/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="https://en.wikipedia.org/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="https://en.wikipedia.org/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="https://en.wikipedia.org/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="https://en.wikipedia.org/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Adapteva#Products" class="mw-redirect" title="Adapteva">Epiphany architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="https://en.wikipedia.org/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="https://en.wikipedia.org/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="https://en.wikipedia.org/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="https://en.wikipedia.org/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="https://en.wikipedia.org/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tomasulo%27s_algorithm" title="Tomasulo&#39;s algorithm">Tomasulo's algorithm</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="https://en.wikipedia.org/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="https://en.wikipedia.org/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="https://en.wikipedia.org/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="https://en.wikipedia.org/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li>
<li><a href="https://en.wikipedia.org/wiki/Simultaneous_and_heterogeneous_multithreading" title="Simultaneous and heterogeneous multithreading">Simultaneous and heterogenous</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="https://en.wikipedia.org/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Single_program,_multiple_data" title="Single program, multiple data">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="https://en.wikipedia.org/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="https://en.wikipedia.org/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="https://en.wikipedia.org/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="https://en.wikipedia.org/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="https://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="https://en.wikipedia.org/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="https://en.wikipedia.org/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="https://en.wikipedia.org/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="https://en.wikipedia.org/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="https://en.wikipedia.org/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Multiprocessor_system_on_a_chip" class="mw-redirect" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Cypress_PSoC" title="Cypress PSoC">Cypress PSoC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="https://en.wikipedia.org/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="https://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="https://en.wikipedia.org/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="https://en.wikipedia.org/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">Microcode</a> <a href="https://en.wikipedia.org/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="https://en.wikipedia.org/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="https://en.wikipedia.org/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="https://en.wikipedia.org/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="https://en.wikipedia.org/wiki/ACPI" title="ACPI">ACPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="https://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="https://en.wikipedia.org/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="https://en.wikipedia.org/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235"><style data-mw-deduplicate="TemplateStyles:r1038841319">.mw-parser-output .tooltip-dotted{border-bottom:1px dotted;cursor:help}</style><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1038841319"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1038841319"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1038841319"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1038841319"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1038841319"></div><div role="navigation" class="navbox authority-control" aria-label="Navbox" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Help:Authority_control" title="Help:Authority control">Authority control databases</a>: National <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q189376#identifiers" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"><ul><li><span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4191875-7">Germany</a></span></li><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="RISC microprocessors"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/sh90005948">United States</a></span></span><ul><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="Reduced instruction set computers"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/sh88006799">2</a></span></span></li></ul></li><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="RISC (microprocesseurs)"><a rel="nofollow" class="external text" href="https://catalogue.bnf.fr/ark:/12148/cb12473275r">France</a></span></span></li><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="RISC (microprocesseurs)"><a rel="nofollow" class="external text" href="https://data.bnf.fr/ark:/12148/cb12473275r">BnF data</a></span></span></li><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="RISC microprocessors"><a rel="nofollow" class="external text" href="http://olduli.nli.org.il/F/?func=find-b&amp;local_base=NLX10&amp;find_code=UID&amp;request=987007541834205171">Israel</a></span></span><ul><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="Reduced instruction set computers"><a rel="nofollow" class="external text" href="http://olduli.nli.org.il/F/?func=find-b&amp;local_base=NLX10&amp;find_code=UID&amp;request=987007536859305171">2</a></span></span></li></ul></li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw‐web.codfw.main‐6c5c9b5484‐897pr
Cached time: 20240921053232
Cache expiry: 2592000
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 1.065 seconds
Real time usage: 1.445 seconds
Preprocessor visited node count: 7051/1000000
Post‐expand include size: 233259/2097152 bytes
Template argument size: 7316/2097152 bytes
Highest expansion depth: 23/100
Expensive parser function count: 16/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 278357/5000000 bytes
Lua time usage: 0.630/10.000 seconds
Lua memory usage: 8561545/52428800 bytes
Number of Wikibase entities loaded: 1/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1243.686      1 -total
 41.67%  518.203      1 Template:Reflist
 16.02%  199.211     29 Template:Cite_web
 11.19%  139.173      4 Template:Code
  9.24%  114.956      7 Template:Navbox
  7.08%   88.105      1 Template:RISC_architectures
  6.28%   78.120     15 Template:Cite_book
  5.74%   71.403      1 Template:Short_description
  5.62%   69.898      1 Template:Merge_from
  4.68%   58.200      2 Template:Harvnb
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:26201-0!canonical and timestamp 20240921053232 and revision id 1246806424. Rendering was triggered because: page-view
 -->
</div>