INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nmavuso' on host 'big12.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.17-default) on Fri Nov 22 14:48:55 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project'
Sourcing Tcl script '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project lzw_fpga 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga'.
INFO: [HLS 200-1510] Running: set_top lzw_fpga 
INFO: [HLS 200-1510] Running: add_files ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp 
INFO: [HLS 200-10] Adding design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h 
INFO: [HLS 200-10] Adding design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls/Testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls/Testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.555 ; gain = 0.000 ; free physical = 326 ; free virtual = 1710
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
Running package_xo -xo_path /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -kernel_name lzw_fpga -kernel_xml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/impl/ip/../kernel/kernel.xml -kernel_files /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp -ip_directory /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/impl/ip/ip_unzip_dir -design_xml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.design.xml -debug_directory /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.debug -hls_directory /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 14:49:46 2024...
INFO: [HLS 200-802] Generated output file lzw_fpga.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.08 seconds. CPU system time: 2.92 seconds. Elapsed time: 55.49 seconds; current allocated memory: 217.522 MB.
