{
  "design": {
    "design_info": {
      "boundary_crc": "0x63E481DEB5F3D12E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA.gen/sources_1/bd/axi_bfm_1",
      "name": "axi_bfm_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_0": "",
      "master_0": ""
    },
    "ports": {
      "ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ARESETN"
          },
          "CLK_DOMAIN": {
            "value": "axi_bfm_1_ACLK"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi_0": {
        "vlnv": "user.org:user:axi:1.0",
        "ip_revision": "1",
        "xci_name": "axi_bfm_1_axi_0_0",
        "xci_path": "ip/axi_bfm_1_axi_0_0/axi_bfm_1_axi_0_0.xci",
        "inst_hier_path": "axi_0",
        "has_run_ip_tcl": "true"
      },
      "master_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "21",
        "xci_name": "axi_bfm_1_master_0_0",
        "xci_path": "ip/axi_bfm_1_master_0_0/axi_bfm_1_master_0_0.xci",
        "inst_hier_path": "master_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "master_0_M_AXI": {
        "interface_ports": [
          "master_0/M_AXI",
          "axi_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "aclk_net": {
        "ports": [
          "ACLK",
          "master_0/aclk",
          "axi_0/s00_axi_aclk"
        ]
      },
      "aresetn_net": {
        "ports": [
          "ARESETN",
          "master_0/aresetn",
          "axi_0/s00_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/master_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_axi_0_S00_AXI_reg": {
                "address_block": "/axi_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}