[connectivity]
sp=gk_kernel_1.m_axi_in0_port:DDR[0]
sp=gk_kernel_1.m_axi_in1_port:DDR[0]
sp=gk_kernel_1.m_axi_in2_port:DDR[0]
sp=gk_kernel_1.m_axi_in3_port:DDR[0]
sp=gk_kernel_1.m_axi_in4_port:DDR[0]
sp=gk_kernel_1.m_axi_in5_port:DDR[0]
sp=gk_kernel_1.m_axi_out0_port:DDR[1]
sp=gk_kernel_1.m_axi_out1_port:DDR[1]
sp=gk_kernel_1.m_axi_out2_port:DDR[1]
sp=gk_kernel_1.m_axi_out3_port:DDR[1]
sp=gk_kernel_1.m_axi_out4_port:DDR[1]
sp=gk_kernel_1.m_axi_out5_port:DDR[1]
