Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul 21 02:59:19 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.877        0.000                      0                13949        0.044        0.000                      0                13949        8.750        0.000                       0                  8412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.877        0.000                      0                13949        0.044        0.000                      0                13949        8.750        0.000                       0                  8412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 branch_reservation/committed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 3.431ns (20.112%)  route 13.628ns (79.888%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  branch_reservation/committed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/committed_reg[3]/Q
                         net (fo=14, routed)          1.220     7.000    branch_reservation/p_1_in69_in
    SLICE_X28Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.124 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.487     7.611    branch_reservation/committed[3]_i_6_n_0
    SLICE_X27Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          1.223     8.958    branch_reservation/operationIndex[1]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         2.039    11.121    branch_reservation/branch_operation[65]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    11.245 r  branch_reservation/ROB[15][52]_i_19/O
                         net (fo=1, routed)           0.791    12.036    branch_reservation/ROB[15][52]_i_19_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.160 r  branch_reservation/ROB[15][52]_i_9/O
                         net (fo=5, routed)           1.129    13.290    branch_reservation/ROB[15][19]_i_11_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.964 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.964    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.078    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  branch_reservation/ROB_reg[15][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.192    branch_reservation/ROB_reg[15][60]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.431 r  branch_reservation/ROB_reg[15][63]_i_6/O[2]
                         net (fo=112, routed)         1.894    16.325    aluA/b_forward[30]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.302    16.627 f  aluA/queue[0][79]_i_19/O
                         net (fo=1, routed)           0.537    17.163    lsu/queue[0][79]_i_3__1
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.124    17.287 r  lsu/queue[0][79]_i_8/O
                         net (fo=3, routed)           0.549    17.837    regs/queue_reg[0][79]_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.961 r  regs/queue[0][79]_i_3__1/O
                         net (fo=12, routed)          2.458    20.418    load_queue/output_loadA[73]
    SLICE_X17Y128        LUT3 (Prop_lut3_I2_O)        0.152    20.570 f  load_queue/queue[5][79]_i_9__1/O
                         net (fo=1, routed)           0.497    21.067    load_queue/queue[5][79]_i_9__1_n_0
    SLICE_X17Y128        LUT6 (Prop_lut6_I1_O)        0.326    21.393 r  load_queue/queue[5][79]_i_6__1/O
                         net (fo=2, routed)           0.804    22.198    load_queue/queue[5][79]_i_6__1_n_0
    SLICE_X27Y125        LUT5 (Prop_lut5_I0_O)        0.124    22.322 r  load_queue/queue[4][79]_i_1__1/O
                         net (fo=1, routed)           0.000    22.322    load_queue/queue[4][79]_i_1__1_n_0
    SLICE_X27Y125        FDRE                                         r  load_queue/queue_reg[4][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.595    24.936    load_queue/clk_IBUF_BUFG
    SLICE_X27Y125        FDRE                                         r  load_queue/queue_reg[4][79]/C
                         clock pessimism              0.267    25.203    
                         clock uncertainty           -0.035    25.168    
    SLICE_X27Y125        FDRE (Setup_fdre_C_D)        0.031    25.199    load_queue/queue_reg[4][79]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -22.322    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 branch_reservation/committed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 3.000ns (17.616%)  route 14.030ns (82.384%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 24.935 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  branch_reservation/committed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/committed_reg[3]/Q
                         net (fo=14, routed)          1.220     7.000    branch_reservation/p_1_in69_in
    SLICE_X28Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.124 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.487     7.611    branch_reservation/committed[3]_i_6_n_0
    SLICE_X27Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          1.223     8.958    branch_reservation/operationIndex[1]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         2.039    11.121    branch_reservation/branch_operation[65]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    11.245 r  branch_reservation/ROB[15][52]_i_19/O
                         net (fo=1, routed)           0.791    12.036    branch_reservation/ROB[15][52]_i_19_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.160 r  branch_reservation/ROB[15][52]_i_9/O
                         net (fo=5, routed)           1.129    13.290    branch_reservation/ROB[15][19]_i_11_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    13.994 r  branch_reservation/ROB_reg[15][52]_i_2/O[2]
                         net (fo=112, routed)         1.379    15.373    lsu/b_forward[18]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.302    15.675 r  lsu/queue[10][67]_i_7/O
                         net (fo=1, routed)           0.292    15.967    regs/queue_reg[0][67]_4
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.091 r  regs/queue[10][67]_i_3__1/O
                         net (fo=39, routed)          1.849    17.940    regs/output_dataB_rs1[19]
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    18.064 r  regs/queue[0][67]_i_3__1/O
                         net (fo=12, routed)          2.355    20.419    load_queue/output_loadA[61]
    SLICE_X22Y130        LUT3 (Prop_lut3_I2_O)        0.152    20.571 f  load_queue/queue[5][67]_i_8__1/O
                         net (fo=1, routed)           0.433    21.004    load_queue/queue[5][67]_i_8__1_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I1_O)        0.332    21.336 r  load_queue/queue[5][67]_i_6__1/O
                         net (fo=2, routed)           0.832    22.168    load_queue/queue[5][67]_i_6__1_n_0
    SLICE_X29Y124        LUT5 (Prop_lut5_I0_O)        0.124    22.292 r  load_queue/queue[4][67]_i_1__1/O
                         net (fo=1, routed)           0.000    22.292    load_queue/queue[4][67]_i_1__1_n_0
    SLICE_X29Y124        FDRE                                         r  load_queue/queue_reg[4][67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.594    24.935    load_queue/clk_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  load_queue/queue_reg[4][67]/C
                         clock pessimism              0.267    25.202    
                         clock uncertainty           -0.035    25.167    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.029    25.196    load_queue/queue_reg[4][67]
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -22.292    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 regs/raddr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.128ns  (logic 2.451ns (14.310%)  route 14.677ns (85.690%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 24.935 - 20.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.550     5.071    regs/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  regs/raddr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  regs/raddr0_reg[1]/Q
                         net (fo=296, routed)         1.718     7.208    regs/raddr0[1]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.296     7.504 r  regs/queue[0][41]_i_13/O
                         net (fo=1, routed)           0.000     7.504    regs/queue[0][41]_i_13_n_0
    SLICE_X28Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     7.721 r  regs/queue_reg[0][41]_i_6/O
                         net (fo=1, routed)           0.756     8.477    regs/queue_reg[0][41]_i_6_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.299     8.776 r  regs/queue[0][41]_i_3/O
                         net (fo=138, routed)         2.857    11.634    regs/output_dataA__[41]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.758 f  regs/queue[0][79]_i_29/O
                         net (fo=1, routed)           0.452    12.210    branch_reservation/queue[0][48]_i_7
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.334 r  branch_reservation/queue[0][79]_i_16/O
                         net (fo=67, routed)          1.656    13.990    regs/queue[0][1]_i_2_1
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124    14.114 f  regs/queue[0][79]_i_12/O
                         net (fo=32, routed)          1.431    15.544    regs/queue[0][79]_i_12_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.668 f  regs/queue[0][61]_i_5/O
                         net (fo=3, routed)           2.299    17.967    regs/queue[0][61]_i_5_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.091 r  regs/queue[0][61]_i_3__1/O
                         net (fo=12, routed)          2.454    20.545    load_queue/output_loadA[55]
    SLICE_X31Y130        LUT3 (Prop_lut3_I2_O)        0.150    20.695 f  load_queue/queue[5][61]_i_8__1/O
                         net (fo=1, routed)           0.434    21.129    load_queue/queue[5][61]_i_8__1_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I1_O)        0.326    21.455 r  load_queue/queue[5][61]_i_6__1/O
                         net (fo=2, routed)           0.620    22.075    load_queue/queue[5][61]_i_6__1_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    22.199 r  load_queue/queue[4][61]_i_1__1/O
                         net (fo=1, routed)           0.000    22.199    load_queue/queue[4][61]_i_1__1_n_0
    SLICE_X31Y123        FDRE                                         r  load_queue/queue_reg[4][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.594    24.935    load_queue/clk_IBUF_BUFG
    SLICE_X31Y123        FDRE                                         r  load_queue/queue_reg[4][61]/C
                         clock pessimism              0.187    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X31Y123        FDRE (Setup_fdre_C_D)        0.029    25.116    load_queue/queue_reg[4][61]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 regs/raddr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.117ns  (logic 2.451ns (14.319%)  route 14.666ns (85.681%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.550     5.071    regs/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  regs/raddr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  regs/raddr0_reg[1]/Q
                         net (fo=296, routed)         1.718     7.208    regs/raddr0[1]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.296     7.504 r  regs/queue[0][41]_i_13/O
                         net (fo=1, routed)           0.000     7.504    regs/queue[0][41]_i_13_n_0
    SLICE_X28Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     7.721 r  regs/queue_reg[0][41]_i_6/O
                         net (fo=1, routed)           0.756     8.477    regs/queue_reg[0][41]_i_6_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.299     8.776 r  regs/queue[0][41]_i_3/O
                         net (fo=138, routed)         2.857    11.634    regs/output_dataA__[41]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.758 f  regs/queue[0][79]_i_29/O
                         net (fo=1, routed)           0.452    12.210    branch_reservation/queue[0][48]_i_7
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.334 r  branch_reservation/queue[0][79]_i_16/O
                         net (fo=67, routed)          1.656    13.990    regs/queue[0][1]_i_2_1
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124    14.114 f  regs/queue[0][79]_i_12/O
                         net (fo=32, routed)          1.500    15.614    regs/queue[0][79]_i_12_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.738 f  regs/queue[0][56]_i_5/O
                         net (fo=3, routed)           2.377    18.115    regs/queue[0][56]_i_5_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.239 r  regs/queue[0][56]_i_3/O
                         net (fo=12, routed)          2.296    20.535    alu_queue/output_aluA[50]
    SLICE_X50Y137        LUT3 (Prop_lut3_I2_O)        0.148    20.683 f  alu_queue/queue[5][56]_i_8/O
                         net (fo=1, routed)           0.165    20.848    alu_queue/queue[5][56]_i_8_n_0
    SLICE_X50Y137        LUT6 (Prop_lut6_I1_O)        0.328    21.176 r  alu_queue/queue[5][56]_i_6/O
                         net (fo=2, routed)           0.888    22.064    alu_queue/queue[5][56]_i_6_n_0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.124    22.188 r  alu_queue/queue[4][56]_i_1/O
                         net (fo=1, routed)           0.000    22.188    alu_queue/queue[4][56]_i_1_n_0
    SLICE_X47Y145        FDRE                                         r  alu_queue/queue_reg[4][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.609    24.950    alu_queue/clk_IBUF_BUFG
    SLICE_X47Y145        FDRE                                         r  alu_queue/queue_reg[4][56]/C
                         clock pessimism              0.187    25.137    
                         clock uncertainty           -0.035    25.102    
    SLICE_X47Y145        FDRE (Setup_fdre_C_D)        0.029    25.131    alu_queue/queue_reg[4][56]
  -------------------------------------------------------------------
                         required time                         25.131    
                         arrival time                         -22.188    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 regs/raddr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[4][58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.072ns  (logic 2.223ns (13.021%)  route 14.849ns (86.979%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.550     5.071    regs/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  regs/raddr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  regs/raddr0_reg[1]/Q
                         net (fo=296, routed)         1.718     7.208    regs/raddr0[1]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.296     7.504 r  regs/queue[0][41]_i_13/O
                         net (fo=1, routed)           0.000     7.504    regs/queue[0][41]_i_13_n_0
    SLICE_X28Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     7.721 r  regs/queue_reg[0][41]_i_6/O
                         net (fo=1, routed)           0.756     8.477    regs/queue_reg[0][41]_i_6_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.299     8.776 r  regs/queue[0][41]_i_3/O
                         net (fo=138, routed)         2.857    11.634    regs/output_dataA__[41]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.758 f  regs/queue[0][79]_i_29/O
                         net (fo=1, routed)           0.452    12.210    branch_reservation/queue[0][48]_i_7
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.334 r  branch_reservation/queue[0][79]_i_16/O
                         net (fo=67, routed)          1.656    13.990    regs/queue[0][1]_i_2_1
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124    14.114 f  regs/queue[0][79]_i_12/O
                         net (fo=32, routed)          1.792    15.905    regs/queue[0][79]_i_12_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    16.029 f  regs/queue[0][58]_i_5/O
                         net (fo=3, routed)           2.314    18.343    regs/queue[0][58]_i_5_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.467 r  regs/queue[0][58]_i_3__0/O
                         net (fo=12, routed)          1.802    20.268    branch_queue/output_branchA[52]
    SLICE_X53Y129        LUT3 (Prop_lut3_I2_O)        0.124    20.392 f  branch_queue/queue[5][58]_i_8__0/O
                         net (fo=1, routed)           0.593    20.986    branch_queue/queue[5][58]_i_8__0_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  branch_queue/queue[5][58]_i_6__0/O
                         net (fo=2, routed)           0.909    22.019    branch_queue/queue[5][58]_i_6__0_n_0
    SLICE_X55Y119        LUT5 (Prop_lut5_I0_O)        0.124    22.143 r  branch_queue/queue[4][58]_i_1__0/O
                         net (fo=1, routed)           0.000    22.143    branch_queue/queue[4][58]_i_1__0_n_0
    SLICE_X55Y119        FDRE                                         r  branch_queue/queue_reg[4][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.602    24.943    branch_queue/clk_IBUF_BUFG
    SLICE_X55Y119        FDRE                                         r  branch_queue/queue_reg[4][58]/C
                         clock pessimism              0.187    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X55Y119        FDRE (Setup_fdre_C_D)        0.031    25.126    branch_queue/queue_reg[4][58]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                         -22.143    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 branch_reservation/committed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[4][61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.916ns  (logic 3.242ns (19.166%)  route 13.674ns (80.834%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  branch_reservation/committed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/committed_reg[3]/Q
                         net (fo=14, routed)          1.220     7.000    branch_reservation/p_1_in69_in
    SLICE_X28Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.124 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.487     7.611    branch_reservation/committed[3]_i_6_n_0
    SLICE_X27Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          1.223     8.958    branch_reservation/operationIndex[1]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.605    10.688    branch_reservation/branch_operation[65]
    SLICE_X10Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.812 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.167    11.978    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.102 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.694    12.796    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.303 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.312    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.426 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.426    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.540 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.540    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.762 r  branch_reservation/ROB_reg[15][48]_i_2/O[0]
                         net (fo=112, routed)         1.811    15.574    lsu/b_forward[12]
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.299    15.873 r  lsu/queue[10][61]_i_7/O
                         net (fo=1, routed)           0.154    16.027    regs/queue_reg[0][61]_4
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    16.151 r  regs/queue[10][61]_i_3__1/O
                         net (fo=39, routed)          2.000    18.151    regs/output_dataB_rs1[13]
    SLICE_X56Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.275 r  regs/queue[0][61]_i_3__0/O
                         net (fo=12, routed)          2.007    20.282    branch_queue/output_branchA[55]
    SLICE_X53Y129        LUT3 (Prop_lut3_I2_O)        0.150    20.432 f  branch_queue/queue[5][61]_i_8__0/O
                         net (fo=1, routed)           0.440    20.872    branch_queue/queue[5][61]_i_8__0_n_0
    SLICE_X52Y128        LUT6 (Prop_lut6_I1_O)        0.326    21.198 r  branch_queue/queue[5][61]_i_6__0/O
                         net (fo=2, routed)           0.856    22.054    branch_queue/queue[5][61]_i_6__0_n_0
    SLICE_X54Y120        LUT5 (Prop_lut5_I0_O)        0.124    22.178 r  branch_queue/queue[4][61]_i_1__0/O
                         net (fo=1, routed)           0.000    22.178    branch_queue/queue[4][61]_i_1__0_n_0
    SLICE_X54Y120        FDRE                                         r  branch_queue/queue_reg[4][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.602    24.943    branch_queue/clk_IBUF_BUFG
    SLICE_X54Y120        FDRE                                         r  branch_queue/queue_reg[4][61]/C
                         clock pessimism              0.196    25.139    
                         clock uncertainty           -0.035    25.104    
    SLICE_X54Y120        FDRE (Setup_fdre_C_D)        0.077    25.181    branch_queue/queue_reg[4][61]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                         -22.178    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 regs/raddr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.092ns  (logic 2.459ns (14.387%)  route 14.633ns (85.613%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.550     5.071    regs/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  regs/raddr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  regs/raddr0_reg[1]/Q
                         net (fo=296, routed)         1.718     7.208    regs/raddr0[1]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.296     7.504 r  regs/queue[0][41]_i_13/O
                         net (fo=1, routed)           0.000     7.504    regs/queue[0][41]_i_13_n_0
    SLICE_X28Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     7.721 r  regs/queue_reg[0][41]_i_6/O
                         net (fo=1, routed)           0.756     8.477    regs/queue_reg[0][41]_i_6_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.299     8.776 r  regs/queue[0][41]_i_3/O
                         net (fo=138, routed)         2.857    11.634    regs/output_dataA__[41]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.758 f  regs/queue[0][79]_i_29/O
                         net (fo=1, routed)           0.452    12.210    branch_reservation/queue[0][48]_i_7
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.334 r  branch_reservation/queue[0][79]_i_16/O
                         net (fo=67, routed)          1.656    13.990    regs/queue[0][1]_i_2_1
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124    14.114 f  regs/queue[0][79]_i_12/O
                         net (fo=32, routed)          1.500    15.614    regs/queue[0][79]_i_12_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.738 f  regs/queue[0][56]_i_5/O
                         net (fo=3, routed)           2.224    17.962    regs/queue[0][56]_i_5_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.086 r  regs/queue[0][56]_i_3__1/O
                         net (fo=12, routed)          2.261    20.347    load_queue/output_loadA[50]
    SLICE_X24Y128        LUT3 (Prop_lut3_I2_O)        0.152    20.499 f  load_queue/queue[5][56]_i_8__1/O
                         net (fo=1, routed)           0.449    20.948    load_queue/queue[5][56]_i_8__1_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I1_O)        0.332    21.280 r  load_queue/queue[5][56]_i_6__1/O
                         net (fo=2, routed)           0.759    22.039    load_queue/queue[5][56]_i_6__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I0_O)        0.124    22.163 r  load_queue/queue[4][56]_i_1__1/O
                         net (fo=1, routed)           0.000    22.163    load_queue/queue[4][56]_i_1__1_n_0
    SLICE_X30Y121        FDRE                                         r  load_queue/queue_reg[4][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.597    24.938    load_queue/clk_IBUF_BUFG
    SLICE_X30Y121        FDRE                                         r  load_queue/queue_reg[4][56]/C
                         clock pessimism              0.187    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X30Y121        FDRE (Setup_fdre_C_D)        0.077    25.167    load_queue/queue_reg[4][56]
  -------------------------------------------------------------------
                         required time                         25.167    
                         arrival time                         -22.163    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 branch_reservation/committed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[4][56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.878ns  (logic 3.114ns (18.450%)  route 13.764ns (81.550%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 24.942 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  branch_reservation/committed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/committed_reg[3]/Q
                         net (fo=14, routed)          1.220     7.000    branch_reservation/p_1_in69_in
    SLICE_X28Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.124 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.487     7.611    branch_reservation/committed[3]_i_6_n_0
    SLICE_X27Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          1.223     8.958    branch_reservation/operationIndex[1]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.605    10.688    branch_reservation/branch_operation[65]
    SLICE_X10Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.812 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.167    11.978    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.102 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.694    12.796    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.303 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.312    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.625 r  branch_reservation/ROB_reg[15][40]_i_2/O[3]
                         net (fo=112, routed)         1.327    14.952    lsu/b_forward[7]
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.306    15.258 r  lsu/queue[10][56]_i_7/O
                         net (fo=1, routed)           0.466    15.724    regs/queue_reg[0][56]_5
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.124    15.848 r  regs/queue[10][56]_i_3__1/O
                         net (fo=39, routed)          2.018    17.866    regs/output_dataB_rs1[8]
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    17.990 r  regs/queue[0][56]_i_3__0/O
                         net (fo=12, routed)          2.164    20.155    branch_queue/output_branchA[50]
    SLICE_X52Y132        LUT3 (Prop_lut3_I2_O)        0.150    20.305 f  branch_queue/queue[5][56]_i_8__0/O
                         net (fo=1, routed)           0.455    20.759    branch_queue/queue[5][56]_i_8__0_n_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.328    21.087 r  branch_queue/queue[5][56]_i_6__0/O
                         net (fo=2, routed)           0.929    22.017    branch_queue/queue[5][56]_i_6__0_n_0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.124    22.141 r  branch_queue/queue[4][56]_i_1__0/O
                         net (fo=1, routed)           0.000    22.141    branch_queue/queue[4][56]_i_1__0_n_0
    SLICE_X52Y120        FDRE                                         r  branch_queue/queue_reg[4][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.601    24.942    branch_queue/clk_IBUF_BUFG
    SLICE_X52Y120        FDRE                                         r  branch_queue/queue_reg[4][56]/C
                         clock pessimism              0.196    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.081    25.184    branch_queue/queue_reg[4][56]
  -------------------------------------------------------------------
                         required time                         25.184    
                         arrival time                         -22.141    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 branch_reservation/committed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.933ns  (logic 3.348ns (19.773%)  route 13.585ns (80.227%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  branch_reservation/committed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/committed_reg[3]/Q
                         net (fo=14, routed)          1.220     7.000    branch_reservation/p_1_in69_in
    SLICE_X28Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.124 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.487     7.611    branch_reservation/committed[3]_i_6_n_0
    SLICE_X27Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          1.223     8.958    branch_reservation/operationIndex[1]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.605    10.688    branch_reservation/branch_operation[65]
    SLICE_X10Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.812 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.167    11.978    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.102 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.694    12.796    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.303 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.312    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.426 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.426    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.540 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.540    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.853 r  branch_reservation/ROB_reg[15][48]_i_2/O[3]
                         net (fo=112, routed)         1.410    15.263    lsu/b_forward[15]
    SLICE_X47Y74         LUT6 (Prop_lut6_I2_O)        0.306    15.569 r  lsu/queue[10][64]_i_7/O
                         net (fo=1, routed)           0.264    15.833    regs/queue_reg[0][64]_4
    SLICE_X47Y74         LUT6 (Prop_lut6_I2_O)        0.124    15.957 r  regs/queue[10][64]_i_3__1/O
                         net (fo=39, routed)          1.780    17.737    regs/output_dataB_rs1[16]
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.861 r  regs/queue[0][64]_i_3__1/O
                         net (fo=12, routed)          2.304    20.165    load_queue/output_loadA[58]
    SLICE_X29Y130        LUT3 (Prop_lut3_I2_O)        0.152    20.317 f  load_queue/queue[5][64]_i_8__1/O
                         net (fo=1, routed)           0.577    20.894    load_queue/queue[5][64]_i_8__1_n_0
    SLICE_X24Y130        LUT6 (Prop_lut6_I1_O)        0.332    21.226 r  load_queue/queue[5][64]_i_6__1/O
                         net (fo=2, routed)           0.845    22.071    load_queue/queue[5][64]_i_6__1_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I0_O)        0.124    22.195 r  load_queue/queue[4][64]_i_1__1/O
                         net (fo=1, routed)           0.000    22.195    load_queue/queue[4][64]_i_1__1_n_0
    SLICE_X30Y122        FDRE                                         r  load_queue/queue_reg[4][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.595    24.936    load_queue/clk_IBUF_BUFG
    SLICE_X30Y122        FDRE                                         r  load_queue/queue_reg[4][64]/C
                         clock pessimism              0.267    25.203    
                         clock uncertainty           -0.035    25.168    
    SLICE_X30Y122        FDRE (Setup_fdre_C_D)        0.081    25.249    load_queue/queue_reg[4][64]
  -------------------------------------------------------------------
                         required time                         25.249    
                         arrival time                         -22.195    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 regs/raddr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.951ns  (logic 2.453ns (14.471%)  route 14.498ns (85.529%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.550     5.071    regs/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  regs/raddr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  regs/raddr0_reg[1]/Q
                         net (fo=296, routed)         1.718     7.208    regs/raddr0[1]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.296     7.504 r  regs/queue[0][41]_i_13/O
                         net (fo=1, routed)           0.000     7.504    regs/queue[0][41]_i_13_n_0
    SLICE_X28Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     7.721 r  regs/queue_reg[0][41]_i_6/O
                         net (fo=1, routed)           0.756     8.477    regs/queue_reg[0][41]_i_6_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.299     8.776 r  regs/queue[0][41]_i_3/O
                         net (fo=138, routed)         2.857    11.634    regs/output_dataA__[41]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.758 f  regs/queue[0][79]_i_29/O
                         net (fo=1, routed)           0.452    12.210    branch_reservation/queue[0][48]_i_7
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.334 r  branch_reservation/queue[0][79]_i_16/O
                         net (fo=67, routed)          1.656    13.990    regs/queue[0][1]_i_2_1
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124    14.114 f  regs/queue[0][79]_i_12/O
                         net (fo=32, routed)          1.307    15.421    regs/queue[0][79]_i_12_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.545 f  regs/queue[0][57]_i_5/O
                         net (fo=3, routed)           2.463    18.008    regs/queue[0][57]_i_5_n_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.132 r  regs/queue[0][57]_i_3/O
                         net (fo=12, routed)          2.214    20.346    alu_queue/output_aluA[51]
    SLICE_X51Y136        LUT3 (Prop_lut3_I2_O)        0.152    20.498 f  alu_queue/queue[5][57]_i_8/O
                         net (fo=1, routed)           0.299    20.797    alu_queue/queue[5][57]_i_8_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I1_O)        0.326    21.123 r  alu_queue/queue[5][57]_i_6/O
                         net (fo=2, routed)           0.774    21.898    alu_queue/queue[5][57]_i_6_n_0
    SLICE_X49Y145        LUT5 (Prop_lut5_I0_O)        0.124    22.022 r  alu_queue/queue[4][57]_i_1/O
                         net (fo=1, routed)           0.000    22.022    alu_queue/queue[4][57]_i_1_n_0
    SLICE_X49Y145        FDRE                                         r  alu_queue/queue_reg[4][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.612    24.953    alu_queue/clk_IBUF_BUFG
    SLICE_X49Y145        FDRE                                         r  alu_queue/queue_reg[4][57]/C
                         clock pessimism              0.187    25.140    
                         clock uncertainty           -0.035    25.105    
    SLICE_X49Y145        FDRE (Setup_fdre_C_D)        0.029    25.134    alu_queue/queue_reg[4][57]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                  3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/store_buffer/search_data__reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_data_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.688%)  route 0.243ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  lsu/store_buffer/search_data__reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lsu/store_buffer/search_data__reg[13]/Q
                         net (fo=4, routed)           0.243     1.829    lsu/store_buffer_data[13]
    SLICE_X30Y43         FDRE                                         r  lsu/load_data_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.832     1.959    lsu/clk_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  lsu/load_data_reg[3][13]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.075     1.785    lsu/load_data_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[11][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.213%)  route 0.163ns (39.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.561     1.444    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  lsu/store_buffer/store_buffer_reg[11][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  lsu/store_buffer/store_buffer_reg[11][31]/Q
                         net (fo=2, routed)           0.163     1.755    lsu/store_buffer/store_buffer_reg_n_0_[11][31]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.854 r  lsu/store_buffer/store_buffer[10][31]_i_1/O
                         net (fo=1, routed)           0.000     1.854    lsu/store_buffer/store_buffer[10][31]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.831     1.958    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][31]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.092     1.801    lsu/store_buffer/store_buffer_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[14][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[13][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.047%)  route 0.209ns (49.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[14][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  lsu/store_buffer/store_buffer_reg[14][18]/Q
                         net (fo=2, routed)           0.209     1.818    lsu/store_buffer/store_buffer_reg_n_0_[14][18]
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.863 r  lsu/store_buffer/store_buffer[13][18]_i_1/O
                         net (fo=1, routed)           0.000     1.863    lsu/store_buffer/store_buffer[13][18]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[13][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.834     1.961    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[13][18]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.091     1.808    lsu/store_buffer/store_buffer_reg[13][18]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[14][57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[13][57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.760%)  route 0.211ns (50.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[14][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  lsu/store_buffer/store_buffer_reg[14][57]/Q
                         net (fo=2, routed)           0.211     1.820    lsu/store_buffer/p_0_in23_in[25]
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  lsu/store_buffer/store_buffer[13][57]_i_1/O
                         net (fo=1, routed)           0.000     1.865    lsu/store_buffer/store_buffer[13][57]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[13][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.834     1.961    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[13][57]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    lsu/store_buffer/store_buffer_reg[13][57]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[10][59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[9][59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.246ns (55.975%)  route 0.193ns (44.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.565     1.448    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.596 r  lsu/store_buffer/store_buffer_reg[10][59]/Q
                         net (fo=2, routed)           0.193     1.790    lsu/store_buffer/p_0_in15_in[27]
    SLICE_X53Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.888 r  lsu/store_buffer/store_buffer[9][59]_i_1/O
                         net (fo=1, routed)           0.000     1.888    lsu/store_buffer/store_buffer[9][59]_i_1_n_0
    SLICE_X53Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[9][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.838     1.965    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[9][59]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.107     1.828    lsu/store_buffer/store_buffer_reg[9][59]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lsu/store_buffer/search_data__reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_data_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.617%)  route 0.255ns (64.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  lsu/store_buffer/search_data__reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lsu/store_buffer/search_data__reg[13]/Q
                         net (fo=4, routed)           0.255     1.841    lsu/store_buffer_data[13]
    SLICE_X29Y42         FDRE                                         r  lsu/load_data_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.832     1.959    lsu/clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  lsu/load_data_reg[1][13]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.070     1.780    lsu/load_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lsu/store_buffer/search_data__reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_data_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  lsu/store_buffer/search_data__reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lsu/store_buffer/search_data__reg[21]/Q
                         net (fo=4, routed)           0.263     1.849    lsu/store_buffer_data[21]
    SLICE_X28Y49         FDRE                                         r  lsu/load_data_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.834     1.961    lsu/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  lsu/load_data_reg[1][21]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.070     1.787    lsu/load_data_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[5][62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[4][62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.225ns (50.855%)  route 0.217ns (49.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.593     1.476    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[5][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  lsu/store_buffer/store_buffer_reg[5][62]/Q
                         net (fo=2, routed)           0.217     1.822    lsu/store_buffer/p_0_in5_in[30]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.097     1.919 r  lsu/store_buffer/store_buffer[4][62]_i_1/O
                         net (fo=1, routed)           0.000     1.919    lsu/store_buffer/store_buffer[4][62]_i_1_n_0
    SLICE_X59Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[4][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.865     1.992    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[4][62]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.107     1.855    lsu/store_buffer/store_buffer_reg[4][62]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[11][59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[10][59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.251ns (53.439%)  route 0.219ns (46.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.567     1.450    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  lsu/store_buffer/store_buffer_reg[11][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  lsu/store_buffer/store_buffer_reg[11][59]/Q
                         net (fo=2, routed)           0.219     1.817    lsu/store_buffer/p_0_in17_in[27]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.103     1.920 r  lsu/store_buffer/store_buffer[10][59]_i_1/O
                         net (fo=1, routed)           0.000     1.920    lsu/store_buffer/store_buffer[10][59]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.835     1.963    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][59]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.131     1.850    lsu/store_buffer/store_buffer_reg[10][59]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lsu/store_buffer/search_data__reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_data_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.814%)  route 0.264ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.563     1.446    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  lsu/store_buffer/search_data__reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lsu/store_buffer/search_data__reg[29]/Q
                         net (fo=4, routed)           0.264     1.851    lsu/store_buffer_data[29]
    SLICE_X31Y46         FDRE                                         r  lsu/load_data_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.832     1.959    lsu/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  lsu/load_data_reg[2][29]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.070     1.780    lsu/load_data_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   mem/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4   mem/data_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5   mem/data_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6   mem/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11  mem/data_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10  mem/data_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11  mem/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y10  mem/data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   mem/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   mem/data_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y51  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/display_fourth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 4.476ns (46.817%)  route 5.084ns (53.183%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.623     5.144    display/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  display/display_fourth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  display/display_fourth_reg[1]/Q
                         net (fo=1, routed)           0.982     6.581    display/display_fourth_reg_n_0_[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.705 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.024     7.729    display/LED_N[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.152     7.881 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.079    10.960    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.704 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.704    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 4.440ns (46.865%)  route 5.035ns (53.135%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.040     6.642    display/activate_refresh[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.766 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.869     7.635    display/LED_N[3]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.153     7.788 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.125    10.913    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.621 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.621    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.463ns (47.542%)  route 4.925ns (52.458%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.623     5.144    display/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  display/display_fourth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  display/display_fourth_reg[1]/Q
                         net (fo=1, routed)           0.982     6.581    display/display_fourth_reg_n_0_[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.705 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.021     7.726    display/LED_N[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.152     7.878 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.922    10.800    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.532 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.532    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.297ns (46.020%)  route 5.041ns (53.980%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.623     5.144    display/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  display/display_third_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  display/display_third_reg[0]/Q
                         net (fo=1, routed)           0.874     6.536    display/display_third_reg_n_0_[0]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846     7.506    display/LED_N[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     7.630 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.321    10.951    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.482 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.482    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.239ns (46.230%)  route 4.931ns (53.770%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.623     5.144    display/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  display/display_fourth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  display/display_fourth_reg[1]/Q
                         net (fo=1, routed)           0.982     6.581    display/display_fourth_reg_n_0_[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.705 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.024     7.729    display/LED_N[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.853 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.926    10.778    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.314 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.314    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 4.215ns (46.189%)  route 4.910ns (53.811%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.623     5.144    display/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  display/display_fourth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  display/display_fourth_reg[1]/Q
                         net (fo=1, routed)           0.982     6.581    display/display_fourth_reg_n_0_[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.705 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.021     7.726    display/LED_N[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.124     7.850 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.908    10.758    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.269 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.269    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.224ns (46.405%)  route 4.878ns (53.595%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.040     6.642    display/activate_refresh[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.766 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.869     7.635    display/LED_N[3]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.759 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.969    10.728    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.248 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.248    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.318ns (52.096%)  route 3.971ns (47.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.233     6.835    display/activate_refresh[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I1_O)        0.148     6.983 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.738     9.721    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    13.435 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.435    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 4.353ns (53.000%)  route 3.860ns (47.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.231     6.833    display/activate_refresh[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I1_O)        0.150     6.983 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.629     9.612    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    13.359 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.359    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 4.083ns (52.414%)  route 3.707ns (47.586%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.233     6.835    display/activate_refresh[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.474     9.433    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.936 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.936    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.374ns (68.371%)  route 0.636ns (31.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.558     1.441    clk_IBUF_BUFG
    SLICE_X8Y30          FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDSE (Prop_fdse_C_Q)         0.164     1.605 r  led_light_reg[3]/Q
                         net (fo=1, routed)           0.636     2.241    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.451 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.451    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.372ns (56.194%)  route 1.069ns (43.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X28Y18         FDSE                                         r  led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  led_light_reg[1]/Q
                         net (fo=1, routed)           1.069     2.649    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.880 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.880    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.386ns (55.614%)  route 1.106ns (44.386%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.481     2.097    display/activate_refresh[1]
    SLICE_X64Y52         LUT2 (Prop_lut2_I1_O)        0.045     2.142 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.768    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.968 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.968    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.390ns (54.842%)  route 1.145ns (45.158%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.486     2.102    display/activate_refresh[1]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.147 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.806    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.010 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.010    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.475ns (55.716%)  route 1.172ns (44.284%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display/display_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/display_first_reg[1]/Q
                         net (fo=1, routed)           0.052     1.690    display/display_first_reg_n_0_[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.219     1.955    display/LED_N[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.045     2.000 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.901    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.121 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.121    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.466ns (54.710%)  route 1.213ns (45.290%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display/display_first_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/display_first_reg[0]/Q
                         net (fo=1, routed)           0.083     1.721    display/display_first_reg_n_0_[0]
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.254     2.021    display/LED_N[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.045     2.066 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.876     2.942    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.153 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.153    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.490ns (55.099%)  route 1.214ns (44.901%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display/display_first_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/display_first_reg[0]/Q
                         net (fo=1, routed)           0.083     1.721    display/display_first_reg_n_0_[0]
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.244     2.010    display/LED_N[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.045     2.055 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.888     2.942    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.178 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.178    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.483ns (54.762%)  route 1.225ns (45.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.481     2.097    display/activate_refresh[1]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.142 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.744     2.886    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     4.183 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.183    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.370ns (49.381%)  route 1.404ns (50.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X52Y27         FDSE                                         r  led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  led_light_reg[0]/Q
                         net (fo=1, routed)           1.404     3.007    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.213 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.213    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.525ns (55.560%)  route 1.219ns (44.440%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8411, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display/display_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/display_first_reg[1]/Q
                         net (fo=1, routed)           0.052     1.690    display/display_first_reg_n_0_[1]
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.219     1.955    display/LED_N[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.045     2.000 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.948     2.948    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.218 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.218    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





