{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673726748995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673726749008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 14 14:05:48 2023 " "Processing started: Sat Jan 14 14:05:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673726749008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726749008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx -c rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx -c rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726749008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673726749784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673726749784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behavioral " "Found design unit 1: rx-behavioral" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673726764493 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673726764493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx " "Elaborating entity \"rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673726764550 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a5 practica9.vhd(58) " "VHDL Signal Declaration warning at practica9.vhd(58): used explicit default value for signal \"a5\" because signal was never assigned a value" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673726764585 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a6 practica9.vhd(59) " "VHDL Signal Declaration warning at practica9.vhd(59): used explicit default value for signal \"a6\" because signal was never assigned a value" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673726764586 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a7 practica9.vhd(60) " "VHDL Signal Declaration warning at practica9.vhd(60): used explicit default value for signal \"a7\" because signal was never assigned a value" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673726764586 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a8 practica9.vhd(61) " "VHDL Signal Declaration warning at practica9.vhd(61): used explicit default value for signal \"a8\" because signal was never assigned a value" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673726764586 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag practica9.vhd(79) " "VHDL Process Statement warning at practica9.vhd(79): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764590 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag practica9.vhd(84) " "VHDL Process Statement warning at practica9.vhd(84): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764590 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_wire practica9.vhd(85) " "VHDL Process Statement warning at practica9.vhd(85): signal \"rx_wire\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764590 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice practica9.vhd(85) " "VHDL Process Statement warning at practica9.vhd(85): signal \"indice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764592 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre practica9.vhd(86) " "VHDL Process Statement warning at practica9.vhd(86): signal \"pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764592 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_val practica9.vhd(86) " "VHDL Process Statement warning at practica9.vhd(86): signal \"pre_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764592 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre practica9.vhd(87) " "VHDL Process Statement warning at practica9.vhd(87): signal \"pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764592 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre practica9.vhd(91) " "VHDL Process Statement warning at practica9.vhd(91): signal \"pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764592 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_val practica9.vhd(91) " "VHDL Process Statement warning at practica9.vhd(91): signal \"pre_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764592 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice practica9.vhd(92) " "VHDL Process Statement warning at practica9.vhd(92): signal \"indice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764594 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice practica9.vhd(93) " "VHDL Process Statement warning at practica9.vhd(93): signal \"indice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764594 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buff practica9.vhd(95) " "VHDL Process Statement warning at practica9.vhd(95): signal \"buff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764594 "|rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buff practica9.vhd(96) " "VHDL Process Statement warning at practica9.vhd(96): signal \"buff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673726764594 "|rx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag practica9.vhd(75) " "VHDL Process Statement warning at practica9.vhd(75): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673726764594 "|rx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indice practica9.vhd(75) " "VHDL Process Statement warning at practica9.vhd(75): inferring latch(es) for signal or variable \"indice\", which holds its previous value in one or more paths through the process" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673726764595 "|rx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pre practica9.vhd(75) " "VHDL Process Statement warning at practica9.vhd(75): inferring latch(es) for signal or variable \"pre\", which holds its previous value in one or more paths through the process" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673726764595 "|rx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buff practica9.vhd(75) " "VHDL Process Statement warning at practica9.vhd(75): inferring latch(es) for signal or variable \"buff\", which holds its previous value in one or more paths through the process" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673726764595 "|rx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds practica9.vhd(75) " "VHDL Process Statement warning at practica9.vhd(75): inferring latch(es) for signal or variable \"leds\", which holds its previous value in one or more paths through the process" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673726764595 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] practica9.vhd(75) " "Inferred latch for \"leds\[0\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764609 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] practica9.vhd(75) " "Inferred latch for \"leds\[1\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764609 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] practica9.vhd(75) " "Inferred latch for \"leds\[2\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764609 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] practica9.vhd(75) " "Inferred latch for \"leds\[3\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764610 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] practica9.vhd(75) " "Inferred latch for \"leds\[4\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764610 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] practica9.vhd(75) " "Inferred latch for \"leds\[5\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764610 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] practica9.vhd(75) " "Inferred latch for \"leds\[6\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764610 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\] practica9.vhd(75) " "Inferred latch for \"leds\[7\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764610 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[0\] practica9.vhd(75) " "Inferred latch for \"buff\[0\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764611 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[1\] practica9.vhd(75) " "Inferred latch for \"buff\[1\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764611 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[2\] practica9.vhd(75) " "Inferred latch for \"buff\[2\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764611 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[3\] practica9.vhd(75) " "Inferred latch for \"buff\[3\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764611 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[4\] practica9.vhd(75) " "Inferred latch for \"buff\[4\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764611 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[5\] practica9.vhd(75) " "Inferred latch for \"buff\[5\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764611 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[6\] practica9.vhd(75) " "Inferred latch for \"buff\[6\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764612 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[7\] practica9.vhd(75) " "Inferred latch for \"buff\[7\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764612 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[8\] practica9.vhd(75) " "Inferred latch for \"buff\[8\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764612 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[9\] practica9.vhd(75) " "Inferred latch for \"buff\[9\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764612 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[0\] practica9.vhd(75) " "Inferred latch for \"pre\[0\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764612 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[1\] practica9.vhd(75) " "Inferred latch for \"pre\[1\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764612 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[2\] practica9.vhd(75) " "Inferred latch for \"pre\[2\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764613 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[3\] practica9.vhd(75) " "Inferred latch for \"pre\[3\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764613 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[4\] practica9.vhd(75) " "Inferred latch for \"pre\[4\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764613 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[5\] practica9.vhd(75) " "Inferred latch for \"pre\[5\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764613 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[6\] practica9.vhd(75) " "Inferred latch for \"pre\[6\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764613 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[7\] practica9.vhd(75) " "Inferred latch for \"pre\[7\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764614 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[8\] practica9.vhd(75) " "Inferred latch for \"pre\[8\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764614 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[9\] practica9.vhd(75) " "Inferred latch for \"pre\[9\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764614 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[10\] practica9.vhd(75) " "Inferred latch for \"pre\[10\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764614 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[11\] practica9.vhd(75) " "Inferred latch for \"pre\[11\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764614 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre\[12\] practica9.vhd(75) " "Inferred latch for \"pre\[12\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764615 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice\[0\] practica9.vhd(75) " "Inferred latch for \"indice\[0\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764615 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice\[1\] practica9.vhd(75) " "Inferred latch for \"indice\[1\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764615 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice\[2\] practica9.vhd(75) " "Inferred latch for \"indice\[2\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764615 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice\[3\] practica9.vhd(75) " "Inferred latch for \"indice\[3\]\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764615 "|rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag practica9.vhd(75) " "Inferred latch for \"flag\" at practica9.vhd(75)" {  } { { "practica9.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726764616 "|rx"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "n1 divisor " "Node instance \"n1\" instantiates undefined entity \"divisor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "n1" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "n2 divisor " "Node instance \"n2\" instantiates undefined entity \"divisor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "n2" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p1 pwm " "Node instance \"p1\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p1" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p2 pwm " "Node instance \"p2\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p2" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p3 pwm " "Node instance \"p3\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p3" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p4 pwm " "Node instance \"p4\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p4" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p5 pwm " "Node instance \"p5\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p5" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p6 pwm " "Node instance \"p6\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p6" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p7 pwm " "Node instance \"p7\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p7" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p8 pwm " "Node instance \"p8\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica9.vhd" "p8" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P9/practica9.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1673726764872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673726765100 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 14 14:06:05 2023 " "Processing ended: Sat Jan 14 14:06:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673726765100 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673726765100 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673726765100 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673726765100 ""}
