\section*{Problem 3}
Assuming when the I/O Enable switch is off, the circuit maintains its current state, the timing diagram is as follows.
\begin{figure}[!ht]
    \centering
    \includegraphics[width=0.75\textwidth]{Images/3.5.png}
    \caption{Timing Diagram}
\end{figure}

\noindent
\href{https://raw.githubusercontent.com/lai-huy/CSCE-312/master/Lab\%203/Problem3.circ}{Logisim File}