Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jul  9 11:41:56 2022
| Host         : Seapup-dell running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file zeabus_hydrophone_control_sets_placed.rpt
| Design       : zeabus_hydrophone
| Device       : xc7a15t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             328 |          121 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             462 |          140 |
| Yes          | No                    | No                     |             235 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                              Enable Signal                              |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
| ~ifclk_out_OBUF_BUFG | slave_fifo/SLRD_i_1_n_0                                                 | simple_trigger/rst_internal                                     |                1 |              1 |         1.00 |
| ~ifclk_out_OBUF_BUFG | slave_fifo/fifo_departure/master_state_reg[3]_0                         | simple_trigger/rst_internal                                     |                1 |              1 |         1.00 |
| ~ifclk_out_OBUF_BUFG | slave_fifo/fifo_departure/master_state_reg[3]                           | simple_trigger/rst_internal                                     |                1 |              1 |         1.00 |
| ~ifclk_out_OBUF_BUFG | slave_fifo/fifo_departure/master_state_reg[1]_1                         | simple_trigger/rst_internal                                     |                1 |              1 |         1.00 |
| ~ifclk_out_OBUF_BUFG | slave_fifo/fifo_departure/master_state_reg[1]                           | simple_trigger/rst_internal                                     |                1 |              1 |         1.00 |
| ~ifclk_out_OBUF_BUFG | slave_fifo/fifo_departure/master_state_reg[1]_0                         | simple_trigger/rst_internal                                     |                1 |              1 |         1.00 |
| ~ifclk_out_OBUF_BUFG | slave_fifo/fifo_departure/E[0]                                          | simple_trigger/rst_internal                                     |                3 |              4 |         1.33 |
|  ifclk_out_OBUF_BUFG | poten_i2c/byte_controller/bit_controller/c_state                        |                                                                 |                1 |              4 |         4.00 |
|  ifclk_out_OBUF_BUFG | reset_inst/sel                                                          | reset_inst/hold_counter[4]_i_1_n_0                              |                1 |              5 |         5.00 |
|  ifclk_out_OBUF_BUFG | poten_i2c/byte_controller/bit_controller/fSCL[2]_i_2_n_0                | reset_inst/rst_reg_0                                            |                2 |              6 |         3.00 |
|  ifclk_out_OBUF_BUFG | poten_i2c/txr[7]_i_1_n_0                                                |                                                                 |                3 |              8 |         2.67 |
| ~ifclk_out_OBUF_BUFG |                                                                         | reset_inst/rst                                                  |                5 |              9 |         1.80 |
| ~ifclk_out_OBUF_BUFG |                                                                         |                                                                 |                5 |              9 |         1.80 |
|  ifclk_out_OBUF_BUFG |                                                                         | poten_i2c/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0 |                4 |             10 |         2.50 |
| ~ifclk_out_OBUF_BUFG | packetizer_inst/FSM_onehot_main_state[9]_i_1_n_0                        | reset_inst/rst                                                  |                2 |             10 |         5.00 |
| ~ifclk_out_OBUF_BUFG | config_man/prefix[15]_i_1_n_0                                           |                                                                 |                4 |             10 |         2.50 |
|  ifclk_out_OBUF_BUFG | poten_i2c/byte_controller/dcnt                                          |                                                                 |                4 |             11 |         2.75 |
| ~ifclk_out_OBUF_BUFG | packetizer_inst/current_pkt_size[15]_i_2_n_0                            | packetizer_inst/current_pkt_size[15]_i_1_n_0                    |                4 |             14 |         3.50 |
|  ifclk_out_OBUF_BUFG | poten_i2c/byte_controller/bit_controller/slave_wait                     | poten_i2c/byte_controller/bit_controller/cnt1                   |                4 |             15 |         3.75 |
|  ifclk_out_OBUF_BUFG |                                                                         | packetizer_inst/timer                                           |                4 |             15 |         3.75 |
| ~ifclk_out_OBUF_BUFG | packetizer_inst/seq_cnt[0]_i_1_n_0                                      |                                                                 |                4 |             16 |         4.00 |
| ~ifclk_out_OBUF_BUFG | config_man/poten1_value[7]_i_1_n_0                                      | reset_inst/rst                                                  |                3 |             16 |         5.33 |
| ~ifclk_out_OBUF_BUFG | config_man/poten3_value[7]_i_1_n_0                                      | reset_inst/rst                                                  |                3 |             16 |         5.33 |
| ~ifclk_out_OBUF_BUFG | config_man/trigger_level[15]_i_1_n_0                                    | reset_inst/rst                                                  |                2 |             16 |         8.00 |
| ~ifclk_out_OBUF_BUFG | trigger_backlog/t_counter[15]_i_2_n_0                                   | simple_trigger/rst_internal_0                                   |                6 |             16 |         2.67 |
|  ifclk_out_OBUF_BUFG |                                                                         | reset_inst/rst                                                  |                7 |             16 |         2.29 |
| ~ifclk_out_OBUF_BUFG | trigger_backlog/rd_en                                                   | simple_trigger/rst_internal_0                                   |                4 |             16 |         4.00 |
|  ifclk_out_OBUF_BUFG | poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0 |                                                                 |                8 |             18 |         2.25 |
| ~ifclk_out_OBUF_BUFG | config_man/sel                                                          | reset_inst/rst                                                  |                8 |             32 |         4.00 |
|  ifclk_out_OBUF_BUFG | packetizer_inst/timer                                                   |                                                                 |                8 |             32 |         4.00 |
|  ifclk_out_OBUF_BUFG | adc1/filter1/avg_binning1/E[0]                                          |                                                                 |               13 |             36 |         2.77 |
|  ifclk_out_OBUF_BUFG | adc2/filter1/avg_binning1/E[0]                                          |                                                                 |               18 |             36 |         2.00 |
| ~ifclk_out_OBUF_BUFG |                                                                         | simple_trigger/rst_internal                                     |               13 |             36 |         2.77 |
|  ifclk_out_OBUF_BUFG | trigger_backlog/E[0]                                                    |                                                                 |               16 |             64 |         4.00 |
|  ifclk_out_OBUF_BUFG |                                                                         |                                                                 |              116 |            319 |         2.75 |
|  ifclk_out_OBUF_BUFG |                                                                         | reset_inst/filter_rst                                           |              107 |            376 |         3.51 |
+----------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


