#!/usr/bin/env python
# SPDX-License-Identifier: CERN-OHL-S-2.0
"""

Copyright (c) 2020-2025 FPGA Ninja, LLC

Authors:
- Alex Forencich

"""

import itertools
import logging
import os

import cocotb_test.simulator
import pytest

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge
from cocotb.utils import get_time_from_sim_steps
from cocotb.regression import TestFactory

from cocotbext.eth import XgmiiSink, PtpClockSimTime
from cocotbext.axi import AxiStreamBus, AxiStreamSource, AxiStreamSink, AxiStreamFrame


class TB:
    def __init__(self, dut):
        self.dut = dut

        self.log = logging.getLogger("cocotb.tb")
        self.log.setLevel(logging.DEBUG)

        cocotb.start_soon(Clock(dut.clk, 6.4, units="ns").start())

        self.source = AxiStreamSource(AxiStreamBus.from_entity(dut.s_axis_tx), dut.clk, dut.rst)
        self.sink = XgmiiSink(dut.xgmii_txd, dut.xgmii_txc, dut.clk, dut.rst)

        self.ptp_clock = PtpClockSimTime(ts_tod=dut.ptp_ts, clock=dut.clk)
        self.tx_cpl_sink = AxiStreamSink(AxiStreamBus.from_entity(dut.m_axis_tx_cpl), dut.clk, dut.rst)

        dut.cfg_tx_max_pkt_len.setimmediatevalue(0)
        dut.cfg_tx_ifg.setimmediatevalue(0)
        dut.cfg_tx_enable.setimmediatevalue(0)

        self.stats = {}
        self.stats["stat_tx_byte"] = 0
        self.stats["stat_tx_pkt_len"] = 0
        self.stats["stat_tx_pkt_ucast"] = 0
        self.stats["stat_tx_pkt_mcast"] = 0
        self.stats["stat_tx_pkt_bcast"] = 0
        self.stats["stat_tx_pkt_vlan"] = 0
        self.stats["stat_tx_pkt_good"] = 0
        self.stats["stat_tx_pkt_bad"] = 0
        self.stats["stat_tx_err_oversize"] = 0
        self.stats["stat_tx_err_user"] = 0
        self.stats["stat_tx_err_underflow"] = 0

        cocotb.start_soon(self._run_stats_counters())

    async def reset(self):
        self.dut.rst.setimmediatevalue(0)
        await RisingEdge(self.dut.clk)
        await RisingEdge(self.dut.clk)
        self.dut.rst.value = 1
        await RisingEdge(self.dut.clk)
        await RisingEdge(self.dut.clk)
        self.dut.rst.value = 0
        await RisingEdge(self.dut.clk)
        await RisingEdge(self.dut.clk)

        self.stats_reset()

    def stats_reset(self):
        for stat in self.stats:
            self.stats[stat] = 0

    async def _run_stats_counters(self):
        while True:
            await RisingEdge(self.dut.clk)
            for stat in self.stats:
                self.stats[stat] += int(getattr(self.dut, stat).value)


async def run_test(dut, payload_lengths=None, payload_data=None, ifg=12):

    tb = TB(dut)

    tb.dut.cfg_tx_max_pkt_len.value = 9218
    tb.dut.cfg_tx_ifg.value = ifg
    tb.dut.cfg_tx_enable.value = 1

    await tb.reset()

    test_frames = [payload_data(x) for x in payload_lengths()]

    total_bytes = 0
    total_pkts = 0

    for test_data in test_frames:
        await tb.source.send(AxiStreamFrame(test_data, tid=0, tuser=0))
        total_bytes += max(len(test_data), 60)+4
        total_pkts += 1

    for test_data in test_frames:
        rx_frame = await tb.sink.recv()
        tx_cpl = await tb.tx_cpl_sink.recv()

        ptp_ts_ns = int(tx_cpl.tdata[0]) / 2**16

        rx_frame_sfd_ns = get_time_from_sim_steps(rx_frame.sim_time_sfd, "ns")

        if rx_frame.start_lane == 4:
            # start in lane 4 reports 1 full cycle delay, so subtract half clock period
            rx_frame_sfd_ns -= 3.2

        tb.log.info("TX frame PTP TS: %f ns", ptp_ts_ns)
        tb.log.info("RX frame SFD sim time: %f ns", rx_frame_sfd_ns)
        tb.log.info("Difference: %f ns", abs(rx_frame_sfd_ns - ptp_ts_ns))

        assert rx_frame.get_payload() == test_data.ljust(60, b'\x00')
        assert rx_frame.check_fcs()
        assert rx_frame.ctrl is None
        assert abs(rx_frame_sfd_ns - ptp_ts_ns - 6.4) < 0.01

    assert tb.sink.empty()

    for stat, val in tb.stats.items():
        tb.log.info("%s: %d", stat, val)

    assert tb.stats["stat_tx_byte"] == total_bytes
    assert tb.stats["stat_tx_pkt_len"] == total_bytes
    assert tb.stats["stat_tx_pkt_ucast"] == total_pkts
    assert tb.stats["stat_tx_pkt_mcast"] == 0
    assert tb.stats["stat_tx_pkt_bcast"] == 0
    assert tb.stats["stat_tx_pkt_vlan"] == 0
    assert tb.stats["stat_tx_pkt_good"] == total_pkts
    assert tb.stats["stat_tx_pkt_bad"] == 0
    assert tb.stats["stat_tx_err_oversize"] == 0
    assert tb.stats["stat_tx_err_user"] == 0
    assert tb.stats["stat_tx_err_underflow"] == 0

    await RisingEdge(dut.clk)
    await RisingEdge(dut.clk)


async def run_test_alignment(dut, payload_data=None, ifg=12):

    enable_dic = int(dut.DIC_EN.value)

    tb = TB(dut)

    byte_width = tb.source.width // 8

    tb.dut.cfg_tx_max_pkt_len.value = 9218
    tb.dut.cfg_tx_ifg.value = ifg
    tb.dut.cfg_tx_enable.value = 1

    await tb.reset()

    total_bytes = 0
    total_pkts = 0

    for length in range(60, 92):

        for k in range(10):
            await RisingEdge(dut.clk)

        test_frames = [payload_data(length) for k in range(10)]
        start_lane = []

        for test_data in test_frames:
            await tb.source.send(AxiStreamFrame(test_data, tid=0, tuser=0))
            total_bytes += max(len(test_data), 60)+4
            total_pkts += 1

        for test_data in test_frames:
            rx_frame = await tb.sink.recv()
            tx_cpl = await tb.tx_cpl_sink.recv()

            ptp_ts_ns = int(tx_cpl.tdata[0]) / 2**16

            rx_frame_sfd_ns = get_time_from_sim_steps(rx_frame.sim_time_sfd, "ns")

            if rx_frame.start_lane == 4:
                # start in lane 4 reports 1 full cycle delay, so subtract half clock period
                rx_frame_sfd_ns -= 3.2

            tb.log.info("TX frame PTP TS: %f ns", ptp_ts_ns)
            tb.log.info("RX frame SFD sim time: %f ns", rx_frame_sfd_ns)
            tb.log.info("Difference: %f ns", abs(rx_frame_sfd_ns - ptp_ts_ns))

            assert rx_frame.get_payload() == test_data
            assert rx_frame.check_fcs()
            assert rx_frame.ctrl is None
            assert abs(rx_frame_sfd_ns - ptp_ts_ns - 6.4) < 0.01

            start_lane.append(rx_frame.start_lane)

        tb.log.info("length: %d", length)
        tb.log.info("start_lane: %s", start_lane)

        start_lane_ref = []

        # compute expected starting lanes
        lane = 0
        deficit_idle_count = 0

        for test_data in test_frames:
            if ifg == 0:
                lane = 0

            start_lane_ref.append(lane)
            lane = (lane + len(test_data)+4+ifg) % byte_width

            if enable_dic:
                offset = lane % 4
                if deficit_idle_count+offset >= 4:
                    offset += 4
                lane = (lane - offset) % byte_width
                deficit_idle_count = (deficit_idle_count + offset) % 4
            else:
                offset = lane % 4
                if offset > 0:
                    offset += 4
                lane = (lane - offset) % byte_width

        tb.log.info("start_lane_ref: %s", start_lane_ref)

        assert start_lane_ref == start_lane

        await RisingEdge(dut.clk)

    assert tb.sink.empty()

    for stat, val in tb.stats.items():
        tb.log.info("%s: %d", stat, val)

    assert tb.stats["stat_tx_byte"] == total_bytes
    assert tb.stats["stat_tx_pkt_len"] == total_bytes
    assert tb.stats["stat_tx_pkt_ucast"] == total_pkts
    assert tb.stats["stat_tx_pkt_mcast"] == 0
    assert tb.stats["stat_tx_pkt_bcast"] == 0
    assert tb.stats["stat_tx_pkt_vlan"] == 0
    assert tb.stats["stat_tx_pkt_good"] == total_pkts
    assert tb.stats["stat_tx_pkt_bad"] == 0
    assert tb.stats["stat_tx_err_oversize"] == 0
    assert tb.stats["stat_tx_err_user"] == 0
    assert tb.stats["stat_tx_err_underflow"] == 0

    await RisingEdge(dut.clk)
    await RisingEdge(dut.clk)


async def run_test_underrun(dut, ifg=12):

    tb = TB(dut)

    tb.dut.cfg_tx_max_pkt_len.value = 9218
    tb.dut.cfg_tx_ifg.value = ifg
    tb.dut.cfg_tx_enable.value = 1

    await tb.reset()

    test_data = bytes(x for x in range(60))

    for k in range(3):
        test_frame = AxiStreamFrame(test_data)
        await tb.source.send(test_frame)

    for k in range(16):
        await RisingEdge(dut.clk)

    tb.source.pause = True

    for k in range(4):
        await RisingEdge(dut.clk)

    tb.source.pause = False

    for k in range(3):
        rx_frame = await tb.sink.recv()

        if k == 1:
            assert rx_frame.data[-1] == 0xFE
            assert rx_frame.ctrl[-1] == 1
        else:
            assert rx_frame.get_payload() == test_data
            assert rx_frame.check_fcs()
            assert rx_frame.ctrl is None

    assert tb.sink.empty()

    for stat, val in tb.stats.items():
        tb.log.info("%s: %d", stat, val)

    assert tb.stats["stat_tx_byte"] > 64*2 + 32
    assert tb.stats["stat_tx_pkt_len"] > 64*2 + 32
    assert tb.stats["stat_tx_pkt_ucast"] == 3
    assert tb.stats["stat_tx_pkt_mcast"] == 0
    assert tb.stats["stat_tx_pkt_bcast"] == 0
    assert tb.stats["stat_tx_pkt_vlan"] == 0
    assert tb.stats["stat_tx_pkt_good"] == 2
    assert tb.stats["stat_tx_pkt_bad"] == 1
    assert tb.stats["stat_tx_err_oversize"] == 0
    assert tb.stats["stat_tx_err_user"] == 0
    assert tb.stats["stat_tx_err_underflow"] == 1

    await RisingEdge(dut.clk)
    await RisingEdge(dut.clk)


async def run_test_error(dut, ifg=12):

    tb = TB(dut)

    tb.dut.cfg_tx_max_pkt_len.value = 9218
    tb.dut.cfg_tx_ifg.value = ifg
    tb.dut.cfg_tx_enable.value = 1

    await tb.reset()

    test_data = bytes(x for x in range(60))

    for k in range(3):
        test_frame = AxiStreamFrame(test_data)
        if k == 1:
            test_frame.tuser = 1
        await tb.source.send(test_frame)

    for k in range(3):
        rx_frame = await tb.sink.recv()

        if k == 1:
            assert rx_frame.data[-1] == 0xFE
            assert rx_frame.ctrl[-1] == 1
        else:
            assert rx_frame.get_payload() == test_data
            assert rx_frame.check_fcs()
            assert rx_frame.ctrl is None

    assert tb.sink.empty()

    for stat, val in tb.stats.items():
        tb.log.info("%s: %d", stat, val)

    assert tb.stats["stat_tx_byte"] > 64*2 + 32
    assert tb.stats["stat_tx_pkt_len"] > 64*2 + 32
    assert tb.stats["stat_tx_pkt_ucast"] == 3
    assert tb.stats["stat_tx_pkt_mcast"] == 0
    assert tb.stats["stat_tx_pkt_bcast"] == 0
    assert tb.stats["stat_tx_pkt_vlan"] == 0
    assert tb.stats["stat_tx_pkt_good"] == 2
    assert tb.stats["stat_tx_pkt_bad"] == 1
    assert tb.stats["stat_tx_err_oversize"] == 0
    assert tb.stats["stat_tx_err_user"] == 1
    assert tb.stats["stat_tx_err_underflow"] == 0

    await RisingEdge(dut.clk)
    await RisingEdge(dut.clk)


async def run_test_oversize(dut, ifg=12):

    tb = TB(dut)

    tb.dut.cfg_tx_max_pkt_len.value = 1518
    tb.dut.cfg_tx_ifg.value = ifg
    tb.dut.cfg_tx_enable.value = 1

    await tb.reset()

    for max_len in range(128-4-8, 128-4+9):

        tb.stats_reset()

        total_bytes = 0
        total_pkts = 0
        good_bytes = 0
        oversz_pkts = 0
        oversz_bytes_in = 0
        oversz_bytes_out = 0

        for test_pkt_len in range(max_len-8, max_len+9):

            tb.log.info("max len %d (without FCS), test len %d (without FCS)", max_len, test_pkt_len)

            tb.dut.cfg_tx_max_pkt_len.value = max_len+4

            test_data_1 = bytes(x for x in range(60))
            test_data_2 = bytes(x for x in range(test_pkt_len))

            for k in range(3):
                if k == 1:
                    test_data = test_data_2
                else:
                    test_data = test_data_1
                test_frame = AxiStreamFrame(test_data)
                await tb.source.send(test_frame)
                total_bytes += max(len(test_data), 60)+4
                total_pkts += 1
                if len(test_data) > max_len:
                    oversz_pkts += 1
                    oversz_bytes_in += len(test_data)+4
                    oversz_bytes_out += max_len
                else:
                    good_bytes += len(test_data)+4

            for k in range(3):
                rx_frame = await tb.sink.recv()

                if k == 1:
                    if test_pkt_len > max_len:
                        assert rx_frame.data[-1] == 0xFE
                        assert rx_frame.ctrl[-1] == 1
                    else:
                        assert rx_frame.get_payload() == test_data_2
                        assert rx_frame.check_fcs()
                        assert rx_frame.ctrl is None
                else:
                    assert rx_frame.get_payload() == test_data_1
                    assert rx_frame.check_fcs()
                    assert rx_frame.ctrl is None

        assert tb.sink.empty()

        for stat, val in tb.stats.items():
            tb.log.info("%s: %d", stat, val)

        assert tb.stats["stat_tx_byte"] >= good_bytes+oversz_bytes_out-8*oversz_pkts
        assert tb.stats["stat_tx_byte"] <= good_bytes+oversz_bytes_in
        assert tb.stats["stat_tx_pkt_len"] >= good_bytes+oversz_bytes_out-8*oversz_pkts
        assert tb.stats["stat_tx_pkt_len"] <= good_bytes+oversz_bytes_in
        assert tb.stats["stat_tx_pkt_ucast"] == total_pkts
        assert tb.stats["stat_tx_pkt_mcast"] == 0
        assert tb.stats["stat_tx_pkt_bcast"] == 0
        assert tb.stats["stat_tx_pkt_vlan"] == 0
        assert tb.stats["stat_tx_pkt_good"] == total_pkts - oversz_pkts
        assert tb.stats["stat_tx_pkt_bad"] == oversz_pkts
        assert tb.stats["stat_tx_err_oversize"] == oversz_pkts
        assert tb.stats["stat_tx_err_user"] == 0
        assert tb.stats["stat_tx_err_underflow"] == 0

    await RisingEdge(dut.clk)
    await RisingEdge(dut.clk)


def size_list():
    return list(range(16, 128)) + [512, 1514, 9214] + [60]*10 + [i for i in range(64, 73) for k in range(8)]


def incrementing_payload(length):
    return bytearray(itertools.islice(itertools.cycle(range(256)), length))


def cycle_en():
    return itertools.cycle([0, 0, 0, 1])


if getattr(cocotb, 'top', None) is not None:

    factory = TestFactory(run_test)
    factory.add_option("payload_lengths", [size_list])
    factory.add_option("payload_data", [incrementing_payload])
    factory.add_option("ifg", [12])
    factory.generate_tests()

    factory = TestFactory(run_test_alignment)
    factory.add_option("payload_data", [incrementing_payload])
    factory.add_option("ifg", [12])
    factory.generate_tests()

    for test in [
                run_test_underrun,
                run_test_error,
                run_test_oversize
            ]:

        factory = TestFactory(test)
        factory.add_option("ifg", [12])
        factory.generate_tests()


# cocotb-test

tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))
lib_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'lib'))
taxi_src_dir = os.path.abspath(os.path.join(lib_dir, 'taxi', 'src'))


def process_f_files(files):
    lst = {}
    for f in files:
        if f[-2:].lower() == '.f':
            with open(f, 'r') as fp:
                l = fp.read().split()
            for f in process_f_files([os.path.join(os.path.dirname(f), x) for x in l]):
                lst[os.path.basename(f)] = f
        else:
            lst[os.path.basename(f)] = f
    return list(lst.values())


@pytest.mark.parametrize("enable_dic", [1, 0])
def test_taxi_axis_xgmii_tx_64(request, enable_dic):
    dut = "taxi_axis_xgmii_tx_64"
    module = os.path.splitext(os.path.basename(__file__))[0]
    toplevel = module

    verilog_sources = [
        os.path.join(tests_dir, f"{toplevel}.sv"),
        os.path.join(rtl_dir, f"{dut}.sv"),
        os.path.join(taxi_src_dir, "lfsr", "rtl", "taxi_lfsr.sv"),
        os.path.join(taxi_src_dir, "axis", "rtl", "taxi_axis_if.sv"),
    ]

    verilog_sources = process_f_files(verilog_sources)

    parameters = {}

    parameters['DATA_W'] = 64
    parameters['GBX_IF_EN'] = 0
    parameters['GBX_CNT'] = 1
    parameters['PADDING_EN'] = 1
    parameters['DIC_EN'] = enable_dic
    parameters['MIN_FRAME_LEN'] = 64
    parameters['PTP_TS_EN'] = 1
    parameters['PTP_TS_FMT_TOD'] = 1
    parameters['PTP_TS_W'] = 96 if parameters['PTP_TS_FMT_TOD'] else 64
    parameters['TX_TAG_W'] = 16
    parameters['TX_CPL_CTRL_IN_TUSER'] = 1

    extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}

    sim_build = os.path.join(tests_dir, "sim_build",
        request.node.name.replace('[', '-').replace(']', ''))

    cocotb_test.simulator.run(
        simulator="verilator",
        python_search=[tests_dir],
        verilog_sources=verilog_sources,
        toplevel=toplevel,
        module=module,
        parameters=parameters,
        sim_build=sim_build,
        extra_env=extra_env,
    )
