/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl  -osyn  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/proj_1_comp.srs  -hdllog  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synlog/proj_1_compiler.srr  -encrypt  -mp  4  -prodtype  synplify_premier  -licensetype  synplifypremierdp  -distcompmode 1 -verification_mode 0  -verilog  -prodtype  synplify_premier  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver   -I /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/  -I /vol/synopsys/fpga/O-2018.09-SP1/lib   -sysv  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -encrypt  -pro  -dmgen  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/dm  -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -fast_synthesis 0  -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo_ctrl.sv -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/read_data.sv  -jobname  "compiler" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl -osyn ../synwork/proj_1_comp.srs -hdllog ../synlog/proj_1_compiler.srr -encrypt -mp 4 -prodtype synplify_premier -licensetype synplifypremierdp -distcompmode 1 -verification_mode 0 -verilog -prodtype synplify_premier -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver -I ../../ -I /vol/synopsys/fpga/O-2018.09-SP1/lib -sysv -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -encrypt -pro -dmgen ../dm -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -fast_synthesis 0 -lib work -fsysv ../../../sv/udp_top.sv -lib work -fsysv ../../../sv/fifo.sv -lib work -fsysv ../../../sv/fifo_ctrl.sv -lib work -fsysv ../../../sv/read_data.sv -jobname "compiler"
rc:0 success:1 runtime:4
file:../synwork/proj_1_comp.srs|io:o|time:1708357112|size:11824|exec:0|csum:
file:../synlog/proj_1_compiler.srr|io:o|time:1708357112|size:13787|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|io:i|time:1543381840|size:248626|exec:0|csum:B7FC851277DB49C2CA5F418047EB2E4F
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/udp_top.sv|io:i|time:1708221167|size:1744|exec:0|csum:964C6844941E0E0D3FD584AED858EDD8
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fifo.sv|io:i|time:1644080212|size:2496|exec:0|csum:D5552D79385D51720D757D6A4E5DDD50
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fifo_ctrl.sv|io:i|time:1708221121|size:1131|exec:0|csum:D68ADC4BA303D142CBB4A40B5DDC5E05
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/read_data.sv|io:i|time:1708357018|size:13403|exec:0|csum:2C9177790BFF2E3B4F185625068B13C2
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/c_hdl|io:i|time:1543382462|size:8760008|exec:1|csum:CF968C540087EF9F5288FFCDBF191EA5
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl|io:i|time:1543382354|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
