<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/athieka/tang/nano/src/fifo_top/temp/FIFO/rev_1/synlog/PSRAM_RDFIFO_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>PSRAM_RDFIFO|RdClk</data>
<data>65.6 MHz</data>
<data>55.8 MHz</data>
<data>-2.689</data>
</row>
<row>
<data>PSRAM_RDFIFO|WrClk</data>
<data>73.8 MHz</data>
<data>62.7 MHz</data>
<data>-2.392</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>111.7 MHz</data>
<data>1.050</data>
</row>
</report_table>
