#ifndef __AUDIO_CODEC_INTERFACE_H__
#define __AUDIO_CODEC_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define HISSC_SW_RST_N_ADDR ((PAGE_SoCCODEC) + (0x00))
#define HISSC_SW_RST_N_BIT_START (0)
#define HISSC_SW_RST_N_BIT_END (0)
#define HISSC_DIG_RO_00_BIT_START (1)
#define HISSC_DIG_RO_00_BIT_END (7)
#define HISSC_VERSION_BIT_START (8)
#define HISSC_VERSION_BIT_END (15)
#define HISSC_IF_CLK_EN_CFG_ADDR ((PAGE_SoCCODEC) + (0x04))
#define HISSC_STEREO_UPLINK_L_EN_BIT_START (0)
#define HISSC_STEREO_UPLINK_L_EN_BIT_END (0)
#define HISSC_STEREO_UPLINK_R_EN_BIT_START (1)
#define HISSC_STEREO_UPLINK_R_EN_BIT_END (1)
#define HISSC_VOICE_UPLINK_L_EN_BIT_START (2)
#define HISSC_VOICE_UPLINK_L_EN_BIT_END (2)
#define HISSC_VOICE_UPLINK_R_EN_BIT_START (3)
#define HISSC_VOICE_UPLINK_R_EN_BIT_END (3)
#define HISSC_STEREO_DLINK_L_EN_BIT_START (4)
#define HISSC_STEREO_DLINK_L_EN_BIT_END (4)
#define HISSC_STEREO_DLINK_R_EN_BIT_START (5)
#define HISSC_STEREO_DLINK_R_EN_BIT_END (5)
#define HISSC_VOICE_DLINK_EN_BIT_START (6)
#define HISSC_VOICE_DLINK_EN_BIT_END (6)
#define HISSC_VOICE_DLINK_SRC_EN_BIT_START (7)
#define HISSC_VOICE_DLINK_SRC_EN_BIT_END (7)
#define HISSC_S1_IF_CLK_EN_BIT_START (8)
#define HISSC_S1_IF_CLK_EN_BIT_END (8)
#define HISSC_S1_IL_PGA_EN_BIT_START (9)
#define HISSC_S1_IL_PGA_EN_BIT_END (9)
#define HISSC_S1_IR_PGA_EN_BIT_START (10)
#define HISSC_S1_IR_PGA_EN_BIT_END (10)
#define HISSC_S2_IL_PGA_EN_BIT_START (12)
#define HISSC_S2_IL_PGA_EN_BIT_END (12)
#define HISSC_S2_IR_PGA_EN_BIT_START (13)
#define HISSC_S2_IR_PGA_EN_BIT_END (13)
#define HISSC_S2_OL_SRC_EN_BIT_START (14)
#define HISSC_S2_OL_SRC_EN_BIT_END (14)
#define HISSC_S2_OL_MIXER_EN_BIT_START (15)
#define HISSC_S2_OL_MIXER_EN_BIT_END (15)
#define HISSC_S2_IF_CLK_EN_BIT_START (16)
#define HISSC_S2_IF_CLK_EN_BIT_END (16)
#define HISSC_S3_IF_CLK_EN_BIT_START (20)
#define HISSC_S3_IF_CLK_EN_BIT_END (20)
#define HISSC_THIRDMD_DLINK_EN_BIT_START (24)
#define HISSC_THIRDMD_DLINK_EN_BIT_END (24)
#define HISSC_THIRDMD_UPLINK_EN_BIT_START (25)
#define HISSC_THIRDMD_UPLINK_EN_BIT_END (25)
#define HISSC_DIG_FILTER_CLK_EN_CFG_ADDR ((PAGE_SoCCODEC) + (0x08))
#define HISSC_ADCL_PGA_EN_BIT_START (0)
#define HISSC_ADCL_PGA_EN_BIT_END (0)
#define HISSC_ADCL_HPF_EN_BIT_START (1)
#define HISSC_ADCL_HPF_EN_BIT_END (1)
#define HISSC_ADCL_HBFVD_EN_BIT_START (2)
#define HISSC_ADCL_HBFVD_EN_BIT_END (2)
#define HISSC_ADCL_HBF2D_EN_BIT_START (3)
#define HISSC_ADCL_HBF2D_EN_BIT_END (3)
#define HISSC_ADCL_COMPD_EN_BIT_START (4)
#define HISSC_ADCL_COMPD_EN_BIT_END (4)
#define HISSC_ADCL_CIC_EN_BIT_START (5)
#define HISSC_ADCL_CIC_EN_BIT_END (5)
#define HISSC_SIDETONE_PGA_EN_BIT_START (6)
#define HISSC_SIDETONE_PGA_EN_BIT_END (6)
#define HISSC_ADCR_PGA_EN_BIT_START (8)
#define HISSC_ADCR_PGA_EN_BIT_END (8)
#define HISSC_ADCR_HPF_EN_BIT_START (9)
#define HISSC_ADCR_HPF_EN_BIT_END (9)
#define HISSC_ADCR_HBFVD_EN_BIT_START (10)
#define HISSC_ADCR_HBFVD_EN_BIT_END (10)
#define HISSC_ADCR_HBF2D_EN_BIT_START (11)
#define HISSC_ADCR_HBF2D_EN_BIT_END (11)
#define HISSC_ADCR_COMPD_EN_BIT_START (12)
#define HISSC_ADCR_COMPD_EN_BIT_END (12)
#define HISSC_ADCR_CIC_EN_BIT_START (13)
#define HISSC_ADCR_CIC_EN_BIT_END (13)
#define HISSC_DACL_AGC_EN_BIT_START (16)
#define HISSC_DACL_AGC_EN_BIT_END (16)
#define HISSC_DACL_MIXER_EN_BIT_START (17)
#define HISSC_DACL_MIXER_EN_BIT_END (17)
#define HISSC_DACL_DEEMP_EN_BIT_START (18)
#define HISSC_DACL_DEEMP_EN_BIT_END (18)
#define HISSC_DACL_HBF1I_EN_BIT_START (19)
#define HISSC_DACL_HBF1I_EN_BIT_END (19)
#define HISSC_DACL_HBF2I_EN_BIT_START (20)
#define HISSC_DACL_HBF2I_EN_BIT_END (20)
#define HISSC_DACL_COMPI_EN_BIT_START (21)
#define HISSC_DACL_COMPI_EN_BIT_END (21)
#define HISSC_DACL_SDM_EN_BIT_START (22)
#define HISSC_DACL_SDM_EN_BIT_END (22)
#define HISSC_DACR_AGC_EN_BIT_START (24)
#define HISSC_DACR_AGC_EN_BIT_END (24)
#define HISSC_DACR_MIXER_EN_BIT_START (25)
#define HISSC_DACR_MIXER_EN_BIT_END (25)
#define HISSC_DACR_DEEMP_EN_BIT_START (26)
#define HISSC_DACR_DEEMP_EN_BIT_END (26)
#define HISSC_DACR_HBF1I_EN_BIT_START (27)
#define HISSC_DACR_HBF1I_EN_BIT_END (27)
#define HISSC_DACR_HBF2I_EN_BIT_START (28)
#define HISSC_DACR_HBF2I_EN_BIT_END (28)
#define HISSC_DACR_COMPI_EN_BIT_START (29)
#define HISSC_DACR_COMPI_EN_BIT_END (29)
#define HISSC_DACR_SDM_EN_BIT_START (30)
#define HISSC_DACR_SDM_EN_BIT_END (30)
#define HISSC_FS_CFG_ADDR ((PAGE_SoCCODEC) + (0x0C))
#define HISSC_FS_VOICE_DLINK_BIT_START (0)
#define HISSC_FS_VOICE_DLINK_BIT_END (2)
#define HISSC_FS_STEREO_DLINK_L_BIT_START (4)
#define HISSC_FS_STEREO_DLINK_L_BIT_END (6)
#define HISSC_FS_STEREO_DLINK_R_BIT_START (8)
#define HISSC_FS_STEREO_DLINK_R_BIT_END (10)
#define HISSC_FS_DACLR_BIT_START (16)
#define HISSC_FS_DACLR_BIT_END (18)
#define HISSC_FS_ADCLR_BIT_START (20)
#define HISSC_FS_ADCLR_BIT_END (22)
#define HISSC_FS_S1_BIT_START (24)
#define HISSC_FS_S1_BIT_END (26)
#define HISSC_FS_S2_BIT_START (28)
#define HISSC_FS_S2_BIT_END (30)
#define HISSC_I2S_CFG_ADDR ((PAGE_SoCCODEC) + (0x10))
#define HISSC_S1_FUNC_MODE_BIT_START (0)
#define HISSC_S1_FUNC_MODE_BIT_END (2)
#define HISSC_S1_CODEC_DATA_FORMAT_BIT_START (3)
#define HISSC_S1_CODEC_DATA_FORMAT_BIT_END (3)
#define HISSC_S1_RX_CLK_SEL_BIT_START (4)
#define HISSC_S1_RX_CLK_SEL_BIT_END (4)
#define HISSC_S1_TX_CLK_SEL_BIT_START (5)
#define HISSC_S1_TX_CLK_SEL_BIT_END (5)
#define HISSC_S1_DIRECT_LOOP_BIT_START (6)
#define HISSC_S1_DIRECT_LOOP_BIT_END (7)
#define HISSC_S1_CODEC_IO_WORDLENGTH_BIT_START (8)
#define HISSC_S1_CODEC_IO_WORDLENGTH_BIT_END (9)
#define HISSC_S1_CHNNL_MODE_BIT_START (10)
#define HISSC_S1_CHNNL_MODE_BIT_END (10)
#define HISSC_S1_LRCLK_MODE_BIT_START (11)
#define HISSC_S1_LRCLK_MODE_BIT_END (11)
#define HISSC_S1_MST_SLV_BIT_START (12)
#define HISSC_S1_MST_SLV_BIT_END (12)
#define HISSC_S1_FRAME_MODE_BIT_START (13)
#define HISSC_S1_FRAME_MODE_BIT_END (13)
#define HISSC_S1_IF_RX_ENA_BIT_START (14)
#define HISSC_S1_IF_RX_ENA_BIT_END (14)
#define HISSC_S1_IF_TX_ENA_BIT_START (15)
#define HISSC_S1_IF_TX_ENA_BIT_END (15)
#define HISSC_S2_FUNC_MODE_BIT_START (16)
#define HISSC_S2_FUNC_MODE_BIT_END (18)
#define HISSC_S2_CODEC_DATA_FORMAT_BIT_START (19)
#define HISSC_S2_CODEC_DATA_FORMAT_BIT_END (19)
#define HISSC_S2_RX_CLK_SEL_BIT_START (20)
#define HISSC_S2_RX_CLK_SEL_BIT_END (20)
#define HISSC_S2_TX_CLK_SEL_BIT_START (21)
#define HISSC_S2_TX_CLK_SEL_BIT_END (21)
#define HISSC_S2_DIRECT_LOOP_BIT_START (22)
#define HISSC_S2_DIRECT_LOOP_BIT_END (23)
#define HISSC_S2_CODEC_IO_WORDLENGTH_BIT_START (24)
#define HISSC_S2_CODEC_IO_WORDLENGTH_BIT_END (25)
#define HISSC_S2_CHNNL_MODE_BIT_START (26)
#define HISSC_S2_CHNNL_MODE_BIT_END (26)
#define HISSC_S2_LRCLK_MODE_BIT_START (27)
#define HISSC_S2_LRCLK_MODE_BIT_END (27)
#define HISSC_S2_MST_SLV_BIT_START (28)
#define HISSC_S2_MST_SLV_BIT_END (28)
#define HISSC_S2_FRAME_MODE_BIT_START (29)
#define HISSC_S2_FRAME_MODE_BIT_END (29)
#define HISSC_S2_IF_RX_ENA_BIT_START (30)
#define HISSC_S2_IF_RX_ENA_BIT_END (30)
#define HISSC_S2_IF_TX_ENA_BIT_START (31)
#define HISSC_S2_IF_TX_ENA_BIT_END (31)
#define HISSC_DIG_FILTER_MODULE_CFG_ADDR ((PAGE_SoCCODEC) + (0x14))
#define HISSC_RM_CODEC_DAC2ADC_BIT_START (0)
#define HISSC_RM_CODEC_DAC2ADC_BIT_END (2)
#define HISSC_LM_CODEC_DAC2ADC_BIT_START (4)
#define HISSC_LM_CODEC_DAC2ADC_BIT_END (6)
#define HISSC_SW_DACL_SDM_DITHER_BIT_START (8)
#define HISSC_SW_DACL_SDM_DITHER_BIT_END (8)
#define HISSC_SW_DACR_SDM_DITHER_BIT_START (9)
#define HISSC_SW_DACR_SDM_DITHER_BIT_END (9)
#define HISSC_DACL_MIXER_IN1_MUTE_BIT_START (16)
#define HISSC_DACL_MIXER_IN1_MUTE_BIT_END (16)
#define HISSC_DACL_MIXER_IN2_MUTE_BIT_START (17)
#define HISSC_DACL_MIXER_IN2_MUTE_BIT_END (17)
#define HISSC_DACL_MIXER_IN3_MUTE_BIT_START (18)
#define HISSC_DACL_MIXER_IN3_MUTE_BIT_END (18)
#define HISSC_DACL_MIXER_IN4_MUTE_BIT_START (19)
#define HISSC_DACL_MIXER_IN4_MUTE_BIT_END (19)
#define HISSC_DACL_MIXER_GAIN_BIT_START (20)
#define HISSC_DACL_MIXER_GAIN_BIT_END (21)
#define HISSC_DACR_MIXER_IN1_MUTE_BIT_START (24)
#define HISSC_DACR_MIXER_IN1_MUTE_BIT_END (24)
#define HISSC_DACR_MIXER_IN2_MUTE_BIT_START (25)
#define HISSC_DACR_MIXER_IN2_MUTE_BIT_END (25)
#define HISSC_DACR_MIXER_IN3_MUTE_BIT_START (26)
#define HISSC_DACR_MIXER_IN3_MUTE_BIT_END (26)
#define HISSC_DACR_MIXER_IN4_MUTE_BIT_START (27)
#define HISSC_DACR_MIXER_IN4_MUTE_BIT_END (27)
#define HISSC_DACR_MIXER_GAIN_BIT_START (28)
#define HISSC_DACR_MIXER_GAIN_BIT_END (29)
#define HISSC_MUX_TOP_MODULE_CFG_ADDR ((PAGE_SoCCODEC) + (0x18))
#define HISSC_VOICE_DLINK_SRC_MODE_BIT_START (0)
#define HISSC_VOICE_DLINK_SRC_MODE_BIT_END (2)
#define HISSC_VOICE_DLINK_SRC_RDY_BIT_START (3)
#define HISSC_VOICE_DLINK_SRC_RDY_BIT_END (3)
#define HISSC_S2_OL_SRC_MODE_BIT_START (4)
#define HISSC_S2_OL_SRC_MODE_BIT_END (5)
#define HISSC_S2_OL_SRC_RDY_BIT_START (6)
#define HISSC_S2_OL_SRC_RDY_BIT_END (6)
#define HISSC_S2_OL_MIXER_IN1_MUTE_BIT_START (8)
#define HISSC_S2_OL_MIXER_IN1_MUTE_BIT_END (8)
#define HISSC_S2_OL_MIXER_IN2_MUTE_BIT_START (9)
#define HISSC_S2_OL_MIXER_IN2_MUTE_BIT_END (9)
#define HISSC_S2_OL_MIXER_GAIN_BIT_START (10)
#define HISSC_S2_OL_MIXER_GAIN_BIT_END (11)
#define HISSC_VOICE_DLINK_MIXER_IN1_MUTE_BIT_START (12)
#define HISSC_VOICE_DLINK_MIXER_IN1_MUTE_BIT_END (12)
#define HISSC_VOICE_DLINK_MIXER_IN2_MUTE_BIT_START (13)
#define HISSC_VOICE_DLINK_MIXER_IN2_MUTE_BIT_END (13)
#define HISSC_VOICE_DLINK_MIXER_GAIN_BIT_START (14)
#define HISSC_VOICE_DLINK_MIXER_GAIN_BIT_END (15)
#define HISSC_ADC_PGA_CFG_ADDR ((PAGE_SoCCODEC) + (0x1C))
#define HISSC_ADCL_PGA_INTEGER_CONFIG_BIT_START (0)
#define HISSC_ADCL_PGA_INTEGER_CONFIG_BIT_END (7)
#define HISSC_ADCL_PGA_FRAC_CONFIG_BIT_START (8)
#define HISSC_ADCL_PGA_FRAC_CONFIG_BIT_END (8)
#define HISSC_ADCL_PGA_MUTE_BIT_START (9)
#define HISSC_ADCL_PGA_MUTE_BIT_END (9)
#define HISSC_ADCL_PGA_THR_CONFIG_BIT_START (12)
#define HISSC_ADCL_PGA_THR_CONFIG_BIT_END (13)
#define HISSC_ADCR_PGA_INTEGER_CONFIG_BIT_START (16)
#define HISSC_ADCR_PGA_INTEGER_CONFIG_BIT_END (23)
#define HISSC_ADCR_PGA_FRAC_CONFIG_BIT_START (24)
#define HISSC_ADCR_PGA_FRAC_CONFIG_BIT_END (24)
#define HISSC_ADCR_PGA_MUTE_BIT_START (25)
#define HISSC_ADCR_PGA_MUTE_BIT_END (25)
#define HISSC_ADCR_PGA_THR_CONFIG_BIT_START (28)
#define HISSC_ADCR_PGA_THR_CONFIG_BIT_END (29)
#define HISSC_S1_INPUT_PGA_CFG_ADDR ((PAGE_SoCCODEC) + (0x20))
#define HISSC_S1_IL_PGA_INTEGER_CONFIG_BIT_START (0)
#define HISSC_S1_IL_PGA_INTEGER_CONFIG_BIT_END (7)
#define HISSC_S1_IL_PGA_FRAC_CONFIG_BIT_START (8)
#define HISSC_S1_IL_PGA_FRAC_CONFIG_BIT_END (8)
#define HISSC_S1_IL_PGA_MUTE_BIT_START (9)
#define HISSC_S1_IL_PGA_MUTE_BIT_END (9)
#define HISSC_S1_IL_PGA_THR_CONFIG_BIT_START (12)
#define HISSC_S1_IL_PGA_THR_CONFIG_BIT_END (13)
#define HISSC_S1_IR_PGA_INTEGER_CONFIG_BIT_START (16)
#define HISSC_S1_IR_PGA_INTEGER_CONFIG_BIT_END (23)
#define HISSC_S1_IR_PGA_FRAC_CONFIG_BIT_START (24)
#define HISSC_S1_IR_PGA_FRAC_CONFIG_BIT_END (24)
#define HISSC_S1_IR_PGA_MUTE_BIT_START (25)
#define HISSC_S1_IR_PGA_MUTE_BIT_END (25)
#define HISSC_S1_IR_PGA_THR_CONFIG_BIT_START (28)
#define HISSC_S1_IR_PGA_THR_CONFIG_BIT_END (29)
#define HISSC_S2_INPUT_PGA_CFG_ADDR ((PAGE_SoCCODEC) + (0x24))
#define HISSC_S2_IL_PGA_INTEGER_CONFIG_BIT_START (0)
#define HISSC_S2_IL_PGA_INTEGER_CONFIG_BIT_END (7)
#define HISSC_S2_IL_PGA_FRAC_CONFIG_BIT_START (8)
#define HISSC_S2_IL_PGA_FRAC_CONFIG_BIT_END (8)
#define HISSC_S2_IL_PGA_MUTE_BIT_START (9)
#define HISSC_S2_IL_PGA_MUTE_BIT_END (9)
#define HISSC_S2_IL_PGA_THR_CONFIG_BIT_START (12)
#define HISSC_S2_IL_PGA_THR_CONFIG_BIT_END (13)
#define HISSC_S2_IR_PGA_INTEGER_CONFIG_BIT_START (16)
#define HISSC_S2_IR_PGA_INTEGER_CONFIG_BIT_END (23)
#define HISSC_S2_IR_PGA_FRAC_CONFIG_BIT_START (24)
#define HISSC_S2_IR_PGA_FRAC_CONFIG_BIT_END (24)
#define HISSC_S2_IR_PGA_MUTE_BIT_START (25)
#define HISSC_S2_IR_PGA_MUTE_BIT_END (25)
#define HISSC_S2_IR_PGA_THR_CONFIG_BIT_START (28)
#define HISSC_S2_IR_PGA_THR_CONFIG_BIT_END (29)
#define HISSC_STEREO_DLINK_PGA_CFG_ADDR ((PAGE_SoCCODEC) + (0x28))
#define HISSC_STEREO_DLINK_L_PGA_INTEGER_CONFIG_BIT_START (0)
#define HISSC_STEREO_DLINK_L_PGA_INTEGER_CONFIG_BIT_END (7)
#define HISSC_STEREO_DLINK_L_PGA_FRAC_CONFIG_BIT_START (8)
#define HISSC_STEREO_DLINK_L_PGA_FRAC_CONFIG_BIT_END (8)
#define HISSC_STEREO_DLINK_L_PGA_MUTE_BIT_START (9)
#define HISSC_STEREO_DLINK_L_PGA_MUTE_BIT_END (9)
#define HISSC_STEREO_DLINK_L_PGA_THR_CONFIG_BIT_START (12)
#define HISSC_STEREO_DLINK_L_PGA_THR_CONFIG_BIT_END (13)
#define HISSC_STEREO_DLINK_R_PGA_INTEGER_CONFIG_BIT_START (16)
#define HISSC_STEREO_DLINK_R_PGA_INTEGER_CONFIG_BIT_END (23)
#define HISSC_STEREO_DLINK_R_PGA_FRAC_CONFIG_BIT_START (24)
#define HISSC_STEREO_DLINK_R_PGA_FRAC_CONFIG_BIT_END (24)
#define HISSC_STEREO_DLINK_R_PGA_MUTE_BIT_START (25)
#define HISSC_STEREO_DLINK_R_PGA_MUTE_BIT_END (25)
#define HISSC_STEREO_DLINK_R_PGA_THR_CONFIG_BIT_START (28)
#define HISSC_STEREO_DLINK_R_PGA_THR_CONFIG_BIT_END (29)
#define HISSC_VOICE_SIDETONE_DLINK_PGA_CFG_ADDR ((PAGE_SoCCODEC) + (0x2C))
#define HISSC_VOICE_DLINK_PGA_INTEGER_CONFIG_BIT_START (0)
#define HISSC_VOICE_DLINK_PGA_INTEGER_CONFIG_BIT_END (7)
#define HISSC_VOICE_DLINK_PGA_FRAC_CONFIG_BIT_START (8)
#define HISSC_VOICE_DLINK_PGA_FRAC_CONFIG_BIT_END (8)
#define HISSC_VOICE_DLINK_PGA_MUTE_BIT_START (9)
#define HISSC_VOICE_DLINK_PGA_MUTE_BIT_END (9)
#define HISSC_VOICE_DLINK_PGA_THR_CONFIG_BIT_START (12)
#define HISSC_VOICE_DLINK_PGA_THR_CONFIG_BIT_END (13)
#define HISSC_SIDETONE_PGA_INTEGER_CONFIG_BIT_START (16)
#define HISSC_SIDETONE_PGA_INTEGER_CONFIG_BIT_END (23)
#define HISSC_SIDETONE_PGA_FRAC_CONFIG_BIT_START (24)
#define HISSC_SIDETONE_PGA_FRAC_CONFIG_BIT_END (24)
#define HISSC_SIDETONE_PGA_MUTE_BIT_START (25)
#define HISSC_SIDETONE_PGA_MUTE_BIT_END (25)
#define HISSC_SIDETONE_PGA_THR_CONFIG_BIT_START (28)
#define HISSC_SIDETONE_PGA_THR_CONFIG_BIT_END (29)
#define HISSC_APB_AFIFO_CFG_1_ADDR ((PAGE_SoCCODEC) + (0x30))
#define HISSC_STEREO_UPLINK_L_FIFO_CLR_BIT_START (0)
#define HISSC_STEREO_UPLINK_L_FIFO_CLR_BIT_END (0)
#define HISSC_STEREO_UPLINK_R_FIFO_CLR_BIT_START (1)
#define HISSC_STEREO_UPLINK_R_FIFO_CLR_BIT_END (1)
#define HISSC_VOICE_UPLINK_L_FIFO_CLR_BIT_START (2)
#define HISSC_VOICE_UPLINK_L_FIFO_CLR_BIT_END (2)
#define HISSC_VOICE_UPLINK_R_FIFO_CLR_BIT_START (3)
#define HISSC_VOICE_UPLINK_R_FIFO_CLR_BIT_END (3)
#define HISSC_STEREO_DLINK_L_FIFO_CLR_BIT_START (4)
#define HISSC_STEREO_DLINK_L_FIFO_CLR_BIT_END (4)
#define HISSC_STEREO_DLINK_R_FIFO_CLR_BIT_START (5)
#define HISSC_STEREO_DLINK_R_FIFO_CLR_BIT_END (5)
#define HISSC_VOICE_DLINK_FIFO_CLR_BIT_START (6)
#define HISSC_VOICE_DLINK_FIFO_CLR_BIT_END (6)
#define HISSC_THIRDMD_DLINK_FIFO_CLR_BIT_START (7)
#define HISSC_THIRDMD_DLINK_FIFO_CLR_BIT_END (7)
#define HISSC_THIRDMD_UPLINK_FIFO_CLR_BIT_START (8)
#define HISSC_THIRDMD_UPLINK_FIFO_CLR_BIT_END (8)
#define HISSC_STEREO_UPLINK_L_FIFO_WERROR_BIT_START (16)
#define HISSC_STEREO_UPLINK_L_FIFO_WERROR_BIT_END (16)
#define HISSC_STEREO_UPLINK_R_FIFO_WERROR_BIT_START (17)
#define HISSC_STEREO_UPLINK_R_FIFO_WERROR_BIT_END (17)
#define HISSC_VOICE_UPLINK_L_FIFO_WERROR_BIT_START (18)
#define HISSC_VOICE_UPLINK_L_FIFO_WERROR_BIT_END (18)
#define HISSC_VOICE_UPLINK_R_FIFO_WERROR_BIT_START (19)
#define HISSC_VOICE_UPLINK_R_FIFO_WERROR_BIT_END (19)
#define HISSC_STEREO_DLINK_L_FIFO_WERROR_BIT_START (20)
#define HISSC_STEREO_DLINK_L_FIFO_WERROR_BIT_END (20)
#define HISSC_STEREO_DLINK_R_FIFO_WERROR_BIT_START (21)
#define HISSC_STEREO_DLINK_R_FIFO_WERROR_BIT_END (21)
#define HISSC_VOICE_DLINK_FIFO_WERROR_BIT_START (22)
#define HISSC_VOICE_DLINK_FIFO_WERROR_BIT_END (22)
#define HISSC_STEREO_UPLINK_L_FIFO_RERROR_BIT_START (24)
#define HISSC_STEREO_UPLINK_L_FIFO_RERROR_BIT_END (24)
#define HISSC_STEREO_UPLINK_R_FIFO_RERROR_BIT_START (25)
#define HISSC_STEREO_UPLINK_R_FIFO_RERROR_BIT_END (25)
#define HISSC_VOICE_UPLINK_L_FIFO_RERROR_BIT_START (26)
#define HISSC_VOICE_UPLINK_L_FIFO_RERROR_BIT_END (26)
#define HISSC_VOICE_UPLINK_R_FIFO_RERROR_BIT_START (27)
#define HISSC_VOICE_UPLINK_R_FIFO_RERROR_BIT_END (27)
#define HISSC_STEREO_DLINK_L_FIFO_RERROR_BIT_START (28)
#define HISSC_STEREO_DLINK_L_FIFO_RERROR_BIT_END (28)
#define HISSC_STEREO_DLINK_R_FIFO_RERROR_BIT_START (29)
#define HISSC_STEREO_DLINK_R_FIFO_RERROR_BIT_END (29)
#define HISSC_VOICE_DLINK_FIFO_RERROR_BIT_START (30)
#define HISSC_VOICE_DLINK_FIFO_RERROR_BIT_END (30)
#define HISSC_APB_AFIFO_CFG_2_ADDR ((PAGE_SoCCODEC) + (0x34))
#define HISSC_VOICE_DLINK_FIFO_AFULL_TH_BIT_START (0)
#define HISSC_VOICE_DLINK_FIFO_AFULL_TH_BIT_END (4)
#define HISSC_VOICE_DLINK_FIFO_AEMPTY_TH_BIT_START (8)
#define HISSC_VOICE_DLINK_FIFO_AEMPTY_TH_BIT_END (12)
#define HISSC_STEREO_UPLINK_L_FIFO_DIN_SEL_BIT_START (16)
#define HISSC_STEREO_UPLINK_L_FIFO_DIN_SEL_BIT_END (16)
#define HISSC_STEREO_UPLINK_R_FIFO_DIN_SEL_BIT_START (17)
#define HISSC_STEREO_UPLINK_R_FIFO_DIN_SEL_BIT_END (17)
#define HISSC_VOICE_UPLINK_L_FIFO_DIN_SEL_BIT_START (18)
#define HISSC_VOICE_UPLINK_L_FIFO_DIN_SEL_BIT_END (18)
#define HISSC_VOICE_UPLINK_R_FIFO_DIN_SEL_BIT_START (19)
#define HISSC_VOICE_UPLINK_R_FIFO_DIN_SEL_BIT_END (19)
#define HISSC_THIRDMD_UPLINK_DIN_SEL_BIT_START (20)
#define HISSC_THIRDMD_UPLINK_DIN_SEL_BIT_END (20)
#define HISSC_STEREO_DLINK_FIFO_TH_CFG_ADDR ((PAGE_SoCCODEC) + (0x38))
#define HISSC_STEREO_DLINK_L_FIFO_AFULL_TH_BIT_START (0)
#define HISSC_STEREO_DLINK_L_FIFO_AFULL_TH_BIT_END (4)
#define HISSC_STEREO_DLINK_L_FIFO_AEMPTY_TH_BIT_START (8)
#define HISSC_STEREO_DLINK_L_FIFO_AEMPTY_TH_BIT_END (12)
#define HISSC_STEREO_DLINK_R_FIFO_AFULL_TH_BIT_START (16)
#define HISSC_STEREO_DLINK_R_FIFO_AFULL_TH_BIT_END (20)
#define HISSC_STEREO_DLINK_R_FIFO_AEMPTY_TH_BIT_START (24)
#define HISSC_STEREO_DLINK_R_FIFO_AEMPTY_TH_BIT_END (28)
#define HISSC_STEREO_UPLINK_FIFO_TH_CFG_ADDR ((PAGE_SoCCODEC) + (0x3C))
#define HISSC_STEREO_UPLINK_L_FIFO_AFULL_TH_BIT_START (0)
#define HISSC_STEREO_UPLINK_L_FIFO_AFULL_TH_BIT_END (4)
#define HISSC_STEREO_UPLINK_L_FIFO_AEMPTY_TH_BIT_START (8)
#define HISSC_STEREO_UPLINK_L_FIFO_AEMPTY_TH_BIT_END (12)
#define HISSC_STEREO_UPLINK_R_FIFO_AFULL_TH_BIT_START (16)
#define HISSC_STEREO_UPLINK_R_FIFO_AFULL_TH_BIT_END (20)
#define HISSC_STEREO_UPLINK_R_FIFO_AEMPTY_TH_BIT_START (24)
#define HISSC_STEREO_UPLINK_R_FIFO_AEMPTY_TH_BIT_END (28)
#define HISSC_VOICE_UPLINK_FIFO_TH_CFG_ADDR ((PAGE_SoCCODEC) + (0x40))
#define HISSC_VOICE_UPLINK_L_FIFO_AFULL_TH_BIT_START (0)
#define HISSC_VOICE_UPLINK_L_FIFO_AFULL_TH_BIT_END (4)
#define HISSC_VOICE_UPLINK_L_FIFO_AEMPTY_TH_BIT_START (8)
#define HISSC_VOICE_UPLINK_L_FIFO_AEMPTY_TH_BIT_END (12)
#define HISSC___B1___RIGHT____BIT_START (13)
#define HISSC___B1___RIGHT____BIT_END (15)
#define HISSC___B0___LEFT____BIT_START (16)
#define HISSC___B0___LEFT____BIT_END (20)
#define HISSC_VOICE_UPLINK_R_FIFO_AEMPTY_TH_BIT_START (24)
#define HISSC_VOICE_UPLINK_R_FIFO_AEMPTY_TH_BIT_END (28)
#define HISSC_CODEC_IRQ_MASK_ADDR ((PAGE_SoCCODEC) + (0x44))
#define HISSC_CODEC_DATA_INTRP_MASK_BIT_START (0)
#define HISSC_CODEC_DATA_INTRP_MASK_BIT_END (5)
#define HISSC_CODEC_IRQ_ADDR ((PAGE_SoCCODEC) + (0x48))
#define HISSC_CODEC_DATA_INTRP_BIT_START (0)
#define HISSC_CODEC_DATA_INTRP_BIT_END (5)
#define HISSC_DACL_AGC_CFG_1_ADDR ((PAGE_SoCCODEC) + (0x4C))
#define HISSC_DACL_AGC_GWIN_CONFIG_BIT_START (0)
#define HISSC_DACL_AGC_GWIN_CONFIG_BIT_END (1)
#define HISSC_DACL_AGC_LEVELLOW_CONFIG_BIT_START (2)
#define HISSC_DACL_AGC_LEVELLOW_CONFIG_BIT_END (3)
#define HISSC_DACL_AGC_GSTEPD_CONFIG_BIT_START (4)
#define HISSC_DACL_AGC_GSTEPD_CONFIG_BIT_END (5)
#define HISSC_DACL_AGC_TIMEMUTE_CONFIG_BIT_START (6)
#define HISSC_DACL_AGC_TIMEMUTE_CONFIG_BIT_END (7)
#define HISSC_DACL_AGC_NGW_CONFIG_BIT_START (8)
#define HISSC_DACL_AGC_NGW_CONFIG_BIT_END (9)
#define HISSC_DACL_AGC_YTARGET_CONFIG_BIT_START (10)
#define HISSC_DACL_AGC_YTARGET_CONFIG_BIT_END (12)
#define HISSC_DACL_AGC_T_AMIN_CONFIG_BIT_START (13)
#define HISSC_DACL_AGC_T_AMIN_CONFIG_BIT_END (14)
#define HISSC_DACL_AGC_GSUPPRESS_BIT_START (15)
#define HISSC_DACL_AGC_GSUPPRESS_BIT_END (15)
#define HISSC_DACL_AGC_KFSLOW_BIT_START (16)
#define HISSC_DACL_AGC_KFSLOW_BIT_END (17)
#define HISSC_DACL_AGC_KFRAPID_BIT_START (18)
#define HISSC_DACL_AGC_KFRAPID_BIT_END (19)
#define HISSC_DACL_AGC_NGL_CONFIG_BIT_START (20)
#define HISSC_DACL_AGC_NGL_CONFIG_BIT_END (21)
#define HISSC_DACL_AGC_NGH_CONFIG_BIT_START (22)
#define HISSC_DACL_AGC_NGH_CONFIG_BIT_END (23)
#define HISSC_DACL_AGC_TIMER_BIT_START (24)
#define HISSC_DACL_AGC_TIMER_BIT_END (26)
#define HISSC_DACL_AGC_NGI_CONFIG_BIT_START (27)
#define HISSC_DACL_AGC_NGI_CONFIG_BIT_END (29)
#define HISSC_DACL_AGC_TIMENNG_CONFIG_BIT_START (30)
#define HISSC_DACL_AGC_TIMENNG_CONFIG_BIT_END (31)
#define HISSC_DACL_AGC_CFG_2_ADDR ((PAGE_SoCCODEC) + (0x50))
#define HISSC_DACL_AGC_TIMEDECAY_CONFIG_BIT_START (0)
#define HISSC_DACL_AGC_TIMEDECAY_CONFIG_BIT_END (1)
#define HISSC_DACL_AGC_TIMEGHOLD_CONFIG_BIT_START (2)
#define HISSC_DACL_AGC_TIMEGHOLD_CONFIG_BIT_END (3)
#define HISSC_DACL_AGC_GMUTE_CONFIG_BIT_START (4)
#define HISSC_DACL_AGC_GMUTE_CONFIG_BIT_END (5)
#define HISSC_DACL_AGC_MUTE_BYPASS_BIT_START (6)
#define HISSC_DACL_AGC_MUTE_BYPASS_BIT_END (6)
#define HISSC_DACL_AGC_BYPASS_BIT_START (7)
#define HISSC_DACL_AGC_BYPASS_BIT_END (7)
#define HISSC_DACL_AGC_USR_GDB_INTEGER_BIT_START (8)
#define HISSC_DACL_AGC_USR_GDB_INTEGER_BIT_END (15)
#define HISSC_DACL_AGC_USR_GDB_FRAC_BIT_START (16)
#define HISSC_DACL_AGC_USR_GDB_FRAC_BIT_END (16)
#define HISSC_DACL_AGC_SW_CLR_BIT_START (17)
#define HISSC_DACL_AGC_SW_CLR_BIT_END (17)
#define HISSC_DACR_AGC_CFG_1_ADDR ((PAGE_SoCCODEC) + (0x54))
#define HISSC_DACR_AGC_GWIN_CONFIG_BIT_START (0)
#define HISSC_DACR_AGC_GWIN_CONFIG_BIT_END (1)
#define HISSC_DACR_AGC_LEVELLOW_CONFIG_BIT_START (2)
#define HISSC_DACR_AGC_LEVELLOW_CONFIG_BIT_END (3)
#define HISSC_DACR_AGC_GSTEPD_CONFIG_BIT_START (4)
#define HISSC_DACR_AGC_GSTEPD_CONFIG_BIT_END (5)
#define HISSC_DACR_AGC_TIMEMUTE_CONFIG_BIT_START (6)
#define HISSC_DACR_AGC_TIMEMUTE_CONFIG_BIT_END (7)
#define HISSC_DACR_AGC_NGW_CONFIG_BIT_START (8)
#define HISSC_DACR_AGC_NGW_CONFIG_BIT_END (9)
#define HISSC_DACR_AGC_YTARGET_CONFIG_BIT_START (10)
#define HISSC_DACR_AGC_YTARGET_CONFIG_BIT_END (12)
#define HISSC_DACR_AGC_T_AMIN_CONFIG_BIT_START (13)
#define HISSC_DACR_AGC_T_AMIN_CONFIG_BIT_END (14)
#define HISSC_DACR_AGC_GSUPPRESS_BIT_START (15)
#define HISSC_DACR_AGC_GSUPPRESS_BIT_END (15)
#define HISSC_DACR_AGC_KFSLOW_BIT_START (16)
#define HISSC_DACR_AGC_KFSLOW_BIT_END (17)
#define HISSC_DACR_AGC_KFRAPID_BIT_START (18)
#define HISSC_DACR_AGC_KFRAPID_BIT_END (19)
#define HISSC_DACR_AGC_NGL_CONFIG_BIT_START (20)
#define HISSC_DACR_AGC_NGL_CONFIG_BIT_END (21)
#define HISSC_DACR_AGC_NGH_CONFIG_BIT_START (22)
#define HISSC_DACR_AGC_NGH_CONFIG_BIT_END (23)
#define HISSC_DACR_AGC_TIMER_BIT_START (24)
#define HISSC_DACR_AGC_TIMER_BIT_END (26)
#define HISSC_DACR_AGC_NGI_CONFIG_BIT_START (27)
#define HISSC_DACR_AGC_NGI_CONFIG_BIT_END (29)
#define HISSC_DACR_AGC_TIMENNG_CONFIG_BIT_START (30)
#define HISSC_DACR_AGC_TIMENNG_CONFIG_BIT_END (31)
#define HISSC_DACR_AGC_CFG_2_ADDR ((PAGE_SoCCODEC) + (0x58))
#define HISSC_DACR_AGC_TIMEDECAY_CONFIG_BIT_START (0)
#define HISSC_DACR_AGC_TIMEDECAY_CONFIG_BIT_END (1)
#define HISSC_DACR_AGC_TIMEGHOLD_CONFIG_BIT_START (2)
#define HISSC_DACR_AGC_TIMEGHOLD_CONFIG_BIT_END (3)
#define HISSC_DACR_AGC_GMUTE_CONFIG_BIT_START (4)
#define HISSC_DACR_AGC_GMUTE_CONFIG_BIT_END (5)
#define HISSC_DACR_AGC_MUTE_BYPASS_BIT_START (6)
#define HISSC_DACR_AGC_MUTE_BYPASS_BIT_END (6)
#define HISSC_DACR_AGC_BYPASS_BIT_START (7)
#define HISSC_DACR_AGC_BYPASS_BIT_END (7)
#define HISSC_DACR_AGC_USR_GDB_INTEGER_BIT_START (8)
#define HISSC_DACR_AGC_USR_GDB_INTEGER_BIT_END (15)
#define HISSC_DACR_AGC_USR_GDB_FRAC_BIT_START (16)
#define HISSC_DACR_AGC_USR_GDB_FRAC_BIT_END (16)
#define HISSC_DACR_AGC_SW_CLR_BIT_START (17)
#define HISSC_DACR_AGC_SW_CLR_BIT_END (17)
#define HISSC_DMIC_SIF_CFG_ADDR ((PAGE_SoCCODEC) + (0x5C))
#define HISSC_SIF_ADCL_EN_BIT_START (0)
#define HISSC_SIF_ADCL_EN_BIT_END (0)
#define HISSC_SIF_ADCR_EN_BIT_START (1)
#define HISSC_SIF_ADCR_EN_BIT_END (1)
#define HISSC_SIF_DACL_EN_BIT_START (2)
#define HISSC_SIF_DACL_EN_BIT_END (2)
#define HISSC_SIF_DACR_EN_BIT_START (3)
#define HISSC_SIF_DACR_EN_BIT_END (3)
#define HISSC_DAC_P2S_LOOPBACK_BIT_START (4)
#define HISSC_DAC_P2S_LOOPBACK_BIT_END (4)
#define HISSC_SIF_S2P_LOOPBACK_BIT_START (5)
#define HISSC_SIF_S2P_LOOPBACK_BIT_END (5)
#define HISSC_SIF_EDGE_SEL_BIT_START (6)
#define HISSC_SIF_EDGE_SEL_BIT_END (6)
#define HISSC_SIF_EN_BIT_START (7)
#define HISSC_SIF_EN_BIT_END (7)
#define HISSC_SW_DMIC_MODE_BIT_START (16)
#define HISSC_SW_DMIC_MODE_BIT_END (16)
#define HISSC_DMIC_REVERSE_BIT_START (17)
#define HISSC_DMIC_REVERSE_BIT_END (17)
#define HISSC_FS_DMIC_BIT_START (18)
#define HISSC_FS_DMIC_BIT_END (19)
#define HISSC_DMIC_EN_BIT_START (20)
#define HISSC_DMIC_EN_BIT_END (20)
#define HISSC_MISC_CFG_ADDR ((PAGE_SoCCODEC) + (0x60))
#define HISSC_S2_DOUT_LEFT_SEL_BIT_START (0)
#define HISSC_S2_DOUT_LEFT_SEL_BIT_END (0)
#define HISSC_S1_DOUT_TEST_SEL_BIT_START (1)
#define HISSC_S1_DOUT_TEST_SEL_BIT_END (1)
#define HISSC_S2_DOUT_TEST_SEL_BIT_START (2)
#define HISSC_S2_DOUT_TEST_SEL_BIT_END (2)
#define HISSC_STEREO_DLINK_TEST_SEL_BIT_START (4)
#define HISSC_STEREO_DLINK_TEST_SEL_BIT_END (4)
#define HISSC_VOICE_DLINK_DIN_SEL_BIT_START (6)
#define HISSC_VOICE_DLINK_DIN_SEL_BIT_END (6)
#define HISSC_VOICE_DLINK_TEST_SEL_BIT_START (7)
#define HISSC_VOICE_DLINK_TEST_SEL_BIT_END (7)
#define HISSC_VOICE_DLINK_SRC_UP_DOUT_VLD_SEL_BIT_START (8)
#define HISSC_VOICE_DLINK_SRC_UP_DOUT_VLD_SEL_BIT_END (8)
#define HISSC_S3_DIN_TEST_SEL_BIT_START (12)
#define HISSC_S3_DIN_TEST_SEL_BIT_END (12)
#define HISSC_S3_DOUT_LEFT_SEL_BIT_START (13)
#define HISSC_S3_DOUT_LEFT_SEL_BIT_END (13)
#define HISSC_S3_DOUT_RIGHT_SEL_BIT_START (14)
#define HISSC_S3_DOUT_RIGHT_SEL_BIT_END (15)
#define HISSC_THIRDMD_DLINK_DIN_SEL_BIT_START (16)
#define HISSC_THIRDMD_DLINK_DIN_SEL_BIT_END (16)
#define HISSC_THIRDMD_DLINK_TEST_SEL_BIT_START (17)
#define HISSC_THIRDMD_DLINK_TEST_SEL_BIT_END (17)
#define HISSC_S2_SRC_CFG_ADDR ((PAGE_SoCCODEC) + (0x64))
#define HISSC_S2_IL_SRC_UP_EN_BIT_START (0)
#define HISSC_S2_IL_SRC_UP_EN_BIT_END (0)
#define HISSC_S2_IL_SRC_DOWN_EN_BIT_START (1)
#define HISSC_S2_IL_SRC_DOWN_EN_BIT_END (1)
#define HISSC_S2_IR_SRC_UP_EN_BIT_START (2)
#define HISSC_S2_IR_SRC_UP_EN_BIT_END (2)
#define HISSC_S2_IR_SRC_DOWN_EN_BIT_START (3)
#define HISSC_S2_IR_SRC_DOWN_EN_BIT_END (3)
#define HISSC_S2_IL_SRC_UP_SRC_RDY_BIT_START (4)
#define HISSC_S2_IL_SRC_UP_SRC_RDY_BIT_END (4)
#define HISSC_S2_IL_SRC_DOWN_SRC_RDY_BIT_START (5)
#define HISSC_S2_IL_SRC_DOWN_SRC_RDY_BIT_END (5)
#define HISSC_S2_IR_SRC_UP_SRC_RDY_BIT_START (6)
#define HISSC_S2_IR_SRC_UP_SRC_RDY_BIT_END (6)
#define HISSC_S2_IR_SRC_DOWN_SRC_RDY_BIT_START (7)
#define HISSC_S2_IR_SRC_DOWN_SRC_RDY_BIT_END (7)
#define HISSC_MEM_CFG_ADDR ((PAGE_SoCCODEC) + (0x68))
#define HISSC_MEM_CTRL_S_BIT_START (0)
#define HISSC_MEM_CTRL_S_BIT_END (15)
#define HISSC_MEM_CTRL_D1W2R_BIT_START (16)
#define HISSC_MEM_CTRL_D1W2R_BIT_END (31)
#define HISSC_THIRDMD_PCM_PGA_CFG_ADDR ((PAGE_SoCCODEC) + (0x6C))
#define HISSC_S3_FUNC_MODE_BIT_START (0)
#define HISSC_S3_FUNC_MODE_BIT_END (2)
#define HISSC_S3_CODEC_DATA_FORMAT_BIT_START (3)
#define HISSC_S3_CODEC_DATA_FORMAT_BIT_END (3)
#define HISSC_S3_RX_CLK_SEL_BIT_START (4)
#define HISSC_S3_RX_CLK_SEL_BIT_END (4)
#define HISSC_S3_TX_CLK_SEL_BIT_START (5)
#define HISSC_S3_TX_CLK_SEL_BIT_END (5)
#define HISSC_S3_DIRECT_LOOP_BIT_START (6)
#define HISSC_S3_DIRECT_LOOP_BIT_END (7)
#define HISSC_S3_CODEC_IO_WORDLENGTH_BIT_START (8)
#define HISSC_S3_CODEC_IO_WORDLENGTH_BIT_END (9)
#define HISSC_S3_CHNNL_MODE_BIT_START (10)
#define HISSC_S3_CHNNL_MODE_BIT_END (10)
#define HISSC_S3_LRCLK_MODE_BIT_START (11)
#define HISSC_S3_LRCLK_MODE_BIT_END (11)
#define HISSC_S3_MST_SLV_BIT_START (12)
#define HISSC_S3_MST_SLV_BIT_END (12)
#define HISSC_S3_FRAME_MODE_BIT_START (13)
#define HISSC_S3_FRAME_MODE_BIT_END (13)
#define HISSC_S3_IF_RX_ENA_BIT_START (14)
#define HISSC_S3_IF_RX_ENA_BIT_END (14)
#define HISSC_S3_IF_TX_ENA_BIT_START (15)
#define HISSC_S3_IF_TX_ENA_BIT_END (15)
#define HISSC_FS_S3_BIT_START (16)
#define HISSC_FS_S3_BIT_END (18)
#define HISSC_THIRDMD_DLINK_PGA_INTEGER_CONFIG_BIT_START (20)
#define HISSC_THIRDMD_DLINK_PGA_INTEGER_CONFIG_BIT_END (27)
#define HISSC_THIRDMD_DLINK_PGA_FRAC_CONFIG_BIT_START (28)
#define HISSC_THIRDMD_DLINK_PGA_FRAC_CONFIG_BIT_END (28)
#define HISSC_THIRDMD_DLINK_PGA_MUTE_BIT_START (29)
#define HISSC_THIRDMD_DLINK_PGA_MUTE_BIT_END (29)
#define HISSC_THIRDMD_DLINK_PGA_THR_CONFIG_BIT_START (30)
#define HISSC_THIRDMD_DLINK_PGA_THR_CONFIG_BIT_END (31)
#define HISSC_THIRD_MODEM_FIFO_TH_ADDR ((PAGE_SoCCODEC) + (0x70))
#define HISSC_THIRDMD_DLINK_FIFO_AFULL_TH_BIT_START (0)
#define HISSC_THIRDMD_DLINK_FIFO_AFULL_TH_BIT_END (4)
#define HISSC_THIRDMD_DLINK_FIFO_AEMPTY_TH_BIT_START (8)
#define HISSC_THIRDMD_DLINK_FIFO_AEMPTY_TH_BIT_END (12)
#define HISSC_THIRDMD_UPLINK_FIFO_AFULL_TH_BIT_START (16)
#define HISSC_THIRDMD_UPLINK_FIFO_AFULL_TH_BIT_END (20)
#define HISSC_THIRDMD_UPLINK_FIFO_AEMPTY_TH_BIT_START (24)
#define HISSC_THIRDMD_UPLINK_FIFO_AEMPTY_TH_BIT_END (28)
#define HISSC_S3_ANTI_FREQ_JITTER_TX_INC_CNT_ADDR ((PAGE_SoCCODEC) + (0x74))
#define HISSC_S3_TX_INC_CNT_BIT_START (0)
#define HISSC_S3_TX_INC_CNT_BIT_END (7)
#define HISSC_S3_ANTI_FREQ_JITTER_TX_DEC_CNT_ADDR ((PAGE_SoCCODEC) + (0x78))
#define HISSC_S3_TX_DEC_CNT_BIT_START (0)
#define HISSC_S3_TX_DEC_CNT_BIT_END (7)
#define HISSC_S3_ANTI_FREQ_JITTER_RX_INC_CNT_ADDR ((PAGE_SoCCODEC) + (0x7C))
#define HISSC_S3_RX_INC_CNT_BIT_START (0)
#define HISSC_S3_RX_INC_CNT_BIT_END (7)
#define HISSC_S3_ANTI_FREQ_JITTER_RX_DEC_CNT_ADDR ((PAGE_SoCCODEC) + (0x80))
#define HISSC_S3_RX_DEC_CNT_BIT_START (0)
#define HISSC_S3_RX_DEC_CNT_BIT_END (7)
#define HISSC_ANTI_FREQ_JITTER_EN_ADDR ((PAGE_SoCCODEC) + (0x84))
#define HISSC_S3_TX_ANTI_FREQ_JITTER_EN_BIT_START (0)
#define HISSC_S3_TX_ANTI_FREQ_JITTER_EN_BIT_END (0)
#define HISSC_S3_RX_ANTI_FREQ_JITTER_EN_BIT_START (1)
#define HISSC_S3_RX_ANTI_FREQ_JITTER_EN_BIT_END (1)
#define HISSC_CLK_SEL_ADDR ((PAGE_SoCCODEC) + (0x88))
#define HISSC_EXTERNAL_12288K_SEL_BIT_START (0)
#define HISSC_EXTERNAL_12288K_SEL_BIT_END (0)
#define HISSC_THIRDMD_DLINK_CHANNEL_ADDR ((PAGE_SoCCODEC) + (0xE8))
#define HISSC_THIRDMD_DLINK_WDATA_BIT_START (0)
#define HISSC_THIRDMD_DLINK_WDATA_BIT_END (31)
#define HISSC_THIRDMD_UPLINK_CHANNEL_ADDR ((PAGE_SoCCODEC) + (0xEC))
#define HISSC_THIRDMD_UPLINK_RDATA_BIT_START (0)
#define HISSC_THIRDMD_UPLINK_RDATA_BIT_END (31)
#define HISSC_VOICE_DLINK_CHANNEL_ADDR ((PAGE_SoCCODEC) + (0xF0))
#define HISSC_VOICE_DLINK_WDATA_BIT_START (0)
#define HISSC_VOICE_DLINK_WDATA_BIT_END (31)
#define HISSC_STEREO_DLINK_CHANNEL_ADDR ((PAGE_SoCCODEC) + (0xF4))
#define HISSC_STEREO_DLINK_WDATA_BIT_START (0)
#define HISSC_STEREO_DLINK_WDATA_BIT_END (31)
#define HISSC_STEREO_UPLINK_CHANNEL_ADDR ((PAGE_SoCCODEC) + (0xF8))
#define HISSC_STEREO_UPLINK_RDATA_BIT_START (0)
#define HISSC_STEREO_UPLINK_RDATA_BIT_END (31)
#define HISSC_VOICE_UPLINK_CHANNEL_ADDR ((PAGE_SoCCODEC) + (0xFC))
#define HISSC_VOICE_UPLINK_RDATA_BIT_START (0)
#define HISSC_VOICE_UPLINK_RDATA_BIT_END (31)
#define HISSC_SMT_VERSION_ADDR ((PAGE_SmartStarCODEC) + (0x1B0))
#define HISSC_SMT_VERSION_BIT_START (0)
#define HISSC_SMT_VERSION_BIT_END (7)
#define HISSC_SMT_CLK_EN_CFG_ADDR ((PAGE_SmartStarCODEC) + (0x1B1))
#define HISSC_SMT_DACL_EN_BIT_START (0)
#define HISSC_SMT_DACL_EN_BIT_END (0)
#define HISSC_SMT_DACR_EN_BIT_START (1)
#define HISSC_SMT_DACR_EN_BIT_END (1)
#define HISSC_SMT_ADCL_EN_BIT_START (2)
#define HISSC_SMT_ADCL_EN_BIT_END (2)
#define HISSC_SMT_ADCR_EN_BIT_START (3)
#define HISSC_SMT_ADCR_EN_BIT_END (3)
#define HISSC_SMT_SIF_EN_BIT_START (4)
#define HISSC_SMT_SIF_EN_BIT_END (4)
#define HISSC_SMT_CLK_EDGE_CFG_ADDR ((PAGE_SmartStarCODEC) + (0x1B2))
#define HISSC_SMT_DACL_CLK_EDGE_SEL_BIT_START (0)
#define HISSC_SMT_DACL_CLK_EDGE_SEL_BIT_END (0)
#define HISSC_SMT_DACR_CLK_EDGE_SEL_BIT_START (1)
#define HISSC_SMT_DACR_CLK_EDGE_SEL_BIT_END (1)
#define HISSC_SMT_ADCL_CLK_EDGE_SEL_BIT_START (2)
#define HISSC_SMT_ADCL_CLK_EDGE_SEL_BIT_END (2)
#define HISSC_SMT_ADCR_CLK_EDGE_SEL_BIT_START (3)
#define HISSC_SMT_ADCR_CLK_EDGE_SEL_BIT_END (3)
#define HISSC_SMT_LOOPBACK_CFG_ADDR ((PAGE_SmartStarCODEC) + (0x1B3))
#define HISSC_SMT_DAC_LOOPBACK_BIT_START (0)
#define HISSC_SMT_DAC_LOOPBACK_BIT_END (0)
#define HISSC_SMT_ADC_LOOPBACK_BIT_START (1)
#define HISSC_SMT_ADC_LOOPBACK_BIT_END (1)
#define HISSC_SMT_SIF_S2P_LOOPBACK_BIT_START (2)
#define HISSC_SMT_SIF_S2P_LOOPBACK_BIT_END (2)
#define HISSC_SMT_ANA_IRQ_SIG_STAT_ADDR ((PAGE_SmartStarCODEC) + (0x1B4))
#define HISSC_SMT_HS_MIC_NOR1_IRQ_BIT_START (0)
#define HISSC_SMT_HS_MIC_NOR1_IRQ_BIT_END (0)
#define HISSC_SMT_HS_MIC_NOR2_IRQ_BIT_START (1)
#define HISSC_SMT_HS_MIC_NOR2_IRQ_BIT_END (1)
#define HISSC_SMT_HS_MIC_ECO_IRQ_BIT_START (2)
#define HISSC_SMT_HS_MIC_ECO_IRQ_BIT_END (2)
#define HISSC_SMT_HS_DET_IRQ_BIT_START (3)
#define HISSC_SMT_HS_DET_IRQ_BIT_END (3)
#define HISSC_SMT_ANA_IRQM_REG0_ADDR ((PAGE_SmartStarCODEC) + (0x1B5))
#define HISSC_SMT_ANA_IRQ_MASK_BIT_START (0)
#define HISSC_SMT_ANA_IRQ_MASK_BIT_END (7)
#define HISSC_SMT_ANA_IRQ_REG0_ADDR ((PAGE_SmartStarCODEC) + (0x1B6))
#define HISSC_SMT_HS_MIC_NOR1_IRQ_POS_BIT_START (0)
#define HISSC_SMT_HS_MIC_NOR1_IRQ_POS_BIT_END (0)
#define HISSC_SMT_HS_MIC_NOR1_IRQ_NEG_BIT_START (1)
#define HISSC_SMT_HS_MIC_NOR1_IRQ_NEG_BIT_END (1)
#define HISSC_SMT_HS_MIC_NOR2_IRQ_POS_BIT_START (2)
#define HISSC_SMT_HS_MIC_NOR2_IRQ_POS_BIT_END (2)
#define HISSC_SMT_HS_MIC_NOR2_IRQ_NEG_BIT_START (3)
#define HISSC_SMT_HS_MIC_NOR2_IRQ_NEG_BIT_END (3)
#define HISSC_SMT_HS_MIC_ECO_IRQ_POS_BIT_START (4)
#define HISSC_SMT_HS_MIC_ECO_IRQ_POS_BIT_END (4)
#define HISSC_SMT_HS_MIC_ECO_IRQ_NEG_BIT_START (5)
#define HISSC_SMT_HS_MIC_ECO_IRQ_NEG_BIT_END (5)
#define HISSC_SMT_HS_DET_IRQ_POS_BIT_START (6)
#define HISSC_SMT_HS_DET_IRQ_POS_BIT_END (6)
#define HISSC_SMT_HS_DET_IRQ_NEG_BIT_START (7)
#define HISSC_SMT_HS_DET_IRQ_NEG_BIT_END (7)
#define HISSC_SMT_DEB_CNT_HS_DET_CFG_ADDR ((PAGE_SmartStarCODEC) + (0x1B7))
#define HISSC_SMT_DEB_CNT_HS_DET_IRQ_BIT_START (0)
#define HISSC_SMT_DEB_CNT_HS_DET_IRQ_BIT_END (4)
#define HISSC_SMT_BYPASS_DEB_HS_DET_IRQ_BIT_START (5)
#define HISSC_SMT_BYPASS_DEB_HS_DET_IRQ_BIT_END (5)
#define HISSC_SMT_DEB_CNT_HS_MIC_CFG_ADDR ((PAGE_SmartStarCODEC) + (0x1B8))
#define HISSC_SMT_DEB_CNT_HS_MIC_IRQ_BIT_START (0)
#define HISSC_SMT_DEB_CNT_HS_MIC_IRQ_BIT_END (4)
#define HISSC_SMT_BYPASS_DEB_HS_MIC_IRQ_BIT_START (5)
#define HISSC_SMT_BYPASS_DEB_HS_MIC_IRQ_BIT_END (5)
#define HISSC_SMT_CODEC_DIG_RES02_ADDR ((PAGE_SmartStarCODEC) + (0x1B9))
#define HISSC_SMT_CODEC_DIG_RES03_ADDR ((PAGE_SmartStarCODEC) + (0x1BA))
#define HISSC_SMT_CODEC_ANA_RW01_ADDR ((PAGE_SmartStarCODEC) + (0x1BB))
#define HISSC_SMT_LINEPGAR_PD_BIT_START (0)
#define HISSC_SMT_LINEPGAR_PD_BIT_END (0)
#define HISSC_SMT_LINEPGAL_PD_BIT_START (1)
#define HISSC_SMT_LINEPGAL_PD_BIT_END (1)
#define HISSC_SMT_AUXPGA_PD_BIT_START (2)
#define HISSC_SMT_AUXPGA_PD_BIT_END (2)
#define HISSC_SMT_MAINPGA_PD_BIT_START (3)
#define HISSC_SMT_MAINPGA_PD_BIT_END (3)
#define HISSC_SMT_ADCR_PD_BIT_START (4)
#define HISSC_SMT_ADCR_PD_BIT_END (4)
#define HISSC_SMT_ADCL_PD_BIT_START (5)
#define HISSC_SMT_ADCL_PD_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW02_ADDR ((PAGE_SmartStarCODEC) + (0x1BC))
#define HISSC_SMT_IBIAS_PD_BIT_START (0)
#define HISSC_SMT_IBIAS_PD_BIT_END (0)
#define HISSC_SMT_MBHD_BUFF_PD_BIT_START (4)
#define HISSC_SMT_MBHD_BUFF_PD_BIT_END (4)
#define HISSC_SMT_MBHD_COMP_PD_BIT_START (5)
#define HISSC_SMT_MBHD_COMP_PD_BIT_END (5)
#define HISSC_SMT_HSMICB_PD_BIT_START (6)
#define HISSC_SMT_HSMICB_PD_BIT_END (6)
#define HISSC_SMT_MICB1_PD_BIT_START (7)
#define HISSC_SMT_MICB1_PD_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW03_ADDR ((PAGE_SmartStarCODEC) + (0x1BD))
#define HISSC_SMT_HSR_PD_BIT_START (1)
#define HISSC_SMT_HSR_PD_BIT_END (1)
#define HISSC_SMT_HSL_PD_BIT_START (2)
#define HISSC_SMT_HSL_PD_BIT_END (2)
#define HISSC_SMT_MIXOUT_HSR_PD_BIT_START (4)
#define HISSC_SMT_MIXOUT_HSR_PD_BIT_END (4)
#define HISSC_SMT_MIXOUT_HSL_PD_BIT_START (5)
#define HISSC_SMT_MIXOUT_HSL_PD_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW04_ADDR ((PAGE_SmartStarCODEC) + (0x1BE))
#define HISSC_SMT_VREFSEL_BIT_START (0)
#define HISSC_SMT_VREFSEL_BIT_END (1)
#define HISSC_SMT_CODEC_ANA_RW05_ADDR ((PAGE_SmartStarCODEC) + (0x1BF))
#define HISSC_SMT_LINEPGAL_MUTE_BIT_START (0)
#define HISSC_SMT_LINEPGAL_MUTE_BIT_END (0)
#define HISSC_SMT_LINEPGAL_GAIN_BIT_START (1)
#define HISSC_SMT_LINEPGAL_GAIN_BIT_END (4)
#define HISSC_SMT_LINEPGAL_SEL_BIT_START (5)
#define HISSC_SMT_LINEPGAL_SEL_BIT_END (6)
#define HISSC_SMT_CODEC_ANA_RW06_ADDR ((PAGE_SmartStarCODEC) + (0x1C0))
#define HISSC_SMT_LINEPGAR_MUTE_BIT_START (0)
#define HISSC_SMT_LINEPGAR_MUTE_BIT_END (0)
#define HISSC_SMT_LINEPGAR_GAIN_BIT_START (1)
#define HISSC_SMT_LINEPGAR_GAIN_BIT_END (4)
#define HISSC_SMT_LINEPGAR_SEL_BIT_START (5)
#define HISSC_SMT_LINEPGAR_SEL_BIT_END (6)
#define HISSC_SMT_CODEC_ANA_RW07_ADDR ((PAGE_SmartStarCODEC) + (0x1C1))
#define HISSC_SMT_AUXPGA_SEL_BIT_START (0)
#define HISSC_SMT_AUXPGA_SEL_BIT_END (1)
#define HISSC_SMT_AUXPGA_MUTE_BIT_START (2)
#define HISSC_SMT_AUXPGA_MUTE_BIT_END (2)
#define HISSC_SMT_AUXPGA_GAIN_BIT_START (3)
#define HISSC_SMT_AUXPGA_GAIN_BIT_END (5)
#define HISSC_SMT_AUXPGA_BOOST_BIT_START (6)
#define HISSC_SMT_AUXPGA_BOOST_BIT_END (6)
#define HISSC_SMT_MICPGA_UNLOCK_BPS_BIT_START (7)
#define HISSC_SMT_MICPGA_UNLOCK_BPS_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW08_ADDR ((PAGE_SmartStarCODEC) + (0x1C2))
#define HISSC_SMT_MAINPGA_MUTE_BIT_START (0)
#define HISSC_SMT_MAINPGA_MUTE_BIT_END (0)
#define HISSC_SMT_MAINPGA_GAIN_BIT_START (1)
#define HISSC_SMT_MAINPGA_GAIN_BIT_END (3)
#define HISSC_SMT_MAINPGA_BOOST_BIT_START (4)
#define HISSC_SMT_MAINPGA_BOOST_BIT_END (4)
#define HISSC_SMT_MAINPGA_SEL_BIT_START (5)
#define HISSC_SMT_MAINPGA_SEL_BIT_END (6)
#define HISSC_SMT_CODEC_ANA_RW09_ADDR ((PAGE_SmartStarCODEC) + (0x1C3))
#define HISSC_SMT_ADCR_MIXIN_BIT_START (0)
#define HISSC_SMT_ADCR_MIXIN_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW10_ADDR ((PAGE_SmartStarCODEC) + (0x1C4))
#define HISSC_SMT_ADCL_MIXIN_BIT_START (0)
#define HISSC_SMT_ADCL_MIXIN_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW11_ADDR ((PAGE_SmartStarCODEC) + (0x1C5))
#define HISSC_SMT_ADCL_DWA_BPS_BIT_START (0)
#define HISSC_SMT_ADCL_DWA_BPS_BIT_END (0)
#define HISSC_SMT_ADCL_FLSTN_BIT_START (1)
#define HISSC_SMT_ADCL_FLSTN_BIT_END (2)
#define HISSC_SMT_ADCL_DAC_BIAS_BIT_START (3)
#define HISSC_SMT_ADCL_DAC_BIAS_BIT_END (4)
#define HISSC_SMT_ADCL_CLK_DELAY_0_BIT_START (5)
#define HISSC_SMT_ADCL_CLK_DELAY_0_BIT_END (5)
#define HISSC_SMT_ADCL_CLK_DELAY_1_BIT_START (6)
#define HISSC_SMT_ADCL_CLK_DELAY_1_BIT_END (6)
#define HISSC_SMT_ADCL_CLK_DELAY_2_BIT_START (7)
#define HISSC_SMT_ADCL_CLK_DELAY_2_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW12_ADDR ((PAGE_SmartStarCODEC) + (0x1C6))
#define HISSC_SMT_ADCR_DWA_BPS_BIT_START (0)
#define HISSC_SMT_ADCR_DWA_BPS_BIT_END (0)
#define HISSC_SMT_ADCR_FLSTN_BIT_START (1)
#define HISSC_SMT_ADCR_FLSTN_BIT_END (2)
#define HISSC_SMT_ADCR_DAC_BIAS_BIT_START (3)
#define HISSC_SMT_ADCR_DAC_BIAS_BIT_END (4)
#define HISSC_SMT_ADCR_CLK_DELAY_0_BIT_START (5)
#define HISSC_SMT_ADCR_CLK_DELAY_0_BIT_END (5)
#define HISSC_SMT_ADCR_CLK_DELAY_1_BIT_START (6)
#define HISSC_SMT_ADCR_CLK_DELAY_1_BIT_END (6)
#define HISSC_SMT_ADCR_CLK_DELAY_2_BIT_START (7)
#define HISSC_SMT_ADCR_CLK_DELAY_2_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW13_ADDR ((PAGE_SmartStarCODEC) + (0x1C7))
#define HISSC_SMT_MIXOUT_HSR_BIT_START (0)
#define HISSC_SMT_MIXOUT_HSR_BIT_END (3)
#define HISSC_SMT_MIXOUT_HSL_BIT_START (4)
#define HISSC_SMT_MIXOUT_HSL_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW14_ADDR ((PAGE_SmartStarCODEC) + (0x1C8))
#define HISSC_SMT_CR_MIXF_BIT_START (0)
#define HISSC_SMT_CR_MIXF_BIT_END (3)
#define HISSC_SMT_MIXOUT_EAR_BIT_START (4)
#define HISSC_SMT_MIXOUT_EAR_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW15_ADDR ((PAGE_SmartStarCODEC) + (0x1C9))
#define HISSC_SMT_CP_DTC_3_BIT_START (0)
#define HISSC_SMT_CP_DTC_3_BIT_END (1)
#define HISSC_SMT_CP_DTC_2_BIT_START (2)
#define HISSC_SMT_CP_DTC_2_BIT_END (3)
#define HISSC_SMT_DACR_ICTRL_BIT_START (4)
#define HISSC_SMT_DACR_ICTRL_BIT_END (5)
#define HISSC_SMT_DACL_ICTRL_BIT_START (6)
#define HISSC_SMT_DACL_ICTRL_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW16_ADDR ((PAGE_SmartStarCODEC) + (0x1CA))
#define HISSC_SMT_CP_DR_CTRL_BIT_START (0)
#define HISSC_SMT_CP_DR_CTRL_BIT_END (1)
#define HISSC_SMT_CLASSG_REF_BIT_START (2)
#define HISSC_SMT_CLASSG_REF_BIT_END (3)
#define HISSC_SMT_CP_MODE_BIT_START (4)
#define HISSC_SMT_CP_MODE_BIT_END (5)
#define HISSC_SMT_EN_CP_MODE_BIT_START (6)
#define HISSC_SMT_EN_CP_MODE_BIT_END (6)
#define HISSC_SMT_HP_SOFT_EN_BIT_START (7)
#define HISSC_SMT_HP_SOFT_EN_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW17_ADDR ((PAGE_SmartStarCODEC) + (0x1CB))
#define HISSC_SMT_HSL_MIN_GAIN_BIT_START (0)
#define HISSC_SMT_HSL_MIN_GAIN_BIT_END (0)
#define HISSC_SMT_HSL_GAIN_BIT_START (1)
#define HISSC_SMT_HSL_GAIN_BIT_END (4)
#define HISSC_SMT_HSL_MUTE_BIT_START (5)
#define HISSC_SMT_HSL_MUTE_BIT_END (5)
#define HISSC_SMT_HS_LIT_LP_L_BIT_START (6)
#define HISSC_SMT_HS_LIT_LP_L_BIT_END (6)
#define HISSC_SMT_CODEC_ANA_RW18_ADDR ((PAGE_SmartStarCODEC) + (0x1CC))
#define HISSC_SMT_HSR_MIN_GAIN_BIT_START (0)
#define HISSC_SMT_HSR_MIN_GAIN_BIT_END (0)
#define HISSC_SMT_HSR_GAIN_BIT_START (1)
#define HISSC_SMT_HSR_GAIN_BIT_END (4)
#define HISSC_SMT_HSR_MUTE_BIT_START (5)
#define HISSC_SMT_HSR_MUTE_BIT_END (5)
#define HISSC_SMT_HS_LIT_LP_R_BIT_START (6)
#define HISSC_SMT_HS_LIT_LP_R_BIT_END (6)
#define HISSC_SMT_CODEC_ANA_RW19_ADDR ((PAGE_SmartStarCODEC) + (0x1CD))
#define HISSC_SMT_EAR_CM_CTRL_BIT_START (0)
#define HISSC_SMT_EAR_CM_CTRL_BIT_END (0)
#define HISSC_SMT_EAR_GAIN_BIT_START (1)
#define HISSC_SMT_EAR_GAIN_BIT_END (4)
#define HISSC_SMT_EAR_MUTE_BIT_START (5)
#define HISSC_SMT_EAR_MUTE_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW20_ADDR ((PAGE_SmartStarCODEC) + (0x1CE))
#define HISSC_SMT_POP_RAMP_CT_2_0_BIT_START (0)
#define HISSC_SMT_POP_RAMP_CT_2_0_BIT_END (2)
#define HISSC_SMT_POP_RAMP_CT_3_BIT_START (3)
#define HISSC_SMT_POP_RAMP_CT_3_BIT_END (3)
#define HISSC_SMT_POP_RAMP_CT_4_BIT_START (4)
#define HISSC_SMT_POP_RAMP_CT_4_BIT_END (4)
#define HISSC_SMT_CLK_DL_BIT_START (5)
#define HISSC_SMT_CLK_DL_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW21_ADDR ((PAGE_SmartStarCODEC) + (0x1CF))
#define HISSC_SMT_RST_N_R_BIT_START (0)
#define HISSC_SMT_RST_N_R_BIT_END (0)
#define HISSC_SMT_RST_N_L_BIT_START (1)
#define HISSC_SMT_RST_N_L_BIT_END (1)
#define HISSC_SMT_POP_DIS_BIT_START (2)
#define HISSC_SMT_POP_DIS_BIT_END (2)
#define HISSC_SMT_CLK_SEL_BIT_START (3)
#define HISSC_SMT_CLK_SEL_BIT_END (3)
#define HISSC_SMT_PDD_EN_BIT_START (4)
#define HISSC_SMT_PDD_EN_BIT_END (4)
#define HISSC_SMT_POP_NEW_BYPASS_BIT_START (5)
#define HISSC_SMT_POP_NEW_BYPASS_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW22_ADDR ((PAGE_SmartStarCODEC) + (0x1D0))
#define HISSC_SMT_MICB1_ADJ_BIT_START (0)
#define HISSC_SMT_MICB1_ADJ_BIT_END (2)
#define HISSC_SMT_HSMICB_ADJ_BIT_START (3)
#define HISSC_SMT_HSMICB_ADJ_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW23_ADDR ((PAGE_SmartStarCODEC) + (0x1D1))
#define HISSC_SMT_MBHD_ECO_EN_BIT_START (0)
#define HISSC_SMT_MBHD_ECO_EN_BIT_END (0)
#define HISSC_SMT_MICB1_DSCHG_BIT_START (1)
#define HISSC_SMT_MICB1_DSCHG_BIT_END (1)
#define HISSC_SMT_HSMICB_DSCHG_BIT_START (2)
#define HISSC_SMT_HSMICB_DSCHG_BIT_END (2)
#define HISSC_SMT_HSD_CTRL_0_BIT_START (3)
#define HISSC_SMT_HSD_CTRL_0_BIT_END (3)
#define HISSC_SMT_HSD_CTRL_1_BIT_START (4)
#define HISSC_SMT_HSD_CTRL_1_BIT_END (4)
#define HISSC_SMT_HSD_CTRL_2_BIT_START (5)
#define HISSC_SMT_HSD_CTRL_2_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW24_ADDR ((PAGE_SmartStarCODEC) + (0x1D2))
#define HISSC_SMT_MBHD_VREF_CTRL_1_0_BIT_START (0)
#define HISSC_SMT_MBHD_VREF_CTRL_1_0_BIT_END (1)
#define HISSC_SMT_MBHD_VREF_CTRL_3_2_BIT_START (2)
#define HISSC_SMT_MBHD_VREF_CTRL_3_2_BIT_END (3)
#define HISSC_SMT_MBHD_VREF_CTRL_6_4_BIT_START (4)
#define HISSC_SMT_MBHD_VREF_CTRL_6_4_BIT_END (6)
#define HISSC_SMT_MBHD_VREF_PD_BIT_START (7)
#define HISSC_SMT_MBHD_VREF_PD_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW25_ADDR ((PAGE_SmartStarCODEC) + (0x1D3))
#define HISSC_SMT_CP_DET_SEL_BIT_START (0)
#define HISSC_SMT_CP_DET_SEL_BIT_END (1)
#define HISSC_SMT_CP_DET_CLK_PD_BIT_START (2)
#define HISSC_SMT_CP_DET_CLK_PD_BIT_END (2)
#define HISSC_SMT_CP_CLK_PD_BIT_START (3)
#define HISSC_SMT_CP_CLK_PD_BIT_END (3)
#define HISSC_SMT_CP_SEL_BIT_START (4)
#define HISSC_SMT_CP_SEL_BIT_END (6)
#define HISSC_SMT_HS_SYS_CLK_PD_BIT_START (7)
#define HISSC_SMT_HS_SYS_CLK_PD_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW26_ADDR ((PAGE_SmartStarCODEC) + (0x1D4))
#define HISSC_SMT_DAC_CHOP_CLK_SEL_BIT_START (0)
#define HISSC_SMT_DAC_CHOP_CLK_SEL_BIT_END (1)
#define HISSC_SMT_ADC_CHOP_CLK_SEL_BIT_START (2)
#define HISSC_SMT_ADC_CHOP_CLK_SEL_BIT_END (3)
#define HISSC_SMT_DAC_CLK_SYS_EDGE_0_BIT_START (4)
#define HISSC_SMT_DAC_CLK_SYS_EDGE_0_BIT_END (4)
#define HISSC_SMT_DAC_CLK_SYS_EDGE_1_BIT_START (5)
#define HISSC_SMT_DAC_CLK_SYS_EDGE_1_BIT_END (5)
#define HISSC_SMT_ADC_CLK_SYS_EDGE_0_BIT_START (6)
#define HISSC_SMT_ADC_CLK_SYS_EDGE_0_BIT_END (6)
#define HISSC_SMT_ADC_CLK_SYS_EDGE_1_BIT_START (7)
#define HISSC_SMT_ADC_CLK_SYS_EDGE_1_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW27_ADDR ((PAGE_SmartStarCODEC) + (0x1D5))
#define HISSC_SMT_CTCM_CHOP_BPS_BIT_START (0)
#define HISSC_SMT_CTCM_CHOP_BPS_BIT_END (0)
#define HISSC_SMT_MICPGA_CHOP_BPS_BIT_START (1)
#define HISSC_SMT_MICPGA_CHOP_BPS_BIT_END (1)
#define HISSC_SMT_LINEIN_CHOP_BPS_BIT_START (2)
#define HISSC_SMT_LINEIN_CHOP_BPS_BIT_END (2)
#define HISSC_SMT_ADC_SDM_CHOP_BPS_BIT_START (3)
#define HISSC_SMT_ADC_SDM_CHOP_BPS_BIT_END (3)
#define HISSC_SMT_RX_CHOP_BPS_BIT_START (4)
#define HISSC_SMT_RX_CHOP_BPS_BIT_END (4)
#define HISSC_SMT_CODEC_ANA_RW28_ADDR ((PAGE_SmartStarCODEC) + (0x1D6))
#define HISSC_SMT_HS_CHOP_BPS_BIT_START (0)
#define HISSC_SMT_HS_CHOP_BPS_BIT_END (0)
#define HISSC_SMT_EAR_CLD_CHOP_BPS_BIT_START (1)
#define HISSC_SMT_EAR_CLD_CHOP_BPS_BIT_END (1)
#define HISSC_SMT_DAC_CHOP_BPS_BIT_START (2)
#define HISSC_SMT_DAC_CHOP_BPS_BIT_END (2)
#define HISSC_SMT_TX_CHOP_BPS_BIT_START (3)
#define HISSC_SMT_TX_CHOP_BPS_BIT_END (3)
#define HISSC_SMT_CODEC_ANA_RW29_ADDR ((PAGE_SmartStarCODEC) + (0x1D7))
#define HISSC_SMT_IB05_MIXER_HP_BIT_START (0)
#define HISSC_SMT_IB05_MIXER_HP_BIT_END (2)
#define HISSC_SMT_IB05_HP_BIT_START (3)
#define HISSC_SMT_IB05_HP_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW30_ADDR ((PAGE_SmartStarCODEC) + (0x1D8))
#define HISSC_SMT_IB05_ADC_OPA1_BIT_START (0)
#define HISSC_SMT_IB05_ADC_OPA1_BIT_END (2)
#define HISSC_SMT_IB05_DAC_BIT_START (3)
#define HISSC_SMT_IB05_DAC_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW31_ADDR ((PAGE_SmartStarCODEC) + (0x1D9))
#define HISSC_SMT_IB05_ADC_COMP_BIT_START (0)
#define HISSC_SMT_IB05_ADC_COMP_BIT_END (2)
#define HISSC_SMT_IB05_ADC_OPA2_BIT_START (3)
#define HISSC_SMT_IB05_ADC_OPA2_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW32_ADDR ((PAGE_SmartStarCODEC) + (0x1DA))
#define HISSC_SMT_IB05_MICBIAS_BIT_START (0)
#define HISSC_SMT_IB05_MICBIAS_BIT_END (2)
#define HISSC_SMT_IB05_ADC_LINEIN_BIT_START (3)
#define HISSC_SMT_IB05_ADC_LINEIN_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW33_ADDR ((PAGE_SmartStarCODEC) + (0x1DB))
#define HISSC_SMT_IB05_AUXMIC_BIT_START (0)
#define HISSC_SMT_IB05_AUXMIC_BIT_END (2)
#define HISSC_SMT_IB05_REV_BIT_START (3)
#define HISSC_SMT_IB05_REV_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW34_ADDR ((PAGE_SmartStarCODEC) + (0x1DC))
#define HISSC_SMT_IB05_MIXER_EAR_BIT_START (0)
#define HISSC_SMT_IB05_MIXER_EAR_BIT_END (2)
#define HISSC_SMT_IB05_MAINMIC_BIT_START (3)
#define HISSC_SMT_IB05_MAINMIC_BIT_END (5)
#define HISSC_SMT_CODEC_ANA_RW35_ADDR ((PAGE_SmartStarCODEC) + (0x1DD))
#define HISSC_SMT_CODEC_BIAS_ADJ_BIT_START (0)
#define HISSC_SMT_CODEC_BIAS_ADJ_BIT_END (0)
#define HISSC_SMT_IB05_EAR_BIT_START (1)
#define HISSC_SMT_IB05_EAR_BIT_END (3)
#define HISSC_SMT_CODEC_ANA_RW36_ADDR ((PAGE_SmartStarCODEC) + (0x1DE))
#define HISSC_SMT_ANALOG_LOOP_BIT_START (0)
#define HISSC_SMT_ANALOG_LOOP_BIT_END (0)
#define HISSC_SMT_CODEC_ANA_RW37_ADDR ((PAGE_SmartStarCODEC) + (0x1DF))
#define HISSC_SMT_CP_DET_PU_BIT_START (0)
#define HISSC_SMT_CP_DET_PU_BIT_END (0)
#define HISSC_SMT_CP_PU_BIT_START (1)
#define HISSC_SMT_CP_PU_BIT_END (1)
#define HISSC_SMT_HP_BIAS_PU_BIT_START (2)
#define HISSC_SMT_HP_BIAS_PU_BIT_END (2)
#define HISSC_SMT_CODEC_ANA_RW38_ADDR ((PAGE_SmartStarCODEC) + (0x1E0))
#define HISSC_SMT_DACR_PU_BIT_START (0)
#define HISSC_SMT_DACR_PU_BIT_END (0)
#define HISSC_SMT_DACL_PU_BIT_START (1)
#define HISSC_SMT_DACL_PU_BIT_END (1)
#define HISSC_SMT_CODEC_ANA_RW39_ADDR ((PAGE_SmartStarCODEC) + (0x1E1))
#define HISSC_SMT_EAR_PU_BIT_START (0)
#define HISSC_SMT_EAR_PU_BIT_END (0)
#define HISSC_SMT_MIXOUT_EAR_PU_BIT_START (1)
#define HISSC_SMT_MIXOUT_EAR_PU_BIT_END (1)
#define HISSC_SMT_CODEC_ANA_RW40_ADDR ((PAGE_SmartStarCODEC) + (0x1E2))
#define HISSC_SMT_CODEC_ANA_REG40_BIT_START (0)
#define HISSC_SMT_CODEC_ANA_REG40_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RO01_ADDR ((PAGE_SmartStarCODEC) + (0x1E3))
#define HISSC_SMT_CODEC_ANA_RO01_BIT_START (0)
#define HISSC_SMT_CODEC_ANA_RO01_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RO02_ADDR ((PAGE_SmartStarCODEC) + (0x1E4))
#define HISSC_SMT_CODEC_ANA_RO02_BIT_START (0)
#define HISSC_SMT_CODEC_ANA_RO02_BIT_END (7)
#define HISSC_SMT_CODEC_ANA_RW41_ADDR ((PAGE_SmartStarCODEC) + (0x1E5))
#define HISSC_SMT_CODEC_ANA_RW42_ADDR ((PAGE_SmartStarCODEC) + (0x1E6))
#define HISSC_PMU_CODEC_CLASSD_CTRL3_ADDR ((PAGE_PMCTRL) + (0x6B))
#define HISSC_PMU_CODEC_CLASSD_DRV_EN_BIT (4)
#define HISSC_PMU_CODEC_EN_CLASSD_INT_BIT (3)
#define HISSC_PMU_CODEC_CLASSD_CTRL1_ADDR ((PAGE_PMCTRL) + (0x69))
#define HISSC_PMU_CODEC_CLASSD_GAIN_BIT_START (0)
#define HISSC_PMU_CODEC_CLASSD_GAIN_BIT_END (1)
#define HISSC_PMU_CODEC_CLASSD_I_OCP_BIT_START (2)
#define HISSC_PMU_CODEC_CLASSD_I_OCP_BIT_END (3)
#define HISSC_PMU_CODEC_CLASSD_MUTE_SEL_BIT (4)
#define HISSC_PMU_CODEC_CLASSD_MUTE_BIT (5)
#define HISSC_PSCTRL_CLKEN12_ADDR ((PAGE_PeriSCTRL) + SOC_PERI_SCTRL_SC_PERIPH_CLKEN12_ADDR(0))
#define HISSC_CODEC_SOC_BIT_START (SOC_PERI_SCTRL_SC_PERIPH_CLKEN12_periph_clken12_codec_soc_START)
#define HISSC_PSCTRL_CLKEN1_ADDR ((PAGE_PeriSCTRL) + SOC_PERI_SCTRL_SC_PERIPH_CLKEN1_ADDR(0))
#define HISSC_CLKEN1_DIGACODEC_BIT_START (SOC_PERI_SCTRL_SC_PERIPH_CLKEN1_periph_clken1_digacodec_START)
#define HISSC_PSCTRL_RSTDIS1_ADDR ((PAGE_PeriSCTRL) + SOC_PERI_SCTRL_SC_PERIPH_RSTDIS1_ADDR(0))
#define HISSC_RSTDIS1_DIGACODE_BIT_START (SOC_PERI_SCTRL_SC_PERIPH_RSTDIS1_periph_rstdis1_digacodec_START)
#define HISSC_PSCTRL_RSTDIS2_ADDR ((PAGE_PeriSCTRL) + SOC_PERI_SCTRL_SC_PERIPH_RSTDIS2_ADDR(0))
#define HISSC_RSTDIS2_ABB_BIT_START (SOC_PERI_SCTRL_SC_PERIPH_RSTEN2_periph_rsten2_abb_START)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
