
hardware_verification.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009dc  0800d668  0800d668  0000e668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e044  0800e044  000101e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e044  0800e044  0000f044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e04c  0800e04c  000101e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e04c  0800e04c  0000f04c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e050  0800e050  0000f050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800e054  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dc4  200001e0  0800e234  000101e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fa4  0800e234  00010fa4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dd75  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004570  00000000  00000000  0002df85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  000324f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a3  00000000  00000000  00033f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c562  00000000  00000000  0003543b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022779  00000000  00000000  0006199d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b773  00000000  00000000  00084116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018f889  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000839c  00000000  00000000  0018f8cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00197c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d64c 	.word	0x0800d64c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d64c 	.word	0x0800d64c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <SetPixel_BGR>:
/****************************************************
 * BGR-Corrected Pixel Setter
 * Your LED STRIP uses (B, G, R)
 ****************************************************/
void SetPixel_BGR(uint16_t index, uint8_t r, uint8_t g, uint8_t b)
{
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af02      	add	r7, sp, #8
 8000efa:	4604      	mov	r4, r0
 8000efc:	4608      	mov	r0, r1
 8000efe:	4611      	mov	r1, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	4623      	mov	r3, r4
 8000f04:	80fb      	strh	r3, [r7, #6]
 8000f06:	4603      	mov	r3, r0
 8000f08:	717b      	strb	r3, [r7, #5]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	713b      	strb	r3, [r7, #4]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	70fb      	strb	r3, [r7, #3]
    WS28XX_SetPixel_RGB(&ws_led, index, b, g, r);
 8000f12:	7938      	ldrb	r0, [r7, #4]
 8000f14:	78fa      	ldrb	r2, [r7, #3]
 8000f16:	88f9      	ldrh	r1, [r7, #6]
 8000f18:	797b      	ldrb	r3, [r7, #5]
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	4803      	ldr	r0, [pc, #12]	@ (8000f2c <SetPixel_BGR+0x38>)
 8000f20:	f001 ff64 	bl	8002dec <WS28XX_SetPixel_RGB>
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd90      	pop	{r4, r7, pc}
 8000f2c:	200001fc 	.word	0x200001fc

08000f30 <init_grow_leds>:

/****************************************************
 * Initialization
 ****************************************************/
void init_grow_leds(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b090      	sub	sp, #64	@ 0x40
 8000f34:	af00      	add	r7, sp, #0
    WS28XX_Init(&ws_led, &htim3, TIM_CHANNEL_3, WS_LED_COUNT);
 8000f36:	2314      	movs	r3, #20
 8000f38:	2208      	movs	r2, #8
 8000f3a:	490c      	ldr	r1, [pc, #48]	@ (8000f6c <init_grow_leds+0x3c>)
 8000f3c:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <init_grow_leds+0x40>)
 8000f3e:	f001 ff23 	bl	8002d88 <WS28XX_Init>

    char dbg[64];
    sprintf(dbg, "GROW: init leds=%d bright=%d\r\n",
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <init_grow_leds+0x44>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	4638      	mov	r0, r7
 8000f48:	2214      	movs	r2, #20
 8000f4a:	490b      	ldr	r1, [pc, #44]	@ (8000f78 <init_grow_leds+0x48>)
 8000f4c:	f009 fd8c 	bl	800aa68 <siprintf>
            WS_LED_COUNT, WS_LED_BRIGHTNESS);
    Debug_Print(dbg);
 8000f50:	463b      	mov	r3, r7
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fe34 	bl	8002bc0 <Debug_Print>

    update_grow_leds(WS_LED_BRIGHTNESS);
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <init_grow_leds+0x44>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 f80d 	bl	8000f7c <update_grow_leds>
}
 8000f62:	bf00      	nop
 8000f64:	3740      	adds	r7, #64	@ 0x40
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000b40 	.word	0x20000b40
 8000f70:	200001fc 	.word	0x200001fc
 8000f74:	20000000 	.word	0x20000000
 8000f78:	0800d668 	.word	0x0800d668

08000f7c <update_grow_leds>:

/****************************************************
 * MAIN GROW MODE  PURPLE (Red + Blue)
 ****************************************************/
void update_grow_leds(uint8_t brightness)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
    WS_LED_BRIGHTNESS = brightness;
 8000f86:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <update_grow_leds+0x3c>)
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	7013      	strb	r3, [r2, #0]

    // PURPLE = RED + BLUE
    for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	81fb      	strh	r3, [r7, #14]
 8000f90:	e008      	b.n	8000fa4 <update_grow_leds+0x28>
    {
        SetPixel_BGR(i, brightness, 0, brightness);
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	79f9      	ldrb	r1, [r7, #7]
 8000f96:	89f8      	ldrh	r0, [r7, #14]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f7ff ffab 	bl	8000ef4 <SetPixel_BGR>
    for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	81fb      	strh	r3, [r7, #14]
 8000fa4:	89fb      	ldrh	r3, [r7, #14]
 8000fa6:	2b13      	cmp	r3, #19
 8000fa8:	d9f3      	bls.n	8000f92 <update_grow_leds+0x16>
    }
    WS28XX_Update(&ws_led);
 8000faa:	4804      	ldr	r0, [pc, #16]	@ (8000fbc <update_grow_leds+0x40>)
 8000fac:	f001 ff51 	bl	8002e52 <WS28XX_Update>
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000000 	.word	0x20000000
 8000fbc:	200001fc 	.word	0x200001fc

08000fc0 <set_grow_purple>:

/****************************************************
 * Explicit purple intensity mode
 ****************************************************/
void set_grow_purple(uint8_t intensity)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b094      	sub	sp, #80	@ 0x50
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
    for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8000fd0:	e00b      	b.n	8000fea <set_grow_purple+0x2a>
    {
        SetPixel_BGR(i, intensity, 0, intensity);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	79f9      	ldrb	r1, [r7, #7]
 8000fd6:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f7ff ff8a 	bl	8000ef4 <SetPixel_BGR>
    for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8000fe0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8000fea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000fee:	2b13      	cmp	r3, #19
 8000ff0:	d9ef      	bls.n	8000fd2 <set_grow_purple+0x12>
    }

    WS28XX_Update(&ws_led);
 8000ff2:	4809      	ldr	r0, [pc, #36]	@ (8001018 <set_grow_purple+0x58>)
 8000ff4:	f001 ff2d 	bl	8002e52 <WS28XX_Update>

    char dbg[64];
    sprintf(dbg, "GROW: PURPLE intensity=%d\r\n", intensity);
 8000ff8:	79fa      	ldrb	r2, [r7, #7]
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	4907      	ldr	r1, [pc, #28]	@ (800101c <set_grow_purple+0x5c>)
 8001000:	4618      	mov	r0, r3
 8001002:	f009 fd31 	bl	800aa68 <siprintf>
    Debug_Print(dbg);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4618      	mov	r0, r3
 800100c:	f001 fdd8 	bl	8002bc0 <Debug_Print>
}
 8001010:	bf00      	nop
 8001012:	3750      	adds	r7, #80	@ 0x50
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	200001fc 	.word	0x200001fc
 800101c:	0800d688 	.word	0x0800d688

08001020 <flash_error_led>:

/****************************************************
 * Flash RED for errors
 ****************************************************/
void flash_error_led(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
    Debug_Print("GROW: flash_error_led START\r\n");
 8001026:	481f      	ldr	r0, [pc, #124]	@ (80010a4 <flash_error_led+0x84>)
 8001028:	f001 fdca 	bl	8002bc0 <Debug_Print>

    for (int cycle = 0; cycle < 5; cycle++)
 800102c:	2300      	movs	r3, #0
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	e02d      	b.n	800108e <flash_error_led+0x6e>
    {
        // RED
        for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8001032:	2300      	movs	r3, #0
 8001034:	807b      	strh	r3, [r7, #2]
 8001036:	e009      	b.n	800104c <flash_error_led+0x2c>
            SetPixel_BGR(i, WS_LED_BRIGHTNESS, 0, 0);
 8001038:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <flash_error_led+0x88>)
 800103a:	7819      	ldrb	r1, [r3, #0]
 800103c:	8878      	ldrh	r0, [r7, #2]
 800103e:	2300      	movs	r3, #0
 8001040:	2200      	movs	r2, #0
 8001042:	f7ff ff57 	bl	8000ef4 <SetPixel_BGR>
        for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8001046:	887b      	ldrh	r3, [r7, #2]
 8001048:	3301      	adds	r3, #1
 800104a:	807b      	strh	r3, [r7, #2]
 800104c:	887b      	ldrh	r3, [r7, #2]
 800104e:	2b13      	cmp	r3, #19
 8001050:	d9f2      	bls.n	8001038 <flash_error_led+0x18>

        WS28XX_Update(&ws_led);
 8001052:	4816      	ldr	r0, [pc, #88]	@ (80010ac <flash_error_led+0x8c>)
 8001054:	f001 fefd 	bl	8002e52 <WS28XX_Update>
        HAL_Delay(250);
 8001058:	20fa      	movs	r0, #250	@ 0xfa
 800105a:	f001 ffd9 	bl	8003010 <HAL_Delay>

        // OFF
        for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 800105e:	2300      	movs	r3, #0
 8001060:	803b      	strh	r3, [r7, #0]
 8001062:	e008      	b.n	8001076 <flash_error_led+0x56>
            SetPixel_BGR(i, 0, 0, 0);
 8001064:	8838      	ldrh	r0, [r7, #0]
 8001066:	2300      	movs	r3, #0
 8001068:	2200      	movs	r2, #0
 800106a:	2100      	movs	r1, #0
 800106c:	f7ff ff42 	bl	8000ef4 <SetPixel_BGR>
        for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8001070:	883b      	ldrh	r3, [r7, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	803b      	strh	r3, [r7, #0]
 8001076:	883b      	ldrh	r3, [r7, #0]
 8001078:	2b13      	cmp	r3, #19
 800107a:	d9f3      	bls.n	8001064 <flash_error_led+0x44>

        WS28XX_Update(&ws_led);
 800107c:	480b      	ldr	r0, [pc, #44]	@ (80010ac <flash_error_led+0x8c>)
 800107e:	f001 fee8 	bl	8002e52 <WS28XX_Update>
        HAL_Delay(200);
 8001082:	20c8      	movs	r0, #200	@ 0xc8
 8001084:	f001 ffc4 	bl	8003010 <HAL_Delay>
    for (int cycle = 0; cycle < 5; cycle++)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3301      	adds	r3, #1
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b04      	cmp	r3, #4
 8001092:	ddce      	ble.n	8001032 <flash_error_led+0x12>
    }

    Debug_Print("GROW: flash_error_led DONE\r\n");
 8001094:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <flash_error_led+0x90>)
 8001096:	f001 fd93 	bl	8002bc0 <Debug_Print>
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	0800d6a4 	.word	0x0800d6a4
 80010a8:	20000000 	.word	0x20000000
 80010ac:	200001fc 	.word	0x200001fc
 80010b0:	0800d6c4 	.word	0x0800d6c4

080010b4 <grow_set_brightness>:

/****************************************************
 * NEW  Generic brightness setter
 ****************************************************/
void grow_set_brightness(uint8_t brightness)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
    update_grow_leds(brightness);
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff5b 	bl	8000f7c <update_grow_leds>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <grow_dim_to_safe>:

/****************************************************
 * NEW  Safe dimming
 ****************************************************/
void grow_dim_to_safe(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
    uint8_t safe_level = 120;
 80010d6:	2378      	movs	r3, #120	@ 0x78
 80010d8:	71fb      	strb	r3, [r7, #7]
    update_grow_leds(safe_level);
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff4d 	bl	8000f7c <update_grow_leds>

    Debug_Print("GROW: dimmed to safe brightness (120)\r\n");
 80010e2:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <grow_dim_to_safe+0x20>)
 80010e4:	f001 fd6c 	bl	8002bc0 <Debug_Print>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	0800d6e4 	.word	0x0800d6e4

080010f4 <grow_full_brightness>:

/****************************************************
 * NEW  Full brightness
 ****************************************************/
void grow_full_brightness(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
    update_grow_leds(255);
 80010f8:	20ff      	movs	r0, #255	@ 0xff
 80010fa:	f7ff ff3f 	bl	8000f7c <update_grow_leds>
    Debug_Print("GROW: full brightness (255)\r\n");
 80010fe:	4802      	ldr	r0, [pc, #8]	@ (8001108 <grow_full_brightness+0x14>)
 8001100:	f001 fd5e 	bl	8002bc0 <Debug_Print>
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	0800d70c 	.word	0x0800d70c

0800110c <GrowLight_CurrentLimit_Callback>:

/****************************************************
 * REQUIRED CALLBACK for overcurrent protection
 ****************************************************/
void GrowLight_CurrentLimit_Callback(float current_mA)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	ed87 0a01 	vstr	s0, [r7, #4]
    Debug_Print("WARNING: Overcurrent detected! Limiting brightness...\r\n");
 8001116:	4804      	ldr	r0, [pc, #16]	@ (8001128 <GrowLight_CurrentLimit_Callback+0x1c>)
 8001118:	f001 fd52 	bl	8002bc0 <Debug_Print>

    grow_dim_to_safe();
 800111c:	f7ff ffd8 	bl	80010d0 <grow_dim_to_safe>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	0800d72c 	.word	0x0800d72c

0800112c <INA219_WriteRegister>:

// Cached reading
static INA219_Data_t last_read;

static void INA219_WriteRegister(uint8_t reg, uint16_t value)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af02      	add	r7, sp, #8
 8001132:	4603      	mov	r3, r0
 8001134:	460a      	mov	r2, r1
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	4613      	mov	r3, r2
 800113a:	80bb      	strh	r3, [r7, #4]
    uint8_t buf[3];
    buf[0] = reg;
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	733b      	strb	r3, [r7, #12]
    buf[1] = value >> 8;
 8001140:	88bb      	ldrh	r3, [r7, #4]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	b29b      	uxth	r3, r3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	737b      	strb	r3, [r7, #13]
    buf[2] = value & 0xFF;
 800114a:	88bb      	ldrh	r3, [r7, #4]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDRESS, buf, 3, HAL_MAX_DELAY);
 8001150:	f107 020c 	add.w	r2, r7, #12
 8001154:	f04f 33ff 	mov.w	r3, #4294967295
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2303      	movs	r3, #3
 800115c:	2180      	movs	r1, #128	@ 0x80
 800115e:	4803      	ldr	r0, [pc, #12]	@ (800116c <INA219_WriteRegister+0x40>)
 8001160:	f003 ff88 	bl	8005074 <HAL_I2C_Master_Transmit>
}
 8001164:	bf00      	nop
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000aec 	.word	0x20000aec

08001170 <INA219_ReadRegister>:

static uint16_t INA219_ReadRegister(uint8_t reg)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af02      	add	r7, sp, #8
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[2];
    HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDRESS, &reg, 1, HAL_MAX_DELAY);
 800117a:	1dfa      	adds	r2, r7, #7
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2301      	movs	r3, #1
 8001184:	2180      	movs	r1, #128	@ 0x80
 8001186:	480d      	ldr	r0, [pc, #52]	@ (80011bc <INA219_ReadRegister+0x4c>)
 8001188:	f003 ff74 	bl	8005074 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, INA219_ADDRESS, buf, 2, HAL_MAX_DELAY);
 800118c:	f107 020c 	add.w	r2, r7, #12
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2302      	movs	r3, #2
 8001198:	2180      	movs	r1, #128	@ 0x80
 800119a:	4808      	ldr	r0, [pc, #32]	@ (80011bc <INA219_ReadRegister+0x4c>)
 800119c:	f004 f882 	bl	80052a4 <HAL_I2C_Master_Receive>
    return (buf[0] << 8) | buf[1];
 80011a0:	7b3b      	ldrb	r3, [r7, #12]
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	b21a      	sxth	r2, r3
 80011a8:	7b7b      	ldrb	r3, [r7, #13]
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	b29b      	uxth	r3, r3
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000aec 	.word	0x20000aec

080011c0 <INA219_Init>:

void INA219_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
    Debug_Print("INA219: Initializing...\r\n");
 80011c4:	4809      	ldr	r0, [pc, #36]	@ (80011ec <INA219_Init+0x2c>)
 80011c6:	f001 fcfb 	bl	8002bc0 <Debug_Print>

    // Set calibration register
    INA219_WriteRegister(INA219_CALIB_REG, calibrationValue);
 80011ca:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <INA219_Init+0x30>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	4619      	mov	r1, r3
 80011d0:	2005      	movs	r0, #5
 80011d2:	f7ff ffab 	bl	800112c <INA219_WriteRegister>

    // Config: Shunt & bus, continuous mode
    INA219_WriteRegister(INA219_CONFIG_REG,
 80011d6:	f240 119f 	movw	r1, #415	@ 0x19f
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff ffa6 	bl	800112c <INA219_WriteRegister>
        0x019F);  // 32V, 2A, 12-bit samples

    Debug_Print("INA219: Ready.\r\n");
 80011e0:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <INA219_Init+0x34>)
 80011e2:	f001 fced 	bl	8002bc0 <Debug_Print>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	0800d764 	.word	0x0800d764
 80011f0:	20000002 	.word	0x20000002
 80011f4:	0800d780 	.word	0x0800d780

080011f8 <INA219_Read>:

void INA219_Read(INA219_Data_t *out)
{
 80011f8:	b590      	push	{r4, r7, lr}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
    uint16_t rawShunt = INA219_ReadRegister(INA219_SHUNT_REG);
 8001200:	2001      	movs	r0, #1
 8001202:	f7ff ffb5 	bl	8001170 <INA219_ReadRegister>
 8001206:	4603      	mov	r3, r0
 8001208:	81fb      	strh	r3, [r7, #14]
    uint16_t rawBus   = INA219_ReadRegister(INA219_BUS_REG);
 800120a:	2002      	movs	r0, #2
 800120c:	f7ff ffb0 	bl	8001170 <INA219_ReadRegister>
 8001210:	4603      	mov	r3, r0
 8001212:	81bb      	strh	r3, [r7, #12]
    uint16_t rawCurrent = INA219_ReadRegister(INA219_CURRENT_REG);
 8001214:	2004      	movs	r0, #4
 8001216:	f7ff ffab 	bl	8001170 <INA219_ReadRegister>
 800121a:	4603      	mov	r3, r0
 800121c:	817b      	strh	r3, [r7, #10]
    uint16_t rawPower = INA219_ReadRegister(INA219_POWER_REG);
 800121e:	2003      	movs	r0, #3
 8001220:	f7ff ffa6 	bl	8001170 <INA219_ReadRegister>
 8001224:	4603      	mov	r3, r0
 8001226:	813b      	strh	r3, [r7, #8]

    out->shunt_mV = (float)rawShunt * 0.01f;
 8001228:	89fb      	ldrh	r3, [r7, #14]
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001232:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80012c0 <INA219_Read+0xc8>
 8001236:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	edc3 7a00 	vstr	s15, [r3]
    out->bus_V    = (float)(rawBus >> 3) * 0.004f;
 8001240:	89bb      	ldrh	r3, [r7, #12]
 8001242:	08db      	lsrs	r3, r3, #3
 8001244:	b29b      	uxth	r3, r3
 8001246:	ee07 3a90 	vmov	s15, r3
 800124a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80012c4 <INA219_Read+0xcc>
 8001252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	edc3 7a01 	vstr	s15, [r3, #4]
    out->current_mA = (float)rawCurrent * 0.1f;
 800125c:	897b      	ldrh	r3, [r7, #10]
 800125e:	ee07 3a90 	vmov	s15, r3
 8001262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001266:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80012c8 <INA219_Read+0xd0>
 800126a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edc3 7a02 	vstr	s15, [r3, #8]
    out->power_mW = (float)rawPower * 2.0f;
 8001274:	893b      	ldrh	r3, [r7, #8]
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800127e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	edc3 7a03 	vstr	s15, [r3, #12]

    last_read = *out;
 8001288:	4a10      	ldr	r2, [pc, #64]	@ (80012cc <INA219_Read+0xd4>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4614      	mov	r4, r2
 800128e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001290:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // ==========================
    // OVERCURRENT CHECK
    // ==========================
    if (out->current_mA >= INA219_MAX_CURRENT_MA)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	edd3 7a02 	vldr	s15, [r3, #8]
 800129a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80012d0 <INA219_Read+0xd8>
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	da00      	bge.n	80012aa <INA219_Read+0xb2>
    {
        GrowLight_CurrentLimit_Callback(out->current_mA);
    }
}
 80012a8:	e006      	b.n	80012b8 <INA219_Read+0xc0>
        GrowLight_CurrentLimit_Callback(out->current_mA);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80012b0:	eeb0 0a67 	vmov.f32	s0, s15
 80012b4:	f7ff ff2a 	bl	800110c <GrowLight_CurrentLimit_Callback>
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd90      	pop	{r4, r7, pc}
 80012c0:	3c23d70a 	.word	0x3c23d70a
 80012c4:	3b83126f 	.word	0x3b83126f
 80012c8:	3dcccccd 	.word	0x3dcccccd
 80012cc:	20000a78 	.word	0x20000a78
 80012d0:	44480000 	.word	0x44480000

080012d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d8:	f001 fe1e 	bl	8002f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012dc:	f000 f868 	bl	80013b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e0:	f000 fa62 	bl	80017a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80012e4:	f000 fa42 	bl	800176c <MX_DMA_Init>
  MX_ADC1_Init();
 80012e8:	f000 f8b4 	bl	8001454 <MX_ADC1_Init>
  MX_I2C1_Init();
 80012ec:	f000 f928 	bl	8001540 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80012f0:	f000 f9dc 	bl	80016ac <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80012f4:	f000 f964 	bl	80015c0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80012f8:	f000 fa08 	bl	800170c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, LED_STATUS_Pin|RELAY_OUTPUT_Pin, GPIO_PIN_RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001302:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001306:	f003 fe01 	bl	8004f0c <HAL_GPIO_WritePin>

  // ========== MODULE INITIALIZATION ==========
      Debug_Print("System Boot...\r\n");
 800130a:	4820      	ldr	r0, [pc, #128]	@ (800138c <main+0xb8>)
 800130c:	f001 fc58 	bl	8002bc0 <Debug_Print>

      MoistureSensor_Init();
 8001310:	f000 fb2a 	bl	8001968 <MoistureSensor_Init>
      Pump_Init();
 8001314:	f000 fbc8 	bl	8001aa8 <Pump_Init>

      // ----- GROW LED TEST SEQUENCE -----
      init_grow_leds();                // 1) init + show blue
 8001318:	f7ff fe0a 	bl	8000f30 <init_grow_leds>

      INA219_Init();
 800131c:	f7ff ff50 	bl	80011c0 <INA219_Init>

      Debug_Print("All Modules Initialized.\r\n");
 8001320:	481b      	ldr	r0, [pc, #108]	@ (8001390 <main+0xbc>)
 8001322:	f001 fc4d 	bl	8002bc0 <Debug_Print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      /* USER CODE BEGIN WHILE */
      // ----- STATE + UART + RTOS SETUP -----
      State_Init();        // sets AUTO mode, WET, no FAIL, LED purple
 8001326:	f001 f8cd 	bl	80024c4 <State_Init>

      UART_Init();         // starts UART1 RX interrupt for command parsing
 800132a:	f001 fa75 	bl	8002818 <UART_Init>

      RTOS_Init();
 800132e:	f000 fc23 	bl	8001b78 <RTOS_Init>
      UQ_Init();
 8001332:	f001 fc95 	bl	8002c60 <UQ_Init>


      // Add tasks: (function, initialState, period_ms)
      // Period values assume your RTOS template uses ms units.
      RTOS_AddTask(Task_UART,      1, 500);   // every 50 ms
 8001336:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800133a:	2101      	movs	r1, #1
 800133c:	4815      	ldr	r0, [pc, #84]	@ (8001394 <main+0xc0>)
 800133e:	f000 fc4f 	bl	8001be0 <RTOS_AddTask>
      RTOS_AddTask(Task_Moisture,  1, 5000);   // every 5000 ms
 8001342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001346:	2101      	movs	r1, #1
 8001348:	4813      	ldr	r0, [pc, #76]	@ (8001398 <main+0xc4>)
 800134a:	f000 fc49 	bl	8001be0 <RTOS_AddTask>
      RTOS_AddTask(Task_INA219,    1, 5000);   // every 5000 ms
 800134e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001352:	2101      	movs	r1, #1
 8001354:	4811      	ldr	r0, [pc, #68]	@ (800139c <main+0xc8>)
 8001356:	f000 fc43 	bl	8001be0 <RTOS_AddTask>
      RTOS_AddTask(Task_Pump,      1, 5000);   // every 200 ms
 800135a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800135e:	2101      	movs	r1, #1
 8001360:	480f      	ldr	r0, [pc, #60]	@ (80013a0 <main+0xcc>)
 8001362:	f000 fc3d 	bl	8001be0 <RTOS_AddTask>
      RTOS_AddTask(Task_LED,       1, 10000);   // every 200 ms
 8001366:	f242 7210 	movw	r2, #10000	@ 0x2710
 800136a:	2101      	movs	r1, #1
 800136c:	480d      	ldr	r0, [pc, #52]	@ (80013a4 <main+0xd0>)
 800136e:	f000 fc37 	bl	8001be0 <RTOS_AddTask>
      RTOS_AddTask(Task_Heartbeat, 1, 2000);  // every 2 s (debug)
 8001372:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001376:	2101      	movs	r1, #1
 8001378:	480b      	ldr	r0, [pc, #44]	@ (80013a8 <main+0xd4>)
 800137a:	f000 fc31 	bl	8001be0 <RTOS_AddTask>

      Debug_Print("RTOS: Tasks registered\r\n");
 800137e:	480b      	ldr	r0, [pc, #44]	@ (80013ac <main+0xd8>)
 8001380:	f001 fc1e 	bl	8002bc0 <Debug_Print>



      while (1)
      {
    	  RTOS_Run();// small CPU break
 8001384:	f000 fc84 	bl	8001c90 <RTOS_Run>
 8001388:	e7fc      	b.n	8001384 <main+0xb0>
 800138a:	bf00      	nop
 800138c:	0800d794 	.word	0x0800d794
 8001390:	0800d7a8 	.word	0x0800d7a8
 8001394:	08001d1d 	.word	0x08001d1d
 8001398:	08001d29 	.word	0x08001d29
 800139c:	08001ddd 	.word	0x08001ddd
 80013a0:	08001de9 	.word	0x08001de9
 80013a4:	08001dff 	.word	0x08001dff
 80013a8:	08001e0d 	.word	0x08001e0d
 80013ac:	0800d7c4 	.word	0x0800d7c4

080013b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b096      	sub	sp, #88	@ 0x58
 80013b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	2244      	movs	r2, #68	@ 0x44
 80013bc:	2100      	movs	r1, #0
 80013be:	4618      	mov	r0, r3
 80013c0:	f009 fbe5 	bl	800ab8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c4:	463b      	mov	r3, r7
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
 80013d0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013d2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013d6:	f004 fba7 	bl	8005b28 <HAL_PWREx_ControlVoltageScaling>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013e0:	f000 fa4a 	bl	8001878 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013e4:	2302      	movs	r3, #2
 80013e6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ee:	2310      	movs	r3, #16
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f2:	2302      	movs	r3, #2
 80013f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013f6:	2302      	movs	r3, #2
 80013f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013fa:	2301      	movs	r3, #1
 80013fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013fe:	230a      	movs	r3, #10
 8001400:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001402:	2307      	movs	r3, #7
 8001404:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001406:	2302      	movs	r3, #2
 8001408:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800140a:	2302      	movs	r3, #2
 800140c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4618      	mov	r0, r3
 8001414:	f004 fbde 	bl	8005bd4 <HAL_RCC_OscConfig>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800141e:	f000 fa2b 	bl	8001878 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001422:	230f      	movs	r3, #15
 8001424:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001426:	2303      	movs	r3, #3
 8001428:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001436:	463b      	mov	r3, r7
 8001438:	2104      	movs	r1, #4
 800143a:	4618      	mov	r0, r3
 800143c:	f004 ffa6 	bl	800638c <HAL_RCC_ClockConfig>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001446:	f000 fa17 	bl	8001878 <Error_Handler>
  }
}
 800144a:	bf00      	nop
 800144c:	3758      	adds	r7, #88	@ 0x58
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	@ 0x28
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
 8001474:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001476:	4b2f      	ldr	r3, [pc, #188]	@ (8001534 <MX_ADC1_Init+0xe0>)
 8001478:	4a2f      	ldr	r2, [pc, #188]	@ (8001538 <MX_ADC1_Init+0xe4>)
 800147a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800147c:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <MX_ADC1_Init+0xe0>)
 800147e:	2200      	movs	r2, #0
 8001480:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001482:	4b2c      	ldr	r3, [pc, #176]	@ (8001534 <MX_ADC1_Init+0xe0>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001488:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <MX_ADC1_Init+0xe0>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800148e:	4b29      	ldr	r3, [pc, #164]	@ (8001534 <MX_ADC1_Init+0xe0>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001494:	4b27      	ldr	r3, [pc, #156]	@ (8001534 <MX_ADC1_Init+0xe0>)
 8001496:	2204      	movs	r2, #4
 8001498:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800149a:	4b26      	ldr	r3, [pc, #152]	@ (8001534 <MX_ADC1_Init+0xe0>)
 800149c:	2200      	movs	r2, #0
 800149e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014a0:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80014a6:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ac:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80014ce:	4b19      	ldr	r3, [pc, #100]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014d6:	4817      	ldr	r0, [pc, #92]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014d8:	f001 ffa2 	bl	8003420 <HAL_ADC_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80014e2:	f000 f9c9 	bl	8001878 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	4619      	mov	r1, r3
 80014f0:	4810      	ldr	r0, [pc, #64]	@ (8001534 <MX_ADC1_Init+0xe0>)
 80014f2:	f002 ff23 	bl	800433c <HAL_ADCEx_MultiModeConfigChannel>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80014fc:	f000 f9bc 	bl	8001878 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001500:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <MX_ADC1_Init+0xe8>)
 8001502:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001504:	2306      	movs	r3, #6
 8001506:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800150c:	237f      	movs	r3, #127	@ 0x7f
 800150e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001510:	2304      	movs	r3, #4
 8001512:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	4619      	mov	r1, r3
 800151c:	4805      	ldr	r0, [pc, #20]	@ (8001534 <MX_ADC1_Init+0xe0>)
 800151e:	f002 fa6f 	bl	8003a00 <HAL_ADC_ConfigChannel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001528:	f000 f9a6 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	3728      	adds	r7, #40	@ 0x28
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000a88 	.word	0x20000a88
 8001538:	50040000 	.word	0x50040000
 800153c:	14f00020 	.word	0x14f00020

08001540 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001544:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <MX_I2C1_Init+0x74>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	@ (80015b8 <MX_I2C1_Init+0x78>)
 8001548:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800154a:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <MX_I2C1_Init+0x74>)
 800154c:	4a1b      	ldr	r2, [pc, #108]	@ (80015bc <MX_I2C1_Init+0x7c>)
 800154e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001550:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <MX_I2C1_Init+0x74>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001556:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <MX_I2C1_Init+0x74>)
 8001558:	2201      	movs	r2, #1
 800155a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800155c:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <MX_I2C1_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001562:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <MX_I2C1_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001568:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <MX_I2C1_Init+0x74>)
 800156a:	2200      	movs	r2, #0
 800156c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_I2C1_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <MX_I2C1_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800157a:	480e      	ldr	r0, [pc, #56]	@ (80015b4 <MX_I2C1_Init+0x74>)
 800157c:	f003 fcde 	bl	8004f3c <HAL_I2C_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001586:	f000 f977 	bl	8001878 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800158a:	2100      	movs	r1, #0
 800158c:	4809      	ldr	r0, [pc, #36]	@ (80015b4 <MX_I2C1_Init+0x74>)
 800158e:	f004 fa25 	bl	80059dc <HAL_I2CEx_ConfigAnalogFilter>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001598:	f000 f96e 	bl	8001878 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800159c:	2100      	movs	r1, #0
 800159e:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_I2C1_Init+0x74>)
 80015a0:	f004 fa67 	bl	8005a72 <HAL_I2CEx_ConfigDigitalFilter>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015aa:	f000 f965 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000aec 	.word	0x20000aec
 80015b8:	40005400 	.word	0x40005400
 80015bc:	10d19ce4 	.word	0x10d19ce4

080015c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08e      	sub	sp, #56	@ 0x38
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d4:	f107 031c 	add.w	r3, r7, #28
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e0:	463b      	mov	r3, r7
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	611a      	str	r2, [r3, #16]
 80015ee:	615a      	str	r2, [r3, #20]
 80015f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015f2:	4b2c      	ldr	r3, [pc, #176]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 80015f4:	4a2c      	ldr	r2, [pc, #176]	@ (80016a8 <MX_TIM3_Init+0xe8>)
 80015f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015f8:	4b2a      	ldr	r3, [pc, #168]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fe:	4b29      	ldr	r3, [pc, #164]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001604:	4b27      	ldr	r3, [pc, #156]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001606:	2263      	movs	r2, #99	@ 0x63
 8001608:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160a:	4b26      	ldr	r3, [pc, #152]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001612:	2200      	movs	r2, #0
 8001614:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001616:	4823      	ldr	r0, [pc, #140]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001618:	f005 fd98 	bl	800714c <HAL_TIM_Base_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001622:	f000 f929 	bl	8001878 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001626:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800162a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800162c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001630:	4619      	mov	r1, r3
 8001632:	481c      	ldr	r0, [pc, #112]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001634:	f006 fa6e 	bl	8007b14 <HAL_TIM_ConfigClockSource>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800163e:	f000 f91b 	bl	8001878 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001642:	4818      	ldr	r0, [pc, #96]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001644:	f005 fdd9 	bl	80071fa <HAL_TIM_PWM_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800164e:	f000 f913 	bl	8001878 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001652:	2300      	movs	r3, #0
 8001654:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800165a:	f107 031c 	add.w	r3, r7, #28
 800165e:	4619      	mov	r1, r3
 8001660:	4810      	ldr	r0, [pc, #64]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001662:	f007 f841 	bl	80086e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800166c:	f000 f904 	bl	8001878 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001670:	2360      	movs	r3, #96	@ 0x60
 8001672:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001678:	2300      	movs	r3, #0
 800167a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001680:	463b      	mov	r3, r7
 8001682:	2208      	movs	r2, #8
 8001684:	4619      	mov	r1, r3
 8001686:	4807      	ldr	r0, [pc, #28]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001688:	f006 f930 	bl	80078ec <HAL_TIM_PWM_ConfigChannel>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001692:	f000 f8f1 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001696:	4803      	ldr	r0, [pc, #12]	@ (80016a4 <MX_TIM3_Init+0xe4>)
 8001698:	f000 fcfa 	bl	8002090 <HAL_TIM_MspPostInit>

}
 800169c:	bf00      	nop
 800169e:	3738      	adds	r7, #56	@ 0x38
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000b40 	.word	0x20000b40
 80016a8:	40000400 	.word	0x40000400

080016ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016b0:	4b14      	ldr	r3, [pc, #80]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016b2:	4a15      	ldr	r2, [pc, #84]	@ (8001708 <MX_USART1_UART_Init+0x5c>)
 80016b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016b6:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016be:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016d2:	220c      	movs	r2, #12
 80016d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016d8:	2200      	movs	r2, #0
 80016da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016dc:	4b09      	ldr	r3, [pc, #36]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016e2:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016e8:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ee:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_USART1_UART_Init+0x58>)
 80016f0:	f007 f882 	bl	80087f8 <HAL_UART_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016fa:	f000 f8bd 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000bd4 	.word	0x20000bd4
 8001708:	40013800 	.word	0x40013800

0800170c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001712:	4a15      	ldr	r2, [pc, #84]	@ (8001768 <MX_USART2_UART_Init+0x5c>)
 8001714:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001716:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800171c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800171e:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001724:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800172a:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001730:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001732:	220c      	movs	r2, #12
 8001734:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001736:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001744:	2200      	movs	r2, #0
 8001746:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 800174a:	2200      	movs	r2, #0
 800174c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800174e:	4805      	ldr	r0, [pc, #20]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001750:	f007 f852 	bl	80087f8 <HAL_UART_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800175a:	f000 f88d 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000c5c 	.word	0x20000c5c
 8001768:	40004400 	.word	0x40004400

0800176c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001772:	4b0c      	ldr	r3, [pc, #48]	@ (80017a4 <MX_DMA_Init+0x38>)
 8001774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001776:	4a0b      	ldr	r2, [pc, #44]	@ (80017a4 <MX_DMA_Init+0x38>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6493      	str	r3, [r2, #72]	@ 0x48
 800177e:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <MX_DMA_Init+0x38>)
 8001780:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800178a:	2200      	movs	r2, #0
 800178c:	2100      	movs	r1, #0
 800178e:	200c      	movs	r0, #12
 8001790:	f002 ff5f 	bl	8004652 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001794:	200c      	movs	r0, #12
 8001796:	f002 ff78 	bl	800468a <HAL_NVIC_EnableIRQ>

}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40021000 	.word	0x40021000

080017a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	@ 0x28
 80017ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017be:	4b2c      	ldr	r3, [pc, #176]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	4a2b      	ldr	r2, [pc, #172]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017c4:	f043 0304 	orr.w	r3, r3, #4
 80017c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ca:	4b29      	ldr	r3, [pc, #164]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ce:	f003 0304 	and.w	r3, r3, #4
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017d6:	4b26      	ldr	r3, [pc, #152]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017da:	4a25      	ldr	r2, [pc, #148]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e2:	4b23      	ldr	r3, [pc, #140]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <MX_GPIO_Init+0xc8>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	4b1a      	ldr	r3, [pc, #104]	@ (8001870 <MX_GPIO_Init+0xc8>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180a:	4a19      	ldr	r2, [pc, #100]	@ (8001870 <MX_GPIO_Init+0xc8>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001812:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <MX_GPIO_Init+0xc8>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STATUS_Pin|RELAY_OUTPUT_Pin, GPIO_PIN_RESET);
 800181e:	2200      	movs	r2, #0
 8001820:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001824:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001828:	f003 fb70 	bl	8004f0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800182c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001832:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4619      	mov	r1, r3
 8001842:	480c      	ldr	r0, [pc, #48]	@ (8001874 <MX_GPIO_Init+0xcc>)
 8001844:	f003 f9b8 	bl	8004bb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STATUS_Pin RELAY_OUTPUT_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|RELAY_OUTPUT_Pin;
 8001848:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001864:	f003 f9a8 	bl	8004bb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001868:	bf00      	nop
 800186a:	3728      	adds	r7, #40	@ 0x28
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40021000 	.word	0x40021000
 8001874:	48000800 	.word	0x48000800

08001878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800187c:	b672      	cpsid	i
}
 800187e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <Error_Handler+0x8>

08001884 <MoistureModel_AddState>:
static uint8_t buffer[50];
static int idx = 0;
static int filled = 0;

void MoistureModel_AddState(uint8_t isWet)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
    buffer[idx++] = isWet ? 1 : 0;
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf14      	ite	ne
 8001894:	2301      	movne	r3, #1
 8001896:	2300      	moveq	r3, #0
 8001898:	b2d8      	uxtb	r0, r3
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <MoistureModel_AddState+0x54>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	490d      	ldr	r1, [pc, #52]	@ (80018d8 <MoistureModel_AddState+0x54>)
 80018a2:	600a      	str	r2, [r1, #0]
 80018a4:	4601      	mov	r1, r0
 80018a6:	4a0d      	ldr	r2, [pc, #52]	@ (80018dc <MoistureModel_AddState+0x58>)
 80018a8:	54d1      	strb	r1, [r2, r3]

    if (idx >= 50)
 80018aa:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <MoistureModel_AddState+0x54>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2b31      	cmp	r3, #49	@ 0x31
 80018b0:	dd02      	ble.n	80018b8 <MoistureModel_AddState+0x34>
        idx = 0;
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <MoistureModel_AddState+0x54>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]

    if (filled < 50)
 80018b8:	4b09      	ldr	r3, [pc, #36]	@ (80018e0 <MoistureModel_AddState+0x5c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b31      	cmp	r3, #49	@ 0x31
 80018be:	dc04      	bgt.n	80018ca <MoistureModel_AddState+0x46>
        filled++;
 80018c0:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <MoistureModel_AddState+0x5c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	4a06      	ldr	r2, [pc, #24]	@ (80018e0 <MoistureModel_AddState+0x5c>)
 80018c8:	6013      	str	r3, [r2, #0]
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000d18 	.word	0x20000d18
 80018dc:	20000ce4 	.word	0x20000ce4
 80018e0:	20000d1c 	.word	0x20000d1c

080018e4 <MoistureModel_GetPercent>:

float MoistureModel_GetPercent(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
    if (filled == 0)
 80018ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001958 <MoistureModel_GetPercent+0x74>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d102      	bne.n	80018f8 <MoistureModel_GetPercent+0x14>
        return 0.0f;
 80018f2:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800195c <MoistureModel_GetPercent+0x78>
 80018f6:	e025      	b.n	8001944 <MoistureModel_GetPercent+0x60>

    int sum = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < filled; i++)
 80018fc:	2300      	movs	r3, #0
 80018fe:	603b      	str	r3, [r7, #0]
 8001900:	e00a      	b.n	8001918 <MoistureModel_GetPercent+0x34>
        sum += buffer[i];     // sum of WET readings
 8001902:	4a17      	ldr	r2, [pc, #92]	@ (8001960 <MoistureModel_GetPercent+0x7c>)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	4413      	add	r3, r2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4413      	add	r3, r2
 8001910:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < filled; i++)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	3301      	adds	r3, #1
 8001916:	603b      	str	r3, [r7, #0]
 8001918:	4b0f      	ldr	r3, [pc, #60]	@ (8001958 <MoistureModel_GetPercent+0x74>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	dbef      	blt.n	8001902 <MoistureModel_GetPercent+0x1e>

    // percent = (#wet / #samples) * 100
    return (sum * 100.0f) / filled;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	ee07 3a90 	vmov	s15, r3
 8001928:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800192c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001964 <MoistureModel_GetPercent+0x80>
 8001930:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001934:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <MoistureModel_GetPercent+0x74>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	ee07 3a90 	vmov	s15, r3
 800193c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001940:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 8001944:	eef0 7a66 	vmov.f32	s15, s13
 8001948:	eeb0 0a67 	vmov.f32	s0, s15
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	20000d1c 	.word	0x20000d1c
 800195c:	00000000 	.word	0x00000000
 8001960:	20000ce4 	.word	0x20000ce4
 8001964:	42c80000 	.word	0x42c80000

08001968 <MoistureSensor_Init>:
static uint32_t wet_adc  = 2861;
static uint32_t dry_adc  = 2871;

// ---------- Initialization ----------
void MoistureSensor_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
    Debug_Print("Moisture Sensor Initialized\r\n");
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <MoistureSensor_Init+0x10>)
 800196e:	f001 f927 	bl	8002bc0 <Debug_Print>
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	0800d830 	.word	0x0800d830

0800197c <Moisture_Read>:

// ---------- Read + Oversample ----------
MoistureReading_t Moisture_Read(void)
{
 800197c:	b5b0      	push	{r4, r5, r7, lr}
 800197e:	b08e      	sub	sp, #56	@ 0x38
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    MoistureReading_t r;

    uint32_t sum = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	637b      	str	r3, [r7, #52]	@ 0x34
    const int samples = 64;
 8001988:	2340      	movs	r3, #64	@ 0x40
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24

    for (int i = 0; i < samples; i++)
 800198c:	2300      	movs	r3, #0
 800198e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001990:	e010      	b.n	80019b4 <Moisture_Read+0x38>
    {
        HAL_ADC_Start(&hadc1);
 8001992:	4841      	ldr	r0, [pc, #260]	@ (8001a98 <Moisture_Read+0x11c>)
 8001994:	f001 fe94 	bl	80036c0 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, 10);
 8001998:	210a      	movs	r1, #10
 800199a:	483f      	ldr	r0, [pc, #252]	@ (8001a98 <Moisture_Read+0x11c>)
 800199c:	f001 ff4a 	bl	8003834 <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(&hadc1);
 80019a0:	483d      	ldr	r0, [pc, #244]	@ (8001a98 <Moisture_Read+0x11c>)
 80019a2:	f002 f81f 	bl	80039e4 <HAL_ADC_GetValue>
 80019a6:	4602      	mov	r2, r0
 80019a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019aa:	4413      	add	r3, r2
 80019ac:	637b      	str	r3, [r7, #52]	@ 0x34
    for (int i = 0; i < samples; i++)
 80019ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019b0:	3301      	adds	r3, #1
 80019b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80019b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b8:	429a      	cmp	r2, r3
 80019ba:	dbea      	blt.n	8001992 <Moisture_Read+0x16>
    }

    r.avg_adc = sum / samples;
 80019bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80019c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c4:	613b      	str	r3, [r7, #16]
    r.raw_adc = r.avg_adc;
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	60fb      	str	r3, [r7, #12]
    r.timestamp_ms = HAL_GetTick();
 80019ca:	f001 fb15 	bl	8002ff8 <HAL_GetTick>
 80019ce:	4603      	mov	r3, r0
 80019d0:	61fb      	str	r3, [r7, #28]

    // ---------- Moisture % Calculation ----------
    float range = (float)(dry_adc - wet_adc);
 80019d2:	4b32      	ldr	r3, [pc, #200]	@ (8001a9c <Moisture_Read+0x120>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	4b32      	ldr	r3, [pc, #200]	@ (8001aa0 <Moisture_Read+0x124>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019e4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    if (range < 1) range = 1;
 80019e8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80019f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f8:	d502      	bpl.n	8001a00 <Moisture_Read+0x84>
 80019fa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80019fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    float norm = 1.0f - ((float)(r.avg_adc - wet_adc) / range);
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4b27      	ldr	r3, [pc, #156]	@ (8001aa0 <Moisture_Read+0x124>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	ee07 3a90 	vmov	s15, r3
 8001a0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a10:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001a14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a20:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    if (norm < 0) norm = 0;
 8001a24:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	d502      	bpl.n	8001a38 <Moisture_Read+0xbc>
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (norm > 1) norm = 1;
 8001a38:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a48:	dd02      	ble.n	8001a50 <Moisture_Read+0xd4>
 8001a4a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a4e:	62bb      	str	r3, [r7, #40]	@ 0x28

    r.percent = norm * 100.0f;
 8001a50:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a54:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001aa4 <Moisture_Read+0x128>
 8001a58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a5c:	edc7 7a05 	vstr	s15, [r7, #20]

    // ---------- Wet/Dry Classification ----------
    uint32_t mid = (wet_adc + dry_adc) / 2;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <Moisture_Read+0x124>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4b0d      	ldr	r3, [pc, #52]	@ (8001a9c <Moisture_Read+0x120>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4413      	add	r3, r2
 8001a6a:	085b      	lsrs	r3, r3, #1
 8001a6c:	623b      	str	r3, [r7, #32]
    r.state = (r.avg_adc <= mid) ? MOISTURE_WET : MOISTURE_DRY;
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	6a3a      	ldr	r2, [r7, #32]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	bf2c      	ite	cs
 8001a76:	2301      	movcs	r3, #1
 8001a78:	2300      	movcc	r3, #0
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	763b      	strb	r3, [r7, #24]

    return r;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	461d      	mov	r5, r3
 8001a82:	f107 040c 	add.w	r4, r7, #12
 8001a86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a8a:	6823      	ldr	r3, [r4, #0]
 8001a8c:	602b      	str	r3, [r5, #0]
}
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	3738      	adds	r7, #56	@ 0x38
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bdb0      	pop	{r4, r5, r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000a88 	.word	0x20000a88
 8001a9c:	20000008 	.word	0x20000008
 8001aa0:	20000004 	.word	0x20000004
 8001aa4:	42c80000 	.word	0x42c80000

08001aa8 <Pump_Init>:
#include "uart_debug.h"
#include "moisture_model.h"


void Pump_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abc:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <Pump_Init+0x5c>)
 8001abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac0:	4a10      	ldr	r2, [pc, #64]	@ (8001b04 <Pump_Init+0x5c>)
 8001ac2:	f043 0302 	orr.w	r3, r3, #2
 8001ac6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <Pump_Init+0x5c>)
 8001aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin = PUMP_RELAY_PIN;
 8001ad4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ad8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ada:	2301      	movs	r3, #1
 8001adc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(PUMP_RELAY_GPIO_PORT, &GPIO_InitStruct);
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aee:	f003 f863 	bl	8004bb8 <HAL_GPIO_Init>

    Pump_Off(); // safe state
 8001af2:	f000 f81b 	bl	8001b2c <Pump_Off>

    Debug_Print("PUMP: Initialized (active LOW)\r\n");
 8001af6:	4804      	ldr	r0, [pc, #16]	@ (8001b08 <Pump_Init+0x60>)
 8001af8:	f001 f862 	bl	8002bc0 <Debug_Print>
}
 8001afc:	bf00      	nop
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40021000 	.word	0x40021000
 8001b08:	0800d888 	.word	0x0800d888

08001b0c <Pump_On>:

// Relay ACTIVE LOW  ON = 0
void Pump_On(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PUMP_RELAY_GPIO_PORT, PUMP_RELAY_PIN, GPIO_PIN_RESET);
 8001b10:	2200      	movs	r2, #0
 8001b12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1a:	f003 f9f7 	bl	8004f0c <HAL_GPIO_WritePin>
    Debug_Print("PUMP: ON\r\n");
 8001b1e:	4802      	ldr	r0, [pc, #8]	@ (8001b28 <Pump_On+0x1c>)
 8001b20:	f001 f84e 	bl	8002bc0 <Debug_Print>
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	0800d8ac 	.word	0x0800d8ac

08001b2c <Pump_Off>:

// Relay ACTIVE LOW  OFF = 1
void Pump_Off(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PUMP_RELAY_GPIO_PORT, PUMP_RELAY_PIN, GPIO_PIN_SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b3a:	f003 f9e7 	bl	8004f0c <HAL_GPIO_WritePin>
    Debug_Print("PUMP: OFF\r\n");
 8001b3e:	4802      	ldr	r0, [pc, #8]	@ (8001b48 <Pump_Off+0x1c>)
 8001b40:	f001 f83e 	bl	8002bc0 <Debug_Print>
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	0800d8b8 	.word	0x0800d8b8

08001b4c <Pump_Run2s>:

// Run pump for exactly 2 seconds
void Pump_Run2s(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
    Debug_Print("PUMP: Running for 2 seconds...\r\n");
 8001b50:	4807      	ldr	r0, [pc, #28]	@ (8001b70 <Pump_Run2s+0x24>)
 8001b52:	f001 f835 	bl	8002bc0 <Debug_Print>

    Pump_On();
 8001b56:	f7ff ffd9 	bl	8001b0c <Pump_On>
    HAL_Delay(2000);
 8001b5a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001b5e:	f001 fa57 	bl	8003010 <HAL_Delay>
    Pump_Off();
 8001b62:	f7ff ffe3 	bl	8001b2c <Pump_Off>

    Debug_Print("PUMP: 2-second cycle complete\r\n");
 8001b66:	4803      	ldr	r0, [pc, #12]	@ (8001b74 <Pump_Run2s+0x28>)
 8001b68:	f001 f82a 	bl	8002bc0 <Debug_Print>

    // Moisture model update (2 seconds of pumping)
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	0800d8c4 	.word	0x0800d8c4
 8001b74:	0800d8e8 	.word	0x0800d8e8

08001b78 <RTOS_Init>:
// Task table
static RTOS_Task_t g_tasks[RTOS_MAX_TASKS];

// ================ RTOS_Init ==================
void RTOS_Init(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
    for (int i = 0; i < RTOS_MAX_TASKS; i++)
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	e01d      	b.n	8001bc0 <RTOS_Init+0x48>
    {
        g_tasks[i].func       = NULL;
 8001b84:	4a14      	ldr	r2, [pc, #80]	@ (8001bd8 <RTOS_Init+0x60>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	4413      	add	r3, r2
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
        g_tasks[i].active     = 0;
 8001b90:	4a11      	ldr	r2, [pc, #68]	@ (8001bd8 <RTOS_Init+0x60>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	4413      	add	r3, r2
 8001b98:	3304      	adds	r3, #4
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
        g_tasks[i].period_ms  = 0;
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001bd8 <RTOS_Init+0x60>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	011b      	lsls	r3, r3, #4
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3308      	adds	r3, #8
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
        g_tasks[i].lastRun_ms = 0;
 8001bac:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd8 <RTOS_Init+0x60>)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	4413      	add	r3, r2
 8001bb4:	330c      	adds	r3, #12
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < RTOS_MAX_TASKS; i++)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b09      	cmp	r3, #9
 8001bc4:	ddde      	ble.n	8001b84 <RTOS_Init+0xc>
    }
    g_rtosTickMs = 0;
 8001bc6:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <RTOS_Init+0x64>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	20000d24 	.word	0x20000d24
 8001bdc:	20000d20 	.word	0x20000d20

08001be0 <RTOS_AddTask>:

// ================ RTOS_AddTask ===============
void RTOS_AddTask(RTOS_TaskFunc_t func, uint8_t startActive, uint32_t period_ms)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b087      	sub	sp, #28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	460b      	mov	r3, r1
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	72fb      	strb	r3, [r7, #11]
    if (func == NULL || period_ms == 0)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d036      	beq.n	8001c62 <RTOS_AddTask+0x82>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d033      	beq.n	8001c62 <RTOS_AddTask+0x82>
        return;

    for (int i = 0; i < RTOS_MAX_TASKS; i++)
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]
 8001bfe:	e02c      	b.n	8001c5a <RTOS_AddTask+0x7a>
    {
        if (g_tasks[i].func == NULL)
 8001c00:	4a1b      	ldr	r2, [pc, #108]	@ (8001c70 <RTOS_AddTask+0x90>)
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	011b      	lsls	r3, r3, #4
 8001c06:	4413      	add	r3, r2
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d122      	bne.n	8001c54 <RTOS_AddTask+0x74>
        {
            g_tasks[i].func       = func;
 8001c0e:	4a18      	ldr	r2, [pc, #96]	@ (8001c70 <RTOS_AddTask+0x90>)
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	011b      	lsls	r3, r3, #4
 8001c14:	4413      	add	r3, r2
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	601a      	str	r2, [r3, #0]
            g_tasks[i].active     = startActive ? 1 : 0;
 8001c1a:	7afb      	ldrb	r3, [r7, #11]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	bf14      	ite	ne
 8001c20:	2301      	movne	r3, #1
 8001c22:	2300      	moveq	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	4619      	mov	r1, r3
 8001c28:	4a11      	ldr	r2, [pc, #68]	@ (8001c70 <RTOS_AddTask+0x90>)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	011b      	lsls	r3, r3, #4
 8001c2e:	4413      	add	r3, r2
 8001c30:	3304      	adds	r3, #4
 8001c32:	460a      	mov	r2, r1
 8001c34:	701a      	strb	r2, [r3, #0]
            g_tasks[i].period_ms  = period_ms;
 8001c36:	4a0e      	ldr	r2, [pc, #56]	@ (8001c70 <RTOS_AddTask+0x90>)
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3308      	adds	r3, #8
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	601a      	str	r2, [r3, #0]
            g_tasks[i].lastRun_ms = 0;
 8001c44:	4a0a      	ldr	r2, [pc, #40]	@ (8001c70 <RTOS_AddTask+0x90>)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	4413      	add	r3, r2
 8001c4c:	330c      	adds	r3, #12
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
            break;
 8001c52:	e007      	b.n	8001c64 <RTOS_AddTask+0x84>
    for (int i = 0; i < RTOS_MAX_TASKS; i++)
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	3301      	adds	r3, #1
 8001c58:	617b      	str	r3, [r7, #20]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	2b09      	cmp	r3, #9
 8001c5e:	ddcf      	ble.n	8001c00 <RTOS_AddTask+0x20>
 8001c60:	e000      	b.n	8001c64 <RTOS_AddTask+0x84>
        return;
 8001c62:	bf00      	nop
        }
    }
}
 8001c64:	371c      	adds	r7, #28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20000d24 	.word	0x20000d24

08001c74 <RTOS_Tick>:

// ================ RTOS_Tick ==================
void RTOS_Tick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
    g_rtosTickMs++;
 8001c78:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <RTOS_Tick+0x18>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	4a03      	ldr	r2, [pc, #12]	@ (8001c8c <RTOS_Tick+0x18>)
 8001c80:	6013      	str	r3, [r2, #0]
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	20000d20 	.word	0x20000d20

08001c90 <RTOS_Run>:

// ================ RTOS_Run ===================
void RTOS_Run(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
    uint32_t now = g_rtosTickMs;
 8001c96:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <RTOS_Run+0x84>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < RTOS_MAX_TASKS; i++)
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	e030      	b.n	8001d04 <RTOS_Run+0x74>
    {
        if (g_tasks[i].func != NULL && g_tasks[i].active)
 8001ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8001d18 <RTOS_Run+0x88>)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	011b      	lsls	r3, r3, #4
 8001ca8:	4413      	add	r3, r2
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d026      	beq.n	8001cfe <RTOS_Run+0x6e>
 8001cb0:	4a19      	ldr	r2, [pc, #100]	@ (8001d18 <RTOS_Run+0x88>)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	011b      	lsls	r3, r3, #4
 8001cb6:	4413      	add	r3, r2
 8001cb8:	3304      	adds	r3, #4
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d01e      	beq.n	8001cfe <RTOS_Run+0x6e>
        {
            uint32_t elapsed = now - g_tasks[i].lastRun_ms;
 8001cc0:	4a15      	ldr	r2, [pc, #84]	@ (8001d18 <RTOS_Run+0x88>)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	011b      	lsls	r3, r3, #4
 8001cc6:	4413      	add	r3, r2
 8001cc8:	330c      	adds	r3, #12
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	68ba      	ldr	r2, [r7, #8]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	607b      	str	r3, [r7, #4]

            if (elapsed >= g_tasks[i].period_ms)
 8001cd2:	4a11      	ldr	r2, [pc, #68]	@ (8001d18 <RTOS_Run+0x88>)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	011b      	lsls	r3, r3, #4
 8001cd8:	4413      	add	r3, r2
 8001cda:	3308      	adds	r3, #8
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d30c      	bcc.n	8001cfe <RTOS_Run+0x6e>
            {
                g_tasks[i].lastRun_ms = now;
 8001ce4:	4a0c      	ldr	r2, [pc, #48]	@ (8001d18 <RTOS_Run+0x88>)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	4413      	add	r3, r2
 8001cec:	330c      	adds	r3, #12
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	601a      	str	r2, [r3, #0]
                g_tasks[i].func();   // run task
 8001cf2:	4a09      	ldr	r2, [pc, #36]	@ (8001d18 <RTOS_Run+0x88>)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	011b      	lsls	r3, r3, #4
 8001cf8:	4413      	add	r3, r2
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4798      	blx	r3
    for (int i = 0; i < RTOS_MAX_TASKS; i++)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	3301      	adds	r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2b09      	cmp	r3, #9
 8001d08:	ddcb      	ble.n	8001ca2 <RTOS_Run+0x12>
            }
        }
    }

    // Optional: tiny idle hint
    __NOP();
 8001d0a:	bf00      	nop
}
 8001d0c:	bf00      	nop
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000d20 	.word	0x20000d20
 8001d18:	20000d24 	.word	0x20000d24

08001d1c <Task_UART>:

// ===============================
// 1) UART task
// ===============================
void Task_UART(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
    UART_ProcessReceived();
 8001d20:	f000 fdda 	bl	80028d8 <UART_ProcessReceived>
}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <Task_Moisture>:

// ===============================
// 2) Moisture task
// ===============================
void Task_Moisture(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
    static uint8_t counter = 0;
    counter++;
 8001d2e:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <Task_Moisture+0x94>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	3301      	adds	r3, #1
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	4b21      	ldr	r3, [pc, #132]	@ (8001dbc <Task_Moisture+0x94>)
 8001d38:	701a      	strb	r2, [r3, #0]

    // Read sensor
    MoistureReading_t r = Moisture_Read();
 8001d3a:	463b      	mov	r3, r7
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fe1d 	bl	800197c <Moisture_Read>

    // Feed "wet or dry" into smoothing model
    MoistureModel_AddState(r.state == MOISTURE_WET);
 8001d42:	7b3b      	ldrb	r3, [r7, #12]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	bf0c      	ite	eq
 8001d48:	2301      	moveq	r3, #1
 8001d4a:	2300      	movne	r3, #0
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fd98 	bl	8001884 <MoistureModel_AddState>

    // Get smoothed moisture percent
    float percent = MoistureModel_GetPercent();
 8001d54:	f7ff fdc6 	bl	80018e4 <MoistureModel_GetPercent>
 8001d58:	ed87 0a05 	vstr	s0, [r7, #20]

    // Print every 10 cycles
    if (counter >= 10)
 8001d5c:	4b17      	ldr	r3, [pc, #92]	@ (8001dbc <Task_Moisture+0x94>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b09      	cmp	r3, #9
 8001d62:	d924      	bls.n	8001dae <Task_Moisture+0x86>
    {
        Debug_Print("MOIST: raw=");
 8001d64:	4816      	ldr	r0, [pc, #88]	@ (8001dc0 <Task_Moisture+0x98>)
 8001d66:	f000 ff2b 	bl	8002bc0 <Debug_Print>
        Debug_PrintInt(r.raw_adc);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 ff61 	bl	8002c34 <Debug_PrintInt>

        Debug_Print(" state=");
 8001d72:	4814      	ldr	r0, [pc, #80]	@ (8001dc4 <Task_Moisture+0x9c>)
 8001d74:	f000 ff24 	bl	8002bc0 <Debug_Print>
        Debug_Print(r.state == MOISTURE_WET ? "WET" : "DRY");
 8001d78:	7b3b      	ldrb	r3, [r7, #12]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d101      	bne.n	8001d82 <Task_Moisture+0x5a>
 8001d7e:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <Task_Moisture+0xa0>)
 8001d80:	e000      	b.n	8001d84 <Task_Moisture+0x5c>
 8001d82:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <Task_Moisture+0xa4>)
 8001d84:	4618      	mov	r0, r3
 8001d86:	f000 ff1b 	bl	8002bc0 <Debug_Print>

        Debug_Print(" P=");
 8001d8a:	4811      	ldr	r0, [pc, #68]	@ (8001dd0 <Task_Moisture+0xa8>)
 8001d8c:	f000 ff18 	bl	8002bc0 <Debug_Print>
        Debug_PrintFloat("", percent);
 8001d90:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d94:	480f      	ldr	r0, [pc, #60]	@ (8001dd4 <Task_Moisture+0xac>)
 8001d96:	f000 ff2d 	bl	8002bf4 <Debug_PrintFloat>
        Debug_Print("%\r\n");
 8001d9a:	480f      	ldr	r0, [pc, #60]	@ (8001dd8 <Task_Moisture+0xb0>)
 8001d9c:	f000 ff10 	bl	8002bc0 <Debug_Print>

        UART_SendMoisturePercent(percent);
 8001da0:	ed97 0a05 	vldr	s0, [r7, #20]
 8001da4:	f000 feee 	bl	8002b84 <UART_SendMoisturePercent>

        counter = 0;
 8001da8:	4b04      	ldr	r3, [pc, #16]	@ (8001dbc <Task_Moisture+0x94>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
    }

    // Update state machine (no args needed)
    State_UpdateMoisture();
 8001dae:	f000 fc05 	bl	80025bc <State_UpdateMoisture>
}
 8001db2:	bf00      	nop
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000dc4 	.word	0x20000dc4
 8001dc0:	0800d908 	.word	0x0800d908
 8001dc4:	0800d914 	.word	0x0800d914
 8001dc8:	0800d91c 	.word	0x0800d91c
 8001dcc:	0800d920 	.word	0x0800d920
 8001dd0:	0800d924 	.word	0x0800d924
 8001dd4:	0800d928 	.word	0x0800d928
 8001dd8:	0800d92c 	.word	0x0800d92c

08001ddc <Task_INA219>:

// ===============================
// 3) INA219 task
// ===============================
void Task_INA219(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
    State_UpdatePower();
 8001de0:	f000 fc32 	bl	8002648 <State_UpdatePower>
}
 8001de4:	bf00      	nop
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <Task_Pump>:

// ===============================
// 4) Pump / Main State-Machine
// ===============================
void Task_Pump(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
    if (State_GetMode() != MODE_MANUAL)
 8001dec:	f000 fcac 	bl	8002748 <State_GetMode>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d001      	beq.n	8001dfa <Task_Pump+0x12>
    {
        State_StateMachineTick();
 8001df6:	f000 fcd9 	bl	80027ac <State_StateMachineTick>
    }

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <Task_LED>:

// ===============================
// 5) LED task (free for animations)
// ===============================
void Task_LED(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0

    // Your LED code can go here
}
 8001e02:	bf00      	nop
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <Task_Heartbeat>:

// ===============================
// 6) HEARTBEAT task  debug
// ===============================
void Task_Heartbeat(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
    Debug_Print("RTOS: Heartbeat OK\r\n");
 8001e10:	4802      	ldr	r0, [pc, #8]	@ (8001e1c <Task_Heartbeat+0x10>)
 8001e12:	f000 fed5 	bl	8002bc0 <Debug_Print>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	0800d930 	.word	0x0800d930

08001e20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	4b0f      	ldr	r3, [pc, #60]	@ (8001e64 <HAL_MspInit+0x44>)
 8001e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e64 <HAL_MspInit+0x44>)
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e32:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <HAL_MspInit+0x44>)
 8001e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	607b      	str	r3, [r7, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e3e:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <HAL_MspInit+0x44>)
 8001e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e42:	4a08      	ldr	r2, [pc, #32]	@ (8001e64 <HAL_MspInit+0x44>)
 8001e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e48:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e4a:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <HAL_MspInit+0x44>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000

08001e68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b0ac      	sub	sp, #176	@ 0xb0
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2288      	movs	r2, #136	@ 0x88
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f008 fe80 	bl	800ab8e <memset>
  if(hadc->Instance==ADC1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a27      	ldr	r2, [pc, #156]	@ (8001f30 <HAL_ADC_MspInit+0xc8>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d147      	bne.n	8001f28 <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e98:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e9c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001e9e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001ea2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001eae:	2308      	movs	r3, #8
 8001eb0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001ebe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ec2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f004 fc83 	bl	80067d4 <HAL_RCCEx_PeriphCLKConfig>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001ed4:	f7ff fcd0 	bl	8001878 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001ed8:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <HAL_ADC_MspInit+0xcc>)
 8001eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001edc:	4a15      	ldr	r2, [pc, #84]	@ (8001f34 <HAL_ADC_MspInit+0xcc>)
 8001ede:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ee2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <HAL_ADC_MspInit+0xcc>)
 8001ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef0:	4b10      	ldr	r3, [pc, #64]	@ (8001f34 <HAL_ADC_MspInit+0xcc>)
 8001ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef4:	4a0f      	ldr	r2, [pc, #60]	@ (8001f34 <HAL_ADC_MspInit+0xcc>)
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001efc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f34 <HAL_ADC_MspInit+0xcc>)
 8001efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = MOISTURE_SENSOR_INPUT_Pin;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f0e:	230b      	movs	r3, #11
 8001f10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(MOISTURE_SENSOR_INPUT_GPIO_Port, &GPIO_InitStruct);
 8001f1a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f24:	f002 fe48 	bl	8004bb8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f28:	bf00      	nop
 8001f2a:	37b0      	adds	r7, #176	@ 0xb0
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	50040000 	.word	0x50040000
 8001f34:	40021000 	.word	0x40021000

08001f38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b0ac      	sub	sp, #176	@ 0xb0
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	2288      	movs	r2, #136	@ 0x88
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f008 fe18 	bl	800ab8e <memset>
  if(hi2c->Instance==I2C1)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a21      	ldr	r2, [pc, #132]	@ (8001fe8 <HAL_I2C_MspInit+0xb0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d13b      	bne.n	8001fe0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f68:	2340      	movs	r3, #64	@ 0x40
 8001f6a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f70:	f107 0314 	add.w	r3, r7, #20
 8001f74:	4618      	mov	r0, r3
 8001f76:	f004 fc2d 	bl	80067d4 <HAL_RCCEx_PeriphCLKConfig>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001f80:	f7ff fc7a 	bl	8001878 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f84:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <HAL_I2C_MspInit+0xb4>)
 8001f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f88:	4a18      	ldr	r2, [pc, #96]	@ (8001fec <HAL_I2C_MspInit+0xb4>)
 8001f8a:	f043 0302 	orr.w	r3, r3, #2
 8001f8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f90:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <HAL_I2C_MspInit+0xb4>)
 8001f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_CURRENT_Pin|I2C1_SDA_CURRENT_Pin;
 8001f9c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fa0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fa4:	2312      	movs	r3, #18
 8001fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001faa:	2301      	movs	r3, #1
 8001fac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fb6:	2304      	movs	r3, #4
 8001fb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	480b      	ldr	r0, [pc, #44]	@ (8001ff0 <HAL_I2C_MspInit+0xb8>)
 8001fc4:	f002 fdf8 	bl	8004bb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <HAL_I2C_MspInit+0xb4>)
 8001fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fcc:	4a07      	ldr	r2, [pc, #28]	@ (8001fec <HAL_I2C_MspInit+0xb4>)
 8001fce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fd4:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <HAL_I2C_MspInit+0xb4>)
 8001fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001fe0:	bf00      	nop
 8001fe2:	37b0      	adds	r7, #176	@ 0xb0
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40005400 	.word	0x40005400
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	48000400 	.word	0x48000400

08001ff4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a1f      	ldr	r2, [pc, #124]	@ (8002080 <HAL_TIM_Base_MspInit+0x8c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d137      	bne.n	8002076 <HAL_TIM_Base_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002006:	4b1f      	ldr	r3, [pc, #124]	@ (8002084 <HAL_TIM_Base_MspInit+0x90>)
 8002008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200a:	4a1e      	ldr	r2, [pc, #120]	@ (8002084 <HAL_TIM_Base_MspInit+0x90>)
 800200c:	f043 0302 	orr.w	r3, r3, #2
 8002010:	6593      	str	r3, [r2, #88]	@ 0x58
 8002012:	4b1c      	ldr	r3, [pc, #112]	@ (8002084 <HAL_TIM_Base_MspInit+0x90>)
 8002014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 800201e:	4b1a      	ldr	r3, [pc, #104]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002020:	4a1a      	ldr	r2, [pc, #104]	@ (800208c <HAL_TIM_Base_MspInit+0x98>)
 8002022:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_5;
 8002024:	4b18      	ldr	r3, [pc, #96]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002026:	2205      	movs	r2, #5
 8002028:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800202a:	4b17      	ldr	r3, [pc, #92]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 800202c:	2210      	movs	r2, #16
 800202e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002030:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002032:	2200      	movs	r2, #0
 8002034:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002036:	4b14      	ldr	r3, [pc, #80]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002038:	2280      	movs	r2, #128	@ 0x80
 800203a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800203c:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 800203e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002042:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002044:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002046:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800204a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 800204c:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 800204e:	2200      	movs	r2, #0
 8002050:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002052:	4b0d      	ldr	r3, [pc, #52]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002054:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002058:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800205a:	480b      	ldr	r0, [pc, #44]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 800205c:	f002 fb36 	bl	80046cc <HAL_DMA_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 8002066:	f7ff fc07 	bl	8001878 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a06      	ldr	r2, [pc, #24]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 800206e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002070:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <HAL_TIM_Base_MspInit+0x94>)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40000400 	.word	0x40000400
 8002084:	40021000 	.word	0x40021000
 8002088:	20000b8c 	.word	0x20000b8c
 800208c:	4002001c 	.word	0x4002001c

08002090 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a11      	ldr	r2, [pc, #68]	@ (80020f4 <HAL_TIM_MspPostInit+0x64>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d11b      	bne.n	80020ea <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b2:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <HAL_TIM_MspPostInit+0x68>)
 80020b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b6:	4a10      	ldr	r2, [pc, #64]	@ (80020f8 <HAL_TIM_MspPostInit+0x68>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020be:	4b0e      	ldr	r3, [pc, #56]	@ (80020f8 <HAL_TIM_MspPostInit+0x68>)
 80020c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_DATA_PIN_Pin;
 80020ca:	2301      	movs	r3, #1
 80020cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d6:	2303      	movs	r3, #3
 80020d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020da:	2302      	movs	r3, #2
 80020dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_DATA_PIN_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	4619      	mov	r1, r3
 80020e4:	4805      	ldr	r0, [pc, #20]	@ (80020fc <HAL_TIM_MspPostInit+0x6c>)
 80020e6:	f002 fd67 	bl	8004bb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80020ea:	bf00      	nop
 80020ec:	3720      	adds	r7, #32
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40000400 	.word	0x40000400
 80020f8:	40021000 	.word	0x40021000
 80020fc:	48000400 	.word	0x48000400

08002100 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b0ae      	sub	sp, #184	@ 0xb8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002108:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002118:	f107 031c 	add.w	r3, r7, #28
 800211c:	2288      	movs	r2, #136	@ 0x88
 800211e:	2100      	movs	r1, #0
 8002120:	4618      	mov	r0, r3
 8002122:	f008 fd34 	bl	800ab8e <memset>
  if(huart->Instance==USART1)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a4b      	ldr	r2, [pc, #300]	@ (8002258 <HAL_UART_MspInit+0x158>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d145      	bne.n	80021bc <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002130:	2301      	movs	r3, #1
 8002132:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002134:	2300      	movs	r3, #0
 8002136:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002138:	f107 031c 	add.w	r3, r7, #28
 800213c:	4618      	mov	r0, r3
 800213e:	f004 fb49 	bl	80067d4 <HAL_RCCEx_PeriphCLKConfig>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002148:	f7ff fb96 	bl	8001878 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800214c:	4b43      	ldr	r3, [pc, #268]	@ (800225c <HAL_UART_MspInit+0x15c>)
 800214e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002150:	4a42      	ldr	r2, [pc, #264]	@ (800225c <HAL_UART_MspInit+0x15c>)
 8002152:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002156:	6613      	str	r3, [r2, #96]	@ 0x60
 8002158:	4b40      	ldr	r3, [pc, #256]	@ (800225c <HAL_UART_MspInit+0x15c>)
 800215a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002160:	61bb      	str	r3, [r7, #24]
 8002162:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002164:	4b3d      	ldr	r3, [pc, #244]	@ (800225c <HAL_UART_MspInit+0x15c>)
 8002166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002168:	4a3c      	ldr	r2, [pc, #240]	@ (800225c <HAL_UART_MspInit+0x15c>)
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002170:	4b3a      	ldr	r3, [pc, #232]	@ (800225c <HAL_UART_MspInit+0x15c>)
 8002172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	617b      	str	r3, [r7, #20]
 800217a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800217c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002180:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002190:	2303      	movs	r3, #3
 8002192:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002196:	2307      	movs	r3, #7
 8002198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021a0:	4619      	mov	r1, r3
 80021a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a6:	f002 fd07 	bl	8004bb8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2100      	movs	r1, #0
 80021ae:	2025      	movs	r0, #37	@ 0x25
 80021b0:	f002 fa4f 	bl	8004652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021b4:	2025      	movs	r0, #37	@ 0x25
 80021b6:	f002 fa68 	bl	800468a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80021ba:	e048      	b.n	800224e <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a27      	ldr	r2, [pc, #156]	@ (8002260 <HAL_UART_MspInit+0x160>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d143      	bne.n	800224e <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021c6:	2302      	movs	r3, #2
 80021c8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021ca:	2300      	movs	r3, #0
 80021cc:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	4618      	mov	r0, r3
 80021d4:	f004 fafe 	bl	80067d4 <HAL_RCCEx_PeriphCLKConfig>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 80021de:	f7ff fb4b 	bl	8001878 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80021e2:	4b1e      	ldr	r3, [pc, #120]	@ (800225c <HAL_UART_MspInit+0x15c>)
 80021e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e6:	4a1d      	ldr	r2, [pc, #116]	@ (800225c <HAL_UART_MspInit+0x15c>)
 80021e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ee:	4b1b      	ldr	r3, [pc, #108]	@ (800225c <HAL_UART_MspInit+0x15c>)
 80021f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f6:	613b      	str	r3, [r7, #16]
 80021f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fa:	4b18      	ldr	r3, [pc, #96]	@ (800225c <HAL_UART_MspInit+0x15c>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fe:	4a17      	ldr	r2, [pc, #92]	@ (800225c <HAL_UART_MspInit+0x15c>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002206:	4b15      	ldr	r3, [pc, #84]	@ (800225c <HAL_UART_MspInit+0x15c>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002212:	230c      	movs	r3, #12
 8002214:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002218:	2302      	movs	r3, #2
 800221a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002224:	2303      	movs	r3, #3
 8002226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800222a:	2307      	movs	r3, #7
 800222c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002230:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002234:	4619      	mov	r1, r3
 8002236:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800223a:	f002 fcbd 	bl	8004bb8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800223e:	2200      	movs	r2, #0
 8002240:	2100      	movs	r1, #0
 8002242:	2026      	movs	r0, #38	@ 0x26
 8002244:	f002 fa05 	bl	8004652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002248:	2026      	movs	r0, #38	@ 0x26
 800224a:	f002 fa1e 	bl	800468a <HAL_NVIC_EnableIRQ>
}
 800224e:	bf00      	nop
 8002250:	37b8      	adds	r7, #184	@ 0xb8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40013800 	.word	0x40013800
 800225c:	40021000 	.word	0x40021000
 8002260:	40004400 	.word	0x40004400

08002264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <NMI_Handler+0x4>

0800226c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <HardFault_Handler+0x4>

08002274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <MemManage_Handler+0x4>

0800227c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <BusFault_Handler+0x4>

08002284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <UsageFault_Handler+0x4>

0800228c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229a:	b480      	push	{r7}
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ba:	f000 fe89 	bl	8002fd0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();   // <- this will call HAL_SYSTICK_Callback()
 80022be:	f002 f9fe 	bl	80046be <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_SYSTICK_Callback>:
/**
  * @brief HAL SysTick callback
  *        Called from HAL_SYSTICK_IRQHandler().
  */
void HAL_SYSTICK_Callback(void)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	af00      	add	r7, sp, #0
    RTOS_Tick();   // increment RTOS ms counter
 80022ca:	f7ff fcd3 	bl	8001c74 <RTOS_Tick>
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80022d8:	4802      	ldr	r0, [pc, #8]	@ (80022e4 <DMA1_Channel2_IRQHandler+0x10>)
 80022da:	f002 fb8e 	bl	80049fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000b8c 	.word	0x20000b8c

080022e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <USART1_IRQHandler+0x10>)
 80022ee:	f006 fba7 	bl	8008a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000bd4 	.word	0x20000bd4

080022fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <USART2_IRQHandler+0x10>)
 8002302:	f006 fb9d 	bl	8008a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000c5c 	.word	0x20000c5c

08002310 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  TIM PWM Pulse finished callback.
  *         Used by WS2812 DMA driver.
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a04      	ldr	r2, [pc, #16]	@ (8002330 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d102      	bne.n	8002328 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    {
        WS28XX_DMA_Complete_Callback(&ws_led);
 8002322:	4804      	ldr	r0, [pc, #16]	@ (8002334 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8002324:	f000 fdbb 	bl	8002e9e <WS28XX_DMA_Complete_Callback>
    }
}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40000400 	.word	0x40000400
 8002334:	200001fc 	.word	0x200001fc

08002338 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return 1;
 800233c:	2301      	movs	r3, #1
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <_kill>:

int _kill(int pid, int sig)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002352:	f008 fc81 	bl	800ac58 <__errno>
 8002356:	4603      	mov	r3, r0
 8002358:	2216      	movs	r2, #22
 800235a:	601a      	str	r2, [r3, #0]
  return -1;
 800235c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <_exit>:

void _exit (int status)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002370:	f04f 31ff 	mov.w	r1, #4294967295
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff ffe7 	bl	8002348 <_kill>
  while (1) {}    /* Make sure we hang here */
 800237a:	bf00      	nop
 800237c:	e7fd      	b.n	800237a <_exit+0x12>

0800237e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b086      	sub	sp, #24
 8002382:	af00      	add	r7, sp, #0
 8002384:	60f8      	str	r0, [r7, #12]
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	e00a      	b.n	80023a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002390:	f3af 8000 	nop.w
 8002394:	4601      	mov	r1, r0
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	60ba      	str	r2, [r7, #8]
 800239c:	b2ca      	uxtb	r2, r1
 800239e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	3301      	adds	r3, #1
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	dbf0      	blt.n	8002390 <_read+0x12>
  }

  return len;
 80023ae:	687b      	ldr	r3, [r7, #4]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	e009      	b.n	80023de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	60ba      	str	r2, [r7, #8]
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	3301      	adds	r3, #1
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	697a      	ldr	r2, [r7, #20]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	dbf1      	blt.n	80023ca <_write+0x12>
  }
  return len;
 80023e6:	687b      	ldr	r3, [r7, #4]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <_close>:

int _close(int file)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002418:	605a      	str	r2, [r3, #4]
  return 0;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <_isatty>:

int _isatty(int file)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002430:	2301      	movs	r3, #1
}
 8002432:	4618      	mov	r0, r3
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800243e:	b480      	push	{r7}
 8002440:	b085      	sub	sp, #20
 8002442:	af00      	add	r7, sp, #0
 8002444:	60f8      	str	r0, [r7, #12]
 8002446:	60b9      	str	r1, [r7, #8]
 8002448:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002460:	4a14      	ldr	r2, [pc, #80]	@ (80024b4 <_sbrk+0x5c>)
 8002462:	4b15      	ldr	r3, [pc, #84]	@ (80024b8 <_sbrk+0x60>)
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800246c:	4b13      	ldr	r3, [pc, #76]	@ (80024bc <_sbrk+0x64>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d102      	bne.n	800247a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002474:	4b11      	ldr	r3, [pc, #68]	@ (80024bc <_sbrk+0x64>)
 8002476:	4a12      	ldr	r2, [pc, #72]	@ (80024c0 <_sbrk+0x68>)
 8002478:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800247a:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <_sbrk+0x64>)
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4413      	add	r3, r2
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	429a      	cmp	r2, r3
 8002486:	d207      	bcs.n	8002498 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002488:	f008 fbe6 	bl	800ac58 <__errno>
 800248c:	4603      	mov	r3, r0
 800248e:	220c      	movs	r2, #12
 8002490:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002492:	f04f 33ff 	mov.w	r3, #4294967295
 8002496:	e009      	b.n	80024ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002498:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <_sbrk+0x64>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800249e:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <_sbrk+0x64>)
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4413      	add	r3, r2
 80024a6:	4a05      	ldr	r2, [pc, #20]	@ (80024bc <_sbrk+0x64>)
 80024a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024aa:	68fb      	ldr	r3, [r7, #12]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20018000 	.word	0x20018000
 80024b8:	00000400 	.word	0x00000400
 80024bc:	20000dc8 	.word	0x20000dc8
 80024c0:	20000fa8 	.word	0x20000fa8

080024c4 <State_Init>:

/************************************************************
 * INITIALIZATION STATE
 ************************************************************/
void State_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b096      	sub	sp, #88	@ 0x58
 80024c8:	af00      	add	r7, sp, #0
    Debug_Print("STATE: Init...\r\n");
 80024ca:	4814      	ldr	r0, [pc, #80]	@ (800251c <State_Init+0x58>)
 80024cc:	f000 fb78 	bl	8002bc0 <Debug_Print>

    // LED default
    set_grow_purple(255);
 80024d0:	20ff      	movs	r0, #255	@ 0xff
 80024d2:	f7fe fd75 	bl	8000fc0 <set_grow_purple>

    // Initial moisture read
    MoistureReading_t m = Moisture_Read();
 80024d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fa4e 	bl	800197c <Moisture_Read>
    g_moistState = m.state;
 80024e0:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80024e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002520 <State_Init+0x5c>)
 80024e6:	701a      	strb	r2, [r3, #0]

    char buf[64];
    snprintf(buf, sizeof(buf), "Init Moisture = %s\r\n",
             (g_moistState == MOISTURE_WET ? "WET" : "DRY"));
 80024e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002520 <State_Init+0x5c>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
    snprintf(buf, sizeof(buf), "Init Moisture = %s\r\n",
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d101      	bne.n	80024f4 <State_Init+0x30>
 80024f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <State_Init+0x60>)
 80024f2:	e000      	b.n	80024f6 <State_Init+0x32>
 80024f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002528 <State_Init+0x64>)
 80024f6:	1d38      	adds	r0, r7, #4
 80024f8:	4a0c      	ldr	r2, [pc, #48]	@ (800252c <State_Init+0x68>)
 80024fa:	2140      	movs	r1, #64	@ 0x40
 80024fc:	f008 fa7e 	bl	800a9fc <sniprintf>
    Debug_Print(buf);
 8002500:	1d3b      	adds	r3, r7, #4
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fb5c 	bl	8002bc0 <Debug_Print>

    Debug_Print("STATE: Init -> AUTO\r\n");
 8002508:	4809      	ldr	r0, [pc, #36]	@ (8002530 <State_Init+0x6c>)
 800250a:	f000 fb59 	bl	8002bc0 <Debug_Print>
    g_systemMode = MODE_AUTO;
 800250e:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <State_Init+0x70>)
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
}
 8002514:	bf00      	nop
 8002516:	3758      	adds	r7, #88	@ 0x58
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	0800d948 	.word	0x0800d948
 8002520:	20000dce 	.word	0x20000dce
 8002524:	0800d95c 	.word	0x0800d95c
 8002528:	0800d960 	.word	0x0800d960
 800252c:	0800d964 	.word	0x0800d964
 8002530:	0800d97c 	.word	0x0800d97c
 8002534:	20000dcc 	.word	0x20000dcc

08002538 <State_Auto>:

/************************************************************
 * AUTO MODE  decision logic only
 ************************************************************/
void State_Auto(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b0a0      	sub	sp, #128	@ 0x80
 800253c:	af00      	add	r7, sp, #0
    Debug_Print("AUTO: Running logic...\r\n");
 800253e:	4813      	ldr	r0, [pc, #76]	@ (800258c <State_Auto+0x54>)
 8002540:	f000 fb3e 	bl	8002bc0 <Debug_Print>
//    if (g_failState != FAIL_NONE)
//    {
//        set_grow_purple(255);
//    }

    if (g_failState == FAIL_NONE)
 8002544:	4b12      	ldr	r3, [pc, #72]	@ (8002590 <State_Auto+0x58>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d117      	bne.n	800257c <State_Auto+0x44>
    {
        if (g_moistState == MOISTURE_DRY)
 800254c:	4b11      	ldr	r3, [pc, #68]	@ (8002594 <State_Auto+0x5c>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10f      	bne.n	8002574 <State_Auto+0x3c>
        {
            Debug_Print("AUTO: Soil dry  pump for 2s\r\n");
 8002554:	4810      	ldr	r0, [pc, #64]	@ (8002598 <State_Auto+0x60>)
 8002556:	f000 fb33 	bl	8002bc0 <Debug_Print>
            Pump_Run2s();
 800255a:	f7ff faf7 	bl	8001b4c <Pump_Run2s>

			// Send Logs to UART on auto water
            char msg[128];
            snprintf(msg, sizeof(msg),
 800255e:	463b      	mov	r3, r7
 8002560:	4a0e      	ldr	r2, [pc, #56]	@ (800259c <State_Auto+0x64>)
 8002562:	2180      	movs	r1, #128	@ 0x80
 8002564:	4618      	mov	r0, r3
 8002566:	f008 fa49 	bl	800a9fc <sniprintf>
            		"{\"AutoWateringLog\": true}\n");
            UART_Send(msg);
 800256a:	463b      	mov	r3, r7
 800256c:	4618      	mov	r0, r3
 800256e:	f000 f963 	bl	8002838 <UART_Send>
    }
    else
    {
        Debug_Print("AUTO: Fail mode active  watering disabled\r\n");
    }
}
 8002572:	e006      	b.n	8002582 <State_Auto+0x4a>
            Debug_Print("AUTO: Soil wet  no watering\r\n");
 8002574:	480a      	ldr	r0, [pc, #40]	@ (80025a0 <State_Auto+0x68>)
 8002576:	f000 fb23 	bl	8002bc0 <Debug_Print>
}
 800257a:	e002      	b.n	8002582 <State_Auto+0x4a>
        Debug_Print("AUTO: Fail mode active  watering disabled\r\n");
 800257c:	4809      	ldr	r0, [pc, #36]	@ (80025a4 <State_Auto+0x6c>)
 800257e:	f000 fb1f 	bl	8002bc0 <Debug_Print>
}
 8002582:	bf00      	nop
 8002584:	3780      	adds	r7, #128	@ 0x80
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	0800d994 	.word	0x0800d994
 8002590:	20000dcd 	.word	0x20000dcd
 8002594:	20000dce 	.word	0x20000dce
 8002598:	0800d9b0 	.word	0x0800d9b0
 800259c:	0800d9d4 	.word	0x0800d9d4
 80025a0:	0800d9f0 	.word	0x0800d9f0
 80025a4:	0800da14 	.word	0x0800da14

080025a8 <State_Manual>:

/************************************************************
 * MANUAL MODE
 ************************************************************/
void State_Manual(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
    Debug_Print("MODE: Manual active (ESP32 controls)\r\n");
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <State_Manual+0x10>)
 80025ae:	f000 fb07 	bl	8002bc0 <Debug_Print>
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	0800da44 	.word	0x0800da44

080025bc <State_UpdateMoisture>:

/************************************************************
 * UPDATE MOISTURE
 ************************************************************/
void State_UpdateMoisture(void)
{
 80025bc:	b5b0      	push	{r4, r5, r7, lr}
 80025be:	b0be      	sub	sp, #248	@ 0xf8
 80025c0:	af04      	add	r7, sp, #16
    MoistureReading_t m = Moisture_Read();
 80025c2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff f9d8 	bl	800197c <Moisture_Read>
    g_moistState = m.state;
 80025cc:	f897 20e0 	ldrb.w	r2, [r7, #224]	@ 0xe0
 80025d0:	4b18      	ldr	r3, [pc, #96]	@ (8002634 <State_UpdateMoisture+0x78>)
 80025d2:	701a      	strb	r2, [r3, #0]

    char dbg[80];
    snprintf(dbg, sizeof(dbg), "MOIST: raw=%lu avg=%lu state=%s\r\n",
 80025d4:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 80025d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
             m.raw_adc, m.avg_adc,
             (g_moistState == MOISTURE_WET ? "WET" : "DRY"));
 80025dc:	4a15      	ldr	r2, [pc, #84]	@ (8002634 <State_UpdateMoisture+0x78>)
 80025de:	7812      	ldrb	r2, [r2, #0]
    snprintf(dbg, sizeof(dbg), "MOIST: raw=%lu avg=%lu state=%s\r\n",
 80025e0:	2a01      	cmp	r2, #1
 80025e2:	d101      	bne.n	80025e8 <State_UpdateMoisture+0x2c>
 80025e4:	4a14      	ldr	r2, [pc, #80]	@ (8002638 <State_UpdateMoisture+0x7c>)
 80025e6:	e000      	b.n	80025ea <State_UpdateMoisture+0x2e>
 80025e8:	4a14      	ldr	r2, [pc, #80]	@ (800263c <State_UpdateMoisture+0x80>)
 80025ea:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 80025ee:	9201      	str	r2, [sp, #4]
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	460b      	mov	r3, r1
 80025f4:	4a12      	ldr	r2, [pc, #72]	@ (8002640 <State_UpdateMoisture+0x84>)
 80025f6:	2150      	movs	r1, #80	@ 0x50
 80025f8:	f008 fa00 	bl	800a9fc <sniprintf>
    Debug_Print(dbg);
 80025fc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002600:	4618      	mov	r0, r3
 8002602:	f000 fadd 	bl	8002bc0 <Debug_Print>

    char msg[128];
    snprintf(msg, sizeof(msg),
 8002606:	1d3d      	adds	r5, r7, #4
 8002608:	466c      	mov	r4, sp
 800260a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800260e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002610:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002614:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002618:	4a0a      	ldr	r2, [pc, #40]	@ (8002644 <State_UpdateMoisture+0x88>)
 800261a:	2180      	movs	r1, #128	@ 0x80
 800261c:	4628      	mov	r0, r5
 800261e:	f008 f9ed 	bl	800a9fc <sniprintf>
		"{\"MoistureLevel\": %.2f}\n", m);
    UART_Send(msg);
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	4618      	mov	r0, r3
 8002626:	f000 f907 	bl	8002838 <UART_Send>
}
 800262a:	bf00      	nop
 800262c:	37e8      	adds	r7, #232	@ 0xe8
 800262e:	46bd      	mov	sp, r7
 8002630:	bdb0      	pop	{r4, r5, r7, pc}
 8002632:	bf00      	nop
 8002634:	20000dce 	.word	0x20000dce
 8002638:	0800d95c 	.word	0x0800d95c
 800263c:	0800d960 	.word	0x0800d960
 8002640:	0800da6c 	.word	0x0800da6c
 8002644:	0800da90 	.word	0x0800da90

08002648 <State_UpdatePower>:

/************************************************************
 * UPDATE POWER + FAIL DETECTION
 ************************************************************/
void State_UpdatePower(void)
{
 8002648:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800264c:	b0d6      	sub	sp, #344	@ 0x158
 800264e:	af08      	add	r7, sp, #32
    INA219_Data_t d;
    INA219_Read(&d);
 8002650:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fdcf 	bl	80011f8 <INA219_Read>

    FailState_t oldFail = g_failState;
 800265a:	4b34      	ldr	r3, [pc, #208]	@ (800272c <State_UpdatePower+0xe4>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137

    if (d.current_mA > 1500.0f)
 8002662:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 8002666:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002730 <State_UpdatePower+0xe8>
 800266a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800266e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002672:	dd03      	ble.n	800267c <State_UpdatePower+0x34>
        g_failState = FAIL_OVERCURRENT;
 8002674:	4b2d      	ldr	r3, [pc, #180]	@ (800272c <State_UpdatePower+0xe4>)
 8002676:	2201      	movs	r2, #1
 8002678:	701a      	strb	r2, [r3, #0]
 800267a:	e002      	b.n	8002682 <State_UpdatePower+0x3a>
    else
        g_failState = FAIL_NONE;
 800267c:	4b2b      	ldr	r3, [pc, #172]	@ (800272c <State_UpdatePower+0xe4>)
 800267e:	2200      	movs	r2, #0
 8002680:	701a      	strb	r2, [r3, #0]

    char dbg[160];
    snprintf(dbg, sizeof(dbg),
             "POWER: V=%.2f I=%.2f P=%.2f fail=%s\r\n",
             d.bus_V, d.current_mA, d.power_mW,
 8002682:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
    snprintf(dbg, sizeof(dbg),
 8002686:	4618      	mov	r0, r3
 8002688:	f7fd ff6e 	bl	8000568 <__aeabi_f2d>
 800268c:	4604      	mov	r4, r0
 800268e:	460d      	mov	r5, r1
             d.bus_V, d.current_mA, d.power_mW,
 8002690:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
    snprintf(dbg, sizeof(dbg),
 8002694:	4618      	mov	r0, r3
 8002696:	f7fd ff67 	bl	8000568 <__aeabi_f2d>
 800269a:	4680      	mov	r8, r0
 800269c:	4689      	mov	r9, r1
             d.bus_V, d.current_mA, d.power_mW,
 800269e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
    snprintf(dbg, sizeof(dbg),
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fd ff60 	bl	8000568 <__aeabi_f2d>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
             (g_failState == FAIL_NONE ? "NONE" : "OVERCURRENT"));
 80026ac:	491f      	ldr	r1, [pc, #124]	@ (800272c <State_UpdatePower+0xe4>)
 80026ae:	7809      	ldrb	r1, [r1, #0]
    snprintf(dbg, sizeof(dbg),
 80026b0:	2900      	cmp	r1, #0
 80026b2:	d101      	bne.n	80026b8 <State_UpdatePower+0x70>
 80026b4:	491f      	ldr	r1, [pc, #124]	@ (8002734 <State_UpdatePower+0xec>)
 80026b6:	e000      	b.n	80026ba <State_UpdatePower+0x72>
 80026b8:	491f      	ldr	r1, [pc, #124]	@ (8002738 <State_UpdatePower+0xf0>)
 80026ba:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 80026be:	9106      	str	r1, [sp, #24]
 80026c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80026c4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80026c8:	e9cd 4500 	strd	r4, r5, [sp]
 80026cc:	4a1b      	ldr	r2, [pc, #108]	@ (800273c <State_UpdatePower+0xf4>)
 80026ce:	21a0      	movs	r1, #160	@ 0xa0
 80026d0:	f008 f994 	bl	800a9fc <sniprintf>
    Debug_Print(dbg);
 80026d4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fa71 	bl	8002bc0 <Debug_Print>

    if (g_failState != oldFail)
 80026de:	4b13      	ldr	r3, [pc, #76]	@ (800272c <State_UpdatePower+0xe4>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d008      	beq.n	80026fc <State_UpdatePower+0xb4>
    {
        if (g_failState == FAIL_OVERCURRENT)
 80026ea:	4b10      	ldr	r3, [pc, #64]	@ (800272c <State_UpdatePower+0xe4>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d104      	bne.n	80026fc <State_UpdatePower+0xb4>
        {
            Debug_Print("FAIL: Overcurrent detected! (>1.5A)\r\n");
 80026f2:	4813      	ldr	r0, [pc, #76]	@ (8002740 <State_UpdatePower+0xf8>)
 80026f4:	f000 fa64 	bl	8002bc0 <Debug_Print>
            flash_error_led();
 80026f8:	f7fe fc92 	bl	8001020 <flash_error_led>
        }
    }

    char msg[128];
    snprintf(msg, sizeof(msg),
		"{\"GrowLEDPower\": %.2f}\n", d.power_mW);
 80026fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
    snprintf(msg, sizeof(msg),
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd ff31 	bl	8000568 <__aeabi_f2d>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	1d38      	adds	r0, r7, #4
 800270c:	e9cd 2300 	strd	r2, r3, [sp]
 8002710:	4a0c      	ldr	r2, [pc, #48]	@ (8002744 <State_UpdatePower+0xfc>)
 8002712:	2180      	movs	r1, #128	@ 0x80
 8002714:	f008 f972 	bl	800a9fc <sniprintf>
    UART_Send(msg);
 8002718:	1d3b      	adds	r3, r7, #4
 800271a:	4618      	mov	r0, r3
 800271c:	f000 f88c 	bl	8002838 <UART_Send>
}
 8002720:	bf00      	nop
 8002722:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8002726:	46bd      	mov	sp, r7
 8002728:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800272c:	20000dcd 	.word	0x20000dcd
 8002730:	44bb8000 	.word	0x44bb8000
 8002734:	0800daac 	.word	0x0800daac
 8002738:	0800dab4 	.word	0x0800dab4
 800273c:	0800dac0 	.word	0x0800dac0
 8002740:	0800dae8 	.word	0x0800dae8
 8002744:	0800db10 	.word	0x0800db10

08002748 <State_GetMode>:

/************************************************************
 * STATE MACHINE  PUBLIC ACCESS
 ************************************************************/
SystemMode_t State_GetMode(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
    return g_systemMode;
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <State_GetMode+0x14>)
 800274e:	781b      	ldrb	r3, [r3, #0]
}
 8002750:	4618      	mov	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	20000dcc 	.word	0x20000dcc

08002760 <State_SetMode>:

void State_SetMode(SystemMode_t mode)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
    g_systemMode = mode;
 800276a:	4a0c      	ldr	r2, [pc, #48]	@ (800279c <State_SetMode+0x3c>)
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	7013      	strb	r3, [r2, #0]

    if (mode == MODE_MANUAL)
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d103      	bne.n	800277e <State_SetMode+0x1e>
        Debug_Print("MODE SWITCH: MANUAL\r\n");
 8002776:	480a      	ldr	r0, [pc, #40]	@ (80027a0 <State_SetMode+0x40>)
 8002778:	f000 fa22 	bl	8002bc0 <Debug_Print>
 800277c:	e002      	b.n	8002784 <State_SetMode+0x24>
    else
        Debug_Print("MODE SWITCH: AUTO\r\n");
 800277e:	4809      	ldr	r0, [pc, #36]	@ (80027a4 <State_SetMode+0x44>)
 8002780:	f000 fa1e 	bl	8002bc0 <Debug_Print>

    if (g_failState == FAIL_NONE)
 8002784:	4b08      	ldr	r3, [pc, #32]	@ (80027a8 <State_SetMode+0x48>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <State_SetMode+0x32>
        set_grow_purple(255);
 800278c:	20ff      	movs	r0, #255	@ 0xff
 800278e:	f7fe fc17 	bl	8000fc0 <set_grow_purple>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	20000dcc 	.word	0x20000dcc
 80027a0:	0800db28 	.word	0x0800db28
 80027a4:	0800db40 	.word	0x0800db40
 80027a8:	20000dcd 	.word	0x20000dcd

080027ac <State_StateMachineTick>:

/************************************************************
 * STATE MACHINE TICK  called from RTOS Task_Pump
 ************************************************************/
void State_StateMachineTick(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
    switch (g_systemMode)
 80027b0:	4b07      	ldr	r3, [pc, #28]	@ (80027d0 <State_StateMachineTick+0x24>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <State_StateMachineTick+0x12>
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d003      	beq.n	80027c4 <State_StateMachineTick+0x18>
        case MODE_MANUAL:
            State_Manual();
            break;

        default:
            break;
 80027bc:	e005      	b.n	80027ca <State_StateMachineTick+0x1e>
            State_Auto();
 80027be:	f7ff febb 	bl	8002538 <State_Auto>
            break;
 80027c2:	e002      	b.n	80027ca <State_StateMachineTick+0x1e>
            State_Manual();
 80027c4:	f7ff fef0 	bl	80025a8 <State_Manual>
            break;
 80027c8:	bf00      	nop
    }
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000dcc 	.word	0x20000dcc

080027d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027d8:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <SystemInit+0x20>)
 80027da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027de:	4a05      	ldr	r2, [pc, #20]	@ (80027f4 <SystemInit+0x20>)
 80027e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <UART_ClearBuffer>:

/****************************************************
 * SAFE BUFFER RESET
 ****************************************************/
static void UART_ClearBuffer(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
    memset(uart_rx_buffer, 0, sizeof(uart_rx_buffer));
 80027fc:	2280      	movs	r2, #128	@ 0x80
 80027fe:	2100      	movs	r1, #0
 8002800:	4803      	ldr	r0, [pc, #12]	@ (8002810 <UART_ClearBuffer+0x18>)
 8002802:	f008 f9c4 	bl	800ab8e <memset>
    uart_rx_index = 0;
 8002806:	4b03      	ldr	r3, [pc, #12]	@ (8002814 <UART_ClearBuffer+0x1c>)
 8002808:	2200      	movs	r2, #0
 800280a:	701a      	strb	r2, [r3, #0]
}
 800280c:	bf00      	nop
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20000dd0 	.word	0x20000dd0
 8002814:	20000e50 	.word	0x20000e50

08002818 <UART_Init>:

/****************************************************
 * UART Init
 ****************************************************/
void UART_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
    UART_ClearBuffer();
 800281c:	f7ff ffec 	bl	80027f8 <UART_ClearBuffer>
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8002820:	2201      	movs	r2, #1
 8002822:	4903      	ldr	r1, [pc, #12]	@ (8002830 <UART_Init+0x18>)
 8002824:	4803      	ldr	r0, [pc, #12]	@ (8002834 <UART_Init+0x1c>)
 8002826:	f006 f8bf 	bl	80089a8 <HAL_UART_Receive_IT>
}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000dcf 	.word	0x20000dcf
 8002834:	20000bd4 	.word	0x20000bd4

08002838 <UART_Send>:

/****************************************************
 * UART Send
 ****************************************************/
void UART_Send(const char *msg)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7fd fd25 	bl	8000290 <strlen>
 8002846:	4603      	mov	r3, r0
 8002848:	b29a      	uxth	r2, r3
 800284a:	f04f 33ff 	mov.w	r3, #4294967295
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4803      	ldr	r0, [pc, #12]	@ (8002860 <UART_Send+0x28>)
 8002852:	f006 f81f 	bl	8008894 <HAL_UART_Transmit>
}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000bd4 	.word	0x20000bd4

08002864 <HAL_UART_RxCpltCallback>:

/****************************************************
 * RX Callback
 ****************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a14      	ldr	r2, [pc, #80]	@ (80028c4 <HAL_UART_RxCpltCallback+0x60>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d121      	bne.n	80028ba <HAL_UART_RxCpltCallback+0x56>
    {
        if (rxByte == '\n')
 8002876:	4b14      	ldr	r3, [pc, #80]	@ (80028c8 <HAL_UART_RxCpltCallback+0x64>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	2b0a      	cmp	r3, #10
 800287c:	d107      	bne.n	800288e <HAL_UART_RxCpltCallback+0x2a>
        {
            uart_rx_buffer[uart_rx_index] = '\0';
 800287e:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <HAL_UART_RxCpltCallback+0x68>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	b2db      	uxtb	r3, r3
 8002884:	461a      	mov	r2, r3
 8002886:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <HAL_UART_RxCpltCallback+0x6c>)
 8002888:	2100      	movs	r1, #0
 800288a:	5499      	strb	r1, [r3, r2]
 800288c:	e010      	b.n	80028b0 <HAL_UART_RxCpltCallback+0x4c>
        }
        else if (uart_rx_index < sizeof(uart_rx_buffer) - 1)
 800288e:	4b0f      	ldr	r3, [pc, #60]	@ (80028cc <HAL_UART_RxCpltCallback+0x68>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b7e      	cmp	r3, #126	@ 0x7e
 8002896:	d80b      	bhi.n	80028b0 <HAL_UART_RxCpltCallback+0x4c>
        {
            uart_rx_buffer[uart_rx_index++] = rxByte;
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <HAL_UART_RxCpltCallback+0x68>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	b2d1      	uxtb	r1, r2
 80028a2:	4a0a      	ldr	r2, [pc, #40]	@ (80028cc <HAL_UART_RxCpltCallback+0x68>)
 80028a4:	7011      	strb	r1, [r2, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	4b07      	ldr	r3, [pc, #28]	@ (80028c8 <HAL_UART_RxCpltCallback+0x64>)
 80028aa:	7819      	ldrb	r1, [r3, #0]
 80028ac:	4b08      	ldr	r3, [pc, #32]	@ (80028d0 <HAL_UART_RxCpltCallback+0x6c>)
 80028ae:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 80028b0:	2201      	movs	r2, #1
 80028b2:	4905      	ldr	r1, [pc, #20]	@ (80028c8 <HAL_UART_RxCpltCallback+0x64>)
 80028b4:	4807      	ldr	r0, [pc, #28]	@ (80028d4 <HAL_UART_RxCpltCallback+0x70>)
 80028b6:	f006 f877 	bl	80089a8 <HAL_UART_Receive_IT>
    }
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40013800 	.word	0x40013800
 80028c8:	20000dcf 	.word	0x20000dcf
 80028cc:	20000e50 	.word	0x20000e50
 80028d0:	20000dd0 	.word	0x20000dd0
 80028d4:	20000bd4 	.word	0x20000bd4

080028d8 <UART_ProcessReceived>:

/****************************************************
 * COMMAND PROCESSOR
 ****************************************************/
void UART_ProcessReceived(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b0a0      	sub	sp, #128	@ 0x80
 80028dc:	af00      	add	r7, sp, #0
    if (uart_rx_buffer[0] == '\0')
 80028de:	4b48      	ldr	r3, [pc, #288]	@ (8002a00 <UART_ProcessReceived+0x128>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 8087 	beq.w	80029f6 <UART_ProcessReceived+0x11e>
        return;

    // PUMP
    if (strcmp(uart_rx_buffer, "PUMP_ON") == 0)       CMD_PumpOn();
 80028e8:	4946      	ldr	r1, [pc, #280]	@ (8002a04 <UART_ProcessReceived+0x12c>)
 80028ea:	4845      	ldr	r0, [pc, #276]	@ (8002a00 <UART_ProcessReceived+0x128>)
 80028ec:	f7fd fc70 	bl	80001d0 <strcmp>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d102      	bne.n	80028fc <UART_ProcessReceived+0x24>
 80028f6:	f000 f89f 	bl	8002a38 <CMD_PumpOn>
 80028fa:	e079      	b.n	80029f0 <UART_ProcessReceived+0x118>
    else if (strcmp(uart_rx_buffer, "PUMP_OFF") == 0) CMD_PumpOff();
 80028fc:	4942      	ldr	r1, [pc, #264]	@ (8002a08 <UART_ProcessReceived+0x130>)
 80028fe:	4840      	ldr	r0, [pc, #256]	@ (8002a00 <UART_ProcessReceived+0x128>)
 8002900:	f7fd fc66 	bl	80001d0 <strcmp>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d102      	bne.n	8002910 <UART_ProcessReceived+0x38>
 800290a:	f000 f89b 	bl	8002a44 <CMD_PumpOff>
 800290e:	e06f      	b.n	80029f0 <UART_ProcessReceived+0x118>

    else if (strcmp(uart_rx_buffer, "PUMP_2S") == 0)  {
 8002910:	493e      	ldr	r1, [pc, #248]	@ (8002a0c <UART_ProcessReceived+0x134>)
 8002912:	483b      	ldr	r0, [pc, #236]	@ (8002a00 <UART_ProcessReceived+0x128>)
 8002914:	f7fd fc5c 	bl	80001d0 <strcmp>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10c      	bne.n	8002938 <UART_ProcessReceived+0x60>
    	CMD_PumpRun2s();
 800291e:	f000 f897 	bl	8002a50 <CMD_PumpRun2s>
		// Send Logs to UART on manual water
        char msg[128];
        snprintf(msg, sizeof(msg),
 8002922:	463b      	mov	r3, r7
 8002924:	4a3a      	ldr	r2, [pc, #232]	@ (8002a10 <UART_ProcessReceived+0x138>)
 8002926:	2180      	movs	r1, #128	@ 0x80
 8002928:	4618      	mov	r0, r3
 800292a:	f008 f867 	bl	800a9fc <sniprintf>
    		"{\"ManualWateringLog\": true}\n");
        UART_Send(msg);
 800292e:	463b      	mov	r3, r7
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff81 	bl	8002838 <UART_Send>
 8002936:	e05b      	b.n	80029f0 <UART_ProcessReceived+0x118>
    }

    // LED
    else if (strcmp(uart_rx_buffer, "LED_PURPLE") == 0)   CMD_LED_Purple();
 8002938:	4936      	ldr	r1, [pc, #216]	@ (8002a14 <UART_ProcessReceived+0x13c>)
 800293a:	4831      	ldr	r0, [pc, #196]	@ (8002a00 <UART_ProcessReceived+0x128>)
 800293c:	f7fd fc48 	bl	80001d0 <strcmp>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d102      	bne.n	800294c <UART_ProcessReceived+0x74>
 8002946:	f000 f889 	bl	8002a5c <CMD_LED_Purple>
 800294a:	e051      	b.n	80029f0 <UART_ProcessReceived+0x118>
    else if (strcmp(uart_rx_buffer, "LED_OFF") == 0)      CMD_LED_Off();
 800294c:	4932      	ldr	r1, [pc, #200]	@ (8002a18 <UART_ProcessReceived+0x140>)
 800294e:	482c      	ldr	r0, [pc, #176]	@ (8002a00 <UART_ProcessReceived+0x128>)
 8002950:	f7fd fc3e 	bl	80001d0 <strcmp>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d102      	bne.n	8002960 <UART_ProcessReceived+0x88>
 800295a:	f000 f887 	bl	8002a6c <CMD_LED_Off>
 800295e:	e047      	b.n	80029f0 <UART_ProcessReceived+0x118>
    else if (strcmp(uart_rx_buffer, "LED_FLASHRED") == 0) CMD_LED_FlashRed();
 8002960:	492e      	ldr	r1, [pc, #184]	@ (8002a1c <UART_ProcessReceived+0x144>)
 8002962:	4827      	ldr	r0, [pc, #156]	@ (8002a00 <UART_ProcessReceived+0x128>)
 8002964:	f7fd fc34 	bl	80001d0 <strcmp>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d102      	bne.n	8002974 <UART_ProcessReceived+0x9c>
 800296e:	f000 f899 	bl	8002aa4 <CMD_LED_FlashRed>
 8002972:	e03d      	b.n	80029f0 <UART_ProcessReceived+0x118>
    else if (strcmp(uart_rx_buffer, "LED_FULL") == 0)     CMD_LED_Full();
 8002974:	492a      	ldr	r1, [pc, #168]	@ (8002a20 <UART_ProcessReceived+0x148>)
 8002976:	4822      	ldr	r0, [pc, #136]	@ (8002a00 <UART_ProcessReceived+0x128>)
 8002978:	f7fd fc2a 	bl	80001d0 <strcmp>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d102      	bne.n	8002988 <UART_ProcessReceived+0xb0>
 8002982:	f000 f895 	bl	8002ab0 <CMD_LED_Full>
 8002986:	e033      	b.n	80029f0 <UART_ProcessReceived+0x118>
    else if (strncmp(uart_rx_buffer, "LED_DIM", 7) == 0)   CMD_LED_Dim();
 8002988:	2207      	movs	r2, #7
 800298a:	4926      	ldr	r1, [pc, #152]	@ (8002a24 <UART_ProcessReceived+0x14c>)
 800298c:	481c      	ldr	r0, [pc, #112]	@ (8002a00 <UART_ProcessReceived+0x128>)
 800298e:	f008 f906 	bl	800ab9e <strncmp>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d102      	bne.n	800299e <UART_ProcessReceived+0xc6>
 8002998:	f000 f890 	bl	8002abc <CMD_LED_Dim>
 800299c:	e028      	b.n	80029f0 <UART_ProcessReceived+0x118>

    // Sensors
    else if (strcmp(uart_rx_buffer, "REQ_MOIST") == 0)    CMD_Request_Moisture();
 800299e:	4922      	ldr	r1, [pc, #136]	@ (8002a28 <UART_ProcessReceived+0x150>)
 80029a0:	4817      	ldr	r0, [pc, #92]	@ (8002a00 <UART_ProcessReceived+0x128>)
 80029a2:	f7fd fc15 	bl	80001d0 <strcmp>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d102      	bne.n	80029b2 <UART_ProcessReceived+0xda>
 80029ac:	f000 f8a8 	bl	8002b00 <CMD_Request_Moisture>
 80029b0:	e01e      	b.n	80029f0 <UART_ProcessReceived+0x118>
    else if (strcmp(uart_rx_buffer, "REQ_POWER") == 0)    CMD_Request_Power();
 80029b2:	491e      	ldr	r1, [pc, #120]	@ (8002a2c <UART_ProcessReceived+0x154>)
 80029b4:	4812      	ldr	r0, [pc, #72]	@ (8002a00 <UART_ProcessReceived+0x128>)
 80029b6:	f7fd fc0b 	bl	80001d0 <strcmp>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d102      	bne.n	80029c6 <UART_ProcessReceived+0xee>
 80029c0:	f000 f8be 	bl	8002b40 <CMD_Request_Power>
 80029c4:	e014      	b.n	80029f0 <UART_ProcessReceived+0x118>

    // Mode control from ESP32
    else if (strcmp(uart_rx_buffer, "MODE_AUTO") == 0) {
 80029c6:	491a      	ldr	r1, [pc, #104]	@ (8002a30 <UART_ProcessReceived+0x158>)
 80029c8:	480d      	ldr	r0, [pc, #52]	@ (8002a00 <UART_ProcessReceived+0x128>)
 80029ca:	f7fd fc01 	bl	80001d0 <strcmp>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d103      	bne.n	80029dc <UART_ProcessReceived+0x104>
        State_SetMode(MODE_AUTO);
 80029d4:	2000      	movs	r0, #0
 80029d6:	f7ff fec3 	bl	8002760 <State_SetMode>
 80029da:	e009      	b.n	80029f0 <UART_ProcessReceived+0x118>
    }
    else if (strcmp(uart_rx_buffer, "MODE_MANUAL") == 0) {
 80029dc:	4915      	ldr	r1, [pc, #84]	@ (8002a34 <UART_ProcessReceived+0x15c>)
 80029de:	4808      	ldr	r0, [pc, #32]	@ (8002a00 <UART_ProcessReceived+0x128>)
 80029e0:	f7fd fbf6 	bl	80001d0 <strcmp>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d102      	bne.n	80029f0 <UART_ProcessReceived+0x118>
        State_SetMode(MODE_MANUAL);
 80029ea:	2001      	movs	r0, #1
 80029ec:	f7ff feb8 	bl	8002760 <State_SetMode>
    }

    UART_ClearBuffer();
 80029f0:	f7ff ff02 	bl	80027f8 <UART_ClearBuffer>
 80029f4:	e000      	b.n	80029f8 <UART_ProcessReceived+0x120>
        return;
 80029f6:	bf00      	nop
}
 80029f8:	3780      	adds	r7, #128	@ 0x80
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	20000dd0 	.word	0x20000dd0
 8002a04:	0800db54 	.word	0x0800db54
 8002a08:	0800db5c 	.word	0x0800db5c
 8002a0c:	0800db68 	.word	0x0800db68
 8002a10:	0800db70 	.word	0x0800db70
 8002a14:	0800db90 	.word	0x0800db90
 8002a18:	0800db9c 	.word	0x0800db9c
 8002a1c:	0800dba4 	.word	0x0800dba4
 8002a20:	0800dbb4 	.word	0x0800dbb4
 8002a24:	0800dbc0 	.word	0x0800dbc0
 8002a28:	0800dbc8 	.word	0x0800dbc8
 8002a2c:	0800dbd4 	.word	0x0800dbd4
 8002a30:	0800dbe0 	.word	0x0800dbe0
 8002a34:	0800dbec 	.word	0x0800dbec

08002a38 <CMD_PumpOn>:

/****************************************************
 * COMMANDS  Only calling your modules, NO new logic
 ****************************************************/
void CMD_PumpOn(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
    Pump_On();
 8002a3c:	f7ff f866 	bl	8001b0c <Pump_On>
    //UART_Send("{\"pump\":\"on\"}\n");
}
 8002a40:	bf00      	nop
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <CMD_PumpOff>:

void CMD_PumpOff(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
    Pump_Off();
 8002a48:	f7ff f870 	bl	8001b2c <Pump_Off>
    //UART_Send("{\"pump\":\"off\"}\n");
}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <CMD_PumpRun2s>:

void CMD_PumpRun2s(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
    Pump_Run2s();
 8002a54:	f7ff f87a 	bl	8001b4c <Pump_Run2s>
    //UART_Send("{\"pump\":\"2s\"}\n");
}
 8002a58:	bf00      	nop
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <CMD_LED_Purple>:

/****************************************************
 * LED COMMANDS  Using EXACT existing logic
 ****************************************************/
void CMD_LED_Purple(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
    set_grow_purple(255);
 8002a60:	20ff      	movs	r0, #255	@ 0xff
 8002a62:	f7fe faad 	bl	8000fc0 <set_grow_purple>
    //UART_Send("{\"led\":\"purple\"}\n");
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <CMD_LED_Off>:

void CMD_LED_Off(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
    // FULL WIPE
    for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8002a72:	2300      	movs	r3, #0
 8002a74:	80fb      	strh	r3, [r7, #6]
 8002a76:	e008      	b.n	8002a8a <CMD_LED_Off+0x1e>
        SetPixel_BGR(i, 0, 0, 0);
 8002a78:	88f8      	ldrh	r0, [r7, #6]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2100      	movs	r1, #0
 8002a80:	f7fe fa38 	bl	8000ef4 <SetPixel_BGR>
    for (uint16_t i = 0; i < WS_LED_COUNT; i++)
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	3301      	adds	r3, #1
 8002a88:	80fb      	strh	r3, [r7, #6]
 8002a8a:	88fb      	ldrh	r3, [r7, #6]
 8002a8c:	2b13      	cmp	r3, #19
 8002a8e:	d9f3      	bls.n	8002a78 <CMD_LED_Off+0xc>

    WS28XX_Update(&ws_led);
 8002a90:	4803      	ldr	r0, [pc, #12]	@ (8002aa0 <CMD_LED_Off+0x34>)
 8002a92:	f000 f9de 	bl	8002e52 <WS28XX_Update>

    //UART_Send("{\"led\":\"off\"}\n");
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	200001fc 	.word	0x200001fc

08002aa4 <CMD_LED_FlashRed>:

void CMD_LED_FlashRed(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
    flash_error_led();
 8002aa8:	f7fe faba 	bl	8001020 <flash_error_led>
    //UART_Send("{\"led\":\"flash_red\"}\n");
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <CMD_LED_Full>:

void CMD_LED_Full(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
    grow_full_brightness();
 8002ab4:	f7fe fb1e 	bl	80010f4 <grow_full_brightness>
    //UART_Send("{\"led\":\"full\"}\n");
}
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}

08002abc <CMD_LED_Dim>:

void CMD_LED_Dim(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
    int value = 0;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	607b      	str	r3, [r7, #4]
    sscanf(uart_rx_buffer, "LED_DIM %d", &value);
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	461a      	mov	r2, r3
 8002aca:	490b      	ldr	r1, [pc, #44]	@ (8002af8 <CMD_LED_Dim+0x3c>)
 8002acc:	480b      	ldr	r0, [pc, #44]	@ (8002afc <CMD_LED_Dim+0x40>)
 8002ace:	f007 ffed 	bl	800aaac <siscanf>

    if (value < 0) value = 0;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	da01      	bge.n	8002adc <CMD_LED_Dim+0x20>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	607b      	str	r3, [r7, #4]
    if (value > 255) value = 255;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2bff      	cmp	r3, #255	@ 0xff
 8002ae0:	dd01      	ble.n	8002ae6 <CMD_LED_Dim+0x2a>
 8002ae2:	23ff      	movs	r3, #255	@ 0xff
 8002ae4:	607b      	str	r3, [r7, #4]

    grow_set_brightness(value);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fae2 	bl	80010b4 <grow_set_brightness>

//    char msg[64];
//    snprintf(msg, sizeof(msg), "{\"led_dim\":%d}\n", value);
//    UART_Send(msg);
}
 8002af0:	bf00      	nop
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	0800dbf8 	.word	0x0800dbf8
 8002afc:	20000dd0 	.word	0x20000dd0

08002b00 <CMD_Request_Moisture>:

/****************************************************
 * MOISTURE SENSOR
 ****************************************************/
void CMD_Request_Moisture(void)
{
 8002b00:	b5b0      	push	{r4, r5, r7, lr}
 8002b02:	b0aa      	sub	sp, #168	@ 0xa8
 8002b04:	af04      	add	r7, sp, #16
    MoistureReading_t m = Moisture_Read();
 8002b06:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fe ff36 	bl	800197c <Moisture_Read>
//        m.raw_adc,
//        m.avg_adc,
//        (m.state == MOISTURE_WET ? "wet" : "dry"));

    char msg[128];
    snprintf(msg, sizeof(msg),
 8002b10:	1d3d      	adds	r5, r7, #4
 8002b12:	466c      	mov	r4, sp
 8002b14:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8002b18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002b1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b22:	4a06      	ldr	r2, [pc, #24]	@ (8002b3c <CMD_Request_Moisture+0x3c>)
 8002b24:	2180      	movs	r1, #128	@ 0x80
 8002b26:	4628      	mov	r0, r5
 8002b28:	f007 ff68 	bl	800a9fc <sniprintf>
		"{\"MoistureLevel\": %.2f}\n", m);
    UART_Send(msg);
 8002b2c:	1d3b      	adds	r3, r7, #4
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fe82 	bl	8002838 <UART_Send>
}
 8002b34:	bf00      	nop
 8002b36:	3798      	adds	r7, #152	@ 0x98
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b3c:	0800dc04 	.word	0x0800dc04

08002b40 <CMD_Request_Power>:

/****************************************************
 * INA219 POWER
 ****************************************************/
void CMD_Request_Power(void)
{
 8002b40:	b5b0      	push	{r4, r5, r7, lr}
 8002b42:	b0a8      	sub	sp, #160	@ 0xa0
 8002b44:	af04      	add	r7, sp, #16
    INA219_Data_t d;
    INA219_Read(&d);
 8002b46:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe fb54 	bl	80011f8 <INA219_Read>
//        d.bus_V,
//        d.current_mA,
//        d.power_mW);

    char msg[128];
    snprintf(msg, sizeof(msg),
 8002b50:	463d      	mov	r5, r7
 8002b52:	466c      	mov	r4, sp
 8002b54:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002b58:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002b60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b64:	4a06      	ldr	r2, [pc, #24]	@ (8002b80 <CMD_Request_Power+0x40>)
 8002b66:	2180      	movs	r1, #128	@ 0x80
 8002b68:	4628      	mov	r0, r5
 8002b6a:	f007 ff47 	bl	800a9fc <sniprintf>
		"{\"GrowLEDPower\": %.2f}\n", d);
    UART_Send(msg);
 8002b6e:	463b      	mov	r3, r7
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff fe61 	bl	8002838 <UART_Send>
}
 8002b76:	bf00      	nop
 8002b78:	3790      	adds	r7, #144	@ 0x90
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	0800dc20 	.word	0x0800dc20

08002b84 <UART_SendMoisturePercent>:

void UART_SendMoisturePercent(float percent)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b094      	sub	sp, #80	@ 0x50
 8002b88:	af02      	add	r7, sp, #8
 8002b8a:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg),
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7fd fcea 	bl	8000568 <__aeabi_f2d>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	f107 0008 	add.w	r0, r7, #8
 8002b9c:	e9cd 2300 	strd	r2, r3, [sp]
 8002ba0:	4a06      	ldr	r2, [pc, #24]	@ (8002bbc <UART_SendMoisturePercent+0x38>)
 8002ba2:	2140      	movs	r1, #64	@ 0x40
 8002ba4:	f007 ff2a 	bl	800a9fc <sniprintf>
             "{\"MoisturePercent\": %.2f}\n",
             percent);

    UART_Send(msg);
 8002ba8:	f107 0308 	add.w	r3, r7, #8
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff fe43 	bl	8002838 <UART_Send>
}
 8002bb2:	bf00      	nop
 8002bb4:	3748      	adds	r7, #72	@ 0x48
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	0800dc38 	.word	0x0800dc38

08002bc0 <Debug_Print>:
/**
 * @brief  Sends a string out USART2 (blocking).
 * @note   Uses HAL_MAX_DELAY so transmit will never timeout.
 */
void Debug_Print(const char *msg)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
    if (msg == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00b      	beq.n	8002be6 <Debug_Print+0x26>
        return;

    HAL_UART_Transmit(&huart2,
                      (uint8_t *)msg,
                      (uint16_t)strlen(msg),
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fd fb5e 	bl	8000290 <strlen>
 8002bd4:	4603      	mov	r3, r0
    HAL_UART_Transmit(&huart2,
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	4804      	ldr	r0, [pc, #16]	@ (8002bf0 <Debug_Print+0x30>)
 8002be0:	f005 fe58 	bl	8008894 <HAL_UART_Transmit>
 8002be4:	e000      	b.n	8002be8 <Debug_Print+0x28>
        return;
 8002be6:	bf00      	nop
                      HAL_MAX_DELAY);
}
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	20000c5c 	.word	0x20000c5c

08002bf4 <Debug_PrintFloat>:
    Debug_Print(msg);
    Debug_Print("\r\n");
}

void Debug_PrintFloat(const char *label, float value)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b094      	sub	sp, #80	@ 0x50
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	ed87 0a00 	vstr	s0, [r7]
    char buf[64];
    snprintf(buf, sizeof(buf), "%s%.2f", label, value);
 8002c00:	6838      	ldr	r0, [r7, #0]
 8002c02:	f7fd fcb1 	bl	8000568 <__aeabi_f2d>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	f107 0008 	add.w	r0, r7, #8
 8002c0e:	e9cd 2300 	strd	r2, r3, [sp]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a06      	ldr	r2, [pc, #24]	@ (8002c30 <Debug_PrintFloat+0x3c>)
 8002c16:	2140      	movs	r1, #64	@ 0x40
 8002c18:	f007 fef0 	bl	800a9fc <sniprintf>
    Debug_Print(buf);
 8002c1c:	f107 0308 	add.w	r3, r7, #8
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ffcd 	bl	8002bc0 <Debug_Print>
}
 8002c26:	bf00      	nop
 8002c28:	3748      	adds	r7, #72	@ 0x48
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	0800dc58 	.word	0x0800dc58

08002c34 <Debug_PrintInt>:
void Debug_PrintInt(int32_t v)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
    char buf[16];
    snprintf(buf, sizeof(buf), "%ld", (long)v);
 8002c3c:	f107 0008 	add.w	r0, r7, #8
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a06      	ldr	r2, [pc, #24]	@ (8002c5c <Debug_PrintInt+0x28>)
 8002c44:	2110      	movs	r1, #16
 8002c46:	f007 fed9 	bl	800a9fc <sniprintf>
    Debug_Print(buf);
 8002c4a:	f107 0308 	add.w	r3, r7, #8
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff ffb6 	bl	8002bc0 <Debug_Print>
}
 8002c54:	bf00      	nop
 8002c56:	3718      	adds	r7, #24
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	0800dc60 	.word	0x0800dc60

08002c60 <UQ_Init>:

// ===============================
// INIT
// ===============================
void UQ_Init(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
    head = 0;
 8002c64:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <UQ_Init+0x1c>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]
    tail = 0;
 8002c6a:	4b05      	ldr	r3, [pc, #20]	@ (8002c80 <UQ_Init+0x20>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	701a      	strb	r2, [r3, #0]
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20000e51 	.word	0x20000e51
 8002c80:	20000e52 	.word	0x20000e52

08002c84 <WS28XX_FillPWMBuffer>:

// ---------------------------------------------------------------------------
//  Fill PWM buffer with WS2812 GRB timing data
// ---------------------------------------------------------------------------
static void WS28XX_FillPWMBuffer(WS28XX_HandleTypeDef *h)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b089      	sub	sp, #36	@ 0x24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
    uint16_t idx = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	83fb      	strh	r3, [r7, #30]

    for (uint16_t led = 0; led < h->num_leds; led++) {
 8002c90:	2300      	movs	r3, #0
 8002c92:	83bb      	strh	r3, [r7, #28]
 8002c94:	e054      	b.n	8002d40 <WS28XX_FillPWMBuffer+0xbc>
        uint8_t g = h->color[led * 3 + 0];
 8002c96:	8bba      	ldrh	r2, [r7, #28]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	4413      	add	r3, r2
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	7adb      	ldrb	r3, [r3, #11]
 8002ca4:	747b      	strb	r3, [r7, #17]
        uint8_t r = h->color[led * 3 + 1];
 8002ca6:	8bba      	ldrh	r2, [r7, #28]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	3301      	adds	r3, #1
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	7adb      	ldrb	r3, [r3, #11]
 8002cb6:	743b      	strb	r3, [r7, #16]
        uint8_t b = h->color[led * 3 + 2];
 8002cb8:	8bba      	ldrh	r2, [r7, #28]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	3302      	adds	r3, #2
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	7adb      	ldrb	r3, [r3, #11]
 8002cc8:	73fb      	strb	r3, [r7, #15]

        uint8_t grb[3] = { g, r, b };
 8002cca:	7c7b      	ldrb	r3, [r7, #17]
 8002ccc:	733b      	strb	r3, [r7, #12]
 8002cce:	7c3b      	ldrb	r3, [r7, #16]
 8002cd0:	737b      	strb	r3, [r7, #13]
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	73bb      	strb	r3, [r7, #14]

        for (int c = 0; c < 3; c++) {
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
 8002cda:	e02b      	b.n	8002d34 <WS28XX_FillPWMBuffer+0xb0>
            for (int bit = 7; bit >= 0; bit--) {
 8002cdc:	2307      	movs	r3, #7
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	e022      	b.n	8002d28 <WS28XX_FillPWMBuffer+0xa4>
                if (grb[c] & (1 << bit)) {
 8002ce2:	f107 020c 	add.w	r2, r7, #12
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	4413      	add	r3, r2
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	fa42 f303 	asr.w	r3, r2, r3
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d009      	beq.n	8002d10 <WS28XX_FillPWMBuffer+0x8c>
                    h->pwm[idx++] = WS_T1H;   // logic '1'
 8002cfc:	8bfb      	ldrh	r3, [r7, #30]
 8002cfe:	1c5a      	adds	r2, r3, #1
 8002d00:	83fa      	strh	r2, [r7, #30]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	3340      	adds	r3, #64	@ 0x40
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	2238      	movs	r2, #56	@ 0x38
 8002d0c:	809a      	strh	r2, [r3, #4]
 8002d0e:	e008      	b.n	8002d22 <WS28XX_FillPWMBuffer+0x9e>
                } else {
                    h->pwm[idx++] = WS_T0H;   // logic '0'
 8002d10:	8bfb      	ldrh	r3, [r7, #30]
 8002d12:	1c5a      	adds	r2, r3, #1
 8002d14:	83fa      	strh	r2, [r7, #30]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	3340      	adds	r3, #64	@ 0x40
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	221c      	movs	r2, #28
 8002d20:	809a      	strh	r2, [r3, #4]
            for (int bit = 7; bit >= 0; bit--) {
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	3b01      	subs	r3, #1
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	dad9      	bge.n	8002ce2 <WS28XX_FillPWMBuffer+0x5e>
        for (int c = 0; c < 3; c++) {
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	3301      	adds	r3, #1
 8002d32:	61bb      	str	r3, [r7, #24]
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	ddd0      	ble.n	8002cdc <WS28XX_FillPWMBuffer+0x58>
    for (uint16_t led = 0; led < h->num_leds; led++) {
 8002d3a:	8bbb      	ldrh	r3, [r7, #28]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	83bb      	strh	r3, [r7, #28]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	891b      	ldrh	r3, [r3, #8]
 8002d44:	8bba      	ldrh	r2, [r7, #28]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d3a5      	bcc.n	8002c96 <WS28XX_FillPWMBuffer+0x12>
            }
        }
    }

    // RESET pulse  all zeros
    for (uint16_t i = 0; i < WS2812_RESET_SLOTS; i++) {
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	827b      	strh	r3, [r7, #18]
 8002d4e:	e011      	b.n	8002d74 <WS28XX_FillPWMBuffer+0xf0>
        h->pwm[i + h->num_leds * WS2812_BITS_PER_LED] = 0;
 8002d50:	8a7a      	ldrh	r2, [r7, #18]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	891b      	ldrh	r3, [r3, #8]
 8002d56:	4619      	mov	r1, r3
 8002d58:	460b      	mov	r3, r1
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	440b      	add	r3, r1
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	4413      	add	r3, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	3340      	adds	r3, #64	@ 0x40
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	809a      	strh	r2, [r3, #4]
    for (uint16_t i = 0; i < WS2812_RESET_SLOTS; i++) {
 8002d6e:	8a7b      	ldrh	r3, [r7, #18]
 8002d70:	3301      	adds	r3, #1
 8002d72:	827b      	strh	r3, [r7, #18]
 8002d74:	8a7b      	ldrh	r3, [r7, #18]
 8002d76:	2b3b      	cmp	r3, #59	@ 0x3b
 8002d78:	d9ea      	bls.n	8002d50 <WS28XX_FillPWMBuffer+0xcc>
    }
}
 8002d7a:	bf00      	nop
 8002d7c:	bf00      	nop
 8002d7e:	3724      	adds	r7, #36	@ 0x24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <WS28XX_Init>:
// ---------------------------------------------------------------------------
void WS28XX_Init(WS28XX_HandleTypeDef *h,
                 TIM_HandleTypeDef *htim,
                 uint32_t tim_channel,
                 uint16_t led_count)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	807b      	strh	r3, [r7, #2]
    if (led_count > WS28XX_MAX_LEDS) {
 8002d96:	887b      	ldrh	r3, [r7, #2]
 8002d98:	2b28      	cmp	r3, #40	@ 0x28
 8002d9a:	d901      	bls.n	8002da0 <WS28XX_Init+0x18>
        led_count = WS28XX_MAX_LEDS;
 8002d9c:	2328      	movs	r3, #40	@ 0x28
 8002d9e:	807b      	strh	r3, [r7, #2]
    }

    h->htim        = htim;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	601a      	str	r2, [r3, #0]
    h->tim_channel = tim_channel;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	605a      	str	r2, [r3, #4]
    h->num_leds    = led_count;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	887a      	ldrh	r2, [r7, #2]
 8002db0:	811a      	strh	r2, [r3, #8]
    h->busy        = false;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	729a      	strb	r2, [r3, #10]

    for (uint16_t i = 0; i < (uint16_t)(led_count * 3); i++) {
 8002db8:	2300      	movs	r3, #0
 8002dba:	82fb      	strh	r3, [r7, #22]
 8002dbc:	e007      	b.n	8002dce <WS28XX_Init+0x46>
        h->color[i] = 0;
 8002dbe:	8afb      	ldrh	r3, [r7, #22]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	72da      	strb	r2, [r3, #11]
    for (uint16_t i = 0; i < (uint16_t)(led_count * 3); i++) {
 8002dc8:	8afb      	ldrh	r3, [r7, #22]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	82fb      	strh	r3, [r7, #22]
 8002dce:	887b      	ldrh	r3, [r7, #2]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	0052      	lsls	r2, r2, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	8afa      	ldrh	r2, [r7, #22]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d3ef      	bcc.n	8002dbe <WS28XX_Init+0x36>
    }

    WS28XX_FillPWMBuffer(h);
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f7ff ff50 	bl	8002c84 <WS28XX_FillPWMBuffer>
}
 8002de4:	bf00      	nop
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <WS28XX_SetPixel_RGB>:
void WS28XX_SetPixel_RGB(WS28XX_HandleTypeDef *h,
                         uint16_t led,
                         uint8_t r,
                         uint8_t g,
                         uint8_t b)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	4608      	mov	r0, r1
 8002df6:	4611      	mov	r1, r2
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	807b      	strh	r3, [r7, #2]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	707b      	strb	r3, [r7, #1]
 8002e02:	4613      	mov	r3, r2
 8002e04:	703b      	strb	r3, [r7, #0]
    if (led >= h->num_leds) return;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	891b      	ldrh	r3, [r3, #8]
 8002e0a:	887a      	ldrh	r2, [r7, #2]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d21a      	bcs.n	8002e46 <WS28XX_SetPixel_RGB+0x5a>

    // WS2812 expects GRB order
    h->color[led * 3 + 0] = g;
 8002e10:	887a      	ldrh	r2, [r7, #2]
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	783a      	ldrb	r2, [r7, #0]
 8002e1e:	72da      	strb	r2, [r3, #11]
    h->color[led * 3 + 1] = r;
 8002e20:	887a      	ldrh	r2, [r7, #2]
 8002e22:	4613      	mov	r3, r2
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	4413      	add	r3, r2
 8002e28:	3301      	adds	r3, #1
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	787a      	ldrb	r2, [r7, #1]
 8002e30:	72da      	strb	r2, [r3, #11]
    h->color[led * 3 + 2] = b;
 8002e32:	887a      	ldrh	r2, [r7, #2]
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	3302      	adds	r3, #2
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	4413      	add	r3, r2
 8002e40:	7c3a      	ldrb	r2, [r7, #16]
 8002e42:	72da      	strb	r2, [r3, #11]
 8002e44:	e000      	b.n	8002e48 <WS28XX_SetPixel_RGB+0x5c>
    if (led >= h->num_leds) return;
 8002e46:	bf00      	nop
}
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <WS28XX_Update>:

// ---------------------------------------------------------------------------
//  Update LED Strip (DMA Start)
// ---------------------------------------------------------------------------
void WS28XX_Update(WS28XX_HandleTypeDef *h)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b084      	sub	sp, #16
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
    if (h->busy) return;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	7a9b      	ldrb	r3, [r3, #10]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d119      	bne.n	8002e96 <WS28XX_Update+0x44>

    h->busy = true;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	729a      	strb	r2, [r3, #10]

    WS28XX_FillPWMBuffer(h);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ff0b 	bl	8002c84 <WS28XX_FillPWMBuffer>

    uint16_t total_slots =
        (h->num_leds * WS2812_BITS_PER_LED) + WS2812_RESET_SLOTS;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	891b      	ldrh	r3, [r3, #8]
 8002e72:	461a      	mov	r2, r3
 8002e74:	0052      	lsls	r2, r2, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	b29b      	uxth	r3, r3
    uint16_t total_slots =
 8002e7c:	333c      	adds	r3, #60	@ 0x3c
 8002e7e:	81fb      	strh	r3, [r7, #14]


    HAL_TIM_PWM_Start_DMA(
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6859      	ldr	r1, [r3, #4]
        h->htim,
        h->tim_channel,
        (uint32_t *)h->pwm,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f103 0284 	add.w	r2, r3, #132	@ 0x84
    HAL_TIM_PWM_Start_DMA(
 8002e8e:	89fb      	ldrh	r3, [r7, #14]
 8002e90:	f004 fa14 	bl	80072bc <HAL_TIM_PWM_Start_DMA>
 8002e94:	e000      	b.n	8002e98 <WS28XX_Update+0x46>
    if (h->busy) return;
 8002e96:	bf00      	nop
        total_slots
    );
}
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <WS28XX_DMA_Complete_Callback>:

// ---------------------------------------------------------------------------
//  DMA Complete Callback
// ---------------------------------------------------------------------------
void WS28XX_DMA_Complete_Callback(WS28XX_HandleTypeDef *h)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop_DMA(h->htim, h->tim_channel);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	f004 fc23 	bl	80076fc <HAL_TIM_PWM_Stop_DMA>
    h->busy = false;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	729a      	strb	r2, [r3, #10]
}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002ec4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002efc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ec8:	f7ff fc84 	bl	80027d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ecc:	480c      	ldr	r0, [pc, #48]	@ (8002f00 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ece:	490d      	ldr	r1, [pc, #52]	@ (8002f04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f08 <LoopForever+0xe>)
  movs r3, #0
 8002ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ed4:	e002      	b.n	8002edc <LoopCopyDataInit>

08002ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eda:	3304      	adds	r3, #4

08002edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ee0:	d3f9      	bcc.n	8002ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8002f0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8002f10 <LoopForever+0x16>)
  movs r3, #0
 8002ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ee8:	e001      	b.n	8002eee <LoopFillZerobss>

08002eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002eec:	3204      	adds	r2, #4

08002eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ef0:	d3fb      	bcc.n	8002eea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ef2:	f007 feb7 	bl	800ac64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ef6:	f7fe f9ed 	bl	80012d4 <main>

08002efa <LoopForever>:

LoopForever:
    b LoopForever
 8002efa:	e7fe      	b.n	8002efa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002efc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f04:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002f08:	0800e054 	.word	0x0800e054
  ldr r2, =_sbss
 8002f0c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002f10:	20000fa4 	.word	0x20000fa4

08002f14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f14:	e7fe      	b.n	8002f14 <ADC1_2_IRQHandler>
	...

08002f18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f22:	4b0c      	ldr	r3, [pc, #48]	@ (8002f54 <HAL_Init+0x3c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a0b      	ldr	r2, [pc, #44]	@ (8002f54 <HAL_Init+0x3c>)
 8002f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f2c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f2e:	2003      	movs	r0, #3
 8002f30:	f001 fb84 	bl	800463c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f34:	2000      	movs	r0, #0
 8002f36:	f000 f80f 	bl	8002f58 <HAL_InitTick>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d002      	beq.n	8002f46 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	71fb      	strb	r3, [r7, #7]
 8002f44:	e001      	b.n	8002f4a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f46:	f7fe ff6b 	bl	8001e20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40022000 	.word	0x40022000

08002f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f64:	4b17      	ldr	r3, [pc, #92]	@ (8002fc4 <HAL_InitTick+0x6c>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d023      	beq.n	8002fb4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f6c:	4b16      	ldr	r3, [pc, #88]	@ (8002fc8 <HAL_InitTick+0x70>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	4b14      	ldr	r3, [pc, #80]	@ (8002fc4 <HAL_InitTick+0x6c>)
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	4619      	mov	r1, r3
 8002f76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f82:	4618      	mov	r0, r3
 8002f84:	f001 fb8f 	bl	80046a6 <HAL_SYSTICK_Config>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10f      	bne.n	8002fae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2b0f      	cmp	r3, #15
 8002f92:	d809      	bhi.n	8002fa8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f94:	2200      	movs	r2, #0
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	f04f 30ff 	mov.w	r0, #4294967295
 8002f9c:	f001 fb59 	bl	8004652 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8002fcc <HAL_InitTick+0x74>)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6013      	str	r3, [r2, #0]
 8002fa6:	e007      	b.n	8002fb8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	e004      	b.n	8002fb8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	73fb      	strb	r3, [r7, #15]
 8002fb2:	e001      	b.n	8002fb8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000014 	.word	0x20000014
 8002fc8:	2000000c 	.word	0x2000000c
 8002fcc:	20000010 	.word	0x20000010

08002fd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fd4:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <HAL_IncTick+0x20>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4b06      	ldr	r3, [pc, #24]	@ (8002ff4 <HAL_IncTick+0x24>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4413      	add	r3, r2
 8002fe0:	4a04      	ldr	r2, [pc, #16]	@ (8002ff4 <HAL_IncTick+0x24>)
 8002fe2:	6013      	str	r3, [r2, #0]
}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	20000014 	.word	0x20000014
 8002ff4:	20000e54 	.word	0x20000e54

08002ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8002ffc:	4b03      	ldr	r3, [pc, #12]	@ (800300c <HAL_GetTick+0x14>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
}
 8003000:	4618      	mov	r0, r3
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	20000e54 	.word	0x20000e54

08003010 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003018:	f7ff ffee 	bl	8002ff8 <HAL_GetTick>
 800301c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003028:	d005      	beq.n	8003036 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800302a:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <HAL_Delay+0x44>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4413      	add	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003036:	bf00      	nop
 8003038:	f7ff ffde 	bl	8002ff8 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	429a      	cmp	r2, r3
 8003046:	d8f7      	bhi.n	8003038 <HAL_Delay+0x28>
  {
  }
}
 8003048:	bf00      	nop
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000014 	.word	0x20000014

08003058 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	431a      	orrs	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	609a      	str	r2, [r3, #8]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	609a      	str	r2, [r3, #8]
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	3360      	adds	r3, #96	@ 0x60
 80030d2:	461a      	mov	r2, r3
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	4b08      	ldr	r3, [pc, #32]	@ (8003104 <LL_ADC_SetOffset+0x44>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	4313      	orrs	r3, r2
 80030f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80030f8:	bf00      	nop
 80030fa:	371c      	adds	r7, #28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	03fff000 	.word	0x03fff000

08003108 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3360      	adds	r3, #96	@ 0x60
 8003116:	461a      	mov	r2, r3
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003134:	b480      	push	{r7}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	3360      	adds	r3, #96	@ 0x60
 8003144:	461a      	mov	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	431a      	orrs	r2, r3
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800315e:	bf00      	nop
 8003160:	371c      	adds	r7, #28
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003190:	b480      	push	{r7}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3330      	adds	r3, #48	@ 0x30
 80031a0:	461a      	mov	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	0a1b      	lsrs	r3, r3, #8
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	f003 030c 	and.w	r3, r3, #12
 80031ac:	4413      	add	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 031f 	and.w	r3, r3, #31
 80031ba:	211f      	movs	r1, #31
 80031bc:	fa01 f303 	lsl.w	r3, r1, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	401a      	ands	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	0e9b      	lsrs	r3, r3, #26
 80031c8:	f003 011f 	and.w	r1, r3, #31
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	fa01 f303 	lsl.w	r3, r1, r3
 80031d6:	431a      	orrs	r2, r3
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80031dc:	bf00      	nop
 80031de:	371c      	adds	r7, #28
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b087      	sub	sp, #28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	3314      	adds	r3, #20
 80031f8:	461a      	mov	r2, r3
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	0e5b      	lsrs	r3, r3, #25
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	4413      	add	r3, r2
 8003206:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	0d1b      	lsrs	r3, r3, #20
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	2107      	movs	r1, #7
 8003216:	fa01 f303 	lsl.w	r3, r1, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	401a      	ands	r2, r3
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	0d1b      	lsrs	r3, r3, #20
 8003222:	f003 031f 	and.w	r3, r3, #31
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	fa01 f303 	lsl.w	r3, r1, r3
 800322c:	431a      	orrs	r2, r3
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003232:	bf00      	nop
 8003234:	371c      	adds	r7, #28
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
	...

08003240 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003258:	43db      	mvns	r3, r3
 800325a:	401a      	ands	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0318 	and.w	r3, r3, #24
 8003262:	4908      	ldr	r1, [pc, #32]	@ (8003284 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003264:	40d9      	lsrs	r1, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	400b      	ands	r3, r1
 800326a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800326e:	431a      	orrs	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003276:	bf00      	nop
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	0007ffff 	.word	0x0007ffff

08003288 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 031f 	and.w	r3, r3, #31
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80032d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6093      	str	r3, [r2, #8]
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032f8:	d101      	bne.n	80032fe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800331c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003320:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003348:	d101      	bne.n	800334e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800336c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003370:	f043 0201 	orr.w	r2, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <LL_ADC_IsEnabled+0x18>
 8003398:	2301      	movs	r3, #1
 800339a:	e000      	b.n	800339e <LL_ADC_IsEnabled+0x1a>
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80033aa:	b480      	push	{r7}
 80033ac:	b083      	sub	sp, #12
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033ba:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033be:	f043 0204 	orr.w	r2, r3, #4
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80033c6:	bf00      	nop
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b083      	sub	sp, #12
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d101      	bne.n	80033ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80033e6:	2301      	movs	r3, #1
 80033e8:	e000      	b.n	80033ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f003 0308 	and.w	r3, r3, #8
 8003408:	2b08      	cmp	r3, #8
 800340a:	d101      	bne.n	8003410 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800340c:	2301      	movs	r3, #1
 800340e:	e000      	b.n	8003412 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
	...

08003420 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003420:	b590      	push	{r4, r7, lr}
 8003422:	b089      	sub	sp, #36	@ 0x24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003428:	2300      	movs	r3, #0
 800342a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e130      	b.n	800369c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003444:	2b00      	cmp	r3, #0
 8003446:	d109      	bne.n	800345c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fe fd0d 	bl	8001e68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff ff3f 	bl	80032e4 <LL_ADC_IsDeepPowerDownEnabled>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d004      	beq.n	8003476 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff25 	bl	80032c0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff ff5a 	bl	8003334 <LL_ADC_IsInternalRegulatorEnabled>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff ff3e 	bl	800330c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003490:	4b84      	ldr	r3, [pc, #528]	@ (80036a4 <HAL_ADC_Init+0x284>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	4a84      	ldr	r2, [pc, #528]	@ (80036a8 <HAL_ADC_Init+0x288>)
 8003498:	fba2 2303 	umull	r2, r3, r2, r3
 800349c:	099b      	lsrs	r3, r3, #6
 800349e:	3301      	adds	r3, #1
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034a4:	e002      	b.n	80034ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	3b01      	subs	r3, #1
 80034aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f9      	bne.n	80034a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ff3c 	bl	8003334 <LL_ADC_IsInternalRegulatorEnabled>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10d      	bne.n	80034de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c6:	f043 0210 	orr.w	r2, r3, #16
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d2:	f043 0201 	orr.w	r2, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7ff ff75 	bl	80033d2 <LL_ADC_REG_IsConversionOngoing>
 80034e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ee:	f003 0310 	and.w	r3, r3, #16
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f040 80c9 	bne.w	800368a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f040 80c5 	bne.w	800368a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003504:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003508:	f043 0202 	orr.w	r2, r3, #2
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff ff35 	bl	8003384 <LL_ADC_IsEnabled>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d115      	bne.n	800354c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003520:	4862      	ldr	r0, [pc, #392]	@ (80036ac <HAL_ADC_Init+0x28c>)
 8003522:	f7ff ff2f 	bl	8003384 <LL_ADC_IsEnabled>
 8003526:	4604      	mov	r4, r0
 8003528:	4861      	ldr	r0, [pc, #388]	@ (80036b0 <HAL_ADC_Init+0x290>)
 800352a:	f7ff ff2b 	bl	8003384 <LL_ADC_IsEnabled>
 800352e:	4603      	mov	r3, r0
 8003530:	431c      	orrs	r4, r3
 8003532:	4860      	ldr	r0, [pc, #384]	@ (80036b4 <HAL_ADC_Init+0x294>)
 8003534:	f7ff ff26 	bl	8003384 <LL_ADC_IsEnabled>
 8003538:	4603      	mov	r3, r0
 800353a:	4323      	orrs	r3, r4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	4619      	mov	r1, r3
 8003546:	485c      	ldr	r0, [pc, #368]	@ (80036b8 <HAL_ADC_Init+0x298>)
 8003548:	f7ff fd86 	bl	8003058 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	7e5b      	ldrb	r3, [r3, #25]
 8003550:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003556:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800355c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003562:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 3020 	ldrb.w	r3, [r3, #32]
 800356a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800356c:	4313      	orrs	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d106      	bne.n	8003588 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357e:	3b01      	subs	r3, #1
 8003580:	045b      	lsls	r3, r3, #17
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	4313      	orrs	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358c:	2b00      	cmp	r3, #0
 800358e:	d009      	beq.n	80035a4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003594:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	4b44      	ldr	r3, [pc, #272]	@ (80036bc <HAL_ADC_Init+0x29c>)
 80035ac:	4013      	ands	r3, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6812      	ldr	r2, [r2, #0]
 80035b2:	69b9      	ldr	r1, [r7, #24]
 80035b4:	430b      	orrs	r3, r1
 80035b6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff ff1b 	bl	80033f8 <LL_ADC_INJ_IsConversionOngoing>
 80035c2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d13d      	bne.n	8003646 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d13a      	bne.n	8003646 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80035d4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80035dc:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80035de:	4313      	orrs	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035ec:	f023 0302 	bic.w	r3, r3, #2
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6812      	ldr	r2, [r2, #0]
 80035f4:	69b9      	ldr	r1, [r7, #24]
 80035f6:	430b      	orrs	r3, r1
 80035f8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003600:	2b01      	cmp	r3, #1
 8003602:	d118      	bne.n	8003636 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800360e:	f023 0304 	bic.w	r3, r3, #4
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800361a:	4311      	orrs	r1, r2
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003620:	4311      	orrs	r1, r2
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003626:	430a      	orrs	r2, r1
 8003628:	431a      	orrs	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0201 	orr.w	r2, r2, #1
 8003632:	611a      	str	r2, [r3, #16]
 8003634:	e007      	b.n	8003646 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d10c      	bne.n	8003668 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003654:	f023 010f 	bic.w	r1, r3, #15
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	1e5a      	subs	r2, r3, #1
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	631a      	str	r2, [r3, #48]	@ 0x30
 8003666:	e007      	b.n	8003678 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 020f 	bic.w	r2, r2, #15
 8003676:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367c:	f023 0303 	bic.w	r3, r3, #3
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	655a      	str	r2, [r3, #84]	@ 0x54
 8003688:	e007      	b.n	800369a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368e:	f043 0210 	orr.w	r2, r3, #16
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800369a:	7ffb      	ldrb	r3, [r7, #31]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3724      	adds	r7, #36	@ 0x24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd90      	pop	{r4, r7, pc}
 80036a4:	2000000c 	.word	0x2000000c
 80036a8:	053e2d63 	.word	0x053e2d63
 80036ac:	50040000 	.word	0x50040000
 80036b0:	50040100 	.word	0x50040100
 80036b4:	50040200 	.word	0x50040200
 80036b8:	50040300 	.word	0x50040300
 80036bc:	fff0c007 	.word	0xfff0c007

080036c0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036c8:	4857      	ldr	r0, [pc, #348]	@ (8003828 <HAL_ADC_Start+0x168>)
 80036ca:	f7ff fddd 	bl	8003288 <LL_ADC_GetMultimode>
 80036ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff fe7c 	bl	80033d2 <LL_ADC_REG_IsConversionOngoing>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f040 809c 	bne.w	800381a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d101      	bne.n	80036f0 <HAL_ADC_Start+0x30>
 80036ec:	2302      	movs	r3, #2
 80036ee:	e097      	b.n	8003820 <HAL_ADC_Start+0x160>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fd73 	bl	80041e4 <ADC_Enable>
 80036fe:	4603      	mov	r3, r0
 8003700:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003702:	7dfb      	ldrb	r3, [r7, #23]
 8003704:	2b00      	cmp	r3, #0
 8003706:	f040 8083 	bne.w	8003810 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800370e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003712:	f023 0301 	bic.w	r3, r3, #1
 8003716:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a42      	ldr	r2, [pc, #264]	@ (800382c <HAL_ADC_Start+0x16c>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d002      	beq.n	800372e <HAL_ADC_Start+0x6e>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	e000      	b.n	8003730 <HAL_ADC_Start+0x70>
 800372e:	4b40      	ldr	r3, [pc, #256]	@ (8003830 <HAL_ADC_Start+0x170>)
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6812      	ldr	r2, [r2, #0]
 8003734:	4293      	cmp	r3, r2
 8003736:	d002      	beq.n	800373e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d105      	bne.n	800374a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003742:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003756:	d106      	bne.n	8003766 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375c:	f023 0206 	bic.w	r2, r3, #6
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	659a      	str	r2, [r3, #88]	@ 0x58
 8003764:	e002      	b.n	800376c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	221c      	movs	r2, #28
 8003772:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a2a      	ldr	r2, [pc, #168]	@ (800382c <HAL_ADC_Start+0x16c>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d002      	beq.n	800378c <HAL_ADC_Start+0xcc>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	e000      	b.n	800378e <HAL_ADC_Start+0xce>
 800378c:	4b28      	ldr	r3, [pc, #160]	@ (8003830 <HAL_ADC_Start+0x170>)
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6812      	ldr	r2, [r2, #0]
 8003792:	4293      	cmp	r3, r2
 8003794:	d008      	beq.n	80037a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b05      	cmp	r3, #5
 80037a0:	d002      	beq.n	80037a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	2b09      	cmp	r3, #9
 80037a6:	d114      	bne.n	80037d2 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d007      	beq.n	80037c6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80037be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fded 	bl	80033aa <LL_ADC_REG_StartConversion>
 80037d0:	e025      	b.n	800381e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a12      	ldr	r2, [pc, #72]	@ (800382c <HAL_ADC_Start+0x16c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d002      	beq.n	80037ee <HAL_ADC_Start+0x12e>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	e000      	b.n	80037f0 <HAL_ADC_Start+0x130>
 80037ee:	4b10      	ldr	r3, [pc, #64]	@ (8003830 <HAL_ADC_Start+0x170>)
 80037f0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00f      	beq.n	800381e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003802:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003806:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	655a      	str	r2, [r3, #84]	@ 0x54
 800380e:	e006      	b.n	800381e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003818:	e001      	b.n	800381e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800381a:	2302      	movs	r3, #2
 800381c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800381e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	50040300 	.word	0x50040300
 800382c:	50040100 	.word	0x50040100
 8003830:	50040000 	.word	0x50040000

08003834 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b088      	sub	sp, #32
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800383e:	4866      	ldr	r0, [pc, #408]	@ (80039d8 <HAL_ADC_PollForConversion+0x1a4>)
 8003840:	f7ff fd22 	bl	8003288 <LL_ADC_GetMultimode>
 8003844:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	2b08      	cmp	r3, #8
 800384c:	d102      	bne.n	8003854 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800384e:	2308      	movs	r3, #8
 8003850:	61fb      	str	r3, [r7, #28]
 8003852:	e02a      	b.n	80038aa <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2b05      	cmp	r3, #5
 800385e:	d002      	beq.n	8003866 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	2b09      	cmp	r3, #9
 8003864:	d111      	bne.n	800388a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d007      	beq.n	8003884 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003878:	f043 0220 	orr.w	r2, r3, #32
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0a4      	b.n	80039ce <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003884:	2304      	movs	r3, #4
 8003886:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003888:	e00f      	b.n	80038aa <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800388a:	4853      	ldr	r0, [pc, #332]	@ (80039d8 <HAL_ADC_PollForConversion+0x1a4>)
 800388c:	f7ff fd0a 	bl	80032a4 <LL_ADC_GetMultiDMATransfer>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d007      	beq.n	80038a6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800389a:	f043 0220 	orr.w	r2, r3, #32
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e093      	b.n	80039ce <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80038a6:	2304      	movs	r3, #4
 80038a8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80038aa:	f7ff fba5 	bl	8002ff8 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80038b0:	e021      	b.n	80038f6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d01d      	beq.n	80038f6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80038ba:	f7ff fb9d 	bl	8002ff8 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d302      	bcc.n	80038d0 <HAL_ADC_PollForConversion+0x9c>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d112      	bne.n	80038f6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10b      	bne.n	80038f6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e2:	f043 0204 	orr.w	r2, r3, #4
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e06b      	b.n	80039ce <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	4013      	ands	r3, r2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0d6      	beq.n	80038b2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003908:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff fc28 	bl	800316a <LL_ADC_REG_IsTriggerSourceSWStart>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d01c      	beq.n	800395a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	7e5b      	ldrb	r3, [r3, #25]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d118      	bne.n	800395a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	2b08      	cmp	r3, #8
 8003934:	d111      	bne.n	800395a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003946:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d105      	bne.n	800395a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003952:	f043 0201 	orr.w	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a1f      	ldr	r2, [pc, #124]	@ (80039dc <HAL_ADC_PollForConversion+0x1a8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d002      	beq.n	800396a <HAL_ADC_PollForConversion+0x136>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	e000      	b.n	800396c <HAL_ADC_PollForConversion+0x138>
 800396a:	4b1d      	ldr	r3, [pc, #116]	@ (80039e0 <HAL_ADC_PollForConversion+0x1ac>)
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	4293      	cmp	r3, r2
 8003972:	d008      	beq.n	8003986 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d005      	beq.n	8003986 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	2b05      	cmp	r3, #5
 800397e:	d002      	beq.n	8003986 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	2b09      	cmp	r3, #9
 8003984:	d104      	bne.n	8003990 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	61bb      	str	r3, [r7, #24]
 800398e:	e00c      	b.n	80039aa <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a11      	ldr	r2, [pc, #68]	@ (80039dc <HAL_ADC_PollForConversion+0x1a8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d002      	beq.n	80039a0 <HAL_ADC_PollForConversion+0x16c>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	e000      	b.n	80039a2 <HAL_ADC_PollForConversion+0x16e>
 80039a0:	4b0f      	ldr	r3, [pc, #60]	@ (80039e0 <HAL_ADC_PollForConversion+0x1ac>)
 80039a2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	2b08      	cmp	r3, #8
 80039ae:	d104      	bne.n	80039ba <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2208      	movs	r2, #8
 80039b6:	601a      	str	r2, [r3, #0]
 80039b8:	e008      	b.n	80039cc <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d103      	bne.n	80039cc <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	220c      	movs	r2, #12
 80039ca:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	50040300 	.word	0x50040300
 80039dc:	50040100 	.word	0x50040100
 80039e0:	50040000 	.word	0x50040000

080039e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
	...

08003a00 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b0b6      	sub	sp, #216	@ 0xd8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d101      	bne.n	8003a22 <HAL_ADC_ConfigChannel+0x22>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	e3c9      	b.n	80041b6 <HAL_ADC_ConfigChannel+0x7b6>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff fccf 	bl	80033d2 <LL_ADC_REG_IsConversionOngoing>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f040 83aa 	bne.w	8004190 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2b05      	cmp	r3, #5
 8003a4a:	d824      	bhi.n	8003a96 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	3b02      	subs	r3, #2
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d81b      	bhi.n	8003a8e <HAL_ADC_ConfigChannel+0x8e>
 8003a56:	a201      	add	r2, pc, #4	@ (adr r2, 8003a5c <HAL_ADC_ConfigChannel+0x5c>)
 8003a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5c:	08003a6d 	.word	0x08003a6d
 8003a60:	08003a75 	.word	0x08003a75
 8003a64:	08003a7d 	.word	0x08003a7d
 8003a68:	08003a85 	.word	0x08003a85
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003a6c:	230c      	movs	r3, #12
 8003a6e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003a72:	e010      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003a74:	2312      	movs	r3, #18
 8003a76:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003a7a:	e00c      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003a7c:	2318      	movs	r3, #24
 8003a7e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003a82:	e008      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003a84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003a8c:	e003      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003a8e:	2306      	movs	r3, #6
 8003a90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003a94:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6818      	ldr	r0, [r3, #0]
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003aa4:	f7ff fb74 	bl	8003190 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff fc90 	bl	80033d2 <LL_ADC_REG_IsConversionOngoing>
 8003ab2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff fc9c 	bl	80033f8 <LL_ADC_INJ_IsConversionOngoing>
 8003ac0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ac4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f040 81a4 	bne.w	8003e16 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ace:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f040 819f 	bne.w	8003e16 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	6819      	ldr	r1, [r3, #0]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	f7ff fb7f 	bl	80031e8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	08db      	lsrs	r3, r3, #3
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d00a      	beq.n	8003b22 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6818      	ldr	r0, [r3, #0]
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	6919      	ldr	r1, [r3, #16]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b1c:	f7ff fad0 	bl	80030c0 <LL_ADC_SetOffset>
 8003b20:	e179      	b.n	8003e16 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff faed 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10a      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x14e>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff fae2 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003b44:	4603      	mov	r3, r0
 8003b46:	0e9b      	lsrs	r3, r3, #26
 8003b48:	f003 021f 	and.w	r2, r3, #31
 8003b4c:	e01e      	b.n	8003b8c <HAL_ADC_ConfigChannel+0x18c>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2100      	movs	r1, #0
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff fad7 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003b64:	fa93 f3a3 	rbit	r3, r3
 8003b68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003b70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003b74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003b7c:	2320      	movs	r3, #32
 8003b7e:	e004      	b.n	8003b8a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003b80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b84:	fab3 f383 	clz	r3, r3
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d105      	bne.n	8003ba4 <HAL_ADC_ConfigChannel+0x1a4>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	0e9b      	lsrs	r3, r3, #26
 8003b9e:	f003 031f 	and.w	r3, r3, #31
 8003ba2:	e018      	b.n	8003bd6 <HAL_ADC_ConfigChannel+0x1d6>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bb0:	fa93 f3a3 	rbit	r3, r3
 8003bb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003bb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003bc0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003bc8:	2320      	movs	r3, #32
 8003bca:	e004      	b.n	8003bd6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003bcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003bd0:	fab3 f383 	clz	r3, r3
 8003bd4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d106      	bne.n	8003be8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2200      	movs	r2, #0
 8003be0:	2100      	movs	r1, #0
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff faa6 	bl	8003134 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2101      	movs	r1, #1
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff fa8a 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <HAL_ADC_ConfigChannel+0x214>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2101      	movs	r1, #1
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff fa7f 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	0e9b      	lsrs	r3, r3, #26
 8003c0e:	f003 021f 	and.w	r2, r3, #31
 8003c12:	e01e      	b.n	8003c52 <HAL_ADC_ConfigChannel+0x252>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2101      	movs	r1, #1
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff fa74 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003c20:	4603      	mov	r3, r0
 8003c22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c2a:	fa93 f3a3 	rbit	r3, r3
 8003c2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003c32:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003c3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003c42:	2320      	movs	r3, #32
 8003c44:	e004      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003c46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c4a:	fab3 f383 	clz	r3, r3
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d105      	bne.n	8003c6a <HAL_ADC_ConfigChannel+0x26a>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	0e9b      	lsrs	r3, r3, #26
 8003c64:	f003 031f 	and.w	r3, r3, #31
 8003c68:	e018      	b.n	8003c9c <HAL_ADC_ConfigChannel+0x29c>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c76:	fa93 f3a3 	rbit	r3, r3
 8003c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003c7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c82:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003c86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003c8e:	2320      	movs	r3, #32
 8003c90:	e004      	b.n	8003c9c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003c92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c96:	fab3 f383 	clz	r3, r3
 8003c9a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d106      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff fa43 	bl	8003134 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2102      	movs	r1, #2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff fa27 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10a      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x2da>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2102      	movs	r1, #2
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7ff fa1c 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	0e9b      	lsrs	r3, r3, #26
 8003cd4:	f003 021f 	and.w	r2, r3, #31
 8003cd8:	e01e      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x318>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2102      	movs	r1, #2
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff fa11 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cf0:	fa93 f3a3 	rbit	r3, r3
 8003cf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003cf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003d00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003d08:	2320      	movs	r3, #32
 8003d0a:	e004      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003d0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d10:	fab3 f383 	clz	r3, r3
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d105      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x330>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	0e9b      	lsrs	r3, r3, #26
 8003d2a:	f003 031f 	and.w	r3, r3, #31
 8003d2e:	e014      	b.n	8003d5a <HAL_ADC_ConfigChannel+0x35a>
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d36:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d38:	fa93 f3a3 	rbit	r3, r3
 8003d3c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003d3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003d44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003d4c:	2320      	movs	r3, #32
 8003d4e:	e004      	b.n	8003d5a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003d50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d54:	fab3 f383 	clz	r3, r3
 8003d58:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d106      	bne.n	8003d6c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2200      	movs	r2, #0
 8003d64:	2102      	movs	r1, #2
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff f9e4 	bl	8003134 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2103      	movs	r1, #3
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7ff f9c8 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <HAL_ADC_ConfigChannel+0x398>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2103      	movs	r1, #3
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff f9bd 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	0e9b      	lsrs	r3, r3, #26
 8003d92:	f003 021f 	and.w	r2, r3, #31
 8003d96:	e017      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0x3c8>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2103      	movs	r1, #3
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7ff f9b2 	bl	8003108 <LL_ADC_GetOffsetChannel>
 8003da4:	4603      	mov	r3, r0
 8003da6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003daa:	fa93 f3a3 	rbit	r3, r3
 8003dae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003db0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003db2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003db4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003dba:	2320      	movs	r3, #32
 8003dbc:	e003      	b.n	8003dc6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003dbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dc0:	fab3 f383 	clz	r3, r3
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d105      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x3e0>
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	0e9b      	lsrs	r3, r3, #26
 8003dda:	f003 031f 	and.w	r3, r3, #31
 8003dde:	e011      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x404>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003de8:	fa93 f3a3 	rbit	r3, r3
 8003dec:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003dee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003df0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003df2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003df8:	2320      	movs	r3, #32
 8003dfa:	e003      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003dfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dfe:	fab3 f383 	clz	r3, r3
 8003e02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d106      	bne.n	8003e16 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	2103      	movs	r1, #3
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff f98f 	bl	8003134 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7ff fab2 	bl	8003384 <LL_ADC_IsEnabled>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f040 8140 	bne.w	80040a8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6819      	ldr	r1, [r3, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	461a      	mov	r2, r3
 8003e36:	f7ff fa03 	bl	8003240 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	4a8f      	ldr	r2, [pc, #572]	@ (800407c <HAL_ADC_ConfigChannel+0x67c>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	f040 8131 	bne.w	80040a8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10b      	bne.n	8003e6e <HAL_ADC_ConfigChannel+0x46e>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	0e9b      	lsrs	r3, r3, #26
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	f003 031f 	and.w	r3, r3, #31
 8003e62:	2b09      	cmp	r3, #9
 8003e64:	bf94      	ite	ls
 8003e66:	2301      	movls	r3, #1
 8003e68:	2300      	movhi	r3, #0
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	e019      	b.n	8003ea2 <HAL_ADC_ConfigChannel+0x4a2>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e76:	fa93 f3a3 	rbit	r3, r3
 8003e7a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003e7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003e80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003e86:	2320      	movs	r3, #32
 8003e88:	e003      	b.n	8003e92 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003e8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e8c:	fab3 f383 	clz	r3, r3
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	3301      	adds	r3, #1
 8003e94:	f003 031f 	and.w	r3, r3, #31
 8003e98:	2b09      	cmp	r3, #9
 8003e9a:	bf94      	ite	ls
 8003e9c:	2301      	movls	r3, #1
 8003e9e:	2300      	movhi	r3, #0
 8003ea0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d079      	beq.n	8003f9a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d107      	bne.n	8003ec2 <HAL_ADC_ConfigChannel+0x4c2>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	0e9b      	lsrs	r3, r3, #26
 8003eb8:	3301      	adds	r3, #1
 8003eba:	069b      	lsls	r3, r3, #26
 8003ebc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ec0:	e015      	b.n	8003eee <HAL_ADC_ConfigChannel+0x4ee>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eca:	fa93 f3a3 	rbit	r3, r3
 8003ece:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003ed0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ed2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003ed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003eda:	2320      	movs	r3, #32
 8003edc:	e003      	b.n	8003ee6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003ede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ee0:	fab3 f383 	clz	r3, r3
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	069b      	lsls	r3, r3, #26
 8003eea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d109      	bne.n	8003f0e <HAL_ADC_ConfigChannel+0x50e>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	0e9b      	lsrs	r3, r3, #26
 8003f00:	3301      	adds	r3, #1
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	2101      	movs	r1, #1
 8003f08:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0c:	e017      	b.n	8003f3e <HAL_ADC_ConfigChannel+0x53e>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f16:	fa93 f3a3 	rbit	r3, r3
 8003f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003f1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f1e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003f26:	2320      	movs	r3, #32
 8003f28:	e003      	b.n	8003f32 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f2c:	fab3 f383 	clz	r3, r3
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	3301      	adds	r3, #1
 8003f34:	f003 031f 	and.w	r3, r3, #31
 8003f38:	2101      	movs	r1, #1
 8003f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f3e:	ea42 0103 	orr.w	r1, r2, r3
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10a      	bne.n	8003f64 <HAL_ADC_ConfigChannel+0x564>
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	0e9b      	lsrs	r3, r3, #26
 8003f54:	3301      	adds	r3, #1
 8003f56:	f003 021f 	and.w	r2, r3, #31
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4413      	add	r3, r2
 8003f60:	051b      	lsls	r3, r3, #20
 8003f62:	e018      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x596>
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f6c:	fa93 f3a3 	rbit	r3, r3
 8003f70:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f74:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003f7c:	2320      	movs	r3, #32
 8003f7e:	e003      	b.n	8003f88 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f82:	fab3 f383 	clz	r3, r3
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	3301      	adds	r3, #1
 8003f8a:	f003 021f 	and.w	r2, r3, #31
 8003f8e:	4613      	mov	r3, r2
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	4413      	add	r3, r2
 8003f94:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f96:	430b      	orrs	r3, r1
 8003f98:	e081      	b.n	800409e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d107      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x5b6>
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	0e9b      	lsrs	r3, r3, #26
 8003fac:	3301      	adds	r3, #1
 8003fae:	069b      	lsls	r3, r3, #26
 8003fb0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fb4:	e015      	b.n	8003fe2 <HAL_ADC_ConfigChannel+0x5e2>
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fbe:	fa93 f3a3 	rbit	r3, r3
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003fce:	2320      	movs	r3, #32
 8003fd0:	e003      	b.n	8003fda <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd4:	fab3 f383 	clz	r3, r3
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	3301      	adds	r3, #1
 8003fdc:	069b      	lsls	r3, r3, #26
 8003fde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d109      	bne.n	8004002 <HAL_ADC_ConfigChannel+0x602>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	0e9b      	lsrs	r3, r3, #26
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	f003 031f 	and.w	r3, r3, #31
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8004000:	e017      	b.n	8004032 <HAL_ADC_ConfigChannel+0x632>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	fa93 f3a3 	rbit	r3, r3
 800400e:	61bb      	str	r3, [r7, #24]
  return result;
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800401a:	2320      	movs	r3, #32
 800401c:	e003      	b.n	8004026 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800401e:	6a3b      	ldr	r3, [r7, #32]
 8004020:	fab3 f383 	clz	r3, r3
 8004024:	b2db      	uxtb	r3, r3
 8004026:	3301      	adds	r3, #1
 8004028:	f003 031f 	and.w	r3, r3, #31
 800402c:	2101      	movs	r1, #1
 800402e:	fa01 f303 	lsl.w	r3, r1, r3
 8004032:	ea42 0103 	orr.w	r1, r2, r3
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10d      	bne.n	800405e <HAL_ADC_ConfigChannel+0x65e>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	0e9b      	lsrs	r3, r3, #26
 8004048:	3301      	adds	r3, #1
 800404a:	f003 021f 	and.w	r2, r3, #31
 800404e:	4613      	mov	r3, r2
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	4413      	add	r3, r2
 8004054:	3b1e      	subs	r3, #30
 8004056:	051b      	lsls	r3, r3, #20
 8004058:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800405c:	e01e      	b.n	800409c <HAL_ADC_ConfigChannel+0x69c>
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	60fb      	str	r3, [r7, #12]
  return result;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d104      	bne.n	8004080 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004076:	2320      	movs	r3, #32
 8004078:	e006      	b.n	8004088 <HAL_ADC_ConfigChannel+0x688>
 800407a:	bf00      	nop
 800407c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	fab3 f383 	clz	r3, r3
 8004086:	b2db      	uxtb	r3, r3
 8004088:	3301      	adds	r3, #1
 800408a:	f003 021f 	and.w	r2, r3, #31
 800408e:	4613      	mov	r3, r2
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	4413      	add	r3, r2
 8004094:	3b1e      	subs	r3, #30
 8004096:	051b      	lsls	r3, r3, #20
 8004098:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800409c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040a2:	4619      	mov	r1, r3
 80040a4:	f7ff f8a0 	bl	80031e8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	4b44      	ldr	r3, [pc, #272]	@ (80041c0 <HAL_ADC_ConfigChannel+0x7c0>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d07a      	beq.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80040b4:	4843      	ldr	r0, [pc, #268]	@ (80041c4 <HAL_ADC_ConfigChannel+0x7c4>)
 80040b6:	f7fe fff5 	bl	80030a4 <LL_ADC_GetCommonPathInternalCh>
 80040ba:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a41      	ldr	r2, [pc, #260]	@ (80041c8 <HAL_ADC_ConfigChannel+0x7c8>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d12c      	bne.n	8004122 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80040c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80040cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d126      	bne.n	8004122 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a3c      	ldr	r2, [pc, #240]	@ (80041cc <HAL_ADC_ConfigChannel+0x7cc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d004      	beq.n	80040e8 <HAL_ADC_ConfigChannel+0x6e8>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a3b      	ldr	r2, [pc, #236]	@ (80041d0 <HAL_ADC_ConfigChannel+0x7d0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d15d      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80040ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040f0:	4619      	mov	r1, r3
 80040f2:	4834      	ldr	r0, [pc, #208]	@ (80041c4 <HAL_ADC_ConfigChannel+0x7c4>)
 80040f4:	f7fe ffc3 	bl	800307e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040f8:	4b36      	ldr	r3, [pc, #216]	@ (80041d4 <HAL_ADC_ConfigChannel+0x7d4>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	099b      	lsrs	r3, r3, #6
 80040fe:	4a36      	ldr	r2, [pc, #216]	@ (80041d8 <HAL_ADC_ConfigChannel+0x7d8>)
 8004100:	fba2 2303 	umull	r2, r3, r2, r3
 8004104:	099b      	lsrs	r3, r3, #6
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	4613      	mov	r3, r2
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004112:	e002      	b.n	800411a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	3b01      	subs	r3, #1
 8004118:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1f9      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004120:	e040      	b.n	80041a4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a2d      	ldr	r2, [pc, #180]	@ (80041dc <HAL_ADC_ConfigChannel+0x7dc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d118      	bne.n	800415e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800412c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004130:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d112      	bne.n	800415e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a23      	ldr	r2, [pc, #140]	@ (80041cc <HAL_ADC_ConfigChannel+0x7cc>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d004      	beq.n	800414c <HAL_ADC_ConfigChannel+0x74c>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a22      	ldr	r2, [pc, #136]	@ (80041d0 <HAL_ADC_ConfigChannel+0x7d0>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d12d      	bne.n	80041a8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800414c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004150:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004154:	4619      	mov	r1, r3
 8004156:	481b      	ldr	r0, [pc, #108]	@ (80041c4 <HAL_ADC_ConfigChannel+0x7c4>)
 8004158:	f7fe ff91 	bl	800307e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800415c:	e024      	b.n	80041a8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a1f      	ldr	r2, [pc, #124]	@ (80041e0 <HAL_ADC_ConfigChannel+0x7e0>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d120      	bne.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004168:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800416c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d11a      	bne.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a14      	ldr	r2, [pc, #80]	@ (80041cc <HAL_ADC_ConfigChannel+0x7cc>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d115      	bne.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800417e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004182:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004186:	4619      	mov	r1, r3
 8004188:	480e      	ldr	r0, [pc, #56]	@ (80041c4 <HAL_ADC_ConfigChannel+0x7c4>)
 800418a:	f7fe ff78 	bl	800307e <LL_ADC_SetCommonPathInternalCh>
 800418e:	e00c      	b.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004194:	f043 0220 	orr.w	r2, r3, #32
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80041a2:	e002      	b.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041a4:	bf00      	nop
 80041a6:	e000      	b.n	80041aa <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80041a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80041b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	37d8      	adds	r7, #216	@ 0xd8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	80080000 	.word	0x80080000
 80041c4:	50040300 	.word	0x50040300
 80041c8:	c7520000 	.word	0xc7520000
 80041cc:	50040000 	.word	0x50040000
 80041d0:	50040200 	.word	0x50040200
 80041d4:	2000000c 	.word	0x2000000c
 80041d8:	053e2d63 	.word	0x053e2d63
 80041dc:	cb840000 	.word	0xcb840000
 80041e0:	80000001 	.word	0x80000001

080041e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80041ec:	2300      	movs	r3, #0
 80041ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff f8c5 	bl	8003384 <LL_ADC_IsEnabled>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d169      	bne.n	80042d4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	4b36      	ldr	r3, [pc, #216]	@ (80042e0 <ADC_Enable+0xfc>)
 8004208:	4013      	ands	r3, r2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00d      	beq.n	800422a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004212:	f043 0210 	orr.w	r2, r3, #16
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421e:	f043 0201 	orr.w	r2, r3, #1
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e055      	b.n	80042d6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff f894 	bl	800335c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004234:	482b      	ldr	r0, [pc, #172]	@ (80042e4 <ADC_Enable+0x100>)
 8004236:	f7fe ff35 	bl	80030a4 <LL_ADC_GetCommonPathInternalCh>
 800423a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800423c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004240:	2b00      	cmp	r3, #0
 8004242:	d013      	beq.n	800426c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004244:	4b28      	ldr	r3, [pc, #160]	@ (80042e8 <ADC_Enable+0x104>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	099b      	lsrs	r3, r3, #6
 800424a:	4a28      	ldr	r2, [pc, #160]	@ (80042ec <ADC_Enable+0x108>)
 800424c:	fba2 2303 	umull	r2, r3, r2, r3
 8004250:	099b      	lsrs	r3, r3, #6
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	4613      	mov	r3, r2
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800425e:	e002      	b.n	8004266 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	3b01      	subs	r3, #1
 8004264:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1f9      	bne.n	8004260 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800426c:	f7fe fec4 	bl	8002ff8 <HAL_GetTick>
 8004270:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004272:	e028      	b.n	80042c6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff f883 	bl	8003384 <LL_ADC_IsEnabled>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d104      	bne.n	800428e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff f867 	bl	800335c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800428e:	f7fe feb3 	bl	8002ff8 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d914      	bls.n	80042c6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d00d      	beq.n	80042c6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ae:	f043 0210 	orr.w	r2, r3, #16
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ba:	f043 0201 	orr.w	r2, r3, #1
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e007      	b.n	80042d6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d1cf      	bne.n	8004274 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	8000003f 	.word	0x8000003f
 80042e4:	50040300 	.word	0x50040300
 80042e8:	2000000c 	.word	0x2000000c
 80042ec:	053e2d63 	.word	0x053e2d63

080042f0 <LL_ADC_IsEnabled>:
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b01      	cmp	r3, #1
 8004302:	d101      	bne.n	8004308 <LL_ADC_IsEnabled+0x18>
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <LL_ADC_IsEnabled+0x1a>
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <LL_ADC_REG_IsConversionOngoing>:
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	2b04      	cmp	r3, #4
 8004328:	d101      	bne.n	800432e <LL_ADC_REG_IsConversionOngoing+0x18>
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800433c:	b590      	push	{r4, r7, lr}
 800433e:	b09f      	sub	sp, #124	@ 0x7c
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004346:	2300      	movs	r3, #0
 8004348:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004356:	2302      	movs	r3, #2
 8004358:	e093      	b.n	8004482 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004362:	2300      	movs	r3, #0
 8004364:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004366:	2300      	movs	r3, #0
 8004368:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a47      	ldr	r2, [pc, #284]	@ (800448c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d102      	bne.n	800437a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004374:	4b46      	ldr	r3, [pc, #280]	@ (8004490 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004376:	60bb      	str	r3, [r7, #8]
 8004378:	e001      	b.n	800437e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800437a:	2300      	movs	r3, #0
 800437c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10b      	bne.n	800439c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004388:	f043 0220 	orr.w	r2, r3, #32
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e072      	b.n	8004482 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7ff ffb9 	bl	8004316 <LL_ADC_REG_IsConversionOngoing>
 80043a4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff ffb3 	bl	8004316 <LL_ADC_REG_IsConversionOngoing>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d154      	bne.n	8004460 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80043b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d151      	bne.n	8004460 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80043bc:	4b35      	ldr	r3, [pc, #212]	@ (8004494 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80043be:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d02c      	beq.n	8004422 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80043c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	6859      	ldr	r1, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80043da:	035b      	lsls	r3, r3, #13
 80043dc:	430b      	orrs	r3, r1
 80043de:	431a      	orrs	r2, r3
 80043e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043e4:	4829      	ldr	r0, [pc, #164]	@ (800448c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80043e6:	f7ff ff83 	bl	80042f0 <LL_ADC_IsEnabled>
 80043ea:	4604      	mov	r4, r0
 80043ec:	4828      	ldr	r0, [pc, #160]	@ (8004490 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80043ee:	f7ff ff7f 	bl	80042f0 <LL_ADC_IsEnabled>
 80043f2:	4603      	mov	r3, r0
 80043f4:	431c      	orrs	r4, r3
 80043f6:	4828      	ldr	r0, [pc, #160]	@ (8004498 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80043f8:	f7ff ff7a 	bl	80042f0 <LL_ADC_IsEnabled>
 80043fc:	4603      	mov	r3, r0
 80043fe:	4323      	orrs	r3, r4
 8004400:	2b00      	cmp	r3, #0
 8004402:	d137      	bne.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800440c:	f023 030f 	bic.w	r3, r3, #15
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	6811      	ldr	r1, [r2, #0]
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	6892      	ldr	r2, [r2, #8]
 8004418:	430a      	orrs	r2, r1
 800441a:	431a      	orrs	r2, r3
 800441c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800441e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004420:	e028      	b.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800442a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800442c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800442e:	4817      	ldr	r0, [pc, #92]	@ (800448c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004430:	f7ff ff5e 	bl	80042f0 <LL_ADC_IsEnabled>
 8004434:	4604      	mov	r4, r0
 8004436:	4816      	ldr	r0, [pc, #88]	@ (8004490 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004438:	f7ff ff5a 	bl	80042f0 <LL_ADC_IsEnabled>
 800443c:	4603      	mov	r3, r0
 800443e:	431c      	orrs	r4, r3
 8004440:	4815      	ldr	r0, [pc, #84]	@ (8004498 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004442:	f7ff ff55 	bl	80042f0 <LL_ADC_IsEnabled>
 8004446:	4603      	mov	r3, r0
 8004448:	4323      	orrs	r3, r4
 800444a:	2b00      	cmp	r3, #0
 800444c:	d112      	bne.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800444e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004456:	f023 030f 	bic.w	r3, r3, #15
 800445a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800445c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800445e:	e009      	b.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004464:	f043 0220 	orr.w	r2, r3, #32
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004472:	e000      	b.n	8004476 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004474:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800447e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004482:	4618      	mov	r0, r3
 8004484:	377c      	adds	r7, #124	@ 0x7c
 8004486:	46bd      	mov	sp, r7
 8004488:	bd90      	pop	{r4, r7, pc}
 800448a:	bf00      	nop
 800448c:	50040000 	.word	0x50040000
 8004490:	50040100 	.word	0x50040100
 8004494:	50040300 	.word	0x50040300
 8004498:	50040200 	.word	0x50040200

0800449c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f003 0307 	and.w	r3, r3, #7
 80044aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044ac:	4b0c      	ldr	r3, [pc, #48]	@ (80044e0 <__NVIC_SetPriorityGrouping+0x44>)
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044b2:	68ba      	ldr	r2, [r7, #8]
 80044b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044b8:	4013      	ands	r3, r2
 80044ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80044c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044ce:	4a04      	ldr	r2, [pc, #16]	@ (80044e0 <__NVIC_SetPriorityGrouping+0x44>)
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	60d3      	str	r3, [r2, #12]
}
 80044d4:	bf00      	nop
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	e000ed00 	.word	0xe000ed00

080044e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044e8:	4b04      	ldr	r3, [pc, #16]	@ (80044fc <__NVIC_GetPriorityGrouping+0x18>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	0a1b      	lsrs	r3, r3, #8
 80044ee:	f003 0307 	and.w	r3, r3, #7
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	e000ed00 	.word	0xe000ed00

08004500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	4603      	mov	r3, r0
 8004508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800450a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450e:	2b00      	cmp	r3, #0
 8004510:	db0b      	blt.n	800452a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004512:	79fb      	ldrb	r3, [r7, #7]
 8004514:	f003 021f 	and.w	r2, r3, #31
 8004518:	4907      	ldr	r1, [pc, #28]	@ (8004538 <__NVIC_EnableIRQ+0x38>)
 800451a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451e:	095b      	lsrs	r3, r3, #5
 8004520:	2001      	movs	r0, #1
 8004522:	fa00 f202 	lsl.w	r2, r0, r2
 8004526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	e000e100 	.word	0xe000e100

0800453c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	4603      	mov	r3, r0
 8004544:	6039      	str	r1, [r7, #0]
 8004546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800454c:	2b00      	cmp	r3, #0
 800454e:	db0a      	blt.n	8004566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	b2da      	uxtb	r2, r3
 8004554:	490c      	ldr	r1, [pc, #48]	@ (8004588 <__NVIC_SetPriority+0x4c>)
 8004556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455a:	0112      	lsls	r2, r2, #4
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	440b      	add	r3, r1
 8004560:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004564:	e00a      	b.n	800457c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	b2da      	uxtb	r2, r3
 800456a:	4908      	ldr	r1, [pc, #32]	@ (800458c <__NVIC_SetPriority+0x50>)
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	3b04      	subs	r3, #4
 8004574:	0112      	lsls	r2, r2, #4
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	440b      	add	r3, r1
 800457a:	761a      	strb	r2, [r3, #24]
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr
 8004588:	e000e100 	.word	0xe000e100
 800458c:	e000ed00 	.word	0xe000ed00

08004590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004590:	b480      	push	{r7}
 8004592:	b089      	sub	sp, #36	@ 0x24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f003 0307 	and.w	r3, r3, #7
 80045a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	f1c3 0307 	rsb	r3, r3, #7
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	bf28      	it	cs
 80045ae:	2304      	movcs	r3, #4
 80045b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	3304      	adds	r3, #4
 80045b6:	2b06      	cmp	r3, #6
 80045b8:	d902      	bls.n	80045c0 <NVIC_EncodePriority+0x30>
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	3b03      	subs	r3, #3
 80045be:	e000      	b.n	80045c2 <NVIC_EncodePriority+0x32>
 80045c0:	2300      	movs	r3, #0
 80045c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045c4:	f04f 32ff 	mov.w	r2, #4294967295
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	fa02 f303 	lsl.w	r3, r2, r3
 80045ce:	43da      	mvns	r2, r3
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	401a      	ands	r2, r3
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045d8:	f04f 31ff 	mov.w	r1, #4294967295
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	fa01 f303 	lsl.w	r3, r1, r3
 80045e2:	43d9      	mvns	r1, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045e8:	4313      	orrs	r3, r2
         );
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3724      	adds	r7, #36	@ 0x24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
	...

080045f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3b01      	subs	r3, #1
 8004604:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004608:	d301      	bcc.n	800460e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800460a:	2301      	movs	r3, #1
 800460c:	e00f      	b.n	800462e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800460e:	4a0a      	ldr	r2, [pc, #40]	@ (8004638 <SysTick_Config+0x40>)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3b01      	subs	r3, #1
 8004614:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004616:	210f      	movs	r1, #15
 8004618:	f04f 30ff 	mov.w	r0, #4294967295
 800461c:	f7ff ff8e 	bl	800453c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004620:	4b05      	ldr	r3, [pc, #20]	@ (8004638 <SysTick_Config+0x40>)
 8004622:	2200      	movs	r2, #0
 8004624:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004626:	4b04      	ldr	r3, [pc, #16]	@ (8004638 <SysTick_Config+0x40>)
 8004628:	2207      	movs	r2, #7
 800462a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	e000e010 	.word	0xe000e010

0800463c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f7ff ff29 	bl	800449c <__NVIC_SetPriorityGrouping>
}
 800464a:	bf00      	nop
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b086      	sub	sp, #24
 8004656:	af00      	add	r7, sp, #0
 8004658:	4603      	mov	r3, r0
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	607a      	str	r2, [r7, #4]
 800465e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004664:	f7ff ff3e 	bl	80044e4 <__NVIC_GetPriorityGrouping>
 8004668:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	6978      	ldr	r0, [r7, #20]
 8004670:	f7ff ff8e 	bl	8004590 <NVIC_EncodePriority>
 8004674:	4602      	mov	r2, r0
 8004676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800467a:	4611      	mov	r1, r2
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff ff5d 	bl	800453c <__NVIC_SetPriority>
}
 8004682:	bf00      	nop
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	4603      	mov	r3, r0
 8004692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff ff31 	bl	8004500 <__NVIC_EnableIRQ>
}
 800469e:	bf00      	nop
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b082      	sub	sp, #8
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7ff ffa2 	bl	80045f8 <SysTick_Config>
 80046b4:	4603      	mov	r3, r0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80046c2:	f7fd fe00 	bl	80022c6 <HAL_SYSTICK_Callback>
}
 80046c6:	bf00      	nop
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e098      	b.n	8004810 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	4b4d      	ldr	r3, [pc, #308]	@ (800481c <HAL_DMA_Init+0x150>)
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d80f      	bhi.n	800470a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	461a      	mov	r2, r3
 80046f0:	4b4b      	ldr	r3, [pc, #300]	@ (8004820 <HAL_DMA_Init+0x154>)
 80046f2:	4413      	add	r3, r2
 80046f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004824 <HAL_DMA_Init+0x158>)
 80046f6:	fba2 2303 	umull	r2, r3, r2, r3
 80046fa:	091b      	lsrs	r3, r3, #4
 80046fc:	009a      	lsls	r2, r3, #2
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a48      	ldr	r2, [pc, #288]	@ (8004828 <HAL_DMA_Init+0x15c>)
 8004706:	641a      	str	r2, [r3, #64]	@ 0x40
 8004708:	e00e      	b.n	8004728 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	4b46      	ldr	r3, [pc, #280]	@ (800482c <HAL_DMA_Init+0x160>)
 8004712:	4413      	add	r3, r2
 8004714:	4a43      	ldr	r2, [pc, #268]	@ (8004824 <HAL_DMA_Init+0x158>)
 8004716:	fba2 2303 	umull	r2, r3, r2, r3
 800471a:	091b      	lsrs	r3, r3, #4
 800471c:	009a      	lsls	r2, r3, #2
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a42      	ldr	r2, [pc, #264]	@ (8004830 <HAL_DMA_Init+0x164>)
 8004726:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800473e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004742:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800474c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004758:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004764:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004782:	d039      	beq.n	80047f8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004788:	4a27      	ldr	r2, [pc, #156]	@ (8004828 <HAL_DMA_Init+0x15c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d11a      	bne.n	80047c4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800478e:	4b29      	ldr	r3, [pc, #164]	@ (8004834 <HAL_DMA_Init+0x168>)
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004796:	f003 031c 	and.w	r3, r3, #28
 800479a:	210f      	movs	r1, #15
 800479c:	fa01 f303 	lsl.w	r3, r1, r3
 80047a0:	43db      	mvns	r3, r3
 80047a2:	4924      	ldr	r1, [pc, #144]	@ (8004834 <HAL_DMA_Init+0x168>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80047a8:	4b22      	ldr	r3, [pc, #136]	@ (8004834 <HAL_DMA_Init+0x168>)
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b4:	f003 031c 	and.w	r3, r3, #28
 80047b8:	fa01 f303 	lsl.w	r3, r1, r3
 80047bc:	491d      	ldr	r1, [pc, #116]	@ (8004834 <HAL_DMA_Init+0x168>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	600b      	str	r3, [r1, #0]
 80047c2:	e019      	b.n	80047f8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80047c4:	4b1c      	ldr	r3, [pc, #112]	@ (8004838 <HAL_DMA_Init+0x16c>)
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047cc:	f003 031c 	and.w	r3, r3, #28
 80047d0:	210f      	movs	r1, #15
 80047d2:	fa01 f303 	lsl.w	r3, r1, r3
 80047d6:	43db      	mvns	r3, r3
 80047d8:	4917      	ldr	r1, [pc, #92]	@ (8004838 <HAL_DMA_Init+0x16c>)
 80047da:	4013      	ands	r3, r2
 80047dc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80047de:	4b16      	ldr	r3, [pc, #88]	@ (8004838 <HAL_DMA_Init+0x16c>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6859      	ldr	r1, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ea:	f003 031c 	and.w	r3, r3, #28
 80047ee:	fa01 f303 	lsl.w	r3, r1, r3
 80047f2:	4911      	ldr	r1, [pc, #68]	@ (8004838 <HAL_DMA_Init+0x16c>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	40020407 	.word	0x40020407
 8004820:	bffdfff8 	.word	0xbffdfff8
 8004824:	cccccccd 	.word	0xcccccccd
 8004828:	40020000 	.word	0x40020000
 800482c:	bffdfbf8 	.word	0xbffdfbf8
 8004830:	40020400 	.word	0x40020400
 8004834:	400200a8 	.word	0x400200a8
 8004838:	400204a8 	.word	0x400204a8

0800483c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800484a:	2300      	movs	r3, #0
 800484c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <HAL_DMA_Start_IT+0x20>
 8004858:	2302      	movs	r3, #2
 800485a:	e04b      	b.n	80048f4 <HAL_DMA_Start_IT+0xb8>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	d13a      	bne.n	80048e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0201 	bic.w	r2, r2, #1
 800488c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	68b9      	ldr	r1, [r7, #8]
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f000 f95f 	bl	8004b58 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d008      	beq.n	80048b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f042 020e 	orr.w	r2, r2, #14
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	e00f      	b.n	80048d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0204 	bic.w	r2, r2, #4
 80048c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 020a 	orr.w	r2, r2, #10
 80048d2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	e005      	b.n	80048f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80048ee:	2302      	movs	r3, #2
 80048f0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80048f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004904:	2300      	movs	r3, #0
 8004906:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d008      	beq.n	8004926 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2204      	movs	r2, #4
 8004918:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e022      	b.n	800496c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f022 020e 	bic.w	r2, r2, #14
 8004934:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 0201 	bic.w	r2, r2, #1
 8004944:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494a:	f003 021c 	and.w	r2, r3, #28
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	2101      	movs	r1, #1
 8004954:	fa01 f202 	lsl.w	r2, r1, r2
 8004958:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800496a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800496c:	4618      	mov	r0, r3
 800496e:	3714      	adds	r7, #20
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004980:	2300      	movs	r3, #0
 8004982:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b02      	cmp	r3, #2
 800498e:	d005      	beq.n	800499c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2204      	movs	r2, #4
 8004994:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	73fb      	strb	r3, [r7, #15]
 800499a:	e029      	b.n	80049f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f022 020e 	bic.w	r2, r2, #14
 80049aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0201 	bic.w	r2, r2, #1
 80049ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c0:	f003 021c 	and.w	r2, r3, #28
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c8:	2101      	movs	r1, #1
 80049ca:	fa01 f202 	lsl.w	r2, r1, r2
 80049ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	4798      	blx	r3
    }
  }
  return status;
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b084      	sub	sp, #16
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	f003 031c 	and.w	r3, r3, #28
 8004a1a:	2204      	movs	r2, #4
 8004a1c:	409a      	lsls	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d026      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x7a>
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d021      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0320 	and.w	r3, r3, #32
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d107      	bne.n	8004a4e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 0204 	bic.w	r2, r2, #4
 8004a4c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a52:	f003 021c 	and.w	r2, r3, #28
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5a:	2104      	movs	r1, #4
 8004a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a60:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d071      	beq.n	8004b4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a72:	e06c      	b.n	8004b4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a78:	f003 031c 	and.w	r3, r3, #28
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	409a      	lsls	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4013      	ands	r3, r2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d02e      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0xec>
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d029      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0320 	and.w	r3, r3, #32
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10b      	bne.n	8004ab8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 020a 	bic.w	r2, r2, #10
 8004aae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abc:	f003 021c 	and.w	r2, r3, #28
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8004aca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d038      	beq.n	8004b4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004ae4:	e033      	b.n	8004b4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aea:	f003 031c 	and.w	r3, r3, #28
 8004aee:	2208      	movs	r2, #8
 8004af0:	409a      	lsls	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4013      	ands	r3, r2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d02a      	beq.n	8004b50 <HAL_DMA_IRQHandler+0x156>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d025      	beq.n	8004b50 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 020e 	bic.w	r2, r2, #14
 8004b12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b18:	f003 021c 	and.w	r2, r3, #28
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b20:	2101      	movs	r1, #1
 8004b22:	fa01 f202 	lsl.w	r2, r1, r2
 8004b26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d004      	beq.n	8004b50 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b4e:	bf00      	nop
 8004b50:	bf00      	nop
}
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6a:	f003 021c 	and.w	r2, r3, #28
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b72:	2101      	movs	r1, #1
 8004b74:	fa01 f202 	lsl.w	r2, r1, r2
 8004b78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	2b10      	cmp	r3, #16
 8004b88:	d108      	bne.n	8004b9c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b9a:	e007      	b.n	8004bac <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	60da      	str	r2, [r3, #12]
}
 8004bac:	bf00      	nop
 8004bae:	3714      	adds	r7, #20
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b087      	sub	sp, #28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bc6:	e17f      	b.n	8004ec8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	2101      	movs	r1, #1
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 8171 	beq.w	8004ec2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f003 0303 	and.w	r3, r3, #3
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d005      	beq.n	8004bf8 <HAL_GPIO_Init+0x40>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 0303 	and.w	r3, r3, #3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d130      	bne.n	8004c5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	2203      	movs	r2, #3
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c2e:	2201      	movs	r2, #1
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	43db      	mvns	r3, r3
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	091b      	lsrs	r3, r3, #4
 8004c44:	f003 0201 	and.w	r2, r3, #1
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	2b03      	cmp	r3, #3
 8004c64:	d118      	bne.n	8004c98 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	43db      	mvns	r3, r3
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	08db      	lsrs	r3, r3, #3
 8004c82:	f003 0201 	and.w	r2, r3, #1
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f003 0303 	and.w	r3, r3, #3
 8004ca0:	2b03      	cmp	r3, #3
 8004ca2:	d017      	beq.n	8004cd4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	2203      	movs	r2, #3
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	43db      	mvns	r3, r3
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f003 0303 	and.w	r3, r3, #3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d123      	bne.n	8004d28 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	08da      	lsrs	r2, r3, #3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3208      	adds	r2, #8
 8004ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	220f      	movs	r2, #15
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	4013      	ands	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	691a      	ldr	r2, [r3, #16]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f003 0307 	and.w	r3, r3, #7
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	08da      	lsrs	r2, r3, #3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	3208      	adds	r2, #8
 8004d22:	6939      	ldr	r1, [r7, #16]
 8004d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	2203      	movs	r2, #3
 8004d34:	fa02 f303 	lsl.w	r3, r2, r3
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f003 0203 	and.w	r2, r3, #3
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 80ac 	beq.w	8004ec2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d6a:	4b5f      	ldr	r3, [pc, #380]	@ (8004ee8 <HAL_GPIO_Init+0x330>)
 8004d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d6e:	4a5e      	ldr	r2, [pc, #376]	@ (8004ee8 <HAL_GPIO_Init+0x330>)
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d76:	4b5c      	ldr	r3, [pc, #368]	@ (8004ee8 <HAL_GPIO_Init+0x330>)
 8004d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	60bb      	str	r3, [r7, #8]
 8004d80:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004d82:	4a5a      	ldr	r2, [pc, #360]	@ (8004eec <HAL_GPIO_Init+0x334>)
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	089b      	lsrs	r3, r3, #2
 8004d88:	3302      	adds	r3, #2
 8004d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f003 0303 	and.w	r3, r3, #3
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	220f      	movs	r2, #15
 8004d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9e:	43db      	mvns	r3, r3
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	4013      	ands	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004dac:	d025      	beq.n	8004dfa <HAL_GPIO_Init+0x242>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a4f      	ldr	r2, [pc, #316]	@ (8004ef0 <HAL_GPIO_Init+0x338>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d01f      	beq.n	8004df6 <HAL_GPIO_Init+0x23e>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a4e      	ldr	r2, [pc, #312]	@ (8004ef4 <HAL_GPIO_Init+0x33c>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d019      	beq.n	8004df2 <HAL_GPIO_Init+0x23a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a4d      	ldr	r2, [pc, #308]	@ (8004ef8 <HAL_GPIO_Init+0x340>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d013      	beq.n	8004dee <HAL_GPIO_Init+0x236>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a4c      	ldr	r2, [pc, #304]	@ (8004efc <HAL_GPIO_Init+0x344>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d00d      	beq.n	8004dea <HAL_GPIO_Init+0x232>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8004f00 <HAL_GPIO_Init+0x348>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d007      	beq.n	8004de6 <HAL_GPIO_Init+0x22e>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a4a      	ldr	r2, [pc, #296]	@ (8004f04 <HAL_GPIO_Init+0x34c>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d101      	bne.n	8004de2 <HAL_GPIO_Init+0x22a>
 8004dde:	2306      	movs	r3, #6
 8004de0:	e00c      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004de2:	2307      	movs	r3, #7
 8004de4:	e00a      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004de6:	2305      	movs	r3, #5
 8004de8:	e008      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004dea:	2304      	movs	r3, #4
 8004dec:	e006      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004dee:	2303      	movs	r3, #3
 8004df0:	e004      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004df2:	2302      	movs	r3, #2
 8004df4:	e002      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004df6:	2301      	movs	r3, #1
 8004df8:	e000      	b.n	8004dfc <HAL_GPIO_Init+0x244>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	f002 0203 	and.w	r2, r2, #3
 8004e02:	0092      	lsls	r2, r2, #2
 8004e04:	4093      	lsls	r3, r2
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e0c:	4937      	ldr	r1, [pc, #220]	@ (8004eec <HAL_GPIO_Init+0x334>)
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	089b      	lsrs	r3, r3, #2
 8004e12:	3302      	adds	r3, #2
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	43db      	mvns	r3, r3
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4013      	ands	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e3e:	4a32      	ldr	r2, [pc, #200]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e44:	4b30      	ldr	r3, [pc, #192]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	43db      	mvns	r3, r3
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	4013      	ands	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e68:	4a27      	ldr	r2, [pc, #156]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004e6e:	4b26      	ldr	r3, [pc, #152]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	43db      	mvns	r3, r3
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d003      	beq.n	8004e92 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e92:	4a1d      	ldr	r2, [pc, #116]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004e98:	4b1b      	ldr	r3, [pc, #108]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	43db      	mvns	r3, r3
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d003      	beq.n	8004ebc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004ebc:	4a12      	ldr	r2, [pc, #72]	@ (8004f08 <HAL_GPIO_Init+0x350>)
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	fa22 f303 	lsr.w	r3, r2, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f47f ae78 	bne.w	8004bc8 <HAL_GPIO_Init+0x10>
  }
}
 8004ed8:	bf00      	nop
 8004eda:	bf00      	nop
 8004edc:	371c      	adds	r7, #28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	40010000 	.word	0x40010000
 8004ef0:	48000400 	.word	0x48000400
 8004ef4:	48000800 	.word	0x48000800
 8004ef8:	48000c00 	.word	0x48000c00
 8004efc:	48001000 	.word	0x48001000
 8004f00:	48001400 	.word	0x48001400
 8004f04:	48001800 	.word	0x48001800
 8004f08:	40010400 	.word	0x40010400

08004f0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	460b      	mov	r3, r1
 8004f16:	807b      	strh	r3, [r7, #2]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f1c:	787b      	ldrb	r3, [r7, #1]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f22:	887a      	ldrh	r2, [r7, #2]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f28:	e002      	b.n	8004f30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f2a:	887a      	ldrh	r2, [r7, #2]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004f30:	bf00      	nop
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e08d      	b.n	800506a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d106      	bne.n	8004f68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7fc ffe8 	bl	8001f38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2224      	movs	r2, #36	@ 0x24
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0201 	bic.w	r2, r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689a      	ldr	r2, [r3, #8]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d107      	bne.n	8004fb6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fb2:	609a      	str	r2, [r3, #8]
 8004fb4:	e006      	b.n	8004fc4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004fc2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d108      	bne.n	8004fde <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fda:	605a      	str	r2, [r3, #4]
 8004fdc:	e007      	b.n	8004fee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	685a      	ldr	r2, [r3, #4]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6812      	ldr	r2, [r2, #0]
 8004ff8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ffc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005000:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68da      	ldr	r2, [r3, #12]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005010:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	691a      	ldr	r2, [r3, #16]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	69d9      	ldr	r1, [r3, #28]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a1a      	ldr	r2, [r3, #32]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0201 	orr.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2220      	movs	r2, #32
 8005056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b088      	sub	sp, #32
 8005078:	af02      	add	r7, sp, #8
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	607a      	str	r2, [r7, #4]
 800507e:	461a      	mov	r2, r3
 8005080:	460b      	mov	r3, r1
 8005082:	817b      	strh	r3, [r7, #10]
 8005084:	4613      	mov	r3, r2
 8005086:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b20      	cmp	r3, #32
 8005092:	f040 80fd 	bne.w	8005290 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_I2C_Master_Transmit+0x30>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e0f6      	b.n	8005292 <HAL_I2C_Master_Transmit+0x21e>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050ac:	f7fd ffa4 	bl	8002ff8 <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	2319      	movs	r3, #25
 80050b8:	2201      	movs	r2, #1
 80050ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f000 fa0a 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e0e1      	b.n	8005292 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2221      	movs	r2, #33	@ 0x21
 80050d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2210      	movs	r2, #16
 80050da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	893a      	ldrh	r2, [r7, #8]
 80050ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2bff      	cmp	r3, #255	@ 0xff
 80050fe:	d906      	bls.n	800510e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	22ff      	movs	r2, #255	@ 0xff
 8005104:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005106:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800510a:	617b      	str	r3, [r7, #20]
 800510c:	e007      	b.n	800511e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005112:	b29a      	uxth	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005118:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800511c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005122:	2b00      	cmp	r3, #0
 8005124:	d024      	beq.n	8005170 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	781a      	ldrb	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005140:	b29b      	uxth	r3, r3
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800515a:	b2db      	uxtb	r3, r3
 800515c:	3301      	adds	r3, #1
 800515e:	b2da      	uxtb	r2, r3
 8005160:	8979      	ldrh	r1, [r7, #10]
 8005162:	4b4e      	ldr	r3, [pc, #312]	@ (800529c <HAL_I2C_Master_Transmit+0x228>)
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 fc05 	bl	8005978 <I2C_TransferConfig>
 800516e:	e066      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005174:	b2da      	uxtb	r2, r3
 8005176:	8979      	ldrh	r1, [r7, #10]
 8005178:	4b48      	ldr	r3, [pc, #288]	@ (800529c <HAL_I2C_Master_Transmit+0x228>)
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 fbfa 	bl	8005978 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005184:	e05b      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	6a39      	ldr	r1, [r7, #32]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f9fd 	bl	800558a <I2C_WaitOnTXISFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e07b      	b.n	8005292 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	781a      	ldrb	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d034      	beq.n	800523e <HAL_I2C_Master_Transmit+0x1ca>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d130      	bne.n	800523e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	6a3b      	ldr	r3, [r7, #32]
 80051e2:	2200      	movs	r2, #0
 80051e4:	2180      	movs	r1, #128	@ 0x80
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 f976 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e04d      	b.n	8005292 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	2bff      	cmp	r3, #255	@ 0xff
 80051fe:	d90e      	bls.n	800521e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	22ff      	movs	r2, #255	@ 0xff
 8005204:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520a:	b2da      	uxtb	r2, r3
 800520c:	8979      	ldrh	r1, [r7, #10]
 800520e:	2300      	movs	r3, #0
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 fbae 	bl	8005978 <I2C_TransferConfig>
 800521c:	e00f      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522c:	b2da      	uxtb	r2, r3
 800522e:	8979      	ldrh	r1, [r7, #10]
 8005230:	2300      	movs	r3, #0
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 fb9d 	bl	8005978 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005242:	b29b      	uxth	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d19e      	bne.n	8005186 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	6a39      	ldr	r1, [r7, #32]
 800524c:	68f8      	ldr	r0, [r7, #12]
 800524e:	f000 f9e3 	bl	8005618 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e01a      	b.n	8005292 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2220      	movs	r2, #32
 8005262:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6859      	ldr	r1, [r3, #4]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	4b0c      	ldr	r3, [pc, #48]	@ (80052a0 <HAL_I2C_Master_Transmit+0x22c>)
 8005270:	400b      	ands	r3, r1
 8005272:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800528c:	2300      	movs	r3, #0
 800528e:	e000      	b.n	8005292 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005290:	2302      	movs	r3, #2
  }
}
 8005292:	4618      	mov	r0, r3
 8005294:	3718      	adds	r7, #24
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	80002000 	.word	0x80002000
 80052a0:	fe00e800 	.word	0xfe00e800

080052a4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af02      	add	r7, sp, #8
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	607a      	str	r2, [r7, #4]
 80052ae:	461a      	mov	r2, r3
 80052b0:	460b      	mov	r3, r1
 80052b2:	817b      	strh	r3, [r7, #10]
 80052b4:	4613      	mov	r3, r2
 80052b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b20      	cmp	r3, #32
 80052c2:	f040 80db 	bne.w	800547c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_I2C_Master_Receive+0x30>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e0d4      	b.n	800547e <HAL_I2C_Master_Receive+0x1da>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052dc:	f7fd fe8c 	bl	8002ff8 <HAL_GetTick>
 80052e0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	2319      	movs	r3, #25
 80052e8:	2201      	movs	r2, #1
 80052ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 f8f2 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e0bf      	b.n	800547e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2222      	movs	r2, #34	@ 0x22
 8005302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2210      	movs	r2, #16
 800530a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	893a      	ldrh	r2, [r7, #8]
 800531e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532a:	b29b      	uxth	r3, r3
 800532c:	2bff      	cmp	r3, #255	@ 0xff
 800532e:	d90e      	bls.n	800534e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2201      	movs	r2, #1
 8005334:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533a:	b2da      	uxtb	r2, r3
 800533c:	8979      	ldrh	r1, [r7, #10]
 800533e:	4b52      	ldr	r3, [pc, #328]	@ (8005488 <HAL_I2C_Master_Receive+0x1e4>)
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fb16 	bl	8005978 <I2C_TransferConfig>
 800534c:	e06d      	b.n	800542a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005352:	b29a      	uxth	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800535c:	b2da      	uxtb	r2, r3
 800535e:	8979      	ldrh	r1, [r7, #10]
 8005360:	4b49      	ldr	r3, [pc, #292]	@ (8005488 <HAL_I2C_Master_Receive+0x1e4>)
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f000 fb05 	bl	8005978 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800536e:	e05c      	b.n	800542a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	6a39      	ldr	r1, [r7, #32]
 8005374:	68f8      	ldr	r0, [r7, #12]
 8005376:	f000 f993 	bl	80056a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d001      	beq.n	8005384 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e07c      	b.n	800547e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538e:	b2d2      	uxtb	r2, r2
 8005390:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005396:	1c5a      	adds	r2, r3, #1
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a0:	3b01      	subs	r3, #1
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	3b01      	subs	r3, #1
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d034      	beq.n	800542a <HAL_I2C_Master_Receive+0x186>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d130      	bne.n	800542a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	6a3b      	ldr	r3, [r7, #32]
 80053ce:	2200      	movs	r2, #0
 80053d0:	2180      	movs	r1, #128	@ 0x80
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 f880 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e04d      	b.n	800547e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2bff      	cmp	r3, #255	@ 0xff
 80053ea:	d90e      	bls.n	800540a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	22ff      	movs	r2, #255	@ 0xff
 80053f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	8979      	ldrh	r1, [r7, #10]
 80053fa:	2300      	movs	r3, #0
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 fab8 	bl	8005978 <I2C_TransferConfig>
 8005408:	e00f      	b.n	800542a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800540e:	b29a      	uxth	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005418:	b2da      	uxtb	r2, r3
 800541a:	8979      	ldrh	r1, [r7, #10]
 800541c:	2300      	movs	r3, #0
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 faa7 	bl	8005978 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542e:	b29b      	uxth	r3, r3
 8005430:	2b00      	cmp	r3, #0
 8005432:	d19d      	bne.n	8005370 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	6a39      	ldr	r1, [r7, #32]
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f8ed 	bl	8005618 <I2C_WaitOnSTOPFlagUntilTimeout>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e01a      	b.n	800547e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2220      	movs	r2, #32
 800544e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6859      	ldr	r1, [r3, #4]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	4b0c      	ldr	r3, [pc, #48]	@ (800548c <HAL_I2C_Master_Receive+0x1e8>)
 800545c:	400b      	ands	r3, r1
 800545e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2220      	movs	r2, #32
 8005464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005478:	2300      	movs	r3, #0
 800547a:	e000      	b.n	800547e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800547c:	2302      	movs	r3, #2
  }
}
 800547e:	4618      	mov	r0, r3
 8005480:	3718      	adds	r7, #24
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	80002400 	.word	0x80002400
 800548c:	fe00e800 	.word	0xfe00e800

08005490 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d103      	bne.n	80054ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2200      	movs	r2, #0
 80054ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d007      	beq.n	80054cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699a      	ldr	r2, [r3, #24]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f042 0201 	orr.w	r2, r2, #1
 80054ca:	619a      	str	r2, [r3, #24]
  }
}
 80054cc:	bf00      	nop
 80054ce:	370c      	adds	r7, #12
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr

080054d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	4613      	mov	r3, r2
 80054e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054e8:	e03b      	b.n	8005562 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	6839      	ldr	r1, [r7, #0]
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 f962 	bl	80057b8 <I2C_IsErrorOccurred>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e041      	b.n	8005582 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005504:	d02d      	beq.n	8005562 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005506:	f7fd fd77 	bl	8002ff8 <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	429a      	cmp	r2, r3
 8005514:	d302      	bcc.n	800551c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d122      	bne.n	8005562 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	4013      	ands	r3, r2
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	429a      	cmp	r2, r3
 800552a:	bf0c      	ite	eq
 800552c:	2301      	moveq	r3, #1
 800552e:	2300      	movne	r3, #0
 8005530:	b2db      	uxtb	r3, r3
 8005532:	461a      	mov	r2, r3
 8005534:	79fb      	ldrb	r3, [r7, #7]
 8005536:	429a      	cmp	r2, r3
 8005538:	d113      	bne.n	8005562 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553e:	f043 0220 	orr.w	r2, r3, #32
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e00f      	b.n	8005582 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	699a      	ldr	r2, [r3, #24]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4013      	ands	r3, r2
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	429a      	cmp	r2, r3
 8005570:	bf0c      	ite	eq
 8005572:	2301      	moveq	r3, #1
 8005574:	2300      	movne	r3, #0
 8005576:	b2db      	uxtb	r3, r3
 8005578:	461a      	mov	r2, r3
 800557a:	79fb      	ldrb	r3, [r7, #7]
 800557c:	429a      	cmp	r2, r3
 800557e:	d0b4      	beq.n	80054ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005596:	e033      	b.n	8005600 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	68b9      	ldr	r1, [r7, #8]
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 f90b 	bl	80057b8 <I2C_IsErrorOccurred>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e031      	b.n	8005610 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b2:	d025      	beq.n	8005600 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b4:	f7fd fd20 	bl	8002ff8 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d302      	bcc.n	80055ca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d11a      	bne.n	8005600 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	699b      	ldr	r3, [r3, #24]
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d013      	beq.n	8005600 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055dc:	f043 0220 	orr.w	r2, r3, #32
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2220      	movs	r2, #32
 80055e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e007      	b.n	8005610 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b02      	cmp	r3, #2
 800560c:	d1c4      	bne.n	8005598 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005624:	e02f      	b.n	8005686 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 f8c4 	bl	80057b8 <I2C_IsErrorOccurred>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e02d      	b.n	8005696 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800563a:	f7fd fcdd 	bl	8002ff8 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	429a      	cmp	r2, r3
 8005648:	d302      	bcc.n	8005650 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d11a      	bne.n	8005686 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	f003 0320 	and.w	r3, r3, #32
 800565a:	2b20      	cmp	r3, #32
 800565c:	d013      	beq.n	8005686 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005662:	f043 0220 	orr.w	r2, r3, #32
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e007      	b.n	8005696 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	f003 0320 	and.w	r3, r3, #32
 8005690:	2b20      	cmp	r3, #32
 8005692:	d1c8      	bne.n	8005626 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
	...

080056a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056ac:	2300      	movs	r3, #0
 80056ae:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80056b0:	e071      	b.n	8005796 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	68b9      	ldr	r1, [r7, #8]
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 f87e 	bl	80057b8 <I2C_IsErrorOccurred>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	f003 0320 	and.w	r3, r3, #32
 80056d0:	2b20      	cmp	r3, #32
 80056d2:	d13b      	bne.n	800574c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80056d4:	7dfb      	ldrb	r3, [r7, #23]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d138      	bne.n	800574c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b04      	cmp	r3, #4
 80056e6:	d105      	bne.n	80056f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80056f0:	2300      	movs	r3, #0
 80056f2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	f003 0310 	and.w	r3, r3, #16
 80056fe:	2b10      	cmp	r3, #16
 8005700:	d121      	bne.n	8005746 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2210      	movs	r2, #16
 8005708:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2204      	movs	r2, #4
 800570e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2220      	movs	r2, #32
 8005716:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6859      	ldr	r1, [r3, #4]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	4b24      	ldr	r3, [pc, #144]	@ (80057b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005724:	400b      	ands	r3, r1
 8005726:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2220      	movs	r2, #32
 800572c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	75fb      	strb	r3, [r7, #23]
 8005744:	e002      	b.n	800574c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800574c:	f7fd fc54 	bl	8002ff8 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	429a      	cmp	r2, r3
 800575a:	d302      	bcc.n	8005762 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d119      	bne.n	8005796 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005762:	7dfb      	ldrb	r3, [r7, #23]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d116      	bne.n	8005796 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b04      	cmp	r3, #4
 8005774:	d00f      	beq.n	8005796 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577a:	f043 0220 	orr.w	r2, r3, #32
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	f003 0304 	and.w	r3, r3, #4
 80057a0:	2b04      	cmp	r3, #4
 80057a2:	d002      	beq.n	80057aa <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80057a4:	7dfb      	ldrb	r3, [r7, #23]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d083      	beq.n	80056b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80057aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	fe00e800 	.word	0xfe00e800

080057b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b08a      	sub	sp, #40	@ 0x28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057c4:	2300      	movs	r3, #0
 80057c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80057d2:	2300      	movs	r3, #0
 80057d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	f003 0310 	and.w	r3, r3, #16
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d068      	beq.n	80058b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2210      	movs	r2, #16
 80057ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80057ec:	e049      	b.n	8005882 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f4:	d045      	beq.n	8005882 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057f6:	f7fd fbff 	bl	8002ff8 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	429a      	cmp	r2, r3
 8005804:	d302      	bcc.n	800580c <I2C_IsErrorOccurred+0x54>
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d13a      	bne.n	8005882 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005816:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800581e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800582a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800582e:	d121      	bne.n	8005874 <I2C_IsErrorOccurred+0xbc>
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005836:	d01d      	beq.n	8005874 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005838:	7cfb      	ldrb	r3, [r7, #19]
 800583a:	2b20      	cmp	r3, #32
 800583c:	d01a      	beq.n	8005874 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800584c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800584e:	f7fd fbd3 	bl	8002ff8 <HAL_GetTick>
 8005852:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005854:	e00e      	b.n	8005874 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005856:	f7fd fbcf 	bl	8002ff8 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b19      	cmp	r3, #25
 8005862:	d907      	bls.n	8005874 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	f043 0320 	orr.w	r3, r3, #32
 800586a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005872:	e006      	b.n	8005882 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	2b20      	cmp	r3, #32
 8005880:	d1e9      	bne.n	8005856 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b20      	cmp	r3, #32
 800588e:	d003      	beq.n	8005898 <I2C_IsErrorOccurred+0xe0>
 8005890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0aa      	beq.n	80057ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800589c:	2b00      	cmp	r3, #0
 800589e:	d103      	bne.n	80058a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2220      	movs	r2, #32
 80058a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	f043 0304 	orr.w	r3, r3, #4
 80058ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00b      	beq.n	80058e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	f043 0301 	orr.w	r3, r3, #1
 80058ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80058d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00b      	beq.n	8005902 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	f043 0308 	orr.w	r3, r3, #8
 80058f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80058fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00b      	beq.n	8005924 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800590c:	6a3b      	ldr	r3, [r7, #32]
 800590e:	f043 0302 	orr.w	r3, r3, #2
 8005912:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800591c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005924:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005928:	2b00      	cmp	r3, #0
 800592a:	d01c      	beq.n	8005966 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f7ff fdaf 	bl	8005490 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6859      	ldr	r1, [r3, #4]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <I2C_IsErrorOccurred+0x1bc>)
 800593e:	400b      	ands	r3, r1
 8005940:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	431a      	orrs	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2220      	movs	r2, #32
 8005952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005966:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800596a:	4618      	mov	r0, r3
 800596c:	3728      	adds	r7, #40	@ 0x28
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	fe00e800 	.word	0xfe00e800

08005978 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005978:	b480      	push	{r7}
 800597a:	b087      	sub	sp, #28
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	607b      	str	r3, [r7, #4]
 8005982:	460b      	mov	r3, r1
 8005984:	817b      	strh	r3, [r7, #10]
 8005986:	4613      	mov	r3, r2
 8005988:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800598a:	897b      	ldrh	r3, [r7, #10]
 800598c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005990:	7a7b      	ldrb	r3, [r7, #9]
 8005992:	041b      	lsls	r3, r3, #16
 8005994:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005998:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800599e:	6a3b      	ldr	r3, [r7, #32]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80059a6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	6a3b      	ldr	r3, [r7, #32]
 80059b0:	0d5b      	lsrs	r3, r3, #21
 80059b2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80059b6:	4b08      	ldr	r3, [pc, #32]	@ (80059d8 <I2C_TransferConfig+0x60>)
 80059b8:	430b      	orrs	r3, r1
 80059ba:	43db      	mvns	r3, r3
 80059bc:	ea02 0103 	and.w	r1, r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80059ca:	bf00      	nop
 80059cc:	371c      	adds	r7, #28
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	03ff63ff 	.word	0x03ff63ff

080059dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b20      	cmp	r3, #32
 80059f0:	d138      	bne.n	8005a64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d101      	bne.n	8005a00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e032      	b.n	8005a66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2224      	movs	r2, #36	@ 0x24
 8005a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f022 0201 	bic.w	r2, r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6819      	ldr	r1, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	683a      	ldr	r2, [r7, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0201 	orr.w	r2, r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2220      	movs	r2, #32
 8005a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a60:	2300      	movs	r3, #0
 8005a62:	e000      	b.n	8005a66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a64:	2302      	movs	r3, #2
  }
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b085      	sub	sp, #20
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b20      	cmp	r3, #32
 8005a86:	d139      	bne.n	8005afc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d101      	bne.n	8005a96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a92:	2302      	movs	r3, #2
 8005a94:	e033      	b.n	8005afe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2224      	movs	r2, #36	@ 0x24
 8005aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f022 0201 	bic.w	r2, r2, #1
 8005ab4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ac4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	021b      	lsls	r3, r3, #8
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f042 0201 	orr.w	r2, r2, #1
 8005ae6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	e000      	b.n	8005afe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005afc:	2302      	movs	r3, #2
  }
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005b10:	4b04      	ldr	r3, [pc, #16]	@ (8005b24 <HAL_PWREx_GetVoltageRange+0x18>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	40007000 	.word	0x40007000

08005b28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b36:	d130      	bne.n	8005b9a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b38:	4b23      	ldr	r3, [pc, #140]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b44:	d038      	beq.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b46:	4b20      	ldr	r3, [pc, #128]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b50:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b54:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b56:	4b1d      	ldr	r3, [pc, #116]	@ (8005bcc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2232      	movs	r2, #50	@ 0x32
 8005b5c:	fb02 f303 	mul.w	r3, r2, r3
 8005b60:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005b62:	fba2 2303 	umull	r2, r3, r2, r3
 8005b66:	0c9b      	lsrs	r3, r3, #18
 8005b68:	3301      	adds	r3, #1
 8005b6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b6c:	e002      	b.n	8005b74 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	3b01      	subs	r3, #1
 8005b72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b74:	4b14      	ldr	r3, [pc, #80]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b80:	d102      	bne.n	8005b88 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1f2      	bne.n	8005b6e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b88:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b94:	d110      	bne.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e00f      	b.n	8005bba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba6:	d007      	beq.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ba8:	4b07      	ldr	r3, [pc, #28]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bb0:	4a05      	ldr	r2, [pc, #20]	@ (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bb6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3714      	adds	r7, #20
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40007000 	.word	0x40007000
 8005bcc:	2000000c 	.word	0x2000000c
 8005bd0:	431bde83 	.word	0x431bde83

08005bd4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b088      	sub	sp, #32
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e3ca      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005be6:	4b97      	ldr	r3, [pc, #604]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 030c 	and.w	r3, r3, #12
 8005bee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005bf0:	4b94      	ldr	r3, [pc, #592]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	f003 0303 	and.w	r3, r3, #3
 8005bf8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0310 	and.w	r3, r3, #16
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 80e4 	beq.w	8005dd0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <HAL_RCC_OscConfig+0x4a>
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	2b0c      	cmp	r3, #12
 8005c12:	f040 808b 	bne.w	8005d2c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	f040 8087 	bne.w	8005d2c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c1e:	4b89      	ldr	r3, [pc, #548]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d005      	beq.n	8005c36 <HAL_RCC_OscConfig+0x62>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e3a2      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1a      	ldr	r2, [r3, #32]
 8005c3a:	4b82      	ldr	r3, [pc, #520]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0308 	and.w	r3, r3, #8
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d004      	beq.n	8005c50 <HAL_RCC_OscConfig+0x7c>
 8005c46:	4b7f      	ldr	r3, [pc, #508]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c4e:	e005      	b.n	8005c5c <HAL_RCC_OscConfig+0x88>
 8005c50:	4b7c      	ldr	r3, [pc, #496]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c56:	091b      	lsrs	r3, r3, #4
 8005c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d223      	bcs.n	8005ca8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f000 fd55 	bl	8006714 <RCC_SetFlashLatencyFromMSIRange>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d001      	beq.n	8005c74 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e383      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c74:	4b73      	ldr	r3, [pc, #460]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a72      	ldr	r2, [pc, #456]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c7a:	f043 0308 	orr.w	r3, r3, #8
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	4b70      	ldr	r3, [pc, #448]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	496d      	ldr	r1, [pc, #436]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c92:	4b6c      	ldr	r3, [pc, #432]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	021b      	lsls	r3, r3, #8
 8005ca0:	4968      	ldr	r1, [pc, #416]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	604b      	str	r3, [r1, #4]
 8005ca6:	e025      	b.n	8005cf4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ca8:	4b66      	ldr	r3, [pc, #408]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a65      	ldr	r2, [pc, #404]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005cae:	f043 0308 	orr.w	r3, r3, #8
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	4b63      	ldr	r3, [pc, #396]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	4960      	ldr	r1, [pc, #384]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005cc6:	4b5f      	ldr	r3, [pc, #380]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	69db      	ldr	r3, [r3, #28]
 8005cd2:	021b      	lsls	r3, r3, #8
 8005cd4:	495b      	ldr	r1, [pc, #364]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d109      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 fd15 	bl	8006714 <RCC_SetFlashLatencyFromMSIRange>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e343      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005cf4:	f000 fc4a 	bl	800658c <HAL_RCC_GetSysClockFreq>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	4b52      	ldr	r3, [pc, #328]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	091b      	lsrs	r3, r3, #4
 8005d00:	f003 030f 	and.w	r3, r3, #15
 8005d04:	4950      	ldr	r1, [pc, #320]	@ (8005e48 <HAL_RCC_OscConfig+0x274>)
 8005d06:	5ccb      	ldrb	r3, [r1, r3]
 8005d08:	f003 031f 	and.w	r3, r3, #31
 8005d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d10:	4a4e      	ldr	r2, [pc, #312]	@ (8005e4c <HAL_RCC_OscConfig+0x278>)
 8005d12:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005d14:	4b4e      	ldr	r3, [pc, #312]	@ (8005e50 <HAL_RCC_OscConfig+0x27c>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fd f91d 	bl	8002f58 <HAL_InitTick>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005d22:	7bfb      	ldrb	r3, [r7, #15]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d052      	beq.n	8005dce <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005d28:	7bfb      	ldrb	r3, [r7, #15]
 8005d2a:	e327      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d032      	beq.n	8005d9a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d34:	4b43      	ldr	r3, [pc, #268]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a42      	ldr	r2, [pc, #264]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d3a:	f043 0301 	orr.w	r3, r3, #1
 8005d3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d40:	f7fd f95a 	bl	8002ff8 <HAL_GetTick>
 8005d44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d46:	e008      	b.n	8005d5a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d48:	f7fd f956 	bl	8002ff8 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e310      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d5a:	4b3a      	ldr	r3, [pc, #232]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0f0      	beq.n	8005d48 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d66:	4b37      	ldr	r3, [pc, #220]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a36      	ldr	r2, [pc, #216]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d6c:	f043 0308 	orr.w	r3, r3, #8
 8005d70:	6013      	str	r3, [r2, #0]
 8005d72:	4b34      	ldr	r3, [pc, #208]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	4931      	ldr	r1, [pc, #196]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d80:	4313      	orrs	r3, r2
 8005d82:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d84:	4b2f      	ldr	r3, [pc, #188]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	021b      	lsls	r3, r3, #8
 8005d92:	492c      	ldr	r1, [pc, #176]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d94:	4313      	orrs	r3, r2
 8005d96:	604b      	str	r3, [r1, #4]
 8005d98:	e01a      	b.n	8005dd0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a29      	ldr	r2, [pc, #164]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005da0:	f023 0301 	bic.w	r3, r3, #1
 8005da4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005da6:	f7fd f927 	bl	8002ff8 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005dac:	e008      	b.n	8005dc0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005dae:	f7fd f923 	bl	8002ff8 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d901      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e2dd      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005dc0:	4b20      	ldr	r3, [pc, #128]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1f0      	bne.n	8005dae <HAL_RCC_OscConfig+0x1da>
 8005dcc:	e000      	b.n	8005dd0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005dce:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0301 	and.w	r3, r3, #1
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d074      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	2b08      	cmp	r3, #8
 8005de0:	d005      	beq.n	8005dee <HAL_RCC_OscConfig+0x21a>
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	2b0c      	cmp	r3, #12
 8005de6:	d10e      	bne.n	8005e06 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d10b      	bne.n	8005e06 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dee:	4b15      	ldr	r3, [pc, #84]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d064      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x2f0>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d160      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e2ba      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e0e:	d106      	bne.n	8005e1e <HAL_RCC_OscConfig+0x24a>
 8005e10:	4b0c      	ldr	r3, [pc, #48]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a0b      	ldr	r2, [pc, #44]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005e16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e1a:	6013      	str	r3, [r2, #0]
 8005e1c:	e026      	b.n	8005e6c <HAL_RCC_OscConfig+0x298>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e26:	d115      	bne.n	8005e54 <HAL_RCC_OscConfig+0x280>
 8005e28:	4b06      	ldr	r3, [pc, #24]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a05      	ldr	r2, [pc, #20]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005e2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	4b03      	ldr	r3, [pc, #12]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a02      	ldr	r2, [pc, #8]	@ (8005e44 <HAL_RCC_OscConfig+0x270>)
 8005e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e3e:	6013      	str	r3, [r2, #0]
 8005e40:	e014      	b.n	8005e6c <HAL_RCC_OscConfig+0x298>
 8005e42:	bf00      	nop
 8005e44:	40021000 	.word	0x40021000
 8005e48:	0800dc70 	.word	0x0800dc70
 8005e4c:	2000000c 	.word	0x2000000c
 8005e50:	20000010 	.word	0x20000010
 8005e54:	4ba0      	ldr	r3, [pc, #640]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a9f      	ldr	r2, [pc, #636]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e5e:	6013      	str	r3, [r2, #0]
 8005e60:	4b9d      	ldr	r3, [pc, #628]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a9c      	ldr	r2, [pc, #624]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005e66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d013      	beq.n	8005e9c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e74:	f7fd f8c0 	bl	8002ff8 <HAL_GetTick>
 8005e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e7a:	e008      	b.n	8005e8e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e7c:	f7fd f8bc 	bl	8002ff8 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	2b64      	cmp	r3, #100	@ 0x64
 8005e88:	d901      	bls.n	8005e8e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e276      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e8e:	4b92      	ldr	r3, [pc, #584]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d0f0      	beq.n	8005e7c <HAL_RCC_OscConfig+0x2a8>
 8005e9a:	e014      	b.n	8005ec6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e9c:	f7fd f8ac 	bl	8002ff8 <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ea4:	f7fd f8a8 	bl	8002ff8 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b64      	cmp	r3, #100	@ 0x64
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e262      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005eb6:	4b88      	ldr	r3, [pc, #544]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1f0      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x2d0>
 8005ec2:	e000      	b.n	8005ec6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0302 	and.w	r3, r3, #2
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d060      	beq.n	8005f94 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b04      	cmp	r3, #4
 8005ed6:	d005      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x310>
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	2b0c      	cmp	r3, #12
 8005edc:	d119      	bne.n	8005f12 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d116      	bne.n	8005f12 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ee4:	4b7c      	ldr	r3, [pc, #496]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <HAL_RCC_OscConfig+0x328>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e23f      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005efc:	4b76      	ldr	r3, [pc, #472]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	061b      	lsls	r3, r3, #24
 8005f0a:	4973      	ldr	r1, [pc, #460]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f10:	e040      	b.n	8005f94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d023      	beq.n	8005f62 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f1a:	4b6f      	ldr	r3, [pc, #444]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a6e      	ldr	r2, [pc, #440]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f26:	f7fd f867 	bl	8002ff8 <HAL_GetTick>
 8005f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f2c:	e008      	b.n	8005f40 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f2e:	f7fd f863 	bl	8002ff8 <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e21d      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f40:	4b65      	ldr	r3, [pc, #404]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d0f0      	beq.n	8005f2e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f4c:	4b62      	ldr	r3, [pc, #392]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	061b      	lsls	r3, r3, #24
 8005f5a:	495f      	ldr	r1, [pc, #380]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	604b      	str	r3, [r1, #4]
 8005f60:	e018      	b.n	8005f94 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f62:	4b5d      	ldr	r3, [pc, #372]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a5c      	ldr	r2, [pc, #368]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f6e:	f7fd f843 	bl	8002ff8 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f76:	f7fd f83f 	bl	8002ff8 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e1f9      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f88:	4b53      	ldr	r3, [pc, #332]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1f0      	bne.n	8005f76 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d03c      	beq.n	800601a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01c      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fa8:	4b4b      	ldr	r3, [pc, #300]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fae:	4a4a      	ldr	r2, [pc, #296]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005fb0:	f043 0301 	orr.w	r3, r3, #1
 8005fb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb8:	f7fd f81e 	bl	8002ff8 <HAL_GetTick>
 8005fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005fbe:	e008      	b.n	8005fd2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fc0:	f7fd f81a 	bl	8002ff8 <HAL_GetTick>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	2b02      	cmp	r3, #2
 8005fcc:	d901      	bls.n	8005fd2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e1d4      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005fd2:	4b41      	ldr	r3, [pc, #260]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fd8:	f003 0302 	and.w	r3, r3, #2
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d0ef      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x3ec>
 8005fe0:	e01b      	b.n	800601a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fe8:	4a3b      	ldr	r2, [pc, #236]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8005fea:	f023 0301 	bic.w	r3, r3, #1
 8005fee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ff2:	f7fd f801 	bl	8002ff8 <HAL_GetTick>
 8005ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ff8:	e008      	b.n	800600c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ffa:	f7fc fffd 	bl	8002ff8 <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d901      	bls.n	800600c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	e1b7      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800600c:	4b32      	ldr	r3, [pc, #200]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 800600e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006012:	f003 0302 	and.w	r3, r3, #2
 8006016:	2b00      	cmp	r3, #0
 8006018:	d1ef      	bne.n	8005ffa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0304 	and.w	r3, r3, #4
 8006022:	2b00      	cmp	r3, #0
 8006024:	f000 80a6 	beq.w	8006174 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006028:	2300      	movs	r3, #0
 800602a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800602c:	4b2a      	ldr	r3, [pc, #168]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 800602e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10d      	bne.n	8006054 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006038:	4b27      	ldr	r3, [pc, #156]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 800603a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800603c:	4a26      	ldr	r2, [pc, #152]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 800603e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006042:	6593      	str	r3, [r2, #88]	@ 0x58
 8006044:	4b24      	ldr	r3, [pc, #144]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 8006046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604c:	60bb      	str	r3, [r7, #8]
 800604e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006050:	2301      	movs	r3, #1
 8006052:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006054:	4b21      	ldr	r3, [pc, #132]	@ (80060dc <HAL_RCC_OscConfig+0x508>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605c:	2b00      	cmp	r3, #0
 800605e:	d118      	bne.n	8006092 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006060:	4b1e      	ldr	r3, [pc, #120]	@ (80060dc <HAL_RCC_OscConfig+0x508>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a1d      	ldr	r2, [pc, #116]	@ (80060dc <HAL_RCC_OscConfig+0x508>)
 8006066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800606a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800606c:	f7fc ffc4 	bl	8002ff8 <HAL_GetTick>
 8006070:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006072:	e008      	b.n	8006086 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006074:	f7fc ffc0 	bl	8002ff8 <HAL_GetTick>
 8006078:	4602      	mov	r2, r0
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	2b02      	cmp	r3, #2
 8006080:	d901      	bls.n	8006086 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e17a      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006086:	4b15      	ldr	r3, [pc, #84]	@ (80060dc <HAL_RCC_OscConfig+0x508>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800608e:	2b00      	cmp	r3, #0
 8006090:	d0f0      	beq.n	8006074 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d108      	bne.n	80060ac <HAL_RCC_OscConfig+0x4d8>
 800609a:	4b0f      	ldr	r3, [pc, #60]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 800609c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060a0:	4a0d      	ldr	r2, [pc, #52]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 80060a2:	f043 0301 	orr.w	r3, r3, #1
 80060a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060aa:	e029      	b.n	8006100 <HAL_RCC_OscConfig+0x52c>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	2b05      	cmp	r3, #5
 80060b2:	d115      	bne.n	80060e0 <HAL_RCC_OscConfig+0x50c>
 80060b4:	4b08      	ldr	r3, [pc, #32]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 80060b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ba:	4a07      	ldr	r2, [pc, #28]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 80060bc:	f043 0304 	orr.w	r3, r3, #4
 80060c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060c4:	4b04      	ldr	r3, [pc, #16]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 80060c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ca:	4a03      	ldr	r2, [pc, #12]	@ (80060d8 <HAL_RCC_OscConfig+0x504>)
 80060cc:	f043 0301 	orr.w	r3, r3, #1
 80060d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060d4:	e014      	b.n	8006100 <HAL_RCC_OscConfig+0x52c>
 80060d6:	bf00      	nop
 80060d8:	40021000 	.word	0x40021000
 80060dc:	40007000 	.word	0x40007000
 80060e0:	4b9c      	ldr	r3, [pc, #624]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80060e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e6:	4a9b      	ldr	r2, [pc, #620]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80060e8:	f023 0301 	bic.w	r3, r3, #1
 80060ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060f0:	4b98      	ldr	r3, [pc, #608]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80060f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f6:	4a97      	ldr	r2, [pc, #604]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80060f8:	f023 0304 	bic.w	r3, r3, #4
 80060fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d016      	beq.n	8006136 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006108:	f7fc ff76 	bl	8002ff8 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800610e:	e00a      	b.n	8006126 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006110:	f7fc ff72 	bl	8002ff8 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800611e:	4293      	cmp	r3, r2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e12a      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006126:	4b8b      	ldr	r3, [pc, #556]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800612c:	f003 0302 	and.w	r3, r3, #2
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0ed      	beq.n	8006110 <HAL_RCC_OscConfig+0x53c>
 8006134:	e015      	b.n	8006162 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006136:	f7fc ff5f 	bl	8002ff8 <HAL_GetTick>
 800613a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800613c:	e00a      	b.n	8006154 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800613e:	f7fc ff5b 	bl	8002ff8 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800614c:	4293      	cmp	r3, r2
 800614e:	d901      	bls.n	8006154 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e113      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006154:	4b7f      	ldr	r3, [pc, #508]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1ed      	bne.n	800613e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006162:	7ffb      	ldrb	r3, [r7, #31]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d105      	bne.n	8006174 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006168:	4b7a      	ldr	r3, [pc, #488]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 800616a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616c:	4a79      	ldr	r2, [pc, #484]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 800616e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006172:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 80fe 	beq.w	800637a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006182:	2b02      	cmp	r3, #2
 8006184:	f040 80d0 	bne.w	8006328 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006188:	4b72      	ldr	r3, [pc, #456]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f003 0203 	and.w	r2, r3, #3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	429a      	cmp	r2, r3
 800619a:	d130      	bne.n	80061fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a6:	3b01      	subs	r3, #1
 80061a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d127      	bne.n	80061fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d11f      	bne.n	80061fe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80061c8:	2a07      	cmp	r2, #7
 80061ca:	bf14      	ite	ne
 80061cc:	2201      	movne	r2, #1
 80061ce:	2200      	moveq	r2, #0
 80061d0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d113      	bne.n	80061fe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e0:	085b      	lsrs	r3, r3, #1
 80061e2:	3b01      	subs	r3, #1
 80061e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d109      	bne.n	80061fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f4:	085b      	lsrs	r3, r3, #1
 80061f6:	3b01      	subs	r3, #1
 80061f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d06e      	beq.n	80062dc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	2b0c      	cmp	r3, #12
 8006202:	d069      	beq.n	80062d8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006204:	4b53      	ldr	r3, [pc, #332]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d105      	bne.n	800621c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006210:	4b50      	ldr	r3, [pc, #320]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e0ad      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006220:	4b4c      	ldr	r3, [pc, #304]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a4b      	ldr	r2, [pc, #300]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800622a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800622c:	f7fc fee4 	bl	8002ff8 <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006234:	f7fc fee0 	bl	8002ff8 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e09a      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006246:	4b43      	ldr	r3, [pc, #268]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f0      	bne.n	8006234 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006252:	4b40      	ldr	r3, [pc, #256]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	4b40      	ldr	r3, [pc, #256]	@ (8006358 <HAL_RCC_OscConfig+0x784>)
 8006258:	4013      	ands	r3, r2
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006262:	3a01      	subs	r2, #1
 8006264:	0112      	lsls	r2, r2, #4
 8006266:	4311      	orrs	r1, r2
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800626c:	0212      	lsls	r2, r2, #8
 800626e:	4311      	orrs	r1, r2
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006274:	0852      	lsrs	r2, r2, #1
 8006276:	3a01      	subs	r2, #1
 8006278:	0552      	lsls	r2, r2, #21
 800627a:	4311      	orrs	r1, r2
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006280:	0852      	lsrs	r2, r2, #1
 8006282:	3a01      	subs	r2, #1
 8006284:	0652      	lsls	r2, r2, #25
 8006286:	4311      	orrs	r1, r2
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800628c:	0912      	lsrs	r2, r2, #4
 800628e:	0452      	lsls	r2, r2, #17
 8006290:	430a      	orrs	r2, r1
 8006292:	4930      	ldr	r1, [pc, #192]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006294:	4313      	orrs	r3, r2
 8006296:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006298:	4b2e      	ldr	r3, [pc, #184]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a2d      	ldr	r2, [pc, #180]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 800629e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062a2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062a4:	4b2b      	ldr	r3, [pc, #172]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	4a2a      	ldr	r2, [pc, #168]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062b0:	f7fc fea2 	bl	8002ff8 <HAL_GetTick>
 80062b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062b6:	e008      	b.n	80062ca <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062b8:	f7fc fe9e 	bl	8002ff8 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d901      	bls.n	80062ca <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e058      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062ca:	4b22      	ldr	r3, [pc, #136]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0f0      	beq.n	80062b8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80062d6:	e050      	b.n	800637a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e04f      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d148      	bne.n	800637a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80062e8:	4b1a      	ldr	r3, [pc, #104]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a19      	ldr	r2, [pc, #100]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062f4:	4b17      	ldr	r3, [pc, #92]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	4a16      	ldr	r2, [pc, #88]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 80062fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006300:	f7fc fe7a 	bl	8002ff8 <HAL_GetTick>
 8006304:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006306:	e008      	b.n	800631a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006308:	f7fc fe76 	bl	8002ff8 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b02      	cmp	r3, #2
 8006314:	d901      	bls.n	800631a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e030      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800631a:	4b0e      	ldr	r3, [pc, #56]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d0f0      	beq.n	8006308 <HAL_RCC_OscConfig+0x734>
 8006326:	e028      	b.n	800637a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	2b0c      	cmp	r3, #12
 800632c:	d023      	beq.n	8006376 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800632e:	4b09      	ldr	r3, [pc, #36]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a08      	ldr	r2, [pc, #32]	@ (8006354 <HAL_RCC_OscConfig+0x780>)
 8006334:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800633a:	f7fc fe5d 	bl	8002ff8 <HAL_GetTick>
 800633e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006340:	e00c      	b.n	800635c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006342:	f7fc fe59 	bl	8002ff8 <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	2b02      	cmp	r3, #2
 800634e:	d905      	bls.n	800635c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006350:	2303      	movs	r3, #3
 8006352:	e013      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
 8006354:	40021000 	.word	0x40021000
 8006358:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800635c:	4b09      	ldr	r3, [pc, #36]	@ (8006384 <HAL_RCC_OscConfig+0x7b0>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1ec      	bne.n	8006342 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006368:	4b06      	ldr	r3, [pc, #24]	@ (8006384 <HAL_RCC_OscConfig+0x7b0>)
 800636a:	68da      	ldr	r2, [r3, #12]
 800636c:	4905      	ldr	r1, [pc, #20]	@ (8006384 <HAL_RCC_OscConfig+0x7b0>)
 800636e:	4b06      	ldr	r3, [pc, #24]	@ (8006388 <HAL_RCC_OscConfig+0x7b4>)
 8006370:	4013      	ands	r3, r2
 8006372:	60cb      	str	r3, [r1, #12]
 8006374:	e001      	b.n	800637a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e000      	b.n	800637c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800637a:	2300      	movs	r3, #0
}
 800637c:	4618      	mov	r0, r3
 800637e:	3720      	adds	r7, #32
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	40021000 	.word	0x40021000
 8006388:	feeefffc 	.word	0xfeeefffc

0800638c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e0e7      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063a0:	4b75      	ldr	r3, [pc, #468]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0307 	and.w	r3, r3, #7
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d910      	bls.n	80063d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ae:	4b72      	ldr	r3, [pc, #456]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f023 0207 	bic.w	r2, r3, #7
 80063b6:	4970      	ldr	r1, [pc, #448]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063be:	4b6e      	ldr	r3, [pc, #440]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0307 	and.w	r3, r3, #7
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d001      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e0cf      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d010      	beq.n	80063fe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	4b66      	ldr	r3, [pc, #408]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d908      	bls.n	80063fe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ec:	4b63      	ldr	r3, [pc, #396]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	4960      	ldr	r1, [pc, #384]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d04c      	beq.n	80064a4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b03      	cmp	r3, #3
 8006410:	d107      	bne.n	8006422 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006412:	4b5a      	ldr	r3, [pc, #360]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d121      	bne.n	8006462 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e0a6      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b02      	cmp	r3, #2
 8006428:	d107      	bne.n	800643a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800642a:	4b54      	ldr	r3, [pc, #336]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d115      	bne.n	8006462 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e09a      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d107      	bne.n	8006452 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006442:	4b4e      	ldr	r3, [pc, #312]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d109      	bne.n	8006462 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e08e      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006452:	4b4a      	ldr	r3, [pc, #296]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e086      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006462:	4b46      	ldr	r3, [pc, #280]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f023 0203 	bic.w	r2, r3, #3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	4943      	ldr	r1, [pc, #268]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006470:	4313      	orrs	r3, r2
 8006472:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006474:	f7fc fdc0 	bl	8002ff8 <HAL_GetTick>
 8006478:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800647a:	e00a      	b.n	8006492 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800647c:	f7fc fdbc 	bl	8002ff8 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800648a:	4293      	cmp	r3, r2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e06e      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006492:	4b3a      	ldr	r3, [pc, #232]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 020c 	and.w	r2, r3, #12
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d1eb      	bne.n	800647c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d010      	beq.n	80064d2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	4b31      	ldr	r3, [pc, #196]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064bc:	429a      	cmp	r2, r3
 80064be:	d208      	bcs.n	80064d2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064c0:	4b2e      	ldr	r3, [pc, #184]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	492b      	ldr	r1, [pc, #172]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 80064ce:	4313      	orrs	r3, r2
 80064d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80064d2:	4b29      	ldr	r3, [pc, #164]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d210      	bcs.n	8006502 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064e0:	4b25      	ldr	r3, [pc, #148]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f023 0207 	bic.w	r2, r3, #7
 80064e8:	4923      	ldr	r1, [pc, #140]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064f0:	4b21      	ldr	r3, [pc, #132]	@ (8006578 <HAL_RCC_ClockConfig+0x1ec>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0307 	and.w	r3, r3, #7
 80064f8:	683a      	ldr	r2, [r7, #0]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d001      	beq.n	8006502 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e036      	b.n	8006570 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0304 	and.w	r3, r3, #4
 800650a:	2b00      	cmp	r3, #0
 800650c:	d008      	beq.n	8006520 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800650e:	4b1b      	ldr	r3, [pc, #108]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	4918      	ldr	r1, [pc, #96]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 800651c:	4313      	orrs	r3, r2
 800651e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0308 	and.w	r3, r3, #8
 8006528:	2b00      	cmp	r3, #0
 800652a:	d009      	beq.n	8006540 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800652c:	4b13      	ldr	r3, [pc, #76]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	00db      	lsls	r3, r3, #3
 800653a:	4910      	ldr	r1, [pc, #64]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 800653c:	4313      	orrs	r3, r2
 800653e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006540:	f000 f824 	bl	800658c <HAL_RCC_GetSysClockFreq>
 8006544:	4602      	mov	r2, r0
 8006546:	4b0d      	ldr	r3, [pc, #52]	@ (800657c <HAL_RCC_ClockConfig+0x1f0>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	091b      	lsrs	r3, r3, #4
 800654c:	f003 030f 	and.w	r3, r3, #15
 8006550:	490b      	ldr	r1, [pc, #44]	@ (8006580 <HAL_RCC_ClockConfig+0x1f4>)
 8006552:	5ccb      	ldrb	r3, [r1, r3]
 8006554:	f003 031f 	and.w	r3, r3, #31
 8006558:	fa22 f303 	lsr.w	r3, r2, r3
 800655c:	4a09      	ldr	r2, [pc, #36]	@ (8006584 <HAL_RCC_ClockConfig+0x1f8>)
 800655e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006560:	4b09      	ldr	r3, [pc, #36]	@ (8006588 <HAL_RCC_ClockConfig+0x1fc>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4618      	mov	r0, r3
 8006566:	f7fc fcf7 	bl	8002f58 <HAL_InitTick>
 800656a:	4603      	mov	r3, r0
 800656c:	72fb      	strb	r3, [r7, #11]

  return status;
 800656e:	7afb      	ldrb	r3, [r7, #11]
}
 8006570:	4618      	mov	r0, r3
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	40022000 	.word	0x40022000
 800657c:	40021000 	.word	0x40021000
 8006580:	0800dc70 	.word	0x0800dc70
 8006584:	2000000c 	.word	0x2000000c
 8006588:	20000010 	.word	0x20000010

0800658c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800658c:	b480      	push	{r7}
 800658e:	b089      	sub	sp, #36	@ 0x24
 8006590:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006592:	2300      	movs	r3, #0
 8006594:	61fb      	str	r3, [r7, #28]
 8006596:	2300      	movs	r3, #0
 8006598:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800659a:	4b3e      	ldr	r3, [pc, #248]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 030c 	and.w	r3, r3, #12
 80065a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065a4:	4b3b      	ldr	r3, [pc, #236]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	f003 0303 	and.w	r3, r3, #3
 80065ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d005      	beq.n	80065c0 <HAL_RCC_GetSysClockFreq+0x34>
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	2b0c      	cmp	r3, #12
 80065b8:	d121      	bne.n	80065fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d11e      	bne.n	80065fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80065c0:	4b34      	ldr	r3, [pc, #208]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0308 	and.w	r3, r3, #8
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d107      	bne.n	80065dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80065cc:	4b31      	ldr	r3, [pc, #196]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 80065ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065d2:	0a1b      	lsrs	r3, r3, #8
 80065d4:	f003 030f 	and.w	r3, r3, #15
 80065d8:	61fb      	str	r3, [r7, #28]
 80065da:	e005      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80065dc:	4b2d      	ldr	r3, [pc, #180]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	091b      	lsrs	r3, r3, #4
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80065e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006698 <HAL_RCC_GetSysClockFreq+0x10c>)
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10d      	bne.n	8006614 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80065fc:	e00a      	b.n	8006614 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	2b04      	cmp	r3, #4
 8006602:	d102      	bne.n	800660a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006604:	4b25      	ldr	r3, [pc, #148]	@ (800669c <HAL_RCC_GetSysClockFreq+0x110>)
 8006606:	61bb      	str	r3, [r7, #24]
 8006608:	e004      	b.n	8006614 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	2b08      	cmp	r3, #8
 800660e:	d101      	bne.n	8006614 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006610:	4b23      	ldr	r3, [pc, #140]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006612:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	2b0c      	cmp	r3, #12
 8006618:	d134      	bne.n	8006684 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800661a:	4b1e      	ldr	r3, [pc, #120]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	f003 0303 	and.w	r3, r3, #3
 8006622:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2b02      	cmp	r3, #2
 8006628:	d003      	beq.n	8006632 <HAL_RCC_GetSysClockFreq+0xa6>
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b03      	cmp	r3, #3
 800662e:	d003      	beq.n	8006638 <HAL_RCC_GetSysClockFreq+0xac>
 8006630:	e005      	b.n	800663e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006632:	4b1a      	ldr	r3, [pc, #104]	@ (800669c <HAL_RCC_GetSysClockFreq+0x110>)
 8006634:	617b      	str	r3, [r7, #20]
      break;
 8006636:	e005      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006638:	4b19      	ldr	r3, [pc, #100]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800663a:	617b      	str	r3, [r7, #20]
      break;
 800663c:	e002      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	617b      	str	r3, [r7, #20]
      break;
 8006642:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006644:	4b13      	ldr	r3, [pc, #76]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	091b      	lsrs	r3, r3, #4
 800664a:	f003 0307 	and.w	r3, r3, #7
 800664e:	3301      	adds	r3, #1
 8006650:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006652:	4b10      	ldr	r3, [pc, #64]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	0a1b      	lsrs	r3, r3, #8
 8006658:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	fb03 f202 	mul.w	r2, r3, r2
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	fbb2 f3f3 	udiv	r3, r2, r3
 8006668:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800666a:	4b0a      	ldr	r3, [pc, #40]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x108>)
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	0e5b      	lsrs	r3, r3, #25
 8006670:	f003 0303 	and.w	r3, r3, #3
 8006674:	3301      	adds	r3, #1
 8006676:	005b      	lsls	r3, r3, #1
 8006678:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006682:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006684:	69bb      	ldr	r3, [r7, #24]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3724      	adds	r7, #36	@ 0x24
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	40021000 	.word	0x40021000
 8006698:	0800dc88 	.word	0x0800dc88
 800669c:	00f42400 	.word	0x00f42400
 80066a0:	007a1200 	.word	0x007a1200

080066a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066a8:	4b03      	ldr	r3, [pc, #12]	@ (80066b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80066aa:	681b      	ldr	r3, [r3, #0]
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	2000000c 	.word	0x2000000c

080066bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80066c0:	f7ff fff0 	bl	80066a4 <HAL_RCC_GetHCLKFreq>
 80066c4:	4602      	mov	r2, r0
 80066c6:	4b06      	ldr	r3, [pc, #24]	@ (80066e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	0a1b      	lsrs	r3, r3, #8
 80066cc:	f003 0307 	and.w	r3, r3, #7
 80066d0:	4904      	ldr	r1, [pc, #16]	@ (80066e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80066d2:	5ccb      	ldrb	r3, [r1, r3]
 80066d4:	f003 031f 	and.w	r3, r3, #31
 80066d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066dc:	4618      	mov	r0, r3
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40021000 	.word	0x40021000
 80066e4:	0800dc80 	.word	0x0800dc80

080066e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80066ec:	f7ff ffda 	bl	80066a4 <HAL_RCC_GetHCLKFreq>
 80066f0:	4602      	mov	r2, r0
 80066f2:	4b06      	ldr	r3, [pc, #24]	@ (800670c <HAL_RCC_GetPCLK2Freq+0x24>)
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	0adb      	lsrs	r3, r3, #11
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	4904      	ldr	r1, [pc, #16]	@ (8006710 <HAL_RCC_GetPCLK2Freq+0x28>)
 80066fe:	5ccb      	ldrb	r3, [r1, r3]
 8006700:	f003 031f 	and.w	r3, r3, #31
 8006704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006708:	4618      	mov	r0, r3
 800670a:	bd80      	pop	{r7, pc}
 800670c:	40021000 	.word	0x40021000
 8006710:	0800dc80 	.word	0x0800dc80

08006714 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b086      	sub	sp, #24
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800671c:	2300      	movs	r3, #0
 800671e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006720:	4b2a      	ldr	r3, [pc, #168]	@ (80067cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d003      	beq.n	8006734 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800672c:	f7ff f9ee 	bl	8005b0c <HAL_PWREx_GetVoltageRange>
 8006730:	6178      	str	r0, [r7, #20]
 8006732:	e014      	b.n	800675e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006734:	4b25      	ldr	r3, [pc, #148]	@ (80067cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006738:	4a24      	ldr	r2, [pc, #144]	@ (80067cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800673a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800673e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006740:	4b22      	ldr	r3, [pc, #136]	@ (80067cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006748:	60fb      	str	r3, [r7, #12]
 800674a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800674c:	f7ff f9de 	bl	8005b0c <HAL_PWREx_GetVoltageRange>
 8006750:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006752:	4b1e      	ldr	r3, [pc, #120]	@ (80067cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006756:	4a1d      	ldr	r2, [pc, #116]	@ (80067cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006758:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800675c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006764:	d10b      	bne.n	800677e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2b80      	cmp	r3, #128	@ 0x80
 800676a:	d919      	bls.n	80067a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006770:	d902      	bls.n	8006778 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006772:	2302      	movs	r3, #2
 8006774:	613b      	str	r3, [r7, #16]
 8006776:	e013      	b.n	80067a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006778:	2301      	movs	r3, #1
 800677a:	613b      	str	r3, [r7, #16]
 800677c:	e010      	b.n	80067a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2b80      	cmp	r3, #128	@ 0x80
 8006782:	d902      	bls.n	800678a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006784:	2303      	movs	r3, #3
 8006786:	613b      	str	r3, [r7, #16]
 8006788:	e00a      	b.n	80067a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b80      	cmp	r3, #128	@ 0x80
 800678e:	d102      	bne.n	8006796 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006790:	2302      	movs	r3, #2
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	e004      	b.n	80067a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2b70      	cmp	r3, #112	@ 0x70
 800679a:	d101      	bne.n	80067a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800679c:	2301      	movs	r3, #1
 800679e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80067a0:	4b0b      	ldr	r3, [pc, #44]	@ (80067d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f023 0207 	bic.w	r2, r3, #7
 80067a8:	4909      	ldr	r1, [pc, #36]	@ (80067d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80067b0:	4b07      	ldr	r3, [pc, #28]	@ (80067d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0307 	and.w	r3, r3, #7
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d001      	beq.n	80067c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e000      	b.n	80067c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3718      	adds	r7, #24
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	40021000 	.word	0x40021000
 80067d0:	40022000 	.word	0x40022000

080067d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80067dc:	2300      	movs	r3, #0
 80067de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80067e0:	2300      	movs	r3, #0
 80067e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d041      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067f4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80067f8:	d02a      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80067fa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80067fe:	d824      	bhi.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006800:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006804:	d008      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006806:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800680a:	d81e      	bhi.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00a      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006810:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006814:	d010      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006816:	e018      	b.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006818:	4b86      	ldr	r3, [pc, #536]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	4a85      	ldr	r2, [pc, #532]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800681e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006822:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006824:	e015      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3304      	adds	r3, #4
 800682a:	2100      	movs	r1, #0
 800682c:	4618      	mov	r0, r3
 800682e:	f000 fabb 	bl	8006da8 <RCCEx_PLLSAI1_Config>
 8006832:	4603      	mov	r3, r0
 8006834:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006836:	e00c      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3320      	adds	r3, #32
 800683c:	2100      	movs	r1, #0
 800683e:	4618      	mov	r0, r3
 8006840:	f000 fba6 	bl	8006f90 <RCCEx_PLLSAI2_Config>
 8006844:	4603      	mov	r3, r0
 8006846:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006848:	e003      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	74fb      	strb	r3, [r7, #19]
      break;
 800684e:	e000      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006852:	7cfb      	ldrb	r3, [r7, #19]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10b      	bne.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006858:	4b76      	ldr	r3, [pc, #472]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800685a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006866:	4973      	ldr	r1, [pc, #460]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006868:	4313      	orrs	r3, r2
 800686a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800686e:	e001      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006870:	7cfb      	ldrb	r3, [r7, #19]
 8006872:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d041      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006884:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006888:	d02a      	beq.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800688a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800688e:	d824      	bhi.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006890:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006894:	d008      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006896:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800689a:	d81e      	bhi.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x106>
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00a      	beq.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80068a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068a4:	d010      	beq.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80068a6:	e018      	b.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80068a8:	4b62      	ldr	r3, [pc, #392]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	4a61      	ldr	r2, [pc, #388]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80068b4:	e015      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	3304      	adds	r3, #4
 80068ba:	2100      	movs	r1, #0
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 fa73 	bl	8006da8 <RCCEx_PLLSAI1_Config>
 80068c2:	4603      	mov	r3, r0
 80068c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80068c6:	e00c      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	3320      	adds	r3, #32
 80068cc:	2100      	movs	r1, #0
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fb5e 	bl	8006f90 <RCCEx_PLLSAI2_Config>
 80068d4:	4603      	mov	r3, r0
 80068d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80068d8:	e003      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	74fb      	strb	r3, [r7, #19]
      break;
 80068de:	e000      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80068e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068e2:	7cfb      	ldrb	r3, [r7, #19]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10b      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80068e8:	4b52      	ldr	r3, [pc, #328]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068f6:	494f      	ldr	r1, [pc, #316]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068f8:	4313      	orrs	r3, r2
 80068fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80068fe:	e001      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006900:	7cfb      	ldrb	r3, [r7, #19]
 8006902:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 80a0 	beq.w	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006912:	2300      	movs	r3, #0
 8006914:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006916:	4b47      	ldr	r3, [pc, #284]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800691a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006926:	2300      	movs	r3, #0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00d      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800692c:	4b41      	ldr	r3, [pc, #260]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800692e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006930:	4a40      	ldr	r2, [pc, #256]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006936:	6593      	str	r3, [r2, #88]	@ 0x58
 8006938:	4b3e      	ldr	r3, [pc, #248]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800693a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006940:	60bb      	str	r3, [r7, #8]
 8006942:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006944:	2301      	movs	r3, #1
 8006946:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006948:	4b3b      	ldr	r3, [pc, #236]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a3a      	ldr	r2, [pc, #232]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800694e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006952:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006954:	f7fc fb50 	bl	8002ff8 <HAL_GetTick>
 8006958:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800695a:	e009      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800695c:	f7fc fb4c 	bl	8002ff8 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d902      	bls.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	74fb      	strb	r3, [r7, #19]
        break;
 800696e:	e005      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006970:	4b31      	ldr	r3, [pc, #196]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006978:	2b00      	cmp	r3, #0
 800697a:	d0ef      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800697c:	7cfb      	ldrb	r3, [r7, #19]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d15c      	bne.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006982:	4b2c      	ldr	r3, [pc, #176]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006988:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800698c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d01f      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	429a      	cmp	r2, r3
 800699e:	d019      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80069a0:	4b24      	ldr	r3, [pc, #144]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80069ac:	4b21      	ldr	r3, [pc, #132]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069b2:	4a20      	ldr	r2, [pc, #128]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80069bc:	4b1d      	ldr	r3, [pc, #116]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80069cc:	4a19      	ldr	r2, [pc, #100]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d016      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069de:	f7fc fb0b 	bl	8002ff8 <HAL_GetTick>
 80069e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069e4:	e00b      	b.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069e6:	f7fc fb07 	bl	8002ff8 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d902      	bls.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	74fb      	strb	r3, [r7, #19]
            break;
 80069fc:	e006      	b.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d0ec      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006a0c:	7cfb      	ldrb	r3, [r7, #19]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d10c      	bne.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a12:	4b08      	ldr	r3, [pc, #32]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a22:	4904      	ldr	r1, [pc, #16]	@ (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006a2a:	e009      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a2c:	7cfb      	ldrb	r3, [r7, #19]
 8006a2e:	74bb      	strb	r3, [r7, #18]
 8006a30:	e006      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006a32:	bf00      	nop
 8006a34:	40021000 	.word	0x40021000
 8006a38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a3c:	7cfb      	ldrb	r3, [r7, #19]
 8006a3e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a40:	7c7b      	ldrb	r3, [r7, #17]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d105      	bne.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a46:	4b9e      	ldr	r3, [pc, #632]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a4a:	4a9d      	ldr	r2, [pc, #628]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a50:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a5e:	4b98      	ldr	r3, [pc, #608]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a64:	f023 0203 	bic.w	r2, r3, #3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a6c:	4994      	ldr	r1, [pc, #592]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00a      	beq.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a80:	4b8f      	ldr	r3, [pc, #572]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a86:	f023 020c 	bic.w	r2, r3, #12
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a8e:	498c      	ldr	r1, [pc, #560]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0304 	and.w	r3, r3, #4
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00a      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006aa2:	4b87      	ldr	r3, [pc, #540]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab0:	4983      	ldr	r1, [pc, #524]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0308 	and.w	r3, r3, #8
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00a      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006ac4:	4b7e      	ldr	r3, [pc, #504]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad2:	497b      	ldr	r1, [pc, #492]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0310 	and.w	r3, r3, #16
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ae6:	4b76      	ldr	r3, [pc, #472]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006af4:	4972      	ldr	r1, [pc, #456]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0320 	and.w	r3, r3, #32
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00a      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b08:	4b6d      	ldr	r3, [pc, #436]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b0e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b16:	496a      	ldr	r1, [pc, #424]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00a      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b2a:	4b65      	ldr	r3, [pc, #404]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b38:	4961      	ldr	r1, [pc, #388]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00a      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006b4c:	4b5c      	ldr	r3, [pc, #368]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b5a:	4959      	ldr	r1, [pc, #356]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00a      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b6e:	4b54      	ldr	r3, [pc, #336]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b74:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b7c:	4950      	ldr	r1, [pc, #320]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00a      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b90:	4b4b      	ldr	r3, [pc, #300]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b96:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b9e:	4948      	ldr	r1, [pc, #288]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00a      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006bb2:	4b43      	ldr	r3, [pc, #268]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bc0:	493f      	ldr	r1, [pc, #252]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d028      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006bd4:	4b3a      	ldr	r3, [pc, #232]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006be2:	4937      	ldr	r1, [pc, #220]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bf2:	d106      	bne.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bf4:	4b32      	ldr	r3, [pc, #200]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	4a31      	ldr	r2, [pc, #196]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bfe:	60d3      	str	r3, [r2, #12]
 8006c00:	e011      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c0a:	d10c      	bne.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3304      	adds	r3, #4
 8006c10:	2101      	movs	r1, #1
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 f8c8 	bl	8006da8 <RCCEx_PLLSAI1_Config>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006c1c:	7cfb      	ldrb	r3, [r7, #19]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d001      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006c22:	7cfb      	ldrb	r3, [r7, #19]
 8006c24:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d028      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006c32:	4b23      	ldr	r3, [pc, #140]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c38:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c40:	491f      	ldr	r1, [pc, #124]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c50:	d106      	bne.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c52:	4b1b      	ldr	r3, [pc, #108]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	4a1a      	ldr	r2, [pc, #104]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c5c:	60d3      	str	r3, [r2, #12]
 8006c5e:	e011      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c68:	d10c      	bne.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	3304      	adds	r3, #4
 8006c6e:	2101      	movs	r1, #1
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 f899 	bl	8006da8 <RCCEx_PLLSAI1_Config>
 8006c76:	4603      	mov	r3, r0
 8006c78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c7a:	7cfb      	ldrb	r3, [r7, #19]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006c80:	7cfb      	ldrb	r3, [r7, #19]
 8006c82:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d02b      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006c90:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c9e:	4908      	ldr	r1, [pc, #32]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006caa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cae:	d109      	bne.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cb0:	4b03      	ldr	r3, [pc, #12]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	4a02      	ldr	r2, [pc, #8]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cba:	60d3      	str	r3, [r2, #12]
 8006cbc:	e014      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006cbe:	bf00      	nop
 8006cc0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ccc:	d10c      	bne.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	2101      	movs	r1, #1
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f000 f867 	bl	8006da8 <RCCEx_PLLSAI1_Config>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006cde:	7cfb      	ldrb	r3, [r7, #19]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d001      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006ce4:	7cfb      	ldrb	r3, [r7, #19]
 8006ce6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d02f      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006cf4:	4b2b      	ldr	r3, [pc, #172]	@ (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cfa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d02:	4928      	ldr	r1, [pc, #160]	@ (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d12:	d10d      	bne.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3304      	adds	r3, #4
 8006d18:	2102      	movs	r1, #2
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 f844 	bl	8006da8 <RCCEx_PLLSAI1_Config>
 8006d20:	4603      	mov	r3, r0
 8006d22:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d24:	7cfb      	ldrb	r3, [r7, #19]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d014      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006d2a:	7cfb      	ldrb	r3, [r7, #19]
 8006d2c:	74bb      	strb	r3, [r7, #18]
 8006d2e:	e011      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d38:	d10c      	bne.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	3320      	adds	r3, #32
 8006d3e:	2102      	movs	r1, #2
 8006d40:	4618      	mov	r0, r3
 8006d42:	f000 f925 	bl	8006f90 <RCCEx_PLLSAI2_Config>
 8006d46:	4603      	mov	r3, r0
 8006d48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d4a:	7cfb      	ldrb	r3, [r7, #19]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d001      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006d50:	7cfb      	ldrb	r3, [r7, #19]
 8006d52:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d00a      	beq.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006d60:	4b10      	ldr	r3, [pc, #64]	@ (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d66:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d6e:	490d      	ldr	r1, [pc, #52]	@ (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006d70:	4313      	orrs	r3, r2
 8006d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00b      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006d82:	4b08      	ldr	r3, [pc, #32]	@ (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d92:	4904      	ldr	r1, [pc, #16]	@ (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006d9a:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3718      	adds	r7, #24
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	40021000 	.word	0x40021000

08006da8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006db6:	4b75      	ldr	r3, [pc, #468]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	f003 0303 	and.w	r3, r3, #3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d018      	beq.n	8006df4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006dc2:	4b72      	ldr	r3, [pc, #456]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f003 0203 	and.w	r2, r3, #3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d10d      	bne.n	8006dee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
       ||
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d009      	beq.n	8006dee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006dda:	4b6c      	ldr	r3, [pc, #432]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	091b      	lsrs	r3, r3, #4
 8006de0:	f003 0307 	and.w	r3, r3, #7
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	685b      	ldr	r3, [r3, #4]
       ||
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d047      	beq.n	8006e7e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	73fb      	strb	r3, [r7, #15]
 8006df2:	e044      	b.n	8006e7e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2b03      	cmp	r3, #3
 8006dfa:	d018      	beq.n	8006e2e <RCCEx_PLLSAI1_Config+0x86>
 8006dfc:	2b03      	cmp	r3, #3
 8006dfe:	d825      	bhi.n	8006e4c <RCCEx_PLLSAI1_Config+0xa4>
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d002      	beq.n	8006e0a <RCCEx_PLLSAI1_Config+0x62>
 8006e04:	2b02      	cmp	r3, #2
 8006e06:	d009      	beq.n	8006e1c <RCCEx_PLLSAI1_Config+0x74>
 8006e08:	e020      	b.n	8006e4c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006e0a:	4b60      	ldr	r3, [pc, #384]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d11d      	bne.n	8006e52 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e1a:	e01a      	b.n	8006e52 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006e1c:	4b5b      	ldr	r3, [pc, #364]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d116      	bne.n	8006e56 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e2c:	e013      	b.n	8006e56 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e2e:	4b57      	ldr	r3, [pc, #348]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10f      	bne.n	8006e5a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006e3a:	4b54      	ldr	r3, [pc, #336]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d109      	bne.n	8006e5a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006e4a:	e006      	b.n	8006e5a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e50:	e004      	b.n	8006e5c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006e52:	bf00      	nop
 8006e54:	e002      	b.n	8006e5c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006e56:	bf00      	nop
 8006e58:	e000      	b.n	8006e5c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006e5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10d      	bne.n	8006e7e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006e62:	4b4a      	ldr	r3, [pc, #296]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6819      	ldr	r1, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	011b      	lsls	r3, r3, #4
 8006e76:	430b      	orrs	r3, r1
 8006e78:	4944      	ldr	r1, [pc, #272]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006e7e:	7bfb      	ldrb	r3, [r7, #15]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d17d      	bne.n	8006f80 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006e84:	4b41      	ldr	r3, [pc, #260]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a40      	ldr	r2, [pc, #256]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e90:	f7fc f8b2 	bl	8002ff8 <HAL_GetTick>
 8006e94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e96:	e009      	b.n	8006eac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006e98:	f7fc f8ae 	bl	8002ff8 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d902      	bls.n	8006eac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	73fb      	strb	r3, [r7, #15]
        break;
 8006eaa:	e005      	b.n	8006eb8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006eac:	4b37      	ldr	r3, [pc, #220]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1ef      	bne.n	8006e98 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d160      	bne.n	8006f80 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d111      	bne.n	8006ee8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ec4:	4b31      	ldr	r3, [pc, #196]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006ecc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	6892      	ldr	r2, [r2, #8]
 8006ed4:	0211      	lsls	r1, r2, #8
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	68d2      	ldr	r2, [r2, #12]
 8006eda:	0912      	lsrs	r2, r2, #4
 8006edc:	0452      	lsls	r2, r2, #17
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	492a      	ldr	r1, [pc, #168]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	610b      	str	r3, [r1, #16]
 8006ee6:	e027      	b.n	8006f38 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d112      	bne.n	8006f14 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006eee:	4b27      	ldr	r3, [pc, #156]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006ef6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	6892      	ldr	r2, [r2, #8]
 8006efe:	0211      	lsls	r1, r2, #8
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6912      	ldr	r2, [r2, #16]
 8006f04:	0852      	lsrs	r2, r2, #1
 8006f06:	3a01      	subs	r2, #1
 8006f08:	0552      	lsls	r2, r2, #21
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	491f      	ldr	r1, [pc, #124]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	610b      	str	r3, [r1, #16]
 8006f12:	e011      	b.n	8006f38 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f14:	4b1d      	ldr	r3, [pc, #116]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006f1c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	6892      	ldr	r2, [r2, #8]
 8006f24:	0211      	lsls	r1, r2, #8
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6952      	ldr	r2, [r2, #20]
 8006f2a:	0852      	lsrs	r2, r2, #1
 8006f2c:	3a01      	subs	r2, #1
 8006f2e:	0652      	lsls	r2, r2, #25
 8006f30:	430a      	orrs	r2, r1
 8006f32:	4916      	ldr	r1, [pc, #88]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006f38:	4b14      	ldr	r3, [pc, #80]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a13      	ldr	r2, [pc, #76]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f44:	f7fc f858 	bl	8002ff8 <HAL_GetTick>
 8006f48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f4a:	e009      	b.n	8006f60 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006f4c:	f7fc f854 	bl	8002ff8 <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d902      	bls.n	8006f60 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	73fb      	strb	r3, [r7, #15]
          break;
 8006f5e:	e005      	b.n	8006f6c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f60:	4b0a      	ldr	r3, [pc, #40]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d0ef      	beq.n	8006f4c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d106      	bne.n	8006f80 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006f72:	4b06      	ldr	r3, [pc, #24]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f74:	691a      	ldr	r2, [r3, #16]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	4904      	ldr	r1, [pc, #16]	@ (8006f8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	40021000 	.word	0x40021000

08006f90 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f9e:	4b6a      	ldr	r3, [pc, #424]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	f003 0303 	and.w	r3, r3, #3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d018      	beq.n	8006fdc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006faa:	4b67      	ldr	r3, [pc, #412]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	f003 0203 	and.w	r2, r3, #3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d10d      	bne.n	8006fd6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
       ||
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d009      	beq.n	8006fd6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006fc2:	4b61      	ldr	r3, [pc, #388]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	091b      	lsrs	r3, r3, #4
 8006fc8:	f003 0307 	and.w	r3, r3, #7
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
       ||
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d047      	beq.n	8007066 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	73fb      	strb	r3, [r7, #15]
 8006fda:	e044      	b.n	8007066 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b03      	cmp	r3, #3
 8006fe2:	d018      	beq.n	8007016 <RCCEx_PLLSAI2_Config+0x86>
 8006fe4:	2b03      	cmp	r3, #3
 8006fe6:	d825      	bhi.n	8007034 <RCCEx_PLLSAI2_Config+0xa4>
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d002      	beq.n	8006ff2 <RCCEx_PLLSAI2_Config+0x62>
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d009      	beq.n	8007004 <RCCEx_PLLSAI2_Config+0x74>
 8006ff0:	e020      	b.n	8007034 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006ff2:	4b55      	ldr	r3, [pc, #340]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d11d      	bne.n	800703a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007002:	e01a      	b.n	800703a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007004:	4b50      	ldr	r3, [pc, #320]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800700c:	2b00      	cmp	r3, #0
 800700e:	d116      	bne.n	800703e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007014:	e013      	b.n	800703e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007016:	4b4c      	ldr	r3, [pc, #304]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10f      	bne.n	8007042 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007022:	4b49      	ldr	r3, [pc, #292]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800702a:	2b00      	cmp	r3, #0
 800702c:	d109      	bne.n	8007042 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007032:	e006      	b.n	8007042 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	73fb      	strb	r3, [r7, #15]
      break;
 8007038:	e004      	b.n	8007044 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800703a:	bf00      	nop
 800703c:	e002      	b.n	8007044 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800703e:	bf00      	nop
 8007040:	e000      	b.n	8007044 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007042:	bf00      	nop
    }

    if(status == HAL_OK)
 8007044:	7bfb      	ldrb	r3, [r7, #15]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d10d      	bne.n	8007066 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800704a:	4b3f      	ldr	r3, [pc, #252]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6819      	ldr	r1, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	3b01      	subs	r3, #1
 800705c:	011b      	lsls	r3, r3, #4
 800705e:	430b      	orrs	r3, r1
 8007060:	4939      	ldr	r1, [pc, #228]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007062:	4313      	orrs	r3, r2
 8007064:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007066:	7bfb      	ldrb	r3, [r7, #15]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d167      	bne.n	800713c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800706c:	4b36      	ldr	r3, [pc, #216]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a35      	ldr	r2, [pc, #212]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007072:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007078:	f7fb ffbe 	bl	8002ff8 <HAL_GetTick>
 800707c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800707e:	e009      	b.n	8007094 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007080:	f7fb ffba 	bl	8002ff8 <HAL_GetTick>
 8007084:	4602      	mov	r2, r0
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	2b02      	cmp	r3, #2
 800708c:	d902      	bls.n	8007094 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	73fb      	strb	r3, [r7, #15]
        break;
 8007092:	e005      	b.n	80070a0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007094:	4b2c      	ldr	r3, [pc, #176]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1ef      	bne.n	8007080 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80070a0:	7bfb      	ldrb	r3, [r7, #15]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d14a      	bne.n	800713c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d111      	bne.n	80070d0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070ac:	4b26      	ldr	r3, [pc, #152]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070ae:	695b      	ldr	r3, [r3, #20]
 80070b0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80070b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	6892      	ldr	r2, [r2, #8]
 80070bc:	0211      	lsls	r1, r2, #8
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	68d2      	ldr	r2, [r2, #12]
 80070c2:	0912      	lsrs	r2, r2, #4
 80070c4:	0452      	lsls	r2, r2, #17
 80070c6:	430a      	orrs	r2, r1
 80070c8:	491f      	ldr	r1, [pc, #124]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	614b      	str	r3, [r1, #20]
 80070ce:	e011      	b.n	80070f4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070d0:	4b1d      	ldr	r3, [pc, #116]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070d2:	695b      	ldr	r3, [r3, #20]
 80070d4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80070d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6892      	ldr	r2, [r2, #8]
 80070e0:	0211      	lsls	r1, r2, #8
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6912      	ldr	r2, [r2, #16]
 80070e6:	0852      	lsrs	r2, r2, #1
 80070e8:	3a01      	subs	r2, #1
 80070ea:	0652      	lsls	r2, r2, #25
 80070ec:	430a      	orrs	r2, r1
 80070ee:	4916      	ldr	r1, [pc, #88]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070f0:	4313      	orrs	r3, r2
 80070f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80070f4:	4b14      	ldr	r3, [pc, #80]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a13      	ldr	r2, [pc, #76]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007100:	f7fb ff7a 	bl	8002ff8 <HAL_GetTick>
 8007104:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007106:	e009      	b.n	800711c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007108:	f7fb ff76 	bl	8002ff8 <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	2b02      	cmp	r3, #2
 8007114:	d902      	bls.n	800711c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	73fb      	strb	r3, [r7, #15]
          break;
 800711a:	e005      	b.n	8007128 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800711c:	4b0a      	ldr	r3, [pc, #40]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d0ef      	beq.n	8007108 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007128:	7bfb      	ldrb	r3, [r7, #15]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d106      	bne.n	800713c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800712e:	4b06      	ldr	r3, [pc, #24]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007130:	695a      	ldr	r2, [r3, #20]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	4904      	ldr	r1, [pc, #16]	@ (8007148 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007138:	4313      	orrs	r3, r2
 800713a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800713c:	7bfb      	ldrb	r3, [r7, #15]
}
 800713e:	4618      	mov	r0, r3
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	40021000 	.word	0x40021000

0800714c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d101      	bne.n	800715e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e049      	b.n	80071f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b00      	cmp	r3, #0
 8007168:	d106      	bne.n	8007178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f7fa ff3e 	bl	8001ff4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	3304      	adds	r3, #4
 8007188:	4619      	mov	r1, r3
 800718a:	4610      	mov	r0, r2
 800718c:	f000 fe70 	bl	8007e70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b082      	sub	sp, #8
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e049      	b.n	80072a0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007212:	b2db      	uxtb	r3, r3
 8007214:	2b00      	cmp	r3, #0
 8007216:	d106      	bne.n	8007226 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f841 	bl	80072a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2202      	movs	r2, #2
 800722a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3304      	adds	r3, #4
 8007236:	4619      	mov	r1, r3
 8007238:	4610      	mov	r0, r2
 800723a:	f000 fe19 	bl	8007e70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2201      	movs	r2, #1
 8007242:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2201      	movs	r2, #1
 800724a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2201      	movs	r2, #1
 8007252:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2201      	movs	r2, #1
 8007292:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b086      	sub	sp, #24
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
 80072c8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d109      	bne.n	80072e8 <HAL_TIM_PWM_Start_DMA+0x2c>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b02      	cmp	r3, #2
 80072de:	bf0c      	ite	eq
 80072e0:	2301      	moveq	r3, #1
 80072e2:	2300      	movne	r3, #0
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	e03c      	b.n	8007362 <HAL_TIM_PWM_Start_DMA+0xa6>
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	d109      	bne.n	8007302 <HAL_TIM_PWM_Start_DMA+0x46>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	bf0c      	ite	eq
 80072fa:	2301      	moveq	r3, #1
 80072fc:	2300      	movne	r3, #0
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	e02f      	b.n	8007362 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2b08      	cmp	r3, #8
 8007306:	d109      	bne.n	800731c <HAL_TIM_PWM_Start_DMA+0x60>
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b02      	cmp	r3, #2
 8007312:	bf0c      	ite	eq
 8007314:	2301      	moveq	r3, #1
 8007316:	2300      	movne	r3, #0
 8007318:	b2db      	uxtb	r3, r3
 800731a:	e022      	b.n	8007362 <HAL_TIM_PWM_Start_DMA+0xa6>
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2b0c      	cmp	r3, #12
 8007320:	d109      	bne.n	8007336 <HAL_TIM_PWM_Start_DMA+0x7a>
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b02      	cmp	r3, #2
 800732c:	bf0c      	ite	eq
 800732e:	2301      	moveq	r3, #1
 8007330:	2300      	movne	r3, #0
 8007332:	b2db      	uxtb	r3, r3
 8007334:	e015      	b.n	8007362 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	2b10      	cmp	r3, #16
 800733a:	d109      	bne.n	8007350 <HAL_TIM_PWM_Start_DMA+0x94>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007342:	b2db      	uxtb	r3, r3
 8007344:	2b02      	cmp	r3, #2
 8007346:	bf0c      	ite	eq
 8007348:	2301      	moveq	r3, #1
 800734a:	2300      	movne	r3, #0
 800734c:	b2db      	uxtb	r3, r3
 800734e:	e008      	b.n	8007362 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b02      	cmp	r3, #2
 800735a:	bf0c      	ite	eq
 800735c:	2301      	moveq	r3, #1
 800735e:	2300      	movne	r3, #0
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	d001      	beq.n	800736a <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8007366:	2302      	movs	r3, #2
 8007368:	e1ab      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d109      	bne.n	8007384 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007376:	b2db      	uxtb	r3, r3
 8007378:	2b01      	cmp	r3, #1
 800737a:	bf0c      	ite	eq
 800737c:	2301      	moveq	r3, #1
 800737e:	2300      	movne	r3, #0
 8007380:	b2db      	uxtb	r3, r3
 8007382:	e03c      	b.n	80073fe <HAL_TIM_PWM_Start_DMA+0x142>
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	2b04      	cmp	r3, #4
 8007388:	d109      	bne.n	800739e <HAL_TIM_PWM_Start_DMA+0xe2>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007390:	b2db      	uxtb	r3, r3
 8007392:	2b01      	cmp	r3, #1
 8007394:	bf0c      	ite	eq
 8007396:	2301      	moveq	r3, #1
 8007398:	2300      	movne	r3, #0
 800739a:	b2db      	uxtb	r3, r3
 800739c:	e02f      	b.n	80073fe <HAL_TIM_PWM_Start_DMA+0x142>
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2b08      	cmp	r3, #8
 80073a2:	d109      	bne.n	80073b8 <HAL_TIM_PWM_Start_DMA+0xfc>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	bf0c      	ite	eq
 80073b0:	2301      	moveq	r3, #1
 80073b2:	2300      	movne	r3, #0
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	e022      	b.n	80073fe <HAL_TIM_PWM_Start_DMA+0x142>
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	2b0c      	cmp	r3, #12
 80073bc:	d109      	bne.n	80073d2 <HAL_TIM_PWM_Start_DMA+0x116>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	bf0c      	ite	eq
 80073ca:	2301      	moveq	r3, #1
 80073cc:	2300      	movne	r3, #0
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	e015      	b.n	80073fe <HAL_TIM_PWM_Start_DMA+0x142>
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	2b10      	cmp	r3, #16
 80073d6:	d109      	bne.n	80073ec <HAL_TIM_PWM_Start_DMA+0x130>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	bf0c      	ite	eq
 80073e4:	2301      	moveq	r3, #1
 80073e6:	2300      	movne	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	e008      	b.n	80073fe <HAL_TIM_PWM_Start_DMA+0x142>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	bf0c      	ite	eq
 80073f8:	2301      	moveq	r3, #1
 80073fa:	2300      	movne	r3, #0
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d034      	beq.n	800746c <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d002      	beq.n	800740e <HAL_TIM_PWM_Start_DMA+0x152>
 8007408:	887b      	ldrh	r3, [r7, #2]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d101      	bne.n	8007412 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e157      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d104      	bne.n	8007422 <HAL_TIM_PWM_Start_DMA+0x166>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2202      	movs	r2, #2
 800741c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007420:	e026      	b.n	8007470 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	2b04      	cmp	r3, #4
 8007426:	d104      	bne.n	8007432 <HAL_TIM_PWM_Start_DMA+0x176>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2202      	movs	r2, #2
 800742c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007430:	e01e      	b.n	8007470 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	2b08      	cmp	r3, #8
 8007436:	d104      	bne.n	8007442 <HAL_TIM_PWM_Start_DMA+0x186>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2202      	movs	r2, #2
 800743c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007440:	e016      	b.n	8007470 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2b0c      	cmp	r3, #12
 8007446:	d104      	bne.n	8007452 <HAL_TIM_PWM_Start_DMA+0x196>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2202      	movs	r2, #2
 800744c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007450:	e00e      	b.n	8007470 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	2b10      	cmp	r3, #16
 8007456:	d104      	bne.n	8007462 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2202      	movs	r2, #2
 800745c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007460:	e006      	b.n	8007470 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2202      	movs	r2, #2
 8007466:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800746a:	e001      	b.n	8007470 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e128      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b0c      	cmp	r3, #12
 8007474:	f200 80ae 	bhi.w	80075d4 <HAL_TIM_PWM_Start_DMA+0x318>
 8007478:	a201      	add	r2, pc, #4	@ (adr r2, 8007480 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800747a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747e:	bf00      	nop
 8007480:	080074b5 	.word	0x080074b5
 8007484:	080075d5 	.word	0x080075d5
 8007488:	080075d5 	.word	0x080075d5
 800748c:	080075d5 	.word	0x080075d5
 8007490:	080074fd 	.word	0x080074fd
 8007494:	080075d5 	.word	0x080075d5
 8007498:	080075d5 	.word	0x080075d5
 800749c:	080075d5 	.word	0x080075d5
 80074a0:	08007545 	.word	0x08007545
 80074a4:	080075d5 	.word	0x080075d5
 80074a8:	080075d5 	.word	0x080075d5
 80074ac:	080075d5 	.word	0x080075d5
 80074b0:	0800758d 	.word	0x0800758d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b8:	4a84      	ldr	r2, [pc, #528]	@ (80076cc <HAL_TIM_PWM_Start_DMA+0x410>)
 80074ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c0:	4a83      	ldr	r2, [pc, #524]	@ (80076d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 80074c2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c8:	4a82      	ldr	r2, [pc, #520]	@ (80076d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 80074ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80074d0:	6879      	ldr	r1, [r7, #4]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	3334      	adds	r3, #52	@ 0x34
 80074d8:	461a      	mov	r2, r3
 80074da:	887b      	ldrh	r3, [r7, #2]
 80074dc:	f7fd f9ae 	bl	800483c <HAL_DMA_Start_IT>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d001      	beq.n	80074ea <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e0eb      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68da      	ldr	r2, [r3, #12]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074f8:	60da      	str	r2, [r3, #12]
      break;
 80074fa:	e06e      	b.n	80075da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007500:	4a72      	ldr	r2, [pc, #456]	@ (80076cc <HAL_TIM_PWM_Start_DMA+0x410>)
 8007502:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007508:	4a71      	ldr	r2, [pc, #452]	@ (80076d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 800750a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007510:	4a70      	ldr	r2, [pc, #448]	@ (80076d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 8007512:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007518:	6879      	ldr	r1, [r7, #4]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3338      	adds	r3, #56	@ 0x38
 8007520:	461a      	mov	r2, r3
 8007522:	887b      	ldrh	r3, [r7, #2]
 8007524:	f7fd f98a 	bl	800483c <HAL_DMA_Start_IT>
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d001      	beq.n	8007532 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e0c7      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007540:	60da      	str	r2, [r3, #12]
      break;
 8007542:	e04a      	b.n	80075da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007548:	4a60      	ldr	r2, [pc, #384]	@ (80076cc <HAL_TIM_PWM_Start_DMA+0x410>)
 800754a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007550:	4a5f      	ldr	r2, [pc, #380]	@ (80076d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 8007552:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007558:	4a5e      	ldr	r2, [pc, #376]	@ (80076d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 800755a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007560:	6879      	ldr	r1, [r7, #4]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	333c      	adds	r3, #60	@ 0x3c
 8007568:	461a      	mov	r2, r3
 800756a:	887b      	ldrh	r3, [r7, #2]
 800756c:	f7fd f966 	bl	800483c <HAL_DMA_Start_IT>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e0a3      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68da      	ldr	r2, [r3, #12]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007588:	60da      	str	r2, [r3, #12]
      break;
 800758a:	e026      	b.n	80075da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007590:	4a4e      	ldr	r2, [pc, #312]	@ (80076cc <HAL_TIM_PWM_Start_DMA+0x410>)
 8007592:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007598:	4a4d      	ldr	r2, [pc, #308]	@ (80076d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 800759a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075a0:	4a4c      	ldr	r2, [pc, #304]	@ (80076d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 80075a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80075a8:	6879      	ldr	r1, [r7, #4]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	3340      	adds	r3, #64	@ 0x40
 80075b0:	461a      	mov	r2, r3
 80075b2:	887b      	ldrh	r3, [r7, #2]
 80075b4:	f7fd f942 	bl	800483c <HAL_DMA_Start_IT>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d001      	beq.n	80075c2 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	e07f      	b.n	80076c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80075d0:	60da      	str	r2, [r3, #12]
      break;
 80075d2:	e002      	b.n	80075da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	75fb      	strb	r3, [r7, #23]
      break;
 80075d8:	bf00      	nop
  }

  if (status == HAL_OK)
 80075da:	7dfb      	ldrb	r3, [r7, #23]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d16f      	bne.n	80076c0 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2201      	movs	r2, #1
 80075e6:	68b9      	ldr	r1, [r7, #8]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f001 f857 	bl	800869c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a39      	ldr	r2, [pc, #228]	@ (80076d8 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d013      	beq.n	8007620 <HAL_TIM_PWM_Start_DMA+0x364>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a37      	ldr	r2, [pc, #220]	@ (80076dc <HAL_TIM_PWM_Start_DMA+0x420>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d00e      	beq.n	8007620 <HAL_TIM_PWM_Start_DMA+0x364>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a36      	ldr	r2, [pc, #216]	@ (80076e0 <HAL_TIM_PWM_Start_DMA+0x424>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d009      	beq.n	8007620 <HAL_TIM_PWM_Start_DMA+0x364>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a34      	ldr	r2, [pc, #208]	@ (80076e4 <HAL_TIM_PWM_Start_DMA+0x428>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d004      	beq.n	8007620 <HAL_TIM_PWM_Start_DMA+0x364>
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a33      	ldr	r2, [pc, #204]	@ (80076e8 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d101      	bne.n	8007624 <HAL_TIM_PWM_Start_DMA+0x368>
 8007620:	2301      	movs	r3, #1
 8007622:	e000      	b.n	8007626 <HAL_TIM_PWM_Start_DMA+0x36a>
 8007624:	2300      	movs	r3, #0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d007      	beq.n	800763a <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007638:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a26      	ldr	r2, [pc, #152]	@ (80076d8 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d01d      	beq.n	8007680 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800764c:	d018      	beq.n	8007680 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a26      	ldr	r2, [pc, #152]	@ (80076ec <HAL_TIM_PWM_Start_DMA+0x430>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d013      	beq.n	8007680 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a24      	ldr	r2, [pc, #144]	@ (80076f0 <HAL_TIM_PWM_Start_DMA+0x434>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d00e      	beq.n	8007680 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a23      	ldr	r2, [pc, #140]	@ (80076f4 <HAL_TIM_PWM_Start_DMA+0x438>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d009      	beq.n	8007680 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a1a      	ldr	r2, [pc, #104]	@ (80076dc <HAL_TIM_PWM_Start_DMA+0x420>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d004      	beq.n	8007680 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a19      	ldr	r2, [pc, #100]	@ (80076e0 <HAL_TIM_PWM_Start_DMA+0x424>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d115      	bne.n	80076ac <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689a      	ldr	r2, [r3, #8]
 8007686:	4b1c      	ldr	r3, [pc, #112]	@ (80076f8 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8007688:	4013      	ands	r3, r2
 800768a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	2b06      	cmp	r3, #6
 8007690:	d015      	beq.n	80076be <HAL_TIM_PWM_Start_DMA+0x402>
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007698:	d011      	beq.n	80076be <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f042 0201 	orr.w	r2, r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076aa:	e008      	b.n	80076be <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f042 0201 	orr.w	r2, r2, #1
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	e000      	b.n	80076c0 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076be:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80076c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3718      	adds	r7, #24
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	08007d61 	.word	0x08007d61
 80076d0:	08007e09 	.word	0x08007e09
 80076d4:	08007ccf 	.word	0x08007ccf
 80076d8:	40012c00 	.word	0x40012c00
 80076dc:	40013400 	.word	0x40013400
 80076e0:	40014000 	.word	0x40014000
 80076e4:	40014400 	.word	0x40014400
 80076e8:	40014800 	.word	0x40014800
 80076ec:	40000400 	.word	0x40000400
 80076f0:	40000800 	.word	0x40000800
 80076f4:	40000c00 	.word	0x40000c00
 80076f8:	00010007 	.word	0x00010007

080076fc <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007706:	2300      	movs	r3, #0
 8007708:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	2b0c      	cmp	r3, #12
 800770e:	d855      	bhi.n	80077bc <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007710:	a201      	add	r2, pc, #4	@ (adr r2, 8007718 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007716:	bf00      	nop
 8007718:	0800774d 	.word	0x0800774d
 800771c:	080077bd 	.word	0x080077bd
 8007720:	080077bd 	.word	0x080077bd
 8007724:	080077bd 	.word	0x080077bd
 8007728:	08007769 	.word	0x08007769
 800772c:	080077bd 	.word	0x080077bd
 8007730:	080077bd 	.word	0x080077bd
 8007734:	080077bd 	.word	0x080077bd
 8007738:	08007785 	.word	0x08007785
 800773c:	080077bd 	.word	0x080077bd
 8007740:	080077bd 	.word	0x080077bd
 8007744:	080077bd 	.word	0x080077bd
 8007748:	080077a1 	.word	0x080077a1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68da      	ldr	r2, [r3, #12]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800775a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007760:	4618      	mov	r0, r3
 8007762:	f7fd f909 	bl	8004978 <HAL_DMA_Abort_IT>
      break;
 8007766:	e02c      	b.n	80077c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007776:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777c:	4618      	mov	r0, r3
 800777e:	f7fd f8fb 	bl	8004978 <HAL_DMA_Abort_IT>
      break;
 8007782:	e01e      	b.n	80077c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007792:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007798:	4618      	mov	r0, r3
 800779a:	f7fd f8ed 	bl	8004978 <HAL_DMA_Abort_IT>
      break;
 800779e:	e010      	b.n	80077c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68da      	ldr	r2, [r3, #12]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80077ae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7fd f8df 	bl	8004978 <HAL_DMA_Abort_IT>
      break;
 80077ba:	e002      	b.n	80077c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	73fb      	strb	r3, [r7, #15]
      break;
 80077c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80077c2:	7bfb      	ldrb	r3, [r7, #15]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f040 8081 	bne.w	80078cc <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2200      	movs	r2, #0
 80077d0:	6839      	ldr	r1, [r7, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f000 ff62 	bl	800869c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a3e      	ldr	r2, [pc, #248]	@ (80078d8 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d013      	beq.n	800780a <HAL_TIM_PWM_Stop_DMA+0x10e>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a3d      	ldr	r2, [pc, #244]	@ (80078dc <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d00e      	beq.n	800780a <HAL_TIM_PWM_Stop_DMA+0x10e>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a3b      	ldr	r2, [pc, #236]	@ (80078e0 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d009      	beq.n	800780a <HAL_TIM_PWM_Stop_DMA+0x10e>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a3a      	ldr	r2, [pc, #232]	@ (80078e4 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d004      	beq.n	800780a <HAL_TIM_PWM_Stop_DMA+0x10e>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a38      	ldr	r2, [pc, #224]	@ (80078e8 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d101      	bne.n	800780e <HAL_TIM_PWM_Stop_DMA+0x112>
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <HAL_TIM_PWM_Stop_DMA+0x114>
 800780e:	2300      	movs	r3, #0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d017      	beq.n	8007844 <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	6a1a      	ldr	r2, [r3, #32]
 800781a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800781e:	4013      	ands	r3, r2
 8007820:	2b00      	cmp	r3, #0
 8007822:	d10f      	bne.n	8007844 <HAL_TIM_PWM_Stop_DMA+0x148>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	6a1a      	ldr	r2, [r3, #32]
 800782a:	f240 4344 	movw	r3, #1092	@ 0x444
 800782e:	4013      	ands	r3, r2
 8007830:	2b00      	cmp	r3, #0
 8007832:	d107      	bne.n	8007844 <HAL_TIM_PWM_Stop_DMA+0x148>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007842:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6a1a      	ldr	r2, [r3, #32]
 800784a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800784e:	4013      	ands	r3, r2
 8007850:	2b00      	cmp	r3, #0
 8007852:	d10f      	bne.n	8007874 <HAL_TIM_PWM_Stop_DMA+0x178>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	6a1a      	ldr	r2, [r3, #32]
 800785a:	f240 4344 	movw	r3, #1092	@ 0x444
 800785e:	4013      	ands	r3, r2
 8007860:	2b00      	cmp	r3, #0
 8007862:	d107      	bne.n	8007874 <HAL_TIM_PWM_Stop_DMA+0x178>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f022 0201 	bic.w	r2, r2, #1
 8007872:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d104      	bne.n	8007884 <HAL_TIM_PWM_Stop_DMA+0x188>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2201      	movs	r2, #1
 800787e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007882:	e023      	b.n	80078cc <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2b04      	cmp	r3, #4
 8007888:	d104      	bne.n	8007894 <HAL_TIM_PWM_Stop_DMA+0x198>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2201      	movs	r2, #1
 800788e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007892:	e01b      	b.n	80078cc <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b08      	cmp	r3, #8
 8007898:	d104      	bne.n	80078a4 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078a2:	e013      	b.n	80078cc <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	2b0c      	cmp	r3, #12
 80078a8:	d104      	bne.n	80078b4 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078b2:	e00b      	b.n	80078cc <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	2b10      	cmp	r3, #16
 80078b8:	d104      	bne.n	80078c4 <HAL_TIM_PWM_Stop_DMA+0x1c8>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078c2:	e003      	b.n	80078cc <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80078cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	40012c00 	.word	0x40012c00
 80078dc:	40013400 	.word	0x40013400
 80078e0:	40014000 	.word	0x40014000
 80078e4:	40014400 	.word	0x40014400
 80078e8:	40014800 	.word	0x40014800

080078ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078f8:	2300      	movs	r3, #0
 80078fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007902:	2b01      	cmp	r3, #1
 8007904:	d101      	bne.n	800790a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007906:	2302      	movs	r3, #2
 8007908:	e0ff      	b.n	8007b0a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b14      	cmp	r3, #20
 8007916:	f200 80f0 	bhi.w	8007afa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800791a:	a201      	add	r2, pc, #4	@ (adr r2, 8007920 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800791c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007920:	08007975 	.word	0x08007975
 8007924:	08007afb 	.word	0x08007afb
 8007928:	08007afb 	.word	0x08007afb
 800792c:	08007afb 	.word	0x08007afb
 8007930:	080079b5 	.word	0x080079b5
 8007934:	08007afb 	.word	0x08007afb
 8007938:	08007afb 	.word	0x08007afb
 800793c:	08007afb 	.word	0x08007afb
 8007940:	080079f7 	.word	0x080079f7
 8007944:	08007afb 	.word	0x08007afb
 8007948:	08007afb 	.word	0x08007afb
 800794c:	08007afb 	.word	0x08007afb
 8007950:	08007a37 	.word	0x08007a37
 8007954:	08007afb 	.word	0x08007afb
 8007958:	08007afb 	.word	0x08007afb
 800795c:	08007afb 	.word	0x08007afb
 8007960:	08007a79 	.word	0x08007a79
 8007964:	08007afb 	.word	0x08007afb
 8007968:	08007afb 	.word	0x08007afb
 800796c:	08007afb 	.word	0x08007afb
 8007970:	08007ab9 	.word	0x08007ab9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	4618      	mov	r0, r3
 800797c:	f000 fb1e 	bl	8007fbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	699a      	ldr	r2, [r3, #24]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f042 0208 	orr.w	r2, r2, #8
 800798e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	699a      	ldr	r2, [r3, #24]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0204 	bic.w	r2, r2, #4
 800799e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	6999      	ldr	r1, [r3, #24]
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	691a      	ldr	r2, [r3, #16]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	430a      	orrs	r2, r1
 80079b0:	619a      	str	r2, [r3, #24]
      break;
 80079b2:	e0a5      	b.n	8007b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68b9      	ldr	r1, [r7, #8]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fb8e 	bl	80080dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	699a      	ldr	r2, [r3, #24]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	699a      	ldr	r2, [r3, #24]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6999      	ldr	r1, [r3, #24]
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	021a      	lsls	r2, r3, #8
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	619a      	str	r2, [r3, #24]
      break;
 80079f4:	e084      	b.n	8007b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68b9      	ldr	r1, [r7, #8]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f000 fbf7 	bl	80081f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	69da      	ldr	r2, [r3, #28]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f042 0208 	orr.w	r2, r2, #8
 8007a10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	69da      	ldr	r2, [r3, #28]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0204 	bic.w	r2, r2, #4
 8007a20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	69d9      	ldr	r1, [r3, #28]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	691a      	ldr	r2, [r3, #16]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	430a      	orrs	r2, r1
 8007a32:	61da      	str	r2, [r3, #28]
      break;
 8007a34:	e064      	b.n	8007b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f000 fc5f 	bl	8008300 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	69da      	ldr	r2, [r3, #28]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	69da      	ldr	r2, [r3, #28]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	69d9      	ldr	r1, [r3, #28]
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	691b      	ldr	r3, [r3, #16]
 8007a6c:	021a      	lsls	r2, r3, #8
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	430a      	orrs	r2, r1
 8007a74:	61da      	str	r2, [r3, #28]
      break;
 8007a76:	e043      	b.n	8007b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68b9      	ldr	r1, [r7, #8]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f000 fca8 	bl	80083d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f042 0208 	orr.w	r2, r2, #8
 8007a92:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f022 0204 	bic.w	r2, r2, #4
 8007aa2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	691a      	ldr	r2, [r3, #16]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	430a      	orrs	r2, r1
 8007ab4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007ab6:	e023      	b.n	8007b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68b9      	ldr	r1, [r7, #8]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 fcec 	bl	800849c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ad2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ae2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	021a      	lsls	r2, r3, #8
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	430a      	orrs	r2, r1
 8007af6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007af8:	e002      	b.n	8007b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	75fb      	strb	r3, [r7, #23]
      break;
 8007afe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3718      	adds	r7, #24
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop

08007b14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d101      	bne.n	8007b30 <HAL_TIM_ConfigClockSource+0x1c>
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	e0b6      	b.n	8007c9e <HAL_TIM_ConfigClockSource+0x18a>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007b52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b6c:	d03e      	beq.n	8007bec <HAL_TIM_ConfigClockSource+0xd8>
 8007b6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b72:	f200 8087 	bhi.w	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b7a:	f000 8086 	beq.w	8007c8a <HAL_TIM_ConfigClockSource+0x176>
 8007b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b82:	d87f      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007b84:	2b70      	cmp	r3, #112	@ 0x70
 8007b86:	d01a      	beq.n	8007bbe <HAL_TIM_ConfigClockSource+0xaa>
 8007b88:	2b70      	cmp	r3, #112	@ 0x70
 8007b8a:	d87b      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007b8c:	2b60      	cmp	r3, #96	@ 0x60
 8007b8e:	d050      	beq.n	8007c32 <HAL_TIM_ConfigClockSource+0x11e>
 8007b90:	2b60      	cmp	r3, #96	@ 0x60
 8007b92:	d877      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007b94:	2b50      	cmp	r3, #80	@ 0x50
 8007b96:	d03c      	beq.n	8007c12 <HAL_TIM_ConfigClockSource+0xfe>
 8007b98:	2b50      	cmp	r3, #80	@ 0x50
 8007b9a:	d873      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007b9c:	2b40      	cmp	r3, #64	@ 0x40
 8007b9e:	d058      	beq.n	8007c52 <HAL_TIM_ConfigClockSource+0x13e>
 8007ba0:	2b40      	cmp	r3, #64	@ 0x40
 8007ba2:	d86f      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007ba4:	2b30      	cmp	r3, #48	@ 0x30
 8007ba6:	d064      	beq.n	8007c72 <HAL_TIM_ConfigClockSource+0x15e>
 8007ba8:	2b30      	cmp	r3, #48	@ 0x30
 8007baa:	d86b      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007bac:	2b20      	cmp	r3, #32
 8007bae:	d060      	beq.n	8007c72 <HAL_TIM_ConfigClockSource+0x15e>
 8007bb0:	2b20      	cmp	r3, #32
 8007bb2:	d867      	bhi.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d05c      	beq.n	8007c72 <HAL_TIM_ConfigClockSource+0x15e>
 8007bb8:	2b10      	cmp	r3, #16
 8007bba:	d05a      	beq.n	8007c72 <HAL_TIM_ConfigClockSource+0x15e>
 8007bbc:	e062      	b.n	8007c84 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bce:	f000 fd45 	bl	800865c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007be0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	609a      	str	r2, [r3, #8]
      break;
 8007bea:	e04f      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bfc:	f000 fd2e 	bl	800865c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689a      	ldr	r2, [r3, #8]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c0e:	609a      	str	r2, [r3, #8]
      break;
 8007c10:	e03c      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c1e:	461a      	mov	r2, r3
 8007c20:	f000 fca2 	bl	8008568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2150      	movs	r1, #80	@ 0x50
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f000 fcfb 	bl	8008626 <TIM_ITRx_SetConfig>
      break;
 8007c30:	e02c      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c3e:	461a      	mov	r2, r3
 8007c40:	f000 fcc1 	bl	80085c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2160      	movs	r1, #96	@ 0x60
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f000 fceb 	bl	8008626 <TIM_ITRx_SetConfig>
      break;
 8007c50:	e01c      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c5e:	461a      	mov	r2, r3
 8007c60:	f000 fc82 	bl	8008568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	2140      	movs	r1, #64	@ 0x40
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f000 fcdb 	bl	8008626 <TIM_ITRx_SetConfig>
      break;
 8007c70:	e00c      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	f000 fcd2 	bl	8008626 <TIM_ITRx_SetConfig>
      break;
 8007c82:	e003      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	73fb      	strb	r3, [r7, #15]
      break;
 8007c88:	e000      	b.n	8007c8c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007c8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007ca6:	b480      	push	{r7}
 8007ca8:	b083      	sub	sp, #12
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007cae:	bf00      	nop
 8007cb0:	370c      	adds	r7, #12
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr

08007cba <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007cba:	b480      	push	{r7}
 8007cbc:	b083      	sub	sp, #12
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007cc2:	bf00      	nop
 8007cc4:	370c      	adds	r7, #12
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b084      	sub	sp, #16
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cda:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d107      	bne.n	8007cf6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007cf4:	e02a      	b.n	8007d4c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d107      	bne.n	8007d10 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2202      	movs	r2, #2
 8007d04:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d0e:	e01d      	b.n	8007d4c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d107      	bne.n	8007d2a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2204      	movs	r2, #4
 8007d1e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d28:	e010      	b.n	8007d4c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d107      	bne.n	8007d44 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2208      	movs	r2, #8
 8007d38:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d42:	e003      	b.n	8007d4c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f7ff ffb4 	bl	8007cba <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2200      	movs	r2, #0
 8007d56:	771a      	strb	r2, [r3, #28]
}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d6c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d10b      	bne.n	8007d90 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	69db      	ldr	r3, [r3, #28]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d136      	bne.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d8e:	e031      	b.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d10b      	bne.n	8007db2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2202      	movs	r2, #2
 8007d9e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	69db      	ldr	r3, [r3, #28]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d125      	bne.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007db0:	e020      	b.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d10b      	bne.n	8007dd4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2204      	movs	r2, #4
 8007dc0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d114      	bne.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dd2:	e00f      	b.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d10a      	bne.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2208      	movs	r2, #8
 8007de2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	69db      	ldr	r3, [r3, #28]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d103      	bne.n	8007df4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f7fa fa8b 	bl	8002310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	771a      	strb	r2, [r3, #28]
}
 8007e00:	bf00      	nop
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e14:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d103      	bne.n	8007e28 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2201      	movs	r2, #1
 8007e24:	771a      	strb	r2, [r3, #28]
 8007e26:	e019      	b.n	8007e5c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d103      	bne.n	8007e3a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2202      	movs	r2, #2
 8007e36:	771a      	strb	r2, [r3, #28]
 8007e38:	e010      	b.n	8007e5c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d103      	bne.n	8007e4c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2204      	movs	r2, #4
 8007e48:	771a      	strb	r2, [r3, #28]
 8007e4a:	e007      	b.n	8007e5c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d102      	bne.n	8007e5c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2208      	movs	r2, #8
 8007e5a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007e5c:	68f8      	ldr	r0, [r7, #12]
 8007e5e:	f7ff ff22 	bl	8007ca6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	771a      	strb	r2, [r3, #28]
}
 8007e68:	bf00      	nop
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	4a46      	ldr	r2, [pc, #280]	@ (8007f9c <TIM_Base_SetConfig+0x12c>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d013      	beq.n	8007eb0 <TIM_Base_SetConfig+0x40>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e8e:	d00f      	beq.n	8007eb0 <TIM_Base_SetConfig+0x40>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a43      	ldr	r2, [pc, #268]	@ (8007fa0 <TIM_Base_SetConfig+0x130>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d00b      	beq.n	8007eb0 <TIM_Base_SetConfig+0x40>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a42      	ldr	r2, [pc, #264]	@ (8007fa4 <TIM_Base_SetConfig+0x134>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d007      	beq.n	8007eb0 <TIM_Base_SetConfig+0x40>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a41      	ldr	r2, [pc, #260]	@ (8007fa8 <TIM_Base_SetConfig+0x138>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d003      	beq.n	8007eb0 <TIM_Base_SetConfig+0x40>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	4a40      	ldr	r2, [pc, #256]	@ (8007fac <TIM_Base_SetConfig+0x13c>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d108      	bne.n	8007ec2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a35      	ldr	r2, [pc, #212]	@ (8007f9c <TIM_Base_SetConfig+0x12c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d01f      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ed0:	d01b      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a32      	ldr	r2, [pc, #200]	@ (8007fa0 <TIM_Base_SetConfig+0x130>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d017      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4a31      	ldr	r2, [pc, #196]	@ (8007fa4 <TIM_Base_SetConfig+0x134>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d013      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a30      	ldr	r2, [pc, #192]	@ (8007fa8 <TIM_Base_SetConfig+0x138>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d00f      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4a2f      	ldr	r2, [pc, #188]	@ (8007fac <TIM_Base_SetConfig+0x13c>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d00b      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a2e      	ldr	r2, [pc, #184]	@ (8007fb0 <TIM_Base_SetConfig+0x140>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d007      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	4a2d      	ldr	r2, [pc, #180]	@ (8007fb4 <TIM_Base_SetConfig+0x144>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d003      	beq.n	8007f0a <TIM_Base_SetConfig+0x9a>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a2c      	ldr	r2, [pc, #176]	@ (8007fb8 <TIM_Base_SetConfig+0x148>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d108      	bne.n	8007f1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	68db      	ldr	r3, [r3, #12]
 8007f16:	68fa      	ldr	r2, [r7, #12]
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	689a      	ldr	r2, [r3, #8]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a16      	ldr	r2, [pc, #88]	@ (8007f9c <TIM_Base_SetConfig+0x12c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00f      	beq.n	8007f68 <TIM_Base_SetConfig+0xf8>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a18      	ldr	r2, [pc, #96]	@ (8007fac <TIM_Base_SetConfig+0x13c>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d00b      	beq.n	8007f68 <TIM_Base_SetConfig+0xf8>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a17      	ldr	r2, [pc, #92]	@ (8007fb0 <TIM_Base_SetConfig+0x140>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d007      	beq.n	8007f68 <TIM_Base_SetConfig+0xf8>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a16      	ldr	r2, [pc, #88]	@ (8007fb4 <TIM_Base_SetConfig+0x144>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d003      	beq.n	8007f68 <TIM_Base_SetConfig+0xf8>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a15      	ldr	r2, [pc, #84]	@ (8007fb8 <TIM_Base_SetConfig+0x148>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d103      	bne.n	8007f70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	691a      	ldr	r2, [r3, #16]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	691b      	ldr	r3, [r3, #16]
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d105      	bne.n	8007f8e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	691b      	ldr	r3, [r3, #16]
 8007f86:	f023 0201 	bic.w	r2, r3, #1
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	611a      	str	r2, [r3, #16]
  }
}
 8007f8e:	bf00      	nop
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	40012c00 	.word	0x40012c00
 8007fa0:	40000400 	.word	0x40000400
 8007fa4:	40000800 	.word	0x40000800
 8007fa8:	40000c00 	.word	0x40000c00
 8007fac:	40013400 	.word	0x40013400
 8007fb0:	40014000 	.word	0x40014000
 8007fb4:	40014400 	.word	0x40014400
 8007fb8:	40014800 	.word	0x40014800

08007fbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6a1b      	ldr	r3, [r3, #32]
 8007fd0:	f023 0201 	bic.w	r2, r3, #1
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f023 0303 	bic.w	r3, r3, #3
 8007ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	68fa      	ldr	r2, [r7, #12]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f023 0302 	bic.w	r3, r3, #2
 8008008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a2c      	ldr	r2, [pc, #176]	@ (80080c8 <TIM_OC1_SetConfig+0x10c>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d00f      	beq.n	800803c <TIM_OC1_SetConfig+0x80>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a2b      	ldr	r2, [pc, #172]	@ (80080cc <TIM_OC1_SetConfig+0x110>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d00b      	beq.n	800803c <TIM_OC1_SetConfig+0x80>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a2a      	ldr	r2, [pc, #168]	@ (80080d0 <TIM_OC1_SetConfig+0x114>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d007      	beq.n	800803c <TIM_OC1_SetConfig+0x80>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a29      	ldr	r2, [pc, #164]	@ (80080d4 <TIM_OC1_SetConfig+0x118>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d003      	beq.n	800803c <TIM_OC1_SetConfig+0x80>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a28      	ldr	r2, [pc, #160]	@ (80080d8 <TIM_OC1_SetConfig+0x11c>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d10c      	bne.n	8008056 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	f023 0308 	bic.w	r3, r3, #8
 8008042:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	697a      	ldr	r2, [r7, #20]
 800804a:	4313      	orrs	r3, r2
 800804c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	f023 0304 	bic.w	r3, r3, #4
 8008054:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a1b      	ldr	r2, [pc, #108]	@ (80080c8 <TIM_OC1_SetConfig+0x10c>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d00f      	beq.n	800807e <TIM_OC1_SetConfig+0xc2>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a1a      	ldr	r2, [pc, #104]	@ (80080cc <TIM_OC1_SetConfig+0x110>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d00b      	beq.n	800807e <TIM_OC1_SetConfig+0xc2>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a19      	ldr	r2, [pc, #100]	@ (80080d0 <TIM_OC1_SetConfig+0x114>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d007      	beq.n	800807e <TIM_OC1_SetConfig+0xc2>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4a18      	ldr	r2, [pc, #96]	@ (80080d4 <TIM_OC1_SetConfig+0x118>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d003      	beq.n	800807e <TIM_OC1_SetConfig+0xc2>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a17      	ldr	r2, [pc, #92]	@ (80080d8 <TIM_OC1_SetConfig+0x11c>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d111      	bne.n	80080a2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800808c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	693a      	ldr	r2, [r7, #16]
 8008094:	4313      	orrs	r3, r2
 8008096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	699b      	ldr	r3, [r3, #24]
 800809c:	693a      	ldr	r2, [r7, #16]
 800809e:	4313      	orrs	r3, r2
 80080a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	693a      	ldr	r2, [r7, #16]
 80080a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	685a      	ldr	r2, [r3, #4]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	621a      	str	r2, [r3, #32]
}
 80080bc:	bf00      	nop
 80080be:	371c      	adds	r7, #28
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr
 80080c8:	40012c00 	.word	0x40012c00
 80080cc:	40013400 	.word	0x40013400
 80080d0:	40014000 	.word	0x40014000
 80080d4:	40014400 	.word	0x40014400
 80080d8:	40014800 	.word	0x40014800

080080dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080dc:	b480      	push	{r7}
 80080de:	b087      	sub	sp, #28
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a1b      	ldr	r3, [r3, #32]
 80080ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a1b      	ldr	r3, [r3, #32]
 80080f0:	f023 0210 	bic.w	r2, r3, #16
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	699b      	ldr	r3, [r3, #24]
 8008102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800810a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800810e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	021b      	lsls	r3, r3, #8
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	4313      	orrs	r3, r2
 8008122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	f023 0320 	bic.w	r3, r3, #32
 800812a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	011b      	lsls	r3, r3, #4
 8008132:	697a      	ldr	r2, [r7, #20]
 8008134:	4313      	orrs	r3, r2
 8008136:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a28      	ldr	r2, [pc, #160]	@ (80081dc <TIM_OC2_SetConfig+0x100>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d003      	beq.n	8008148 <TIM_OC2_SetConfig+0x6c>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a27      	ldr	r2, [pc, #156]	@ (80081e0 <TIM_OC2_SetConfig+0x104>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d10d      	bne.n	8008164 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800814e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	011b      	lsls	r3, r3, #4
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4313      	orrs	r3, r2
 800815a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008162:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a1d      	ldr	r2, [pc, #116]	@ (80081dc <TIM_OC2_SetConfig+0x100>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d00f      	beq.n	800818c <TIM_OC2_SetConfig+0xb0>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a1c      	ldr	r2, [pc, #112]	@ (80081e0 <TIM_OC2_SetConfig+0x104>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d00b      	beq.n	800818c <TIM_OC2_SetConfig+0xb0>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a1b      	ldr	r2, [pc, #108]	@ (80081e4 <TIM_OC2_SetConfig+0x108>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d007      	beq.n	800818c <TIM_OC2_SetConfig+0xb0>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a1a      	ldr	r2, [pc, #104]	@ (80081e8 <TIM_OC2_SetConfig+0x10c>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d003      	beq.n	800818c <TIM_OC2_SetConfig+0xb0>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4a19      	ldr	r2, [pc, #100]	@ (80081ec <TIM_OC2_SetConfig+0x110>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d113      	bne.n	80081b4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008192:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800819a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	695b      	ldr	r3, [r3, #20]
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	693a      	ldr	r2, [r7, #16]
 80081b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	685a      	ldr	r2, [r3, #4]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	697a      	ldr	r2, [r7, #20]
 80081cc:	621a      	str	r2, [r3, #32]
}
 80081ce:	bf00      	nop
 80081d0:	371c      	adds	r7, #28
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	40012c00 	.word	0x40012c00
 80081e0:	40013400 	.word	0x40013400
 80081e4:	40014000 	.word	0x40014000
 80081e8:	40014400 	.word	0x40014400
 80081ec:	40014800 	.word	0x40014800

080081f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b087      	sub	sp, #28
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a1b      	ldr	r3, [r3, #32]
 80081fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6a1b      	ldr	r3, [r3, #32]
 8008204:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	69db      	ldr	r3, [r3, #28]
 8008216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800821e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f023 0303 	bic.w	r3, r3, #3
 800822a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	4313      	orrs	r3, r2
 8008234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800823c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	021b      	lsls	r3, r3, #8
 8008244:	697a      	ldr	r2, [r7, #20]
 8008246:	4313      	orrs	r3, r2
 8008248:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a27      	ldr	r2, [pc, #156]	@ (80082ec <TIM_OC3_SetConfig+0xfc>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d003      	beq.n	800825a <TIM_OC3_SetConfig+0x6a>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a26      	ldr	r2, [pc, #152]	@ (80082f0 <TIM_OC3_SetConfig+0x100>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d10d      	bne.n	8008276 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008260:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	021b      	lsls	r3, r3, #8
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a1c      	ldr	r2, [pc, #112]	@ (80082ec <TIM_OC3_SetConfig+0xfc>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d00f      	beq.n	800829e <TIM_OC3_SetConfig+0xae>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a1b      	ldr	r2, [pc, #108]	@ (80082f0 <TIM_OC3_SetConfig+0x100>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d00b      	beq.n	800829e <TIM_OC3_SetConfig+0xae>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a1a      	ldr	r2, [pc, #104]	@ (80082f4 <TIM_OC3_SetConfig+0x104>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d007      	beq.n	800829e <TIM_OC3_SetConfig+0xae>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a19      	ldr	r2, [pc, #100]	@ (80082f8 <TIM_OC3_SetConfig+0x108>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d003      	beq.n	800829e <TIM_OC3_SetConfig+0xae>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a18      	ldr	r2, [pc, #96]	@ (80082fc <TIM_OC3_SetConfig+0x10c>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d113      	bne.n	80082c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80082ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	011b      	lsls	r3, r3, #4
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	699b      	ldr	r3, [r3, #24]
 80082be:	011b      	lsls	r3, r3, #4
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	693a      	ldr	r2, [r7, #16]
 80082ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	685a      	ldr	r2, [r3, #4]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	621a      	str	r2, [r3, #32]
}
 80082e0:	bf00      	nop
 80082e2:	371c      	adds	r7, #28
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	40012c00 	.word	0x40012c00
 80082f0:	40013400 	.word	0x40013400
 80082f4:	40014000 	.word	0x40014000
 80082f8:	40014400 	.word	0x40014400
 80082fc:	40014800 	.word	0x40014800

08008300 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008300:	b480      	push	{r7}
 8008302:	b087      	sub	sp, #28
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	69db      	ldr	r3, [r3, #28]
 8008326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800832e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800833a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	021b      	lsls	r3, r3, #8
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	4313      	orrs	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800834e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	031b      	lsls	r3, r3, #12
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	4313      	orrs	r3, r2
 800835a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a18      	ldr	r2, [pc, #96]	@ (80083c0 <TIM_OC4_SetConfig+0xc0>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00f      	beq.n	8008384 <TIM_OC4_SetConfig+0x84>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a17      	ldr	r2, [pc, #92]	@ (80083c4 <TIM_OC4_SetConfig+0xc4>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d00b      	beq.n	8008384 <TIM_OC4_SetConfig+0x84>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a16      	ldr	r2, [pc, #88]	@ (80083c8 <TIM_OC4_SetConfig+0xc8>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d007      	beq.n	8008384 <TIM_OC4_SetConfig+0x84>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a15      	ldr	r2, [pc, #84]	@ (80083cc <TIM_OC4_SetConfig+0xcc>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d003      	beq.n	8008384 <TIM_OC4_SetConfig+0x84>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	4a14      	ldr	r2, [pc, #80]	@ (80083d0 <TIM_OC4_SetConfig+0xd0>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d109      	bne.n	8008398 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800838a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	695b      	ldr	r3, [r3, #20]
 8008390:	019b      	lsls	r3, r3, #6
 8008392:	697a      	ldr	r2, [r7, #20]
 8008394:	4313      	orrs	r3, r2
 8008396:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	697a      	ldr	r2, [r7, #20]
 800839c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	685a      	ldr	r2, [r3, #4]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	693a      	ldr	r2, [r7, #16]
 80083b0:	621a      	str	r2, [r3, #32]
}
 80083b2:	bf00      	nop
 80083b4:	371c      	adds	r7, #28
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	40012c00 	.word	0x40012c00
 80083c4:	40013400 	.word	0x40013400
 80083c8:	40014000 	.word	0x40014000
 80083cc:	40014400 	.word	0x40014400
 80083d0:	40014800 	.word	0x40014800

080083d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b087      	sub	sp, #28
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a1b      	ldr	r3, [r3, #32]
 80083e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6a1b      	ldr	r3, [r3, #32]
 80083e8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	4313      	orrs	r3, r2
 8008410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008418:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	041b      	lsls	r3, r3, #16
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	4313      	orrs	r3, r2
 8008424:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a17      	ldr	r2, [pc, #92]	@ (8008488 <TIM_OC5_SetConfig+0xb4>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d00f      	beq.n	800844e <TIM_OC5_SetConfig+0x7a>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a16      	ldr	r2, [pc, #88]	@ (800848c <TIM_OC5_SetConfig+0xb8>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d00b      	beq.n	800844e <TIM_OC5_SetConfig+0x7a>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a15      	ldr	r2, [pc, #84]	@ (8008490 <TIM_OC5_SetConfig+0xbc>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d007      	beq.n	800844e <TIM_OC5_SetConfig+0x7a>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a14      	ldr	r2, [pc, #80]	@ (8008494 <TIM_OC5_SetConfig+0xc0>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d003      	beq.n	800844e <TIM_OC5_SetConfig+0x7a>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a13      	ldr	r2, [pc, #76]	@ (8008498 <TIM_OC5_SetConfig+0xc4>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d109      	bne.n	8008462 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008454:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	695b      	ldr	r3, [r3, #20]
 800845a:	021b      	lsls	r3, r3, #8
 800845c:	697a      	ldr	r2, [r7, #20]
 800845e:	4313      	orrs	r3, r2
 8008460:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	697a      	ldr	r2, [r7, #20]
 8008466:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	621a      	str	r2, [r3, #32]
}
 800847c:	bf00      	nop
 800847e:	371c      	adds	r7, #28
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr
 8008488:	40012c00 	.word	0x40012c00
 800848c:	40013400 	.word	0x40013400
 8008490:	40014000 	.word	0x40014000
 8008494:	40014400 	.word	0x40014400
 8008498:	40014800 	.word	0x40014800

0800849c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800849c:	b480      	push	{r7}
 800849e:	b087      	sub	sp, #28
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a1b      	ldr	r3, [r3, #32]
 80084aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6a1b      	ldr	r3, [r3, #32]
 80084b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	021b      	lsls	r3, r3, #8
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	4313      	orrs	r3, r2
 80084da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80084e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	051b      	lsls	r3, r3, #20
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a18      	ldr	r2, [pc, #96]	@ (8008554 <TIM_OC6_SetConfig+0xb8>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d00f      	beq.n	8008518 <TIM_OC6_SetConfig+0x7c>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a17      	ldr	r2, [pc, #92]	@ (8008558 <TIM_OC6_SetConfig+0xbc>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d00b      	beq.n	8008518 <TIM_OC6_SetConfig+0x7c>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a16      	ldr	r2, [pc, #88]	@ (800855c <TIM_OC6_SetConfig+0xc0>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d007      	beq.n	8008518 <TIM_OC6_SetConfig+0x7c>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a15      	ldr	r2, [pc, #84]	@ (8008560 <TIM_OC6_SetConfig+0xc4>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d003      	beq.n	8008518 <TIM_OC6_SetConfig+0x7c>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a14      	ldr	r2, [pc, #80]	@ (8008564 <TIM_OC6_SetConfig+0xc8>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d109      	bne.n	800852c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800851e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	029b      	lsls	r3, r3, #10
 8008526:	697a      	ldr	r2, [r7, #20]
 8008528:	4313      	orrs	r3, r2
 800852a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	68fa      	ldr	r2, [r7, #12]
 8008536:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	693a      	ldr	r2, [r7, #16]
 8008544:	621a      	str	r2, [r3, #32]
}
 8008546:	bf00      	nop
 8008548:	371c      	adds	r7, #28
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr
 8008552:	bf00      	nop
 8008554:	40012c00 	.word	0x40012c00
 8008558:	40013400 	.word	0x40013400
 800855c:	40014000 	.word	0x40014000
 8008560:	40014400 	.word	0x40014400
 8008564:	40014800 	.word	0x40014800

08008568 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6a1b      	ldr	r3, [r3, #32]
 8008578:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6a1b      	ldr	r3, [r3, #32]
 800857e:	f023 0201 	bic.w	r2, r3, #1
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008592:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	011b      	lsls	r3, r3, #4
 8008598:	693a      	ldr	r2, [r7, #16]
 800859a:	4313      	orrs	r3, r2
 800859c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	f023 030a 	bic.w	r3, r3, #10
 80085a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80085a6:	697a      	ldr	r2, [r7, #20]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	4313      	orrs	r3, r2
 80085ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	693a      	ldr	r2, [r7, #16]
 80085b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	621a      	str	r2, [r3, #32]
}
 80085ba:	bf00      	nop
 80085bc:	371c      	adds	r7, #28
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr

080085c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085c6:	b480      	push	{r7}
 80085c8:	b087      	sub	sp, #28
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	60b9      	str	r1, [r7, #8]
 80085d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6a1b      	ldr	r3, [r3, #32]
 80085d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6a1b      	ldr	r3, [r3, #32]
 80085dc:	f023 0210 	bic.w	r2, r3, #16
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	699b      	ldr	r3, [r3, #24]
 80085e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80085f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	031b      	lsls	r3, r3, #12
 80085f6:	693a      	ldr	r2, [r7, #16]
 80085f8:	4313      	orrs	r3, r2
 80085fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008602:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	011b      	lsls	r3, r3, #4
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	4313      	orrs	r3, r2
 800860c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	693a      	ldr	r2, [r7, #16]
 8008612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	697a      	ldr	r2, [r7, #20]
 8008618:	621a      	str	r2, [r3, #32]
}
 800861a:	bf00      	nop
 800861c:	371c      	adds	r7, #28
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008626:	b480      	push	{r7}
 8008628:	b085      	sub	sp, #20
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
 800862e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800863c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	4313      	orrs	r3, r2
 8008644:	f043 0307 	orr.w	r3, r3, #7
 8008648:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	609a      	str	r2, [r3, #8]
}
 8008650:	bf00      	nop
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
 8008668:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008676:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	021a      	lsls	r2, r3, #8
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	431a      	orrs	r2, r3
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	4313      	orrs	r3, r2
 8008684:	697a      	ldr	r2, [r7, #20]
 8008686:	4313      	orrs	r3, r2
 8008688:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	609a      	str	r2, [r3, #8]
}
 8008690:	bf00      	nop
 8008692:	371c      	adds	r7, #28
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800869c:	b480      	push	{r7}
 800869e:	b087      	sub	sp, #28
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	f003 031f 	and.w	r3, r3, #31
 80086ae:	2201      	movs	r2, #1
 80086b0:	fa02 f303 	lsl.w	r3, r2, r3
 80086b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	6a1a      	ldr	r2, [r3, #32]
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	43db      	mvns	r3, r3
 80086be:	401a      	ands	r2, r3
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6a1a      	ldr	r2, [r3, #32]
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f003 031f 	and.w	r3, r3, #31
 80086ce:	6879      	ldr	r1, [r7, #4]
 80086d0:	fa01 f303 	lsl.w	r3, r1, r3
 80086d4:	431a      	orrs	r2, r3
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	621a      	str	r2, [r3, #32]
}
 80086da:	bf00      	nop
 80086dc:	371c      	adds	r7, #28
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr
	...

080086e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d101      	bne.n	8008700 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086fc:	2302      	movs	r3, #2
 80086fe:	e068      	b.n	80087d2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2202      	movs	r2, #2
 800870c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a2e      	ldr	r2, [pc, #184]	@ (80087e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d004      	beq.n	8008734 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a2d      	ldr	r2, [pc, #180]	@ (80087e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d108      	bne.n	8008746 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800873a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	68fa      	ldr	r2, [r7, #12]
 8008742:	4313      	orrs	r3, r2
 8008744:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800874c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68fa      	ldr	r2, [r7, #12]
 8008754:	4313      	orrs	r3, r2
 8008756:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a1e      	ldr	r2, [pc, #120]	@ (80087e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d01d      	beq.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008772:	d018      	beq.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a1b      	ldr	r2, [pc, #108]	@ (80087e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d013      	beq.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a1a      	ldr	r2, [pc, #104]	@ (80087ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d00e      	beq.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a18      	ldr	r2, [pc, #96]	@ (80087f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d009      	beq.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a13      	ldr	r2, [pc, #76]	@ (80087e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d004      	beq.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a14      	ldr	r2, [pc, #80]	@ (80087f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d10c      	bne.n	80087c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	68ba      	ldr	r2, [r7, #8]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3714      	adds	r7, #20
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr
 80087de:	bf00      	nop
 80087e0:	40012c00 	.word	0x40012c00
 80087e4:	40013400 	.word	0x40013400
 80087e8:	40000400 	.word	0x40000400
 80087ec:	40000800 	.word	0x40000800
 80087f0:	40000c00 	.word	0x40000c00
 80087f4:	40014000 	.word	0x40014000

080087f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e040      	b.n	800888c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800880e:	2b00      	cmp	r3, #0
 8008810:	d106      	bne.n	8008820 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7f9 fc70 	bl	8002100 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2224      	movs	r2, #36	@ 0x24
 8008824:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f022 0201 	bic.w	r2, r2, #1
 8008834:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883a:	2b00      	cmp	r3, #0
 800883c:	d002      	beq.n	8008844 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 fedc 	bl	80095fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fc21 	bl	800908c <UART_SetConfig>
 800884a:	4603      	mov	r3, r0
 800884c:	2b01      	cmp	r3, #1
 800884e:	d101      	bne.n	8008854 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e01b      	b.n	800888c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685a      	ldr	r2, [r3, #4]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008862:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	689a      	ldr	r2, [r3, #8]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008872:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f042 0201 	orr.w	r2, r2, #1
 8008882:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 ff5b 	bl	8009740 <UART_CheckIdleState>
 800888a:	4603      	mov	r3, r0
}
 800888c:	4618      	mov	r0, r3
 800888e:	3708      	adds	r7, #8
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08a      	sub	sp, #40	@ 0x28
 8008898:	af02      	add	r7, sp, #8
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	603b      	str	r3, [r7, #0]
 80088a0:	4613      	mov	r3, r2
 80088a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088a8:	2b20      	cmp	r3, #32
 80088aa:	d177      	bne.n	800899c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d002      	beq.n	80088b8 <HAL_UART_Transmit+0x24>
 80088b2:	88fb      	ldrh	r3, [r7, #6]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d101      	bne.n	80088bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80088b8:	2301      	movs	r3, #1
 80088ba:	e070      	b.n	800899e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2200      	movs	r2, #0
 80088c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2221      	movs	r2, #33	@ 0x21
 80088c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088ca:	f7fa fb95 	bl	8002ff8 <HAL_GetTick>
 80088ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	88fa      	ldrh	r2, [r7, #6]
 80088d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	88fa      	ldrh	r2, [r7, #6]
 80088dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088e8:	d108      	bne.n	80088fc <HAL_UART_Transmit+0x68>
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d104      	bne.n	80088fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80088f2:	2300      	movs	r3, #0
 80088f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	61bb      	str	r3, [r7, #24]
 80088fa:	e003      	b.n	8008904 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008900:	2300      	movs	r3, #0
 8008902:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008904:	e02f      	b.n	8008966 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	2200      	movs	r2, #0
 800890e:	2180      	movs	r1, #128	@ 0x80
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f000 ffbd 	bl	8009890 <UART_WaitOnFlagUntilTimeout>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d004      	beq.n	8008926 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2220      	movs	r2, #32
 8008920:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008922:	2303      	movs	r3, #3
 8008924:	e03b      	b.n	800899e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10b      	bne.n	8008944 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	881a      	ldrh	r2, [r3, #0]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008938:	b292      	uxth	r2, r2
 800893a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	3302      	adds	r3, #2
 8008940:	61bb      	str	r3, [r7, #24]
 8008942:	e007      	b.n	8008954 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	781a      	ldrb	r2, [r3, #0]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800894e:	69fb      	ldr	r3, [r7, #28]
 8008950:	3301      	adds	r3, #1
 8008952:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800895a:	b29b      	uxth	r3, r3
 800895c:	3b01      	subs	r3, #1
 800895e:	b29a      	uxth	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800896c:	b29b      	uxth	r3, r3
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1c9      	bne.n	8008906 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	9300      	str	r3, [sp, #0]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	2200      	movs	r2, #0
 800897a:	2140      	movs	r1, #64	@ 0x40
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f000 ff87 	bl	8009890 <UART_WaitOnFlagUntilTimeout>
 8008982:	4603      	mov	r3, r0
 8008984:	2b00      	cmp	r3, #0
 8008986:	d004      	beq.n	8008992 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2220      	movs	r2, #32
 800898c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800898e:	2303      	movs	r3, #3
 8008990:	e005      	b.n	800899e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2220      	movs	r2, #32
 8008996:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008998:	2300      	movs	r3, #0
 800899a:	e000      	b.n	800899e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800899c:	2302      	movs	r3, #2
  }
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3720      	adds	r7, #32
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
	...

080089a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b08a      	sub	sp, #40	@ 0x28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	4613      	mov	r3, r2
 80089b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089bc:	2b20      	cmp	r3, #32
 80089be:	d137      	bne.n	8008a30 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d002      	beq.n	80089cc <HAL_UART_Receive_IT+0x24>
 80089c6:	88fb      	ldrh	r3, [r7, #6]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d101      	bne.n	80089d0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e030      	b.n	8008a32 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a18      	ldr	r2, [pc, #96]	@ (8008a3c <HAL_UART_Receive_IT+0x94>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d01f      	beq.n	8008a20 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d018      	beq.n	8008a20 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	e853 3f00 	ldrex	r3, [r3]
 80089fa:	613b      	str	r3, [r7, #16]
   return(result);
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	461a      	mov	r2, r3
 8008a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0c:	623b      	str	r3, [r7, #32]
 8008a0e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a10:	69f9      	ldr	r1, [r7, #28]
 8008a12:	6a3a      	ldr	r2, [r7, #32]
 8008a14:	e841 2300 	strex	r3, r2, [r1]
 8008a18:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1e6      	bne.n	80089ee <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a20:	88fb      	ldrh	r3, [r7, #6]
 8008a22:	461a      	mov	r2, r3
 8008a24:	68b9      	ldr	r1, [r7, #8]
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f000 ffa0 	bl	800996c <UART_Start_Receive_IT>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	e000      	b.n	8008a32 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008a30:	2302      	movs	r3, #2
  }
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3728      	adds	r7, #40	@ 0x28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	40008000 	.word	0x40008000

08008a40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b0ba      	sub	sp, #232	@ 0xe8
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	69db      	ldr	r3, [r3, #28]
 8008a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a66:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008a6a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008a6e:	4013      	ands	r3, r2
 8008a70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008a74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d115      	bne.n	8008aa8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a80:	f003 0320 	and.w	r3, r3, #32
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00f      	beq.n	8008aa8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a8c:	f003 0320 	and.w	r3, r3, #32
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d009      	beq.n	8008aa8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f000 82ca 	beq.w	8009032 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	4798      	blx	r3
      }
      return;
 8008aa6:	e2c4      	b.n	8009032 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008aa8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	f000 8117 	beq.w	8008ce0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d106      	bne.n	8008acc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008abe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008ac2:	4b85      	ldr	r3, [pc, #532]	@ (8008cd8 <HAL_UART_IRQHandler+0x298>)
 8008ac4:	4013      	ands	r3, r2
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 810a 	beq.w	8008ce0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ad0:	f003 0301 	and.w	r3, r3, #1
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d011      	beq.n	8008afc <HAL_UART_IRQHandler+0xbc>
 8008ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00b      	beq.n	8008afc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2201      	movs	r2, #1
 8008aea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008af2:	f043 0201 	orr.w	r2, r3, #1
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b00:	f003 0302 	and.w	r3, r3, #2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d011      	beq.n	8008b2c <HAL_UART_IRQHandler+0xec>
 8008b08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b0c:	f003 0301 	and.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00b      	beq.n	8008b2c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	2202      	movs	r2, #2
 8008b1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b22:	f043 0204 	orr.w	r2, r3, #4
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b30:	f003 0304 	and.w	r3, r3, #4
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d011      	beq.n	8008b5c <HAL_UART_IRQHandler+0x11c>
 8008b38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b3c:	f003 0301 	and.w	r3, r3, #1
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00b      	beq.n	8008b5c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2204      	movs	r2, #4
 8008b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b52:	f043 0202 	orr.w	r2, r3, #2
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b60:	f003 0308 	and.w	r3, r3, #8
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d017      	beq.n	8008b98 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b6c:	f003 0320 	and.w	r3, r3, #32
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d105      	bne.n	8008b80 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008b74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b78:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00b      	beq.n	8008b98 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2208      	movs	r2, #8
 8008b86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b8e:	f043 0208 	orr.w	r2, r3, #8
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d012      	beq.n	8008bca <HAL_UART_IRQHandler+0x18a>
 8008ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ba8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00c      	beq.n	8008bca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bb8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bc0:	f043 0220 	orr.w	r2, r3, #32
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	f000 8230 	beq.w	8009036 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bda:	f003 0320 	and.w	r3, r3, #32
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00d      	beq.n	8008bfe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008be6:	f003 0320 	and.w	r3, r3, #32
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d007      	beq.n	8008bfe <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d003      	beq.n	8008bfe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c12:	2b40      	cmp	r3, #64	@ 0x40
 8008c14:	d005      	beq.n	8008c22 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c1a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d04f      	beq.n	8008cc2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 ff68 	bl	8009af8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c32:	2b40      	cmp	r3, #64	@ 0x40
 8008c34:	d141      	bne.n	8008cba <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3308      	adds	r3, #8
 8008c3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c44:	e853 3f00 	ldrex	r3, [r3]
 8008c48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	3308      	adds	r3, #8
 8008c5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c72:	e841 2300 	strex	r3, r2, [r1]
 8008c76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1d9      	bne.n	8008c36 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d013      	beq.n	8008cb2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c8e:	4a13      	ldr	r2, [pc, #76]	@ (8008cdc <HAL_UART_IRQHandler+0x29c>)
 8008c90:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c96:	4618      	mov	r0, r3
 8008c98:	f7fb fe6e 	bl	8004978 <HAL_DMA_Abort_IT>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d017      	beq.n	8008cd2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008cac:	4610      	mov	r0, r2
 8008cae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cb0:	e00f      	b.n	8008cd2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 f9d4 	bl	8009060 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cb8:	e00b      	b.n	8008cd2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 f9d0 	bl	8009060 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cc0:	e007      	b.n	8008cd2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 f9cc 	bl	8009060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008cd0:	e1b1      	b.n	8009036 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cd2:	bf00      	nop
    return;
 8008cd4:	e1af      	b.n	8009036 <HAL_UART_IRQHandler+0x5f6>
 8008cd6:	bf00      	nop
 8008cd8:	04000120 	.word	0x04000120
 8008cdc:	08009bc1 	.word	0x08009bc1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	f040 816a 	bne.w	8008fbe <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cee:	f003 0310 	and.w	r3, r3, #16
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f000 8163 	beq.w	8008fbe <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cfc:	f003 0310 	and.w	r3, r3, #16
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 815c 	beq.w	8008fbe <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	2210      	movs	r2, #16
 8008d0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d18:	2b40      	cmp	r3, #64	@ 0x40
 8008d1a:	f040 80d4 	bne.w	8008ec6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d2a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f000 80ad 	beq.w	8008e8e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	f080 80a5 	bcs.w	8008e8e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d4a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 0320 	and.w	r3, r3, #32
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f040 8086 	bne.w	8008e6c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d6c:	e853 3f00 	ldrex	r3, [r3]
 8008d70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	461a      	mov	r2, r3
 8008d86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d8e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d9a:	e841 2300 	strex	r3, r2, [r1]
 8008d9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008da2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1da      	bne.n	8008d60 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	3308      	adds	r3, #8
 8008db0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008db4:	e853 3f00 	ldrex	r3, [r3]
 8008db8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008dba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dbc:	f023 0301 	bic.w	r3, r3, #1
 8008dc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	3308      	adds	r3, #8
 8008dca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008dce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008dd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008dd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008de0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1e1      	bne.n	8008daa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	3308      	adds	r3, #8
 8008dec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008df0:	e853 3f00 	ldrex	r3, [r3]
 8008df4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008df6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008df8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	3308      	adds	r3, #8
 8008e06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008e0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e12:	e841 2300 	strex	r3, r2, [r1]
 8008e16:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1e3      	bne.n	8008de6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2220      	movs	r2, #32
 8008e22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e34:	e853 3f00 	ldrex	r3, [r3]
 8008e38:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e3c:	f023 0310 	bic.w	r3, r3, #16
 8008e40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	461a      	mov	r2, r3
 8008e4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e56:	e841 2300 	strex	r3, r2, [r1]
 8008e5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1e4      	bne.n	8008e2c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7fb fd48 	bl	80048fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2202      	movs	r2, #2
 8008e70:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	1ad3      	subs	r3, r2, r3
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	4619      	mov	r1, r3
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f8f4 	bl	8009074 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e8c:	e0d5      	b.n	800903a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	f040 80ce 	bne.w	800903a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f003 0320 	and.w	r3, r3, #32
 8008eaa:	2b20      	cmp	r3, #32
 8008eac:	f040 80c5 	bne.w	800903a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ebc:	4619      	mov	r1, r3
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 f8d8 	bl	8009074 <HAL_UARTEx_RxEventCallback>
      return;
 8008ec4:	e0b9      	b.n	800903a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	1ad3      	subs	r3, r2, r3
 8008ed6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f000 80ab 	beq.w	800903e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008ee8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	f000 80a6 	beq.w	800903e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008efa:	e853 3f00 	ldrex	r3, [r3]
 8008efe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f1c:	e841 2300 	strex	r3, r2, [r1]
 8008f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1e4      	bne.n	8008ef2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	3308      	adds	r3, #8
 8008f2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f32:	e853 3f00 	ldrex	r3, [r3]
 8008f36:	623b      	str	r3, [r7, #32]
   return(result);
 8008f38:	6a3b      	ldr	r3, [r7, #32]
 8008f3a:	f023 0301 	bic.w	r3, r3, #1
 8008f3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	3308      	adds	r3, #8
 8008f48:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f4c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f54:	e841 2300 	strex	r3, r2, [r1]
 8008f58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1e3      	bne.n	8008f28 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2220      	movs	r2, #32
 8008f64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	e853 3f00 	ldrex	r3, [r3]
 8008f80:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f023 0310 	bic.w	r3, r3, #16
 8008f88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	461a      	mov	r2, r3
 8008f92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008f96:	61fb      	str	r3, [r7, #28]
 8008f98:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9a:	69b9      	ldr	r1, [r7, #24]
 8008f9c:	69fa      	ldr	r2, [r7, #28]
 8008f9e:	e841 2300 	strex	r3, r2, [r1]
 8008fa2:	617b      	str	r3, [r7, #20]
   return(result);
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d1e4      	bne.n	8008f74 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2202      	movs	r2, #2
 8008fae:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 f85c 	bl	8009074 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008fbc:	e03f      	b.n	800903e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00e      	beq.n	8008fe8 <HAL_UART_IRQHandler+0x5a8>
 8008fca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d008      	beq.n	8008fe8 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008fde:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 ffe9 	bl	8009fb8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fe6:	e02d      	b.n	8009044 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00e      	beq.n	8009012 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d008      	beq.n	8009012 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009004:	2b00      	cmp	r3, #0
 8009006:	d01c      	beq.n	8009042 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	4798      	blx	r3
    }
    return;
 8009010:	e017      	b.n	8009042 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800901a:	2b00      	cmp	r3, #0
 800901c:	d012      	beq.n	8009044 <HAL_UART_IRQHandler+0x604>
 800901e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009026:	2b00      	cmp	r3, #0
 8009028:	d00c      	beq.n	8009044 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fdde 	bl	8009bec <UART_EndTransmit_IT>
    return;
 8009030:	e008      	b.n	8009044 <HAL_UART_IRQHandler+0x604>
      return;
 8009032:	bf00      	nop
 8009034:	e006      	b.n	8009044 <HAL_UART_IRQHandler+0x604>
    return;
 8009036:	bf00      	nop
 8009038:	e004      	b.n	8009044 <HAL_UART_IRQHandler+0x604>
      return;
 800903a:	bf00      	nop
 800903c:	e002      	b.n	8009044 <HAL_UART_IRQHandler+0x604>
      return;
 800903e:	bf00      	nop
 8009040:	e000      	b.n	8009044 <HAL_UART_IRQHandler+0x604>
    return;
 8009042:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009044:	37e8      	adds	r7, #232	@ 0xe8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop

0800904c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009054:	bf00      	nop
 8009056:	370c      	adds	r7, #12
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009068:	bf00      	nop
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800908c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009090:	b08a      	sub	sp, #40	@ 0x28
 8009092:	af00      	add	r7, sp, #0
 8009094:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009096:	2300      	movs	r3, #0
 8009098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	689a      	ldr	r2, [r3, #8]
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	431a      	orrs	r2, r3
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	695b      	ldr	r3, [r3, #20]
 80090aa:	431a      	orrs	r2, r3
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	69db      	ldr	r3, [r3, #28]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	4ba4      	ldr	r3, [pc, #656]	@ (800934c <UART_SetConfig+0x2c0>)
 80090bc:	4013      	ands	r3, r2
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	6812      	ldr	r2, [r2, #0]
 80090c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80090c4:	430b      	orrs	r3, r1
 80090c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	68da      	ldr	r2, [r3, #12]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	430a      	orrs	r2, r1
 80090dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	699b      	ldr	r3, [r3, #24]
 80090e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a99      	ldr	r2, [pc, #612]	@ (8009350 <UART_SetConfig+0x2c4>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d004      	beq.n	80090f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6a1b      	ldr	r3, [r3, #32]
 80090f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090f4:	4313      	orrs	r3, r2
 80090f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009108:	430a      	orrs	r2, r1
 800910a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a90      	ldr	r2, [pc, #576]	@ (8009354 <UART_SetConfig+0x2c8>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d126      	bne.n	8009164 <UART_SetConfig+0xd8>
 8009116:	4b90      	ldr	r3, [pc, #576]	@ (8009358 <UART_SetConfig+0x2cc>)
 8009118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800911c:	f003 0303 	and.w	r3, r3, #3
 8009120:	2b03      	cmp	r3, #3
 8009122:	d81b      	bhi.n	800915c <UART_SetConfig+0xd0>
 8009124:	a201      	add	r2, pc, #4	@ (adr r2, 800912c <UART_SetConfig+0xa0>)
 8009126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912a:	bf00      	nop
 800912c:	0800913d 	.word	0x0800913d
 8009130:	0800914d 	.word	0x0800914d
 8009134:	08009145 	.word	0x08009145
 8009138:	08009155 	.word	0x08009155
 800913c:	2301      	movs	r3, #1
 800913e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009142:	e116      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009144:	2302      	movs	r3, #2
 8009146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800914a:	e112      	b.n	8009372 <UART_SetConfig+0x2e6>
 800914c:	2304      	movs	r3, #4
 800914e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009152:	e10e      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009154:	2308      	movs	r3, #8
 8009156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800915a:	e10a      	b.n	8009372 <UART_SetConfig+0x2e6>
 800915c:	2310      	movs	r3, #16
 800915e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009162:	e106      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a7c      	ldr	r2, [pc, #496]	@ (800935c <UART_SetConfig+0x2d0>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d138      	bne.n	80091e0 <UART_SetConfig+0x154>
 800916e:	4b7a      	ldr	r3, [pc, #488]	@ (8009358 <UART_SetConfig+0x2cc>)
 8009170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009174:	f003 030c 	and.w	r3, r3, #12
 8009178:	2b0c      	cmp	r3, #12
 800917a:	d82d      	bhi.n	80091d8 <UART_SetConfig+0x14c>
 800917c:	a201      	add	r2, pc, #4	@ (adr r2, 8009184 <UART_SetConfig+0xf8>)
 800917e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009182:	bf00      	nop
 8009184:	080091b9 	.word	0x080091b9
 8009188:	080091d9 	.word	0x080091d9
 800918c:	080091d9 	.word	0x080091d9
 8009190:	080091d9 	.word	0x080091d9
 8009194:	080091c9 	.word	0x080091c9
 8009198:	080091d9 	.word	0x080091d9
 800919c:	080091d9 	.word	0x080091d9
 80091a0:	080091d9 	.word	0x080091d9
 80091a4:	080091c1 	.word	0x080091c1
 80091a8:	080091d9 	.word	0x080091d9
 80091ac:	080091d9 	.word	0x080091d9
 80091b0:	080091d9 	.word	0x080091d9
 80091b4:	080091d1 	.word	0x080091d1
 80091b8:	2300      	movs	r3, #0
 80091ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091be:	e0d8      	b.n	8009372 <UART_SetConfig+0x2e6>
 80091c0:	2302      	movs	r3, #2
 80091c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091c6:	e0d4      	b.n	8009372 <UART_SetConfig+0x2e6>
 80091c8:	2304      	movs	r3, #4
 80091ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091ce:	e0d0      	b.n	8009372 <UART_SetConfig+0x2e6>
 80091d0:	2308      	movs	r3, #8
 80091d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091d6:	e0cc      	b.n	8009372 <UART_SetConfig+0x2e6>
 80091d8:	2310      	movs	r3, #16
 80091da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091de:	e0c8      	b.n	8009372 <UART_SetConfig+0x2e6>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a5e      	ldr	r2, [pc, #376]	@ (8009360 <UART_SetConfig+0x2d4>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d125      	bne.n	8009236 <UART_SetConfig+0x1aa>
 80091ea:	4b5b      	ldr	r3, [pc, #364]	@ (8009358 <UART_SetConfig+0x2cc>)
 80091ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80091f4:	2b30      	cmp	r3, #48	@ 0x30
 80091f6:	d016      	beq.n	8009226 <UART_SetConfig+0x19a>
 80091f8:	2b30      	cmp	r3, #48	@ 0x30
 80091fa:	d818      	bhi.n	800922e <UART_SetConfig+0x1a2>
 80091fc:	2b20      	cmp	r3, #32
 80091fe:	d00a      	beq.n	8009216 <UART_SetConfig+0x18a>
 8009200:	2b20      	cmp	r3, #32
 8009202:	d814      	bhi.n	800922e <UART_SetConfig+0x1a2>
 8009204:	2b00      	cmp	r3, #0
 8009206:	d002      	beq.n	800920e <UART_SetConfig+0x182>
 8009208:	2b10      	cmp	r3, #16
 800920a:	d008      	beq.n	800921e <UART_SetConfig+0x192>
 800920c:	e00f      	b.n	800922e <UART_SetConfig+0x1a2>
 800920e:	2300      	movs	r3, #0
 8009210:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009214:	e0ad      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009216:	2302      	movs	r3, #2
 8009218:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800921c:	e0a9      	b.n	8009372 <UART_SetConfig+0x2e6>
 800921e:	2304      	movs	r3, #4
 8009220:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009224:	e0a5      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009226:	2308      	movs	r3, #8
 8009228:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800922c:	e0a1      	b.n	8009372 <UART_SetConfig+0x2e6>
 800922e:	2310      	movs	r3, #16
 8009230:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009234:	e09d      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a4a      	ldr	r2, [pc, #296]	@ (8009364 <UART_SetConfig+0x2d8>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d125      	bne.n	800928c <UART_SetConfig+0x200>
 8009240:	4b45      	ldr	r3, [pc, #276]	@ (8009358 <UART_SetConfig+0x2cc>)
 8009242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009246:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800924a:	2bc0      	cmp	r3, #192	@ 0xc0
 800924c:	d016      	beq.n	800927c <UART_SetConfig+0x1f0>
 800924e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009250:	d818      	bhi.n	8009284 <UART_SetConfig+0x1f8>
 8009252:	2b80      	cmp	r3, #128	@ 0x80
 8009254:	d00a      	beq.n	800926c <UART_SetConfig+0x1e0>
 8009256:	2b80      	cmp	r3, #128	@ 0x80
 8009258:	d814      	bhi.n	8009284 <UART_SetConfig+0x1f8>
 800925a:	2b00      	cmp	r3, #0
 800925c:	d002      	beq.n	8009264 <UART_SetConfig+0x1d8>
 800925e:	2b40      	cmp	r3, #64	@ 0x40
 8009260:	d008      	beq.n	8009274 <UART_SetConfig+0x1e8>
 8009262:	e00f      	b.n	8009284 <UART_SetConfig+0x1f8>
 8009264:	2300      	movs	r3, #0
 8009266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800926a:	e082      	b.n	8009372 <UART_SetConfig+0x2e6>
 800926c:	2302      	movs	r3, #2
 800926e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009272:	e07e      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009274:	2304      	movs	r3, #4
 8009276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800927a:	e07a      	b.n	8009372 <UART_SetConfig+0x2e6>
 800927c:	2308      	movs	r3, #8
 800927e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009282:	e076      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009284:	2310      	movs	r3, #16
 8009286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800928a:	e072      	b.n	8009372 <UART_SetConfig+0x2e6>
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a35      	ldr	r2, [pc, #212]	@ (8009368 <UART_SetConfig+0x2dc>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d12a      	bne.n	80092ec <UART_SetConfig+0x260>
 8009296:	4b30      	ldr	r3, [pc, #192]	@ (8009358 <UART_SetConfig+0x2cc>)
 8009298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800929c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092a4:	d01a      	beq.n	80092dc <UART_SetConfig+0x250>
 80092a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092aa:	d81b      	bhi.n	80092e4 <UART_SetConfig+0x258>
 80092ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092b0:	d00c      	beq.n	80092cc <UART_SetConfig+0x240>
 80092b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092b6:	d815      	bhi.n	80092e4 <UART_SetConfig+0x258>
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d003      	beq.n	80092c4 <UART_SetConfig+0x238>
 80092bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092c0:	d008      	beq.n	80092d4 <UART_SetConfig+0x248>
 80092c2:	e00f      	b.n	80092e4 <UART_SetConfig+0x258>
 80092c4:	2300      	movs	r3, #0
 80092c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092ca:	e052      	b.n	8009372 <UART_SetConfig+0x2e6>
 80092cc:	2302      	movs	r3, #2
 80092ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092d2:	e04e      	b.n	8009372 <UART_SetConfig+0x2e6>
 80092d4:	2304      	movs	r3, #4
 80092d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092da:	e04a      	b.n	8009372 <UART_SetConfig+0x2e6>
 80092dc:	2308      	movs	r3, #8
 80092de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092e2:	e046      	b.n	8009372 <UART_SetConfig+0x2e6>
 80092e4:	2310      	movs	r3, #16
 80092e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092ea:	e042      	b.n	8009372 <UART_SetConfig+0x2e6>
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a17      	ldr	r2, [pc, #92]	@ (8009350 <UART_SetConfig+0x2c4>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d13a      	bne.n	800936c <UART_SetConfig+0x2e0>
 80092f6:	4b18      	ldr	r3, [pc, #96]	@ (8009358 <UART_SetConfig+0x2cc>)
 80092f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009300:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009304:	d01a      	beq.n	800933c <UART_SetConfig+0x2b0>
 8009306:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800930a:	d81b      	bhi.n	8009344 <UART_SetConfig+0x2b8>
 800930c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009310:	d00c      	beq.n	800932c <UART_SetConfig+0x2a0>
 8009312:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009316:	d815      	bhi.n	8009344 <UART_SetConfig+0x2b8>
 8009318:	2b00      	cmp	r3, #0
 800931a:	d003      	beq.n	8009324 <UART_SetConfig+0x298>
 800931c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009320:	d008      	beq.n	8009334 <UART_SetConfig+0x2a8>
 8009322:	e00f      	b.n	8009344 <UART_SetConfig+0x2b8>
 8009324:	2300      	movs	r3, #0
 8009326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800932a:	e022      	b.n	8009372 <UART_SetConfig+0x2e6>
 800932c:	2302      	movs	r3, #2
 800932e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009332:	e01e      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009334:	2304      	movs	r3, #4
 8009336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800933a:	e01a      	b.n	8009372 <UART_SetConfig+0x2e6>
 800933c:	2308      	movs	r3, #8
 800933e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009342:	e016      	b.n	8009372 <UART_SetConfig+0x2e6>
 8009344:	2310      	movs	r3, #16
 8009346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800934a:	e012      	b.n	8009372 <UART_SetConfig+0x2e6>
 800934c:	efff69f3 	.word	0xefff69f3
 8009350:	40008000 	.word	0x40008000
 8009354:	40013800 	.word	0x40013800
 8009358:	40021000 	.word	0x40021000
 800935c:	40004400 	.word	0x40004400
 8009360:	40004800 	.word	0x40004800
 8009364:	40004c00 	.word	0x40004c00
 8009368:	40005000 	.word	0x40005000
 800936c:	2310      	movs	r3, #16
 800936e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a9f      	ldr	r2, [pc, #636]	@ (80095f4 <UART_SetConfig+0x568>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d17a      	bne.n	8009472 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800937c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009380:	2b08      	cmp	r3, #8
 8009382:	d824      	bhi.n	80093ce <UART_SetConfig+0x342>
 8009384:	a201      	add	r2, pc, #4	@ (adr r2, 800938c <UART_SetConfig+0x300>)
 8009386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800938a:	bf00      	nop
 800938c:	080093b1 	.word	0x080093b1
 8009390:	080093cf 	.word	0x080093cf
 8009394:	080093b9 	.word	0x080093b9
 8009398:	080093cf 	.word	0x080093cf
 800939c:	080093bf 	.word	0x080093bf
 80093a0:	080093cf 	.word	0x080093cf
 80093a4:	080093cf 	.word	0x080093cf
 80093a8:	080093cf 	.word	0x080093cf
 80093ac:	080093c7 	.word	0x080093c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093b0:	f7fd f984 	bl	80066bc <HAL_RCC_GetPCLK1Freq>
 80093b4:	61f8      	str	r0, [r7, #28]
        break;
 80093b6:	e010      	b.n	80093da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093b8:	4b8f      	ldr	r3, [pc, #572]	@ (80095f8 <UART_SetConfig+0x56c>)
 80093ba:	61fb      	str	r3, [r7, #28]
        break;
 80093bc:	e00d      	b.n	80093da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093be:	f7fd f8e5 	bl	800658c <HAL_RCC_GetSysClockFreq>
 80093c2:	61f8      	str	r0, [r7, #28]
        break;
 80093c4:	e009      	b.n	80093da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093ca:	61fb      	str	r3, [r7, #28]
        break;
 80093cc:	e005      	b.n	80093da <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80093d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80093da:	69fb      	ldr	r3, [r7, #28]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f000 80fb 	beq.w	80095d8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	4613      	mov	r3, r2
 80093e8:	005b      	lsls	r3, r3, #1
 80093ea:	4413      	add	r3, r2
 80093ec:	69fa      	ldr	r2, [r7, #28]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d305      	bcc.n	80093fe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80093f8:	69fa      	ldr	r2, [r7, #28]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d903      	bls.n	8009406 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80093fe:	2301      	movs	r3, #1
 8009400:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009404:	e0e8      	b.n	80095d8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	2200      	movs	r2, #0
 800940a:	461c      	mov	r4, r3
 800940c:	4615      	mov	r5, r2
 800940e:	f04f 0200 	mov.w	r2, #0
 8009412:	f04f 0300 	mov.w	r3, #0
 8009416:	022b      	lsls	r3, r5, #8
 8009418:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800941c:	0222      	lsls	r2, r4, #8
 800941e:	68f9      	ldr	r1, [r7, #12]
 8009420:	6849      	ldr	r1, [r1, #4]
 8009422:	0849      	lsrs	r1, r1, #1
 8009424:	2000      	movs	r0, #0
 8009426:	4688      	mov	r8, r1
 8009428:	4681      	mov	r9, r0
 800942a:	eb12 0a08 	adds.w	sl, r2, r8
 800942e:	eb43 0b09 	adc.w	fp, r3, r9
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	603b      	str	r3, [r7, #0]
 800943a:	607a      	str	r2, [r7, #4]
 800943c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009440:	4650      	mov	r0, sl
 8009442:	4659      	mov	r1, fp
 8009444:	f7f7 fbc0 	bl	8000bc8 <__aeabi_uldivmod>
 8009448:	4602      	mov	r2, r0
 800944a:	460b      	mov	r3, r1
 800944c:	4613      	mov	r3, r2
 800944e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009456:	d308      	bcc.n	800946a <UART_SetConfig+0x3de>
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800945e:	d204      	bcs.n	800946a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	69ba      	ldr	r2, [r7, #24]
 8009466:	60da      	str	r2, [r3, #12]
 8009468:	e0b6      	b.n	80095d8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009470:	e0b2      	b.n	80095d8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	69db      	ldr	r3, [r3, #28]
 8009476:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800947a:	d15e      	bne.n	800953a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800947c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009480:	2b08      	cmp	r3, #8
 8009482:	d828      	bhi.n	80094d6 <UART_SetConfig+0x44a>
 8009484:	a201      	add	r2, pc, #4	@ (adr r2, 800948c <UART_SetConfig+0x400>)
 8009486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948a:	bf00      	nop
 800948c:	080094b1 	.word	0x080094b1
 8009490:	080094b9 	.word	0x080094b9
 8009494:	080094c1 	.word	0x080094c1
 8009498:	080094d7 	.word	0x080094d7
 800949c:	080094c7 	.word	0x080094c7
 80094a0:	080094d7 	.word	0x080094d7
 80094a4:	080094d7 	.word	0x080094d7
 80094a8:	080094d7 	.word	0x080094d7
 80094ac:	080094cf 	.word	0x080094cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094b0:	f7fd f904 	bl	80066bc <HAL_RCC_GetPCLK1Freq>
 80094b4:	61f8      	str	r0, [r7, #28]
        break;
 80094b6:	e014      	b.n	80094e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094b8:	f7fd f916 	bl	80066e8 <HAL_RCC_GetPCLK2Freq>
 80094bc:	61f8      	str	r0, [r7, #28]
        break;
 80094be:	e010      	b.n	80094e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094c0:	4b4d      	ldr	r3, [pc, #308]	@ (80095f8 <UART_SetConfig+0x56c>)
 80094c2:	61fb      	str	r3, [r7, #28]
        break;
 80094c4:	e00d      	b.n	80094e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094c6:	f7fd f861 	bl	800658c <HAL_RCC_GetSysClockFreq>
 80094ca:	61f8      	str	r0, [r7, #28]
        break;
 80094cc:	e009      	b.n	80094e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094d2:	61fb      	str	r3, [r7, #28]
        break;
 80094d4:	e005      	b.n	80094e2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80094d6:	2300      	movs	r3, #0
 80094d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80094e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80094e2:	69fb      	ldr	r3, [r7, #28]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d077      	beq.n	80095d8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	005a      	lsls	r2, r3, #1
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	085b      	lsrs	r3, r3, #1
 80094f2:	441a      	add	r2, r3
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80094fc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	2b0f      	cmp	r3, #15
 8009502:	d916      	bls.n	8009532 <UART_SetConfig+0x4a6>
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800950a:	d212      	bcs.n	8009532 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800950c:	69bb      	ldr	r3, [r7, #24]
 800950e:	b29b      	uxth	r3, r3
 8009510:	f023 030f 	bic.w	r3, r3, #15
 8009514:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	085b      	lsrs	r3, r3, #1
 800951a:	b29b      	uxth	r3, r3
 800951c:	f003 0307 	and.w	r3, r3, #7
 8009520:	b29a      	uxth	r2, r3
 8009522:	8afb      	ldrh	r3, [r7, #22]
 8009524:	4313      	orrs	r3, r2
 8009526:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	8afa      	ldrh	r2, [r7, #22]
 800952e:	60da      	str	r2, [r3, #12]
 8009530:	e052      	b.n	80095d8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009532:	2301      	movs	r3, #1
 8009534:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009538:	e04e      	b.n	80095d8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800953a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800953e:	2b08      	cmp	r3, #8
 8009540:	d827      	bhi.n	8009592 <UART_SetConfig+0x506>
 8009542:	a201      	add	r2, pc, #4	@ (adr r2, 8009548 <UART_SetConfig+0x4bc>)
 8009544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009548:	0800956d 	.word	0x0800956d
 800954c:	08009575 	.word	0x08009575
 8009550:	0800957d 	.word	0x0800957d
 8009554:	08009593 	.word	0x08009593
 8009558:	08009583 	.word	0x08009583
 800955c:	08009593 	.word	0x08009593
 8009560:	08009593 	.word	0x08009593
 8009564:	08009593 	.word	0x08009593
 8009568:	0800958b 	.word	0x0800958b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800956c:	f7fd f8a6 	bl	80066bc <HAL_RCC_GetPCLK1Freq>
 8009570:	61f8      	str	r0, [r7, #28]
        break;
 8009572:	e014      	b.n	800959e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009574:	f7fd f8b8 	bl	80066e8 <HAL_RCC_GetPCLK2Freq>
 8009578:	61f8      	str	r0, [r7, #28]
        break;
 800957a:	e010      	b.n	800959e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800957c:	4b1e      	ldr	r3, [pc, #120]	@ (80095f8 <UART_SetConfig+0x56c>)
 800957e:	61fb      	str	r3, [r7, #28]
        break;
 8009580:	e00d      	b.n	800959e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009582:	f7fd f803 	bl	800658c <HAL_RCC_GetSysClockFreq>
 8009586:	61f8      	str	r0, [r7, #28]
        break;
 8009588:	e009      	b.n	800959e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800958a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800958e:	61fb      	str	r3, [r7, #28]
        break;
 8009590:	e005      	b.n	800959e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009592:	2300      	movs	r3, #0
 8009594:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009596:	2301      	movs	r3, #1
 8009598:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800959c:	bf00      	nop
    }

    if (pclk != 0U)
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d019      	beq.n	80095d8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	085a      	lsrs	r2, r3, #1
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	441a      	add	r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095b6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	2b0f      	cmp	r3, #15
 80095bc:	d909      	bls.n	80095d2 <UART_SetConfig+0x546>
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095c4:	d205      	bcs.n	80095d2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	b29a      	uxth	r2, r3
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	60da      	str	r2, [r3, #12]
 80095d0:	e002      	b.n	80095d8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2200      	movs	r2, #0
 80095dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2200      	movs	r2, #0
 80095e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80095e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3728      	adds	r7, #40	@ 0x28
 80095ec:	46bd      	mov	sp, r7
 80095ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80095f2:	bf00      	nop
 80095f4:	40008000 	.word	0x40008000
 80095f8:	00f42400 	.word	0x00f42400

080095fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b083      	sub	sp, #12
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009608:	f003 0308 	and.w	r3, r3, #8
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00a      	beq.n	8009626 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	430a      	orrs	r2, r1
 8009624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	2b00      	cmp	r3, #0
 8009630:	d00a      	beq.n	8009648 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	430a      	orrs	r2, r1
 8009646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800964c:	f003 0302 	and.w	r3, r3, #2
 8009650:	2b00      	cmp	r3, #0
 8009652:	d00a      	beq.n	800966a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	430a      	orrs	r2, r1
 8009668:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800966e:	f003 0304 	and.w	r3, r3, #4
 8009672:	2b00      	cmp	r3, #0
 8009674:	d00a      	beq.n	800968c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	430a      	orrs	r2, r1
 800968a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009690:	f003 0310 	and.w	r3, r3, #16
 8009694:	2b00      	cmp	r3, #0
 8009696:	d00a      	beq.n	80096ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	430a      	orrs	r2, r1
 80096ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b2:	f003 0320 	and.w	r3, r3, #32
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d00a      	beq.n	80096d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	430a      	orrs	r2, r1
 80096ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d01a      	beq.n	8009712 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	430a      	orrs	r2, r1
 80096f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096fa:	d10a      	bne.n	8009712 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	430a      	orrs	r2, r1
 8009710:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00a      	beq.n	8009734 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	430a      	orrs	r2, r1
 8009732:	605a      	str	r2, [r3, #4]
  }
}
 8009734:	bf00      	nop
 8009736:	370c      	adds	r7, #12
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr

08009740 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b098      	sub	sp, #96	@ 0x60
 8009744:	af02      	add	r7, sp, #8
 8009746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009750:	f7f9 fc52 	bl	8002ff8 <HAL_GetTick>
 8009754:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 0308 	and.w	r3, r3, #8
 8009760:	2b08      	cmp	r3, #8
 8009762:	d12e      	bne.n	80097c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009764:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009768:	9300      	str	r3, [sp, #0]
 800976a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800976c:	2200      	movs	r2, #0
 800976e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f88c 	bl	8009890 <UART_WaitOnFlagUntilTimeout>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d021      	beq.n	80097c2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009786:	e853 3f00 	ldrex	r3, [r3]
 800978a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800978c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800978e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009792:	653b      	str	r3, [r7, #80]	@ 0x50
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	461a      	mov	r2, r3
 800979a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800979c:	647b      	str	r3, [r7, #68]	@ 0x44
 800979e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097a4:	e841 2300 	strex	r3, r2, [r1]
 80097a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1e6      	bne.n	800977e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2220      	movs	r2, #32
 80097b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097be:	2303      	movs	r3, #3
 80097c0:	e062      	b.n	8009888 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f003 0304 	and.w	r3, r3, #4
 80097cc:	2b04      	cmp	r3, #4
 80097ce:	d149      	bne.n	8009864 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097d8:	2200      	movs	r2, #0
 80097da:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 f856 	bl	8009890 <UART_WaitOnFlagUntilTimeout>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d03c      	beq.n	8009864 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f2:	e853 3f00 	ldrex	r3, [r3]
 80097f6:	623b      	str	r3, [r7, #32]
   return(result);
 80097f8:	6a3b      	ldr	r3, [r7, #32]
 80097fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	461a      	mov	r2, r3
 8009806:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009808:	633b      	str	r3, [r7, #48]	@ 0x30
 800980a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800980c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800980e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009810:	e841 2300 	strex	r3, r2, [r1]
 8009814:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009818:	2b00      	cmp	r3, #0
 800981a:	d1e6      	bne.n	80097ea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	3308      	adds	r3, #8
 8009822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	e853 3f00 	ldrex	r3, [r3]
 800982a:	60fb      	str	r3, [r7, #12]
   return(result);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f023 0301 	bic.w	r3, r3, #1
 8009832:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	3308      	adds	r3, #8
 800983a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800983c:	61fa      	str	r2, [r7, #28]
 800983e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009840:	69b9      	ldr	r1, [r7, #24]
 8009842:	69fa      	ldr	r2, [r7, #28]
 8009844:	e841 2300 	strex	r3, r2, [r1]
 8009848:	617b      	str	r3, [r7, #20]
   return(result);
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1e5      	bne.n	800981c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2220      	movs	r2, #32
 8009854:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	e011      	b.n	8009888 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2220      	movs	r2, #32
 8009868:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2220      	movs	r2, #32
 800986e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3758      	adds	r7, #88	@ 0x58
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	603b      	str	r3, [r7, #0]
 800989c:	4613      	mov	r3, r2
 800989e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098a0:	e04f      	b.n	8009942 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a8:	d04b      	beq.n	8009942 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098aa:	f7f9 fba5 	bl	8002ff8 <HAL_GetTick>
 80098ae:	4602      	mov	r2, r0
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	1ad3      	subs	r3, r2, r3
 80098b4:	69ba      	ldr	r2, [r7, #24]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d302      	bcc.n	80098c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80098ba:	69bb      	ldr	r3, [r7, #24]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d101      	bne.n	80098c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80098c0:	2303      	movs	r3, #3
 80098c2:	e04e      	b.n	8009962 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f003 0304 	and.w	r3, r3, #4
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d037      	beq.n	8009942 <UART_WaitOnFlagUntilTimeout+0xb2>
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	2b80      	cmp	r3, #128	@ 0x80
 80098d6:	d034      	beq.n	8009942 <UART_WaitOnFlagUntilTimeout+0xb2>
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	2b40      	cmp	r3, #64	@ 0x40
 80098dc:	d031      	beq.n	8009942 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	f003 0308 	and.w	r3, r3, #8
 80098e8:	2b08      	cmp	r3, #8
 80098ea:	d110      	bne.n	800990e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2208      	movs	r2, #8
 80098f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80098f4:	68f8      	ldr	r0, [r7, #12]
 80098f6:	f000 f8ff 	bl	8009af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2208      	movs	r2, #8
 80098fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	2200      	movs	r2, #0
 8009906:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800990a:	2301      	movs	r3, #1
 800990c:	e029      	b.n	8009962 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	69db      	ldr	r3, [r3, #28]
 8009914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009918:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800991c:	d111      	bne.n	8009942 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009926:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009928:	68f8      	ldr	r0, [r7, #12]
 800992a:	f000 f8e5 	bl	8009af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2220      	movs	r2, #32
 8009932:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2200      	movs	r2, #0
 800993a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800993e:	2303      	movs	r3, #3
 8009940:	e00f      	b.n	8009962 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	69da      	ldr	r2, [r3, #28]
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	4013      	ands	r3, r2
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	429a      	cmp	r2, r3
 8009950:	bf0c      	ite	eq
 8009952:	2301      	moveq	r3, #1
 8009954:	2300      	movne	r3, #0
 8009956:	b2db      	uxtb	r3, r3
 8009958:	461a      	mov	r2, r3
 800995a:	79fb      	ldrb	r3, [r7, #7]
 800995c:	429a      	cmp	r2, r3
 800995e:	d0a0      	beq.n	80098a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009960:	2300      	movs	r3, #0
}
 8009962:	4618      	mov	r0, r3
 8009964:	3710      	adds	r7, #16
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
	...

0800996c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800996c:	b480      	push	{r7}
 800996e:	b097      	sub	sp, #92	@ 0x5c
 8009970:	af00      	add	r7, sp, #0
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	4613      	mov	r3, r2
 8009978:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	68ba      	ldr	r2, [r7, #8]
 800997e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	88fa      	ldrh	r2, [r7, #6]
 8009984:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	88fa      	ldrh	r2, [r7, #6]
 800998c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2200      	movs	r2, #0
 8009994:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800999e:	d10e      	bne.n	80099be <UART_Start_Receive_IT+0x52>
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	691b      	ldr	r3, [r3, #16]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d105      	bne.n	80099b4 <UART_Start_Receive_IT+0x48>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80099ae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099b2:	e02d      	b.n	8009a10 <UART_Start_Receive_IT+0xa4>
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	22ff      	movs	r2, #255	@ 0xff
 80099b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099bc:	e028      	b.n	8009a10 <UART_Start_Receive_IT+0xa4>
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	689b      	ldr	r3, [r3, #8]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d10d      	bne.n	80099e2 <UART_Start_Receive_IT+0x76>
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d104      	bne.n	80099d8 <UART_Start_Receive_IT+0x6c>
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	22ff      	movs	r2, #255	@ 0xff
 80099d2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099d6:	e01b      	b.n	8009a10 <UART_Start_Receive_IT+0xa4>
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	227f      	movs	r2, #127	@ 0x7f
 80099dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099e0:	e016      	b.n	8009a10 <UART_Start_Receive_IT+0xa4>
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	689b      	ldr	r3, [r3, #8]
 80099e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099ea:	d10d      	bne.n	8009a08 <UART_Start_Receive_IT+0x9c>
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	691b      	ldr	r3, [r3, #16]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d104      	bne.n	80099fe <UART_Start_Receive_IT+0x92>
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	227f      	movs	r2, #127	@ 0x7f
 80099f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099fc:	e008      	b.n	8009a10 <UART_Start_Receive_IT+0xa4>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	223f      	movs	r2, #63	@ 0x3f
 8009a02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a06:	e003      	b.n	8009a10 <UART_Start_Receive_IT+0xa4>
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2200      	movs	r2, #0
 8009a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2222      	movs	r2, #34	@ 0x22
 8009a1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	3308      	adds	r3, #8
 8009a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a2a:	e853 3f00 	ldrex	r3, [r3]
 8009a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a32:	f043 0301 	orr.w	r3, r3, #1
 8009a36:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	3308      	adds	r3, #8
 8009a3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009a40:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009a42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009a46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a48:	e841 2300 	strex	r3, r2, [r1]
 8009a4c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d1e5      	bne.n	8009a20 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a5c:	d107      	bne.n	8009a6e <UART_Start_Receive_IT+0x102>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	691b      	ldr	r3, [r3, #16]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d103      	bne.n	8009a6e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	4a21      	ldr	r2, [pc, #132]	@ (8009af0 <UART_Start_Receive_IT+0x184>)
 8009a6a:	669a      	str	r2, [r3, #104]	@ 0x68
 8009a6c:	e002      	b.n	8009a74 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	4a20      	ldr	r2, [pc, #128]	@ (8009af4 <UART_Start_Receive_IT+0x188>)
 8009a72:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d019      	beq.n	8009ab0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a84:	e853 3f00 	ldrex	r3, [r3]
 8009a88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	461a      	mov	r2, r3
 8009a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a9c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009aa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009aa2:	e841 2300 	strex	r3, r2, [r1]
 8009aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1e6      	bne.n	8009a7c <UART_Start_Receive_IT+0x110>
 8009aae:	e018      	b.n	8009ae2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	e853 3f00 	ldrex	r3, [r3]
 8009abc:	613b      	str	r3, [r7, #16]
   return(result);
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	f043 0320 	orr.w	r3, r3, #32
 8009ac4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	461a      	mov	r2, r3
 8009acc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ace:	623b      	str	r3, [r7, #32]
 8009ad0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad2:	69f9      	ldr	r1, [r7, #28]
 8009ad4:	6a3a      	ldr	r2, [r7, #32]
 8009ad6:	e841 2300 	strex	r3, r2, [r1]
 8009ada:	61bb      	str	r3, [r7, #24]
   return(result);
 8009adc:	69bb      	ldr	r3, [r7, #24]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1e6      	bne.n	8009ab0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8009ae2:	2300      	movs	r3, #0
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	375c      	adds	r7, #92	@ 0x5c
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr
 8009af0:	08009dfd 	.word	0x08009dfd
 8009af4:	08009c41 	.word	0x08009c41

08009af8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b095      	sub	sp, #84	@ 0x54
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b08:	e853 3f00 	ldrex	r3, [r3]
 8009b0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b26:	e841 2300 	strex	r3, r2, [r1]
 8009b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1e6      	bne.n	8009b00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	3308      	adds	r3, #8
 8009b38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	e853 3f00 	ldrex	r3, [r3]
 8009b40:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	f023 0301 	bic.w	r3, r3, #1
 8009b48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	3308      	adds	r3, #8
 8009b50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e5      	bne.n	8009b32 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d118      	bne.n	8009ba0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	e853 3f00 	ldrex	r3, [r3]
 8009b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	f023 0310 	bic.w	r3, r3, #16
 8009b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b8c:	61bb      	str	r3, [r7, #24]
 8009b8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b90:	6979      	ldr	r1, [r7, #20]
 8009b92:	69ba      	ldr	r2, [r7, #24]
 8009b94:	e841 2300 	strex	r3, r2, [r1]
 8009b98:	613b      	str	r3, [r7, #16]
   return(result);
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1e6      	bne.n	8009b6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2220      	movs	r2, #32
 8009ba4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009bb4:	bf00      	nop
 8009bb6:	3754      	adds	r7, #84	@ 0x54
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f7ff fa3e 	bl	8009060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009be4:	bf00      	nop
 8009be6:	3710      	adds	r7, #16
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b088      	sub	sp, #32
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	e853 3f00 	ldrex	r3, [r3]
 8009c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c08:	61fb      	str	r3, [r7, #28]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	69fb      	ldr	r3, [r7, #28]
 8009c12:	61bb      	str	r3, [r7, #24]
 8009c14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c16:	6979      	ldr	r1, [r7, #20]
 8009c18:	69ba      	ldr	r2, [r7, #24]
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e6      	bne.n	8009bf4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f7ff fa0a 	bl	800904c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c38:	bf00      	nop
 8009c3a:	3720      	adds	r7, #32
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b09c      	sub	sp, #112	@ 0x70
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c58:	2b22      	cmp	r3, #34	@ 0x22
 8009c5a:	f040 80be 	bne.w	8009dda <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009c64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009c68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009c6c:	b2d9      	uxtb	r1, r3
 8009c6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009c72:	b2da      	uxtb	r2, r3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c78:	400a      	ands	r2, r1
 8009c7a:	b2d2      	uxtb	r2, r2
 8009c7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c82:	1c5a      	adds	r2, r3, #1
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	3b01      	subs	r3, #1
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	f040 80a3 	bne.w	8009dee <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cb0:	e853 3f00 	ldrex	r3, [r3]
 8009cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009cc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ccc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009cce:	e841 2300 	strex	r3, r2, [r1]
 8009cd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009cd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d1e6      	bne.n	8009ca8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	3308      	adds	r3, #8
 8009ce0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce4:	e853 3f00 	ldrex	r3, [r3]
 8009ce8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cec:	f023 0301 	bic.w	r3, r3, #1
 8009cf0:	667b      	str	r3, [r7, #100]	@ 0x64
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	3308      	adds	r3, #8
 8009cf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009cfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8009cfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d02:	e841 2300 	strex	r3, r2, [r1]
 8009d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1e5      	bne.n	8009cda <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2220      	movs	r2, #32
 8009d12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a34      	ldr	r2, [pc, #208]	@ (8009df8 <UART_RxISR_8BIT+0x1b8>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d01f      	beq.n	8009d6c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d018      	beq.n	8009d6c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d42:	e853 3f00 	ldrex	r3, [r3]
 8009d46:	623b      	str	r3, [r7, #32]
   return(result);
 8009d48:	6a3b      	ldr	r3, [r7, #32]
 8009d4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	461a      	mov	r2, r3
 8009d56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d58:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d60:	e841 2300 	strex	r3, r2, [r1]
 8009d64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d1e6      	bne.n	8009d3a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d12e      	bne.n	8009dd2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	e853 3f00 	ldrex	r3, [r3]
 8009d86:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	f023 0310 	bic.w	r3, r3, #16
 8009d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	461a      	mov	r2, r3
 8009d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d98:	61fb      	str	r3, [r7, #28]
 8009d9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9c:	69b9      	ldr	r1, [r7, #24]
 8009d9e:	69fa      	ldr	r2, [r7, #28]
 8009da0:	e841 2300 	strex	r3, r2, [r1]
 8009da4:	617b      	str	r3, [r7, #20]
   return(result);
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d1e6      	bne.n	8009d7a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	69db      	ldr	r3, [r3, #28]
 8009db2:	f003 0310 	and.w	r3, r3, #16
 8009db6:	2b10      	cmp	r3, #16
 8009db8:	d103      	bne.n	8009dc2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2210      	movs	r2, #16
 8009dc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009dc8:	4619      	mov	r1, r3
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f7ff f952 	bl	8009074 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009dd0:	e00d      	b.n	8009dee <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f7f8 fd46 	bl	8002864 <HAL_UART_RxCpltCallback>
}
 8009dd8:	e009      	b.n	8009dee <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	8b1b      	ldrh	r3, [r3, #24]
 8009de0:	b29a      	uxth	r2, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f042 0208 	orr.w	r2, r2, #8
 8009dea:	b292      	uxth	r2, r2
 8009dec:	831a      	strh	r2, [r3, #24]
}
 8009dee:	bf00      	nop
 8009df0:	3770      	adds	r7, #112	@ 0x70
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
 8009df6:	bf00      	nop
 8009df8:	40008000 	.word	0x40008000

08009dfc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b09c      	sub	sp, #112	@ 0x70
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e14:	2b22      	cmp	r3, #34	@ 0x22
 8009e16:	f040 80be 	bne.w	8009f96 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009e20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e28:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009e2a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009e2e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009e32:	4013      	ands	r3, r2
 8009e34:	b29a      	uxth	r2, r3
 8009e36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e38:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e3e:	1c9a      	adds	r2, r3, #2
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	3b01      	subs	r3, #1
 8009e4e:	b29a      	uxth	r2, r3
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f040 80a3 	bne.w	8009faa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e6c:	e853 3f00 	ldrex	r3, [r3]
 8009e70:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009e72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e78:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	461a      	mov	r2, r3
 8009e80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e82:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e84:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009e88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e8a:	e841 2300 	strex	r3, r2, [r1]
 8009e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d1e6      	bne.n	8009e64 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	3308      	adds	r3, #8
 8009e9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea8:	f023 0301 	bic.w	r3, r3, #1
 8009eac:	663b      	str	r3, [r7, #96]	@ 0x60
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	3308      	adds	r3, #8
 8009eb4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009eb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8009eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ebc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e5      	bne.n	8009e96 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2200      	movs	r2, #0
 8009edc:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a34      	ldr	r2, [pc, #208]	@ (8009fb4 <UART_RxISR_16BIT+0x1b8>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d01f      	beq.n	8009f28 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d018      	beq.n	8009f28 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efc:	6a3b      	ldr	r3, [r7, #32]
 8009efe:	e853 3f00 	ldrex	r3, [r3]
 8009f02:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	461a      	mov	r2, r3
 8009f12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f16:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f1c:	e841 2300 	strex	r3, r2, [r1]
 8009f20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1e6      	bne.n	8009ef6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d12e      	bne.n	8009f8e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	e853 3f00 	ldrex	r3, [r3]
 8009f42:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	f023 0310 	bic.w	r3, r3, #16
 8009f4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	461a      	mov	r2, r3
 8009f52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f54:	61bb      	str	r3, [r7, #24]
 8009f56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f58:	6979      	ldr	r1, [r7, #20]
 8009f5a:	69ba      	ldr	r2, [r7, #24]
 8009f5c:	e841 2300 	strex	r3, r2, [r1]
 8009f60:	613b      	str	r3, [r7, #16]
   return(result);
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d1e6      	bne.n	8009f36 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	69db      	ldr	r3, [r3, #28]
 8009f6e:	f003 0310 	and.w	r3, r3, #16
 8009f72:	2b10      	cmp	r3, #16
 8009f74:	d103      	bne.n	8009f7e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	2210      	movs	r2, #16
 8009f7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009f84:	4619      	mov	r1, r3
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f7ff f874 	bl	8009074 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f8c:	e00d      	b.n	8009faa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f7f8 fc68 	bl	8002864 <HAL_UART_RxCpltCallback>
}
 8009f94:	e009      	b.n	8009faa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	8b1b      	ldrh	r3, [r3, #24]
 8009f9c:	b29a      	uxth	r2, r3
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f042 0208 	orr.w	r2, r2, #8
 8009fa6:	b292      	uxth	r2, r2
 8009fa8:	831a      	strh	r2, [r3, #24]
}
 8009faa:	bf00      	nop
 8009fac:	3770      	adds	r7, #112	@ 0x70
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	40008000 	.word	0x40008000

08009fb8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009fc0:	bf00      	nop
 8009fc2:	370c      	adds	r7, #12
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <__cvt>:
 8009fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd0:	ec57 6b10 	vmov	r6, r7, d0
 8009fd4:	2f00      	cmp	r7, #0
 8009fd6:	460c      	mov	r4, r1
 8009fd8:	4619      	mov	r1, r3
 8009fda:	463b      	mov	r3, r7
 8009fdc:	bfbb      	ittet	lt
 8009fde:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009fe2:	461f      	movlt	r7, r3
 8009fe4:	2300      	movge	r3, #0
 8009fe6:	232d      	movlt	r3, #45	@ 0x2d
 8009fe8:	700b      	strb	r3, [r1, #0]
 8009fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009ff0:	4691      	mov	r9, r2
 8009ff2:	f023 0820 	bic.w	r8, r3, #32
 8009ff6:	bfbc      	itt	lt
 8009ff8:	4632      	movlt	r2, r6
 8009ffa:	4616      	movlt	r6, r2
 8009ffc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a000:	d005      	beq.n	800a00e <__cvt+0x42>
 800a002:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a006:	d100      	bne.n	800a00a <__cvt+0x3e>
 800a008:	3401      	adds	r4, #1
 800a00a:	2102      	movs	r1, #2
 800a00c:	e000      	b.n	800a010 <__cvt+0x44>
 800a00e:	2103      	movs	r1, #3
 800a010:	ab03      	add	r3, sp, #12
 800a012:	9301      	str	r3, [sp, #4]
 800a014:	ab02      	add	r3, sp, #8
 800a016:	9300      	str	r3, [sp, #0]
 800a018:	ec47 6b10 	vmov	d0, r6, r7
 800a01c:	4653      	mov	r3, sl
 800a01e:	4622      	mov	r2, r4
 800a020:	f000 fed2 	bl	800adc8 <_dtoa_r>
 800a024:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a028:	4605      	mov	r5, r0
 800a02a:	d119      	bne.n	800a060 <__cvt+0x94>
 800a02c:	f019 0f01 	tst.w	r9, #1
 800a030:	d00e      	beq.n	800a050 <__cvt+0x84>
 800a032:	eb00 0904 	add.w	r9, r0, r4
 800a036:	2200      	movs	r2, #0
 800a038:	2300      	movs	r3, #0
 800a03a:	4630      	mov	r0, r6
 800a03c:	4639      	mov	r1, r7
 800a03e:	f7f6 fd53 	bl	8000ae8 <__aeabi_dcmpeq>
 800a042:	b108      	cbz	r0, 800a048 <__cvt+0x7c>
 800a044:	f8cd 900c 	str.w	r9, [sp, #12]
 800a048:	2230      	movs	r2, #48	@ 0x30
 800a04a:	9b03      	ldr	r3, [sp, #12]
 800a04c:	454b      	cmp	r3, r9
 800a04e:	d31e      	bcc.n	800a08e <__cvt+0xc2>
 800a050:	9b03      	ldr	r3, [sp, #12]
 800a052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a054:	1b5b      	subs	r3, r3, r5
 800a056:	4628      	mov	r0, r5
 800a058:	6013      	str	r3, [r2, #0]
 800a05a:	b004      	add	sp, #16
 800a05c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a060:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a064:	eb00 0904 	add.w	r9, r0, r4
 800a068:	d1e5      	bne.n	800a036 <__cvt+0x6a>
 800a06a:	7803      	ldrb	r3, [r0, #0]
 800a06c:	2b30      	cmp	r3, #48	@ 0x30
 800a06e:	d10a      	bne.n	800a086 <__cvt+0xba>
 800a070:	2200      	movs	r2, #0
 800a072:	2300      	movs	r3, #0
 800a074:	4630      	mov	r0, r6
 800a076:	4639      	mov	r1, r7
 800a078:	f7f6 fd36 	bl	8000ae8 <__aeabi_dcmpeq>
 800a07c:	b918      	cbnz	r0, 800a086 <__cvt+0xba>
 800a07e:	f1c4 0401 	rsb	r4, r4, #1
 800a082:	f8ca 4000 	str.w	r4, [sl]
 800a086:	f8da 3000 	ldr.w	r3, [sl]
 800a08a:	4499      	add	r9, r3
 800a08c:	e7d3      	b.n	800a036 <__cvt+0x6a>
 800a08e:	1c59      	adds	r1, r3, #1
 800a090:	9103      	str	r1, [sp, #12]
 800a092:	701a      	strb	r2, [r3, #0]
 800a094:	e7d9      	b.n	800a04a <__cvt+0x7e>

0800a096 <__exponent>:
 800a096:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a098:	2900      	cmp	r1, #0
 800a09a:	bfba      	itte	lt
 800a09c:	4249      	neglt	r1, r1
 800a09e:	232d      	movlt	r3, #45	@ 0x2d
 800a0a0:	232b      	movge	r3, #43	@ 0x2b
 800a0a2:	2909      	cmp	r1, #9
 800a0a4:	7002      	strb	r2, [r0, #0]
 800a0a6:	7043      	strb	r3, [r0, #1]
 800a0a8:	dd29      	ble.n	800a0fe <__exponent+0x68>
 800a0aa:	f10d 0307 	add.w	r3, sp, #7
 800a0ae:	461d      	mov	r5, r3
 800a0b0:	270a      	movs	r7, #10
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	fbb1 f6f7 	udiv	r6, r1, r7
 800a0b8:	fb07 1416 	mls	r4, r7, r6, r1
 800a0bc:	3430      	adds	r4, #48	@ 0x30
 800a0be:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a0c2:	460c      	mov	r4, r1
 800a0c4:	2c63      	cmp	r4, #99	@ 0x63
 800a0c6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	dcf1      	bgt.n	800a0b2 <__exponent+0x1c>
 800a0ce:	3130      	adds	r1, #48	@ 0x30
 800a0d0:	1e94      	subs	r4, r2, #2
 800a0d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a0d6:	1c41      	adds	r1, r0, #1
 800a0d8:	4623      	mov	r3, r4
 800a0da:	42ab      	cmp	r3, r5
 800a0dc:	d30a      	bcc.n	800a0f4 <__exponent+0x5e>
 800a0de:	f10d 0309 	add.w	r3, sp, #9
 800a0e2:	1a9b      	subs	r3, r3, r2
 800a0e4:	42ac      	cmp	r4, r5
 800a0e6:	bf88      	it	hi
 800a0e8:	2300      	movhi	r3, #0
 800a0ea:	3302      	adds	r3, #2
 800a0ec:	4403      	add	r3, r0
 800a0ee:	1a18      	subs	r0, r3, r0
 800a0f0:	b003      	add	sp, #12
 800a0f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a0f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a0fc:	e7ed      	b.n	800a0da <__exponent+0x44>
 800a0fe:	2330      	movs	r3, #48	@ 0x30
 800a100:	3130      	adds	r1, #48	@ 0x30
 800a102:	7083      	strb	r3, [r0, #2]
 800a104:	70c1      	strb	r1, [r0, #3]
 800a106:	1d03      	adds	r3, r0, #4
 800a108:	e7f1      	b.n	800a0ee <__exponent+0x58>
	...

0800a10c <_printf_float>:
 800a10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a110:	b08d      	sub	sp, #52	@ 0x34
 800a112:	460c      	mov	r4, r1
 800a114:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a118:	4616      	mov	r6, r2
 800a11a:	461f      	mov	r7, r3
 800a11c:	4605      	mov	r5, r0
 800a11e:	f000 fd51 	bl	800abc4 <_localeconv_r>
 800a122:	6803      	ldr	r3, [r0, #0]
 800a124:	9304      	str	r3, [sp, #16]
 800a126:	4618      	mov	r0, r3
 800a128:	f7f6 f8b2 	bl	8000290 <strlen>
 800a12c:	2300      	movs	r3, #0
 800a12e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a130:	f8d8 3000 	ldr.w	r3, [r8]
 800a134:	9005      	str	r0, [sp, #20]
 800a136:	3307      	adds	r3, #7
 800a138:	f023 0307 	bic.w	r3, r3, #7
 800a13c:	f103 0208 	add.w	r2, r3, #8
 800a140:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a144:	f8d4 b000 	ldr.w	fp, [r4]
 800a148:	f8c8 2000 	str.w	r2, [r8]
 800a14c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a150:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a154:	9307      	str	r3, [sp, #28]
 800a156:	f8cd 8018 	str.w	r8, [sp, #24]
 800a15a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a15e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a162:	4b9c      	ldr	r3, [pc, #624]	@ (800a3d4 <_printf_float+0x2c8>)
 800a164:	f04f 32ff 	mov.w	r2, #4294967295
 800a168:	f7f6 fcf0 	bl	8000b4c <__aeabi_dcmpun>
 800a16c:	bb70      	cbnz	r0, 800a1cc <_printf_float+0xc0>
 800a16e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a172:	4b98      	ldr	r3, [pc, #608]	@ (800a3d4 <_printf_float+0x2c8>)
 800a174:	f04f 32ff 	mov.w	r2, #4294967295
 800a178:	f7f6 fcca 	bl	8000b10 <__aeabi_dcmple>
 800a17c:	bb30      	cbnz	r0, 800a1cc <_printf_float+0xc0>
 800a17e:	2200      	movs	r2, #0
 800a180:	2300      	movs	r3, #0
 800a182:	4640      	mov	r0, r8
 800a184:	4649      	mov	r1, r9
 800a186:	f7f6 fcb9 	bl	8000afc <__aeabi_dcmplt>
 800a18a:	b110      	cbz	r0, 800a192 <_printf_float+0x86>
 800a18c:	232d      	movs	r3, #45	@ 0x2d
 800a18e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a192:	4a91      	ldr	r2, [pc, #580]	@ (800a3d8 <_printf_float+0x2cc>)
 800a194:	4b91      	ldr	r3, [pc, #580]	@ (800a3dc <_printf_float+0x2d0>)
 800a196:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a19a:	bf8c      	ite	hi
 800a19c:	4690      	movhi	r8, r2
 800a19e:	4698      	movls	r8, r3
 800a1a0:	2303      	movs	r3, #3
 800a1a2:	6123      	str	r3, [r4, #16]
 800a1a4:	f02b 0304 	bic.w	r3, fp, #4
 800a1a8:	6023      	str	r3, [r4, #0]
 800a1aa:	f04f 0900 	mov.w	r9, #0
 800a1ae:	9700      	str	r7, [sp, #0]
 800a1b0:	4633      	mov	r3, r6
 800a1b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	f000 f9d2 	bl	800a560 <_printf_common>
 800a1bc:	3001      	adds	r0, #1
 800a1be:	f040 808d 	bne.w	800a2dc <_printf_float+0x1d0>
 800a1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c6:	b00d      	add	sp, #52	@ 0x34
 800a1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1cc:	4642      	mov	r2, r8
 800a1ce:	464b      	mov	r3, r9
 800a1d0:	4640      	mov	r0, r8
 800a1d2:	4649      	mov	r1, r9
 800a1d4:	f7f6 fcba 	bl	8000b4c <__aeabi_dcmpun>
 800a1d8:	b140      	cbz	r0, 800a1ec <_printf_float+0xe0>
 800a1da:	464b      	mov	r3, r9
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	bfbc      	itt	lt
 800a1e0:	232d      	movlt	r3, #45	@ 0x2d
 800a1e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a1e6:	4a7e      	ldr	r2, [pc, #504]	@ (800a3e0 <_printf_float+0x2d4>)
 800a1e8:	4b7e      	ldr	r3, [pc, #504]	@ (800a3e4 <_printf_float+0x2d8>)
 800a1ea:	e7d4      	b.n	800a196 <_printf_float+0x8a>
 800a1ec:	6863      	ldr	r3, [r4, #4]
 800a1ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a1f2:	9206      	str	r2, [sp, #24]
 800a1f4:	1c5a      	adds	r2, r3, #1
 800a1f6:	d13b      	bne.n	800a270 <_printf_float+0x164>
 800a1f8:	2306      	movs	r3, #6
 800a1fa:	6063      	str	r3, [r4, #4]
 800a1fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a200:	2300      	movs	r3, #0
 800a202:	6022      	str	r2, [r4, #0]
 800a204:	9303      	str	r3, [sp, #12]
 800a206:	ab0a      	add	r3, sp, #40	@ 0x28
 800a208:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a20c:	ab09      	add	r3, sp, #36	@ 0x24
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	6861      	ldr	r1, [r4, #4]
 800a212:	ec49 8b10 	vmov	d0, r8, r9
 800a216:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a21a:	4628      	mov	r0, r5
 800a21c:	f7ff fed6 	bl	8009fcc <__cvt>
 800a220:	9b06      	ldr	r3, [sp, #24]
 800a222:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a224:	2b47      	cmp	r3, #71	@ 0x47
 800a226:	4680      	mov	r8, r0
 800a228:	d129      	bne.n	800a27e <_printf_float+0x172>
 800a22a:	1cc8      	adds	r0, r1, #3
 800a22c:	db02      	blt.n	800a234 <_printf_float+0x128>
 800a22e:	6863      	ldr	r3, [r4, #4]
 800a230:	4299      	cmp	r1, r3
 800a232:	dd41      	ble.n	800a2b8 <_printf_float+0x1ac>
 800a234:	f1aa 0a02 	sub.w	sl, sl, #2
 800a238:	fa5f fa8a 	uxtb.w	sl, sl
 800a23c:	3901      	subs	r1, #1
 800a23e:	4652      	mov	r2, sl
 800a240:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a244:	9109      	str	r1, [sp, #36]	@ 0x24
 800a246:	f7ff ff26 	bl	800a096 <__exponent>
 800a24a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a24c:	1813      	adds	r3, r2, r0
 800a24e:	2a01      	cmp	r2, #1
 800a250:	4681      	mov	r9, r0
 800a252:	6123      	str	r3, [r4, #16]
 800a254:	dc02      	bgt.n	800a25c <_printf_float+0x150>
 800a256:	6822      	ldr	r2, [r4, #0]
 800a258:	07d2      	lsls	r2, r2, #31
 800a25a:	d501      	bpl.n	800a260 <_printf_float+0x154>
 800a25c:	3301      	adds	r3, #1
 800a25e:	6123      	str	r3, [r4, #16]
 800a260:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0a2      	beq.n	800a1ae <_printf_float+0xa2>
 800a268:	232d      	movs	r3, #45	@ 0x2d
 800a26a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a26e:	e79e      	b.n	800a1ae <_printf_float+0xa2>
 800a270:	9a06      	ldr	r2, [sp, #24]
 800a272:	2a47      	cmp	r2, #71	@ 0x47
 800a274:	d1c2      	bne.n	800a1fc <_printf_float+0xf0>
 800a276:	2b00      	cmp	r3, #0
 800a278:	d1c0      	bne.n	800a1fc <_printf_float+0xf0>
 800a27a:	2301      	movs	r3, #1
 800a27c:	e7bd      	b.n	800a1fa <_printf_float+0xee>
 800a27e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a282:	d9db      	bls.n	800a23c <_printf_float+0x130>
 800a284:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a288:	d118      	bne.n	800a2bc <_printf_float+0x1b0>
 800a28a:	2900      	cmp	r1, #0
 800a28c:	6863      	ldr	r3, [r4, #4]
 800a28e:	dd0b      	ble.n	800a2a8 <_printf_float+0x19c>
 800a290:	6121      	str	r1, [r4, #16]
 800a292:	b913      	cbnz	r3, 800a29a <_printf_float+0x18e>
 800a294:	6822      	ldr	r2, [r4, #0]
 800a296:	07d0      	lsls	r0, r2, #31
 800a298:	d502      	bpl.n	800a2a0 <_printf_float+0x194>
 800a29a:	3301      	adds	r3, #1
 800a29c:	440b      	add	r3, r1
 800a29e:	6123      	str	r3, [r4, #16]
 800a2a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a2a2:	f04f 0900 	mov.w	r9, #0
 800a2a6:	e7db      	b.n	800a260 <_printf_float+0x154>
 800a2a8:	b913      	cbnz	r3, 800a2b0 <_printf_float+0x1a4>
 800a2aa:	6822      	ldr	r2, [r4, #0]
 800a2ac:	07d2      	lsls	r2, r2, #31
 800a2ae:	d501      	bpl.n	800a2b4 <_printf_float+0x1a8>
 800a2b0:	3302      	adds	r3, #2
 800a2b2:	e7f4      	b.n	800a29e <_printf_float+0x192>
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e7f2      	b.n	800a29e <_printf_float+0x192>
 800a2b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a2bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2be:	4299      	cmp	r1, r3
 800a2c0:	db05      	blt.n	800a2ce <_printf_float+0x1c2>
 800a2c2:	6823      	ldr	r3, [r4, #0]
 800a2c4:	6121      	str	r1, [r4, #16]
 800a2c6:	07d8      	lsls	r0, r3, #31
 800a2c8:	d5ea      	bpl.n	800a2a0 <_printf_float+0x194>
 800a2ca:	1c4b      	adds	r3, r1, #1
 800a2cc:	e7e7      	b.n	800a29e <_printf_float+0x192>
 800a2ce:	2900      	cmp	r1, #0
 800a2d0:	bfd4      	ite	le
 800a2d2:	f1c1 0202 	rsble	r2, r1, #2
 800a2d6:	2201      	movgt	r2, #1
 800a2d8:	4413      	add	r3, r2
 800a2da:	e7e0      	b.n	800a29e <_printf_float+0x192>
 800a2dc:	6823      	ldr	r3, [r4, #0]
 800a2de:	055a      	lsls	r2, r3, #21
 800a2e0:	d407      	bmi.n	800a2f2 <_printf_float+0x1e6>
 800a2e2:	6923      	ldr	r3, [r4, #16]
 800a2e4:	4642      	mov	r2, r8
 800a2e6:	4631      	mov	r1, r6
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	47b8      	blx	r7
 800a2ec:	3001      	adds	r0, #1
 800a2ee:	d12b      	bne.n	800a348 <_printf_float+0x23c>
 800a2f0:	e767      	b.n	800a1c2 <_printf_float+0xb6>
 800a2f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a2f6:	f240 80dd 	bls.w	800a4b4 <_printf_float+0x3a8>
 800a2fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a2fe:	2200      	movs	r2, #0
 800a300:	2300      	movs	r3, #0
 800a302:	f7f6 fbf1 	bl	8000ae8 <__aeabi_dcmpeq>
 800a306:	2800      	cmp	r0, #0
 800a308:	d033      	beq.n	800a372 <_printf_float+0x266>
 800a30a:	4a37      	ldr	r2, [pc, #220]	@ (800a3e8 <_printf_float+0x2dc>)
 800a30c:	2301      	movs	r3, #1
 800a30e:	4631      	mov	r1, r6
 800a310:	4628      	mov	r0, r5
 800a312:	47b8      	blx	r7
 800a314:	3001      	adds	r0, #1
 800a316:	f43f af54 	beq.w	800a1c2 <_printf_float+0xb6>
 800a31a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a31e:	4543      	cmp	r3, r8
 800a320:	db02      	blt.n	800a328 <_printf_float+0x21c>
 800a322:	6823      	ldr	r3, [r4, #0]
 800a324:	07d8      	lsls	r0, r3, #31
 800a326:	d50f      	bpl.n	800a348 <_printf_float+0x23c>
 800a328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a32c:	4631      	mov	r1, r6
 800a32e:	4628      	mov	r0, r5
 800a330:	47b8      	blx	r7
 800a332:	3001      	adds	r0, #1
 800a334:	f43f af45 	beq.w	800a1c2 <_printf_float+0xb6>
 800a338:	f04f 0900 	mov.w	r9, #0
 800a33c:	f108 38ff 	add.w	r8, r8, #4294967295
 800a340:	f104 0a1a 	add.w	sl, r4, #26
 800a344:	45c8      	cmp	r8, r9
 800a346:	dc09      	bgt.n	800a35c <_printf_float+0x250>
 800a348:	6823      	ldr	r3, [r4, #0]
 800a34a:	079b      	lsls	r3, r3, #30
 800a34c:	f100 8103 	bmi.w	800a556 <_printf_float+0x44a>
 800a350:	68e0      	ldr	r0, [r4, #12]
 800a352:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a354:	4298      	cmp	r0, r3
 800a356:	bfb8      	it	lt
 800a358:	4618      	movlt	r0, r3
 800a35a:	e734      	b.n	800a1c6 <_printf_float+0xba>
 800a35c:	2301      	movs	r3, #1
 800a35e:	4652      	mov	r2, sl
 800a360:	4631      	mov	r1, r6
 800a362:	4628      	mov	r0, r5
 800a364:	47b8      	blx	r7
 800a366:	3001      	adds	r0, #1
 800a368:	f43f af2b 	beq.w	800a1c2 <_printf_float+0xb6>
 800a36c:	f109 0901 	add.w	r9, r9, #1
 800a370:	e7e8      	b.n	800a344 <_printf_float+0x238>
 800a372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a374:	2b00      	cmp	r3, #0
 800a376:	dc39      	bgt.n	800a3ec <_printf_float+0x2e0>
 800a378:	4a1b      	ldr	r2, [pc, #108]	@ (800a3e8 <_printf_float+0x2dc>)
 800a37a:	2301      	movs	r3, #1
 800a37c:	4631      	mov	r1, r6
 800a37e:	4628      	mov	r0, r5
 800a380:	47b8      	blx	r7
 800a382:	3001      	adds	r0, #1
 800a384:	f43f af1d 	beq.w	800a1c2 <_printf_float+0xb6>
 800a388:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a38c:	ea59 0303 	orrs.w	r3, r9, r3
 800a390:	d102      	bne.n	800a398 <_printf_float+0x28c>
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	07d9      	lsls	r1, r3, #31
 800a396:	d5d7      	bpl.n	800a348 <_printf_float+0x23c>
 800a398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a39c:	4631      	mov	r1, r6
 800a39e:	4628      	mov	r0, r5
 800a3a0:	47b8      	blx	r7
 800a3a2:	3001      	adds	r0, #1
 800a3a4:	f43f af0d 	beq.w	800a1c2 <_printf_float+0xb6>
 800a3a8:	f04f 0a00 	mov.w	sl, #0
 800a3ac:	f104 0b1a 	add.w	fp, r4, #26
 800a3b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3b2:	425b      	negs	r3, r3
 800a3b4:	4553      	cmp	r3, sl
 800a3b6:	dc01      	bgt.n	800a3bc <_printf_float+0x2b0>
 800a3b8:	464b      	mov	r3, r9
 800a3ba:	e793      	b.n	800a2e4 <_printf_float+0x1d8>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	465a      	mov	r2, fp
 800a3c0:	4631      	mov	r1, r6
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	47b8      	blx	r7
 800a3c6:	3001      	adds	r0, #1
 800a3c8:	f43f aefb 	beq.w	800a1c2 <_printf_float+0xb6>
 800a3cc:	f10a 0a01 	add.w	sl, sl, #1
 800a3d0:	e7ee      	b.n	800a3b0 <_printf_float+0x2a4>
 800a3d2:	bf00      	nop
 800a3d4:	7fefffff 	.word	0x7fefffff
 800a3d8:	0800dcbc 	.word	0x0800dcbc
 800a3dc:	0800dcb8 	.word	0x0800dcb8
 800a3e0:	0800dcc4 	.word	0x0800dcc4
 800a3e4:	0800dcc0 	.word	0x0800dcc0
 800a3e8:	0800ddf7 	.word	0x0800ddf7
 800a3ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a3ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a3f2:	4553      	cmp	r3, sl
 800a3f4:	bfa8      	it	ge
 800a3f6:	4653      	movge	r3, sl
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	4699      	mov	r9, r3
 800a3fc:	dc36      	bgt.n	800a46c <_printf_float+0x360>
 800a3fe:	f04f 0b00 	mov.w	fp, #0
 800a402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a406:	f104 021a 	add.w	r2, r4, #26
 800a40a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a40c:	9306      	str	r3, [sp, #24]
 800a40e:	eba3 0309 	sub.w	r3, r3, r9
 800a412:	455b      	cmp	r3, fp
 800a414:	dc31      	bgt.n	800a47a <_printf_float+0x36e>
 800a416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a418:	459a      	cmp	sl, r3
 800a41a:	dc3a      	bgt.n	800a492 <_printf_float+0x386>
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	07da      	lsls	r2, r3, #31
 800a420:	d437      	bmi.n	800a492 <_printf_float+0x386>
 800a422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a424:	ebaa 0903 	sub.w	r9, sl, r3
 800a428:	9b06      	ldr	r3, [sp, #24]
 800a42a:	ebaa 0303 	sub.w	r3, sl, r3
 800a42e:	4599      	cmp	r9, r3
 800a430:	bfa8      	it	ge
 800a432:	4699      	movge	r9, r3
 800a434:	f1b9 0f00 	cmp.w	r9, #0
 800a438:	dc33      	bgt.n	800a4a2 <_printf_float+0x396>
 800a43a:	f04f 0800 	mov.w	r8, #0
 800a43e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a442:	f104 0b1a 	add.w	fp, r4, #26
 800a446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a448:	ebaa 0303 	sub.w	r3, sl, r3
 800a44c:	eba3 0309 	sub.w	r3, r3, r9
 800a450:	4543      	cmp	r3, r8
 800a452:	f77f af79 	ble.w	800a348 <_printf_float+0x23c>
 800a456:	2301      	movs	r3, #1
 800a458:	465a      	mov	r2, fp
 800a45a:	4631      	mov	r1, r6
 800a45c:	4628      	mov	r0, r5
 800a45e:	47b8      	blx	r7
 800a460:	3001      	adds	r0, #1
 800a462:	f43f aeae 	beq.w	800a1c2 <_printf_float+0xb6>
 800a466:	f108 0801 	add.w	r8, r8, #1
 800a46a:	e7ec      	b.n	800a446 <_printf_float+0x33a>
 800a46c:	4642      	mov	r2, r8
 800a46e:	4631      	mov	r1, r6
 800a470:	4628      	mov	r0, r5
 800a472:	47b8      	blx	r7
 800a474:	3001      	adds	r0, #1
 800a476:	d1c2      	bne.n	800a3fe <_printf_float+0x2f2>
 800a478:	e6a3      	b.n	800a1c2 <_printf_float+0xb6>
 800a47a:	2301      	movs	r3, #1
 800a47c:	4631      	mov	r1, r6
 800a47e:	4628      	mov	r0, r5
 800a480:	9206      	str	r2, [sp, #24]
 800a482:	47b8      	blx	r7
 800a484:	3001      	adds	r0, #1
 800a486:	f43f ae9c 	beq.w	800a1c2 <_printf_float+0xb6>
 800a48a:	9a06      	ldr	r2, [sp, #24]
 800a48c:	f10b 0b01 	add.w	fp, fp, #1
 800a490:	e7bb      	b.n	800a40a <_printf_float+0x2fe>
 800a492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a496:	4631      	mov	r1, r6
 800a498:	4628      	mov	r0, r5
 800a49a:	47b8      	blx	r7
 800a49c:	3001      	adds	r0, #1
 800a49e:	d1c0      	bne.n	800a422 <_printf_float+0x316>
 800a4a0:	e68f      	b.n	800a1c2 <_printf_float+0xb6>
 800a4a2:	9a06      	ldr	r2, [sp, #24]
 800a4a4:	464b      	mov	r3, r9
 800a4a6:	4442      	add	r2, r8
 800a4a8:	4631      	mov	r1, r6
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	47b8      	blx	r7
 800a4ae:	3001      	adds	r0, #1
 800a4b0:	d1c3      	bne.n	800a43a <_printf_float+0x32e>
 800a4b2:	e686      	b.n	800a1c2 <_printf_float+0xb6>
 800a4b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a4b8:	f1ba 0f01 	cmp.w	sl, #1
 800a4bc:	dc01      	bgt.n	800a4c2 <_printf_float+0x3b6>
 800a4be:	07db      	lsls	r3, r3, #31
 800a4c0:	d536      	bpl.n	800a530 <_printf_float+0x424>
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	4642      	mov	r2, r8
 800a4c6:	4631      	mov	r1, r6
 800a4c8:	4628      	mov	r0, r5
 800a4ca:	47b8      	blx	r7
 800a4cc:	3001      	adds	r0, #1
 800a4ce:	f43f ae78 	beq.w	800a1c2 <_printf_float+0xb6>
 800a4d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4d6:	4631      	mov	r1, r6
 800a4d8:	4628      	mov	r0, r5
 800a4da:	47b8      	blx	r7
 800a4dc:	3001      	adds	r0, #1
 800a4de:	f43f ae70 	beq.w	800a1c2 <_printf_float+0xb6>
 800a4e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a4ee:	f7f6 fafb 	bl	8000ae8 <__aeabi_dcmpeq>
 800a4f2:	b9c0      	cbnz	r0, 800a526 <_printf_float+0x41a>
 800a4f4:	4653      	mov	r3, sl
 800a4f6:	f108 0201 	add.w	r2, r8, #1
 800a4fa:	4631      	mov	r1, r6
 800a4fc:	4628      	mov	r0, r5
 800a4fe:	47b8      	blx	r7
 800a500:	3001      	adds	r0, #1
 800a502:	d10c      	bne.n	800a51e <_printf_float+0x412>
 800a504:	e65d      	b.n	800a1c2 <_printf_float+0xb6>
 800a506:	2301      	movs	r3, #1
 800a508:	465a      	mov	r2, fp
 800a50a:	4631      	mov	r1, r6
 800a50c:	4628      	mov	r0, r5
 800a50e:	47b8      	blx	r7
 800a510:	3001      	adds	r0, #1
 800a512:	f43f ae56 	beq.w	800a1c2 <_printf_float+0xb6>
 800a516:	f108 0801 	add.w	r8, r8, #1
 800a51a:	45d0      	cmp	r8, sl
 800a51c:	dbf3      	blt.n	800a506 <_printf_float+0x3fa>
 800a51e:	464b      	mov	r3, r9
 800a520:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a524:	e6df      	b.n	800a2e6 <_printf_float+0x1da>
 800a526:	f04f 0800 	mov.w	r8, #0
 800a52a:	f104 0b1a 	add.w	fp, r4, #26
 800a52e:	e7f4      	b.n	800a51a <_printf_float+0x40e>
 800a530:	2301      	movs	r3, #1
 800a532:	4642      	mov	r2, r8
 800a534:	e7e1      	b.n	800a4fa <_printf_float+0x3ee>
 800a536:	2301      	movs	r3, #1
 800a538:	464a      	mov	r2, r9
 800a53a:	4631      	mov	r1, r6
 800a53c:	4628      	mov	r0, r5
 800a53e:	47b8      	blx	r7
 800a540:	3001      	adds	r0, #1
 800a542:	f43f ae3e 	beq.w	800a1c2 <_printf_float+0xb6>
 800a546:	f108 0801 	add.w	r8, r8, #1
 800a54a:	68e3      	ldr	r3, [r4, #12]
 800a54c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a54e:	1a5b      	subs	r3, r3, r1
 800a550:	4543      	cmp	r3, r8
 800a552:	dcf0      	bgt.n	800a536 <_printf_float+0x42a>
 800a554:	e6fc      	b.n	800a350 <_printf_float+0x244>
 800a556:	f04f 0800 	mov.w	r8, #0
 800a55a:	f104 0919 	add.w	r9, r4, #25
 800a55e:	e7f4      	b.n	800a54a <_printf_float+0x43e>

0800a560 <_printf_common>:
 800a560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a564:	4616      	mov	r6, r2
 800a566:	4698      	mov	r8, r3
 800a568:	688a      	ldr	r2, [r1, #8]
 800a56a:	690b      	ldr	r3, [r1, #16]
 800a56c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a570:	4293      	cmp	r3, r2
 800a572:	bfb8      	it	lt
 800a574:	4613      	movlt	r3, r2
 800a576:	6033      	str	r3, [r6, #0]
 800a578:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a57c:	4607      	mov	r7, r0
 800a57e:	460c      	mov	r4, r1
 800a580:	b10a      	cbz	r2, 800a586 <_printf_common+0x26>
 800a582:	3301      	adds	r3, #1
 800a584:	6033      	str	r3, [r6, #0]
 800a586:	6823      	ldr	r3, [r4, #0]
 800a588:	0699      	lsls	r1, r3, #26
 800a58a:	bf42      	ittt	mi
 800a58c:	6833      	ldrmi	r3, [r6, #0]
 800a58e:	3302      	addmi	r3, #2
 800a590:	6033      	strmi	r3, [r6, #0]
 800a592:	6825      	ldr	r5, [r4, #0]
 800a594:	f015 0506 	ands.w	r5, r5, #6
 800a598:	d106      	bne.n	800a5a8 <_printf_common+0x48>
 800a59a:	f104 0a19 	add.w	sl, r4, #25
 800a59e:	68e3      	ldr	r3, [r4, #12]
 800a5a0:	6832      	ldr	r2, [r6, #0]
 800a5a2:	1a9b      	subs	r3, r3, r2
 800a5a4:	42ab      	cmp	r3, r5
 800a5a6:	dc26      	bgt.n	800a5f6 <_printf_common+0x96>
 800a5a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a5ac:	6822      	ldr	r2, [r4, #0]
 800a5ae:	3b00      	subs	r3, #0
 800a5b0:	bf18      	it	ne
 800a5b2:	2301      	movne	r3, #1
 800a5b4:	0692      	lsls	r2, r2, #26
 800a5b6:	d42b      	bmi.n	800a610 <_printf_common+0xb0>
 800a5b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a5bc:	4641      	mov	r1, r8
 800a5be:	4638      	mov	r0, r7
 800a5c0:	47c8      	blx	r9
 800a5c2:	3001      	adds	r0, #1
 800a5c4:	d01e      	beq.n	800a604 <_printf_common+0xa4>
 800a5c6:	6823      	ldr	r3, [r4, #0]
 800a5c8:	6922      	ldr	r2, [r4, #16]
 800a5ca:	f003 0306 	and.w	r3, r3, #6
 800a5ce:	2b04      	cmp	r3, #4
 800a5d0:	bf02      	ittt	eq
 800a5d2:	68e5      	ldreq	r5, [r4, #12]
 800a5d4:	6833      	ldreq	r3, [r6, #0]
 800a5d6:	1aed      	subeq	r5, r5, r3
 800a5d8:	68a3      	ldr	r3, [r4, #8]
 800a5da:	bf0c      	ite	eq
 800a5dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a5e0:	2500      	movne	r5, #0
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	bfc4      	itt	gt
 800a5e6:	1a9b      	subgt	r3, r3, r2
 800a5e8:	18ed      	addgt	r5, r5, r3
 800a5ea:	2600      	movs	r6, #0
 800a5ec:	341a      	adds	r4, #26
 800a5ee:	42b5      	cmp	r5, r6
 800a5f0:	d11a      	bne.n	800a628 <_printf_common+0xc8>
 800a5f2:	2000      	movs	r0, #0
 800a5f4:	e008      	b.n	800a608 <_printf_common+0xa8>
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	4652      	mov	r2, sl
 800a5fa:	4641      	mov	r1, r8
 800a5fc:	4638      	mov	r0, r7
 800a5fe:	47c8      	blx	r9
 800a600:	3001      	adds	r0, #1
 800a602:	d103      	bne.n	800a60c <_printf_common+0xac>
 800a604:	f04f 30ff 	mov.w	r0, #4294967295
 800a608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a60c:	3501      	adds	r5, #1
 800a60e:	e7c6      	b.n	800a59e <_printf_common+0x3e>
 800a610:	18e1      	adds	r1, r4, r3
 800a612:	1c5a      	adds	r2, r3, #1
 800a614:	2030      	movs	r0, #48	@ 0x30
 800a616:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a61a:	4422      	add	r2, r4
 800a61c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a624:	3302      	adds	r3, #2
 800a626:	e7c7      	b.n	800a5b8 <_printf_common+0x58>
 800a628:	2301      	movs	r3, #1
 800a62a:	4622      	mov	r2, r4
 800a62c:	4641      	mov	r1, r8
 800a62e:	4638      	mov	r0, r7
 800a630:	47c8      	blx	r9
 800a632:	3001      	adds	r0, #1
 800a634:	d0e6      	beq.n	800a604 <_printf_common+0xa4>
 800a636:	3601      	adds	r6, #1
 800a638:	e7d9      	b.n	800a5ee <_printf_common+0x8e>
	...

0800a63c <_printf_i>:
 800a63c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a640:	7e0f      	ldrb	r7, [r1, #24]
 800a642:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a644:	2f78      	cmp	r7, #120	@ 0x78
 800a646:	4691      	mov	r9, r2
 800a648:	4680      	mov	r8, r0
 800a64a:	460c      	mov	r4, r1
 800a64c:	469a      	mov	sl, r3
 800a64e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a652:	d807      	bhi.n	800a664 <_printf_i+0x28>
 800a654:	2f62      	cmp	r7, #98	@ 0x62
 800a656:	d80a      	bhi.n	800a66e <_printf_i+0x32>
 800a658:	2f00      	cmp	r7, #0
 800a65a:	f000 80d1 	beq.w	800a800 <_printf_i+0x1c4>
 800a65e:	2f58      	cmp	r7, #88	@ 0x58
 800a660:	f000 80b8 	beq.w	800a7d4 <_printf_i+0x198>
 800a664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a668:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a66c:	e03a      	b.n	800a6e4 <_printf_i+0xa8>
 800a66e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a672:	2b15      	cmp	r3, #21
 800a674:	d8f6      	bhi.n	800a664 <_printf_i+0x28>
 800a676:	a101      	add	r1, pc, #4	@ (adr r1, 800a67c <_printf_i+0x40>)
 800a678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a67c:	0800a6d5 	.word	0x0800a6d5
 800a680:	0800a6e9 	.word	0x0800a6e9
 800a684:	0800a665 	.word	0x0800a665
 800a688:	0800a665 	.word	0x0800a665
 800a68c:	0800a665 	.word	0x0800a665
 800a690:	0800a665 	.word	0x0800a665
 800a694:	0800a6e9 	.word	0x0800a6e9
 800a698:	0800a665 	.word	0x0800a665
 800a69c:	0800a665 	.word	0x0800a665
 800a6a0:	0800a665 	.word	0x0800a665
 800a6a4:	0800a665 	.word	0x0800a665
 800a6a8:	0800a7e7 	.word	0x0800a7e7
 800a6ac:	0800a713 	.word	0x0800a713
 800a6b0:	0800a7a1 	.word	0x0800a7a1
 800a6b4:	0800a665 	.word	0x0800a665
 800a6b8:	0800a665 	.word	0x0800a665
 800a6bc:	0800a809 	.word	0x0800a809
 800a6c0:	0800a665 	.word	0x0800a665
 800a6c4:	0800a713 	.word	0x0800a713
 800a6c8:	0800a665 	.word	0x0800a665
 800a6cc:	0800a665 	.word	0x0800a665
 800a6d0:	0800a7a9 	.word	0x0800a7a9
 800a6d4:	6833      	ldr	r3, [r6, #0]
 800a6d6:	1d1a      	adds	r2, r3, #4
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	6032      	str	r2, [r6, #0]
 800a6dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	e09c      	b.n	800a822 <_printf_i+0x1e6>
 800a6e8:	6833      	ldr	r3, [r6, #0]
 800a6ea:	6820      	ldr	r0, [r4, #0]
 800a6ec:	1d19      	adds	r1, r3, #4
 800a6ee:	6031      	str	r1, [r6, #0]
 800a6f0:	0606      	lsls	r6, r0, #24
 800a6f2:	d501      	bpl.n	800a6f8 <_printf_i+0xbc>
 800a6f4:	681d      	ldr	r5, [r3, #0]
 800a6f6:	e003      	b.n	800a700 <_printf_i+0xc4>
 800a6f8:	0645      	lsls	r5, r0, #25
 800a6fa:	d5fb      	bpl.n	800a6f4 <_printf_i+0xb8>
 800a6fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a700:	2d00      	cmp	r5, #0
 800a702:	da03      	bge.n	800a70c <_printf_i+0xd0>
 800a704:	232d      	movs	r3, #45	@ 0x2d
 800a706:	426d      	negs	r5, r5
 800a708:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a70c:	4858      	ldr	r0, [pc, #352]	@ (800a870 <_printf_i+0x234>)
 800a70e:	230a      	movs	r3, #10
 800a710:	e011      	b.n	800a736 <_printf_i+0xfa>
 800a712:	6821      	ldr	r1, [r4, #0]
 800a714:	6833      	ldr	r3, [r6, #0]
 800a716:	0608      	lsls	r0, r1, #24
 800a718:	f853 5b04 	ldr.w	r5, [r3], #4
 800a71c:	d402      	bmi.n	800a724 <_printf_i+0xe8>
 800a71e:	0649      	lsls	r1, r1, #25
 800a720:	bf48      	it	mi
 800a722:	b2ad      	uxthmi	r5, r5
 800a724:	2f6f      	cmp	r7, #111	@ 0x6f
 800a726:	4852      	ldr	r0, [pc, #328]	@ (800a870 <_printf_i+0x234>)
 800a728:	6033      	str	r3, [r6, #0]
 800a72a:	bf14      	ite	ne
 800a72c:	230a      	movne	r3, #10
 800a72e:	2308      	moveq	r3, #8
 800a730:	2100      	movs	r1, #0
 800a732:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a736:	6866      	ldr	r6, [r4, #4]
 800a738:	60a6      	str	r6, [r4, #8]
 800a73a:	2e00      	cmp	r6, #0
 800a73c:	db05      	blt.n	800a74a <_printf_i+0x10e>
 800a73e:	6821      	ldr	r1, [r4, #0]
 800a740:	432e      	orrs	r6, r5
 800a742:	f021 0104 	bic.w	r1, r1, #4
 800a746:	6021      	str	r1, [r4, #0]
 800a748:	d04b      	beq.n	800a7e2 <_printf_i+0x1a6>
 800a74a:	4616      	mov	r6, r2
 800a74c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a750:	fb03 5711 	mls	r7, r3, r1, r5
 800a754:	5dc7      	ldrb	r7, [r0, r7]
 800a756:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a75a:	462f      	mov	r7, r5
 800a75c:	42bb      	cmp	r3, r7
 800a75e:	460d      	mov	r5, r1
 800a760:	d9f4      	bls.n	800a74c <_printf_i+0x110>
 800a762:	2b08      	cmp	r3, #8
 800a764:	d10b      	bne.n	800a77e <_printf_i+0x142>
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	07df      	lsls	r7, r3, #31
 800a76a:	d508      	bpl.n	800a77e <_printf_i+0x142>
 800a76c:	6923      	ldr	r3, [r4, #16]
 800a76e:	6861      	ldr	r1, [r4, #4]
 800a770:	4299      	cmp	r1, r3
 800a772:	bfde      	ittt	le
 800a774:	2330      	movle	r3, #48	@ 0x30
 800a776:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a77a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a77e:	1b92      	subs	r2, r2, r6
 800a780:	6122      	str	r2, [r4, #16]
 800a782:	f8cd a000 	str.w	sl, [sp]
 800a786:	464b      	mov	r3, r9
 800a788:	aa03      	add	r2, sp, #12
 800a78a:	4621      	mov	r1, r4
 800a78c:	4640      	mov	r0, r8
 800a78e:	f7ff fee7 	bl	800a560 <_printf_common>
 800a792:	3001      	adds	r0, #1
 800a794:	d14a      	bne.n	800a82c <_printf_i+0x1f0>
 800a796:	f04f 30ff 	mov.w	r0, #4294967295
 800a79a:	b004      	add	sp, #16
 800a79c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7a0:	6823      	ldr	r3, [r4, #0]
 800a7a2:	f043 0320 	orr.w	r3, r3, #32
 800a7a6:	6023      	str	r3, [r4, #0]
 800a7a8:	4832      	ldr	r0, [pc, #200]	@ (800a874 <_printf_i+0x238>)
 800a7aa:	2778      	movs	r7, #120	@ 0x78
 800a7ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a7b0:	6823      	ldr	r3, [r4, #0]
 800a7b2:	6831      	ldr	r1, [r6, #0]
 800a7b4:	061f      	lsls	r7, r3, #24
 800a7b6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a7ba:	d402      	bmi.n	800a7c2 <_printf_i+0x186>
 800a7bc:	065f      	lsls	r7, r3, #25
 800a7be:	bf48      	it	mi
 800a7c0:	b2ad      	uxthmi	r5, r5
 800a7c2:	6031      	str	r1, [r6, #0]
 800a7c4:	07d9      	lsls	r1, r3, #31
 800a7c6:	bf44      	itt	mi
 800a7c8:	f043 0320 	orrmi.w	r3, r3, #32
 800a7cc:	6023      	strmi	r3, [r4, #0]
 800a7ce:	b11d      	cbz	r5, 800a7d8 <_printf_i+0x19c>
 800a7d0:	2310      	movs	r3, #16
 800a7d2:	e7ad      	b.n	800a730 <_printf_i+0xf4>
 800a7d4:	4826      	ldr	r0, [pc, #152]	@ (800a870 <_printf_i+0x234>)
 800a7d6:	e7e9      	b.n	800a7ac <_printf_i+0x170>
 800a7d8:	6823      	ldr	r3, [r4, #0]
 800a7da:	f023 0320 	bic.w	r3, r3, #32
 800a7de:	6023      	str	r3, [r4, #0]
 800a7e0:	e7f6      	b.n	800a7d0 <_printf_i+0x194>
 800a7e2:	4616      	mov	r6, r2
 800a7e4:	e7bd      	b.n	800a762 <_printf_i+0x126>
 800a7e6:	6833      	ldr	r3, [r6, #0]
 800a7e8:	6825      	ldr	r5, [r4, #0]
 800a7ea:	6961      	ldr	r1, [r4, #20]
 800a7ec:	1d18      	adds	r0, r3, #4
 800a7ee:	6030      	str	r0, [r6, #0]
 800a7f0:	062e      	lsls	r6, r5, #24
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	d501      	bpl.n	800a7fa <_printf_i+0x1be>
 800a7f6:	6019      	str	r1, [r3, #0]
 800a7f8:	e002      	b.n	800a800 <_printf_i+0x1c4>
 800a7fa:	0668      	lsls	r0, r5, #25
 800a7fc:	d5fb      	bpl.n	800a7f6 <_printf_i+0x1ba>
 800a7fe:	8019      	strh	r1, [r3, #0]
 800a800:	2300      	movs	r3, #0
 800a802:	6123      	str	r3, [r4, #16]
 800a804:	4616      	mov	r6, r2
 800a806:	e7bc      	b.n	800a782 <_printf_i+0x146>
 800a808:	6833      	ldr	r3, [r6, #0]
 800a80a:	1d1a      	adds	r2, r3, #4
 800a80c:	6032      	str	r2, [r6, #0]
 800a80e:	681e      	ldr	r6, [r3, #0]
 800a810:	6862      	ldr	r2, [r4, #4]
 800a812:	2100      	movs	r1, #0
 800a814:	4630      	mov	r0, r6
 800a816:	f7f5 fceb 	bl	80001f0 <memchr>
 800a81a:	b108      	cbz	r0, 800a820 <_printf_i+0x1e4>
 800a81c:	1b80      	subs	r0, r0, r6
 800a81e:	6060      	str	r0, [r4, #4]
 800a820:	6863      	ldr	r3, [r4, #4]
 800a822:	6123      	str	r3, [r4, #16]
 800a824:	2300      	movs	r3, #0
 800a826:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a82a:	e7aa      	b.n	800a782 <_printf_i+0x146>
 800a82c:	6923      	ldr	r3, [r4, #16]
 800a82e:	4632      	mov	r2, r6
 800a830:	4649      	mov	r1, r9
 800a832:	4640      	mov	r0, r8
 800a834:	47d0      	blx	sl
 800a836:	3001      	adds	r0, #1
 800a838:	d0ad      	beq.n	800a796 <_printf_i+0x15a>
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	079b      	lsls	r3, r3, #30
 800a83e:	d413      	bmi.n	800a868 <_printf_i+0x22c>
 800a840:	68e0      	ldr	r0, [r4, #12]
 800a842:	9b03      	ldr	r3, [sp, #12]
 800a844:	4298      	cmp	r0, r3
 800a846:	bfb8      	it	lt
 800a848:	4618      	movlt	r0, r3
 800a84a:	e7a6      	b.n	800a79a <_printf_i+0x15e>
 800a84c:	2301      	movs	r3, #1
 800a84e:	4632      	mov	r2, r6
 800a850:	4649      	mov	r1, r9
 800a852:	4640      	mov	r0, r8
 800a854:	47d0      	blx	sl
 800a856:	3001      	adds	r0, #1
 800a858:	d09d      	beq.n	800a796 <_printf_i+0x15a>
 800a85a:	3501      	adds	r5, #1
 800a85c:	68e3      	ldr	r3, [r4, #12]
 800a85e:	9903      	ldr	r1, [sp, #12]
 800a860:	1a5b      	subs	r3, r3, r1
 800a862:	42ab      	cmp	r3, r5
 800a864:	dcf2      	bgt.n	800a84c <_printf_i+0x210>
 800a866:	e7eb      	b.n	800a840 <_printf_i+0x204>
 800a868:	2500      	movs	r5, #0
 800a86a:	f104 0619 	add.w	r6, r4, #25
 800a86e:	e7f5      	b.n	800a85c <_printf_i+0x220>
 800a870:	0800dcc8 	.word	0x0800dcc8
 800a874:	0800dcd9 	.word	0x0800dcd9

0800a878 <std>:
 800a878:	2300      	movs	r3, #0
 800a87a:	b510      	push	{r4, lr}
 800a87c:	4604      	mov	r4, r0
 800a87e:	e9c0 3300 	strd	r3, r3, [r0]
 800a882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a886:	6083      	str	r3, [r0, #8]
 800a888:	8181      	strh	r1, [r0, #12]
 800a88a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a88c:	81c2      	strh	r2, [r0, #14]
 800a88e:	6183      	str	r3, [r0, #24]
 800a890:	4619      	mov	r1, r3
 800a892:	2208      	movs	r2, #8
 800a894:	305c      	adds	r0, #92	@ 0x5c
 800a896:	f000 f97a 	bl	800ab8e <memset>
 800a89a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d0 <std+0x58>)
 800a89c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a89e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d4 <std+0x5c>)
 800a8a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d8 <std+0x60>)
 800a8a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a8dc <std+0x64>)
 800a8a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a8e0 <std+0x68>)
 800a8ac:	6224      	str	r4, [r4, #32]
 800a8ae:	429c      	cmp	r4, r3
 800a8b0:	d006      	beq.n	800a8c0 <std+0x48>
 800a8b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8b6:	4294      	cmp	r4, r2
 800a8b8:	d002      	beq.n	800a8c0 <std+0x48>
 800a8ba:	33d0      	adds	r3, #208	@ 0xd0
 800a8bc:	429c      	cmp	r4, r3
 800a8be:	d105      	bne.n	800a8cc <std+0x54>
 800a8c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8c8:	f000 b9f0 	b.w	800acac <__retarget_lock_init_recursive>
 800a8cc:	bd10      	pop	{r4, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0800ab05 	.word	0x0800ab05
 800a8d4:	0800ab2b 	.word	0x0800ab2b
 800a8d8:	0800ab63 	.word	0x0800ab63
 800a8dc:	0800ab87 	.word	0x0800ab87
 800a8e0:	20000e58 	.word	0x20000e58

0800a8e4 <stdio_exit_handler>:
 800a8e4:	4a02      	ldr	r2, [pc, #8]	@ (800a8f0 <stdio_exit_handler+0xc>)
 800a8e6:	4903      	ldr	r1, [pc, #12]	@ (800a8f4 <stdio_exit_handler+0x10>)
 800a8e8:	4803      	ldr	r0, [pc, #12]	@ (800a8f8 <stdio_exit_handler+0x14>)
 800a8ea:	f000 b869 	b.w	800a9c0 <_fwalk_sglue>
 800a8ee:	bf00      	nop
 800a8f0:	20000018 	.word	0x20000018
 800a8f4:	0800cc51 	.word	0x0800cc51
 800a8f8:	20000028 	.word	0x20000028

0800a8fc <cleanup_stdio>:
 800a8fc:	6841      	ldr	r1, [r0, #4]
 800a8fe:	4b0c      	ldr	r3, [pc, #48]	@ (800a930 <cleanup_stdio+0x34>)
 800a900:	4299      	cmp	r1, r3
 800a902:	b510      	push	{r4, lr}
 800a904:	4604      	mov	r4, r0
 800a906:	d001      	beq.n	800a90c <cleanup_stdio+0x10>
 800a908:	f002 f9a2 	bl	800cc50 <_fflush_r>
 800a90c:	68a1      	ldr	r1, [r4, #8]
 800a90e:	4b09      	ldr	r3, [pc, #36]	@ (800a934 <cleanup_stdio+0x38>)
 800a910:	4299      	cmp	r1, r3
 800a912:	d002      	beq.n	800a91a <cleanup_stdio+0x1e>
 800a914:	4620      	mov	r0, r4
 800a916:	f002 f99b 	bl	800cc50 <_fflush_r>
 800a91a:	68e1      	ldr	r1, [r4, #12]
 800a91c:	4b06      	ldr	r3, [pc, #24]	@ (800a938 <cleanup_stdio+0x3c>)
 800a91e:	4299      	cmp	r1, r3
 800a920:	d004      	beq.n	800a92c <cleanup_stdio+0x30>
 800a922:	4620      	mov	r0, r4
 800a924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a928:	f002 b992 	b.w	800cc50 <_fflush_r>
 800a92c:	bd10      	pop	{r4, pc}
 800a92e:	bf00      	nop
 800a930:	20000e58 	.word	0x20000e58
 800a934:	20000ec0 	.word	0x20000ec0
 800a938:	20000f28 	.word	0x20000f28

0800a93c <global_stdio_init.part.0>:
 800a93c:	b510      	push	{r4, lr}
 800a93e:	4b0b      	ldr	r3, [pc, #44]	@ (800a96c <global_stdio_init.part.0+0x30>)
 800a940:	4c0b      	ldr	r4, [pc, #44]	@ (800a970 <global_stdio_init.part.0+0x34>)
 800a942:	4a0c      	ldr	r2, [pc, #48]	@ (800a974 <global_stdio_init.part.0+0x38>)
 800a944:	601a      	str	r2, [r3, #0]
 800a946:	4620      	mov	r0, r4
 800a948:	2200      	movs	r2, #0
 800a94a:	2104      	movs	r1, #4
 800a94c:	f7ff ff94 	bl	800a878 <std>
 800a950:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a954:	2201      	movs	r2, #1
 800a956:	2109      	movs	r1, #9
 800a958:	f7ff ff8e 	bl	800a878 <std>
 800a95c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a960:	2202      	movs	r2, #2
 800a962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a966:	2112      	movs	r1, #18
 800a968:	f7ff bf86 	b.w	800a878 <std>
 800a96c:	20000f90 	.word	0x20000f90
 800a970:	20000e58 	.word	0x20000e58
 800a974:	0800a8e5 	.word	0x0800a8e5

0800a978 <__sfp_lock_acquire>:
 800a978:	4801      	ldr	r0, [pc, #4]	@ (800a980 <__sfp_lock_acquire+0x8>)
 800a97a:	f000 b998 	b.w	800acae <__retarget_lock_acquire_recursive>
 800a97e:	bf00      	nop
 800a980:	20000f99 	.word	0x20000f99

0800a984 <__sfp_lock_release>:
 800a984:	4801      	ldr	r0, [pc, #4]	@ (800a98c <__sfp_lock_release+0x8>)
 800a986:	f000 b993 	b.w	800acb0 <__retarget_lock_release_recursive>
 800a98a:	bf00      	nop
 800a98c:	20000f99 	.word	0x20000f99

0800a990 <__sinit>:
 800a990:	b510      	push	{r4, lr}
 800a992:	4604      	mov	r4, r0
 800a994:	f7ff fff0 	bl	800a978 <__sfp_lock_acquire>
 800a998:	6a23      	ldr	r3, [r4, #32]
 800a99a:	b11b      	cbz	r3, 800a9a4 <__sinit+0x14>
 800a99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9a0:	f7ff bff0 	b.w	800a984 <__sfp_lock_release>
 800a9a4:	4b04      	ldr	r3, [pc, #16]	@ (800a9b8 <__sinit+0x28>)
 800a9a6:	6223      	str	r3, [r4, #32]
 800a9a8:	4b04      	ldr	r3, [pc, #16]	@ (800a9bc <__sinit+0x2c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1f5      	bne.n	800a99c <__sinit+0xc>
 800a9b0:	f7ff ffc4 	bl	800a93c <global_stdio_init.part.0>
 800a9b4:	e7f2      	b.n	800a99c <__sinit+0xc>
 800a9b6:	bf00      	nop
 800a9b8:	0800a8fd 	.word	0x0800a8fd
 800a9bc:	20000f90 	.word	0x20000f90

0800a9c0 <_fwalk_sglue>:
 800a9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9c4:	4607      	mov	r7, r0
 800a9c6:	4688      	mov	r8, r1
 800a9c8:	4614      	mov	r4, r2
 800a9ca:	2600      	movs	r6, #0
 800a9cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a9d0:	f1b9 0901 	subs.w	r9, r9, #1
 800a9d4:	d505      	bpl.n	800a9e2 <_fwalk_sglue+0x22>
 800a9d6:	6824      	ldr	r4, [r4, #0]
 800a9d8:	2c00      	cmp	r4, #0
 800a9da:	d1f7      	bne.n	800a9cc <_fwalk_sglue+0xc>
 800a9dc:	4630      	mov	r0, r6
 800a9de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d907      	bls.n	800a9f8 <_fwalk_sglue+0x38>
 800a9e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	d003      	beq.n	800a9f8 <_fwalk_sglue+0x38>
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	4638      	mov	r0, r7
 800a9f4:	47c0      	blx	r8
 800a9f6:	4306      	orrs	r6, r0
 800a9f8:	3568      	adds	r5, #104	@ 0x68
 800a9fa:	e7e9      	b.n	800a9d0 <_fwalk_sglue+0x10>

0800a9fc <sniprintf>:
 800a9fc:	b40c      	push	{r2, r3}
 800a9fe:	b530      	push	{r4, r5, lr}
 800aa00:	4b18      	ldr	r3, [pc, #96]	@ (800aa64 <sniprintf+0x68>)
 800aa02:	1e0c      	subs	r4, r1, #0
 800aa04:	681d      	ldr	r5, [r3, #0]
 800aa06:	b09d      	sub	sp, #116	@ 0x74
 800aa08:	da08      	bge.n	800aa1c <sniprintf+0x20>
 800aa0a:	238b      	movs	r3, #139	@ 0x8b
 800aa0c:	602b      	str	r3, [r5, #0]
 800aa0e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa12:	b01d      	add	sp, #116	@ 0x74
 800aa14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa18:	b002      	add	sp, #8
 800aa1a:	4770      	bx	lr
 800aa1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aa20:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aa24:	f04f 0300 	mov.w	r3, #0
 800aa28:	931b      	str	r3, [sp, #108]	@ 0x6c
 800aa2a:	bf14      	ite	ne
 800aa2c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aa30:	4623      	moveq	r3, r4
 800aa32:	9304      	str	r3, [sp, #16]
 800aa34:	9307      	str	r3, [sp, #28]
 800aa36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aa3a:	9002      	str	r0, [sp, #8]
 800aa3c:	9006      	str	r0, [sp, #24]
 800aa3e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aa42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aa44:	ab21      	add	r3, sp, #132	@ 0x84
 800aa46:	a902      	add	r1, sp, #8
 800aa48:	4628      	mov	r0, r5
 800aa4a:	9301      	str	r3, [sp, #4]
 800aa4c:	f001 fc62 	bl	800c314 <_svfiprintf_r>
 800aa50:	1c43      	adds	r3, r0, #1
 800aa52:	bfbc      	itt	lt
 800aa54:	238b      	movlt	r3, #139	@ 0x8b
 800aa56:	602b      	strlt	r3, [r5, #0]
 800aa58:	2c00      	cmp	r4, #0
 800aa5a:	d0da      	beq.n	800aa12 <sniprintf+0x16>
 800aa5c:	9b02      	ldr	r3, [sp, #8]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	701a      	strb	r2, [r3, #0]
 800aa62:	e7d6      	b.n	800aa12 <sniprintf+0x16>
 800aa64:	20000024 	.word	0x20000024

0800aa68 <siprintf>:
 800aa68:	b40e      	push	{r1, r2, r3}
 800aa6a:	b510      	push	{r4, lr}
 800aa6c:	b09d      	sub	sp, #116	@ 0x74
 800aa6e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800aa70:	9002      	str	r0, [sp, #8]
 800aa72:	9006      	str	r0, [sp, #24]
 800aa74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aa78:	480a      	ldr	r0, [pc, #40]	@ (800aaa4 <siprintf+0x3c>)
 800aa7a:	9107      	str	r1, [sp, #28]
 800aa7c:	9104      	str	r1, [sp, #16]
 800aa7e:	490a      	ldr	r1, [pc, #40]	@ (800aaa8 <siprintf+0x40>)
 800aa80:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa84:	9105      	str	r1, [sp, #20]
 800aa86:	2400      	movs	r4, #0
 800aa88:	a902      	add	r1, sp, #8
 800aa8a:	6800      	ldr	r0, [r0, #0]
 800aa8c:	9301      	str	r3, [sp, #4]
 800aa8e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800aa90:	f001 fc40 	bl	800c314 <_svfiprintf_r>
 800aa94:	9b02      	ldr	r3, [sp, #8]
 800aa96:	701c      	strb	r4, [r3, #0]
 800aa98:	b01d      	add	sp, #116	@ 0x74
 800aa9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa9e:	b003      	add	sp, #12
 800aaa0:	4770      	bx	lr
 800aaa2:	bf00      	nop
 800aaa4:	20000024 	.word	0x20000024
 800aaa8:	ffff0208 	.word	0xffff0208

0800aaac <siscanf>:
 800aaac:	b40e      	push	{r1, r2, r3}
 800aaae:	b570      	push	{r4, r5, r6, lr}
 800aab0:	b09d      	sub	sp, #116	@ 0x74
 800aab2:	ac21      	add	r4, sp, #132	@ 0x84
 800aab4:	2500      	movs	r5, #0
 800aab6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800aaba:	f854 6b04 	ldr.w	r6, [r4], #4
 800aabe:	f8ad 2014 	strh.w	r2, [sp, #20]
 800aac2:	951b      	str	r5, [sp, #108]	@ 0x6c
 800aac4:	9002      	str	r0, [sp, #8]
 800aac6:	9006      	str	r0, [sp, #24]
 800aac8:	f7f5 fbe2 	bl	8000290 <strlen>
 800aacc:	4b0b      	ldr	r3, [pc, #44]	@ (800aafc <siscanf+0x50>)
 800aace:	9003      	str	r0, [sp, #12]
 800aad0:	9007      	str	r0, [sp, #28]
 800aad2:	480b      	ldr	r0, [pc, #44]	@ (800ab00 <siscanf+0x54>)
 800aad4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aad6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aada:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aade:	4632      	mov	r2, r6
 800aae0:	4623      	mov	r3, r4
 800aae2:	a902      	add	r1, sp, #8
 800aae4:	6800      	ldr	r0, [r0, #0]
 800aae6:	950f      	str	r5, [sp, #60]	@ 0x3c
 800aae8:	9514      	str	r5, [sp, #80]	@ 0x50
 800aaea:	9401      	str	r4, [sp, #4]
 800aaec:	f001 fd68 	bl	800c5c0 <__ssvfiscanf_r>
 800aaf0:	b01d      	add	sp, #116	@ 0x74
 800aaf2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aaf6:	b003      	add	sp, #12
 800aaf8:	4770      	bx	lr
 800aafa:	bf00      	nop
 800aafc:	0800ab27 	.word	0x0800ab27
 800ab00:	20000024 	.word	0x20000024

0800ab04 <__sread>:
 800ab04:	b510      	push	{r4, lr}
 800ab06:	460c      	mov	r4, r1
 800ab08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab0c:	f000 f880 	bl	800ac10 <_read_r>
 800ab10:	2800      	cmp	r0, #0
 800ab12:	bfab      	itete	ge
 800ab14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab16:	89a3      	ldrhlt	r3, [r4, #12]
 800ab18:	181b      	addge	r3, r3, r0
 800ab1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab1e:	bfac      	ite	ge
 800ab20:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab22:	81a3      	strhlt	r3, [r4, #12]
 800ab24:	bd10      	pop	{r4, pc}

0800ab26 <__seofread>:
 800ab26:	2000      	movs	r0, #0
 800ab28:	4770      	bx	lr

0800ab2a <__swrite>:
 800ab2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab2e:	461f      	mov	r7, r3
 800ab30:	898b      	ldrh	r3, [r1, #12]
 800ab32:	05db      	lsls	r3, r3, #23
 800ab34:	4605      	mov	r5, r0
 800ab36:	460c      	mov	r4, r1
 800ab38:	4616      	mov	r6, r2
 800ab3a:	d505      	bpl.n	800ab48 <__swrite+0x1e>
 800ab3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab40:	2302      	movs	r3, #2
 800ab42:	2200      	movs	r2, #0
 800ab44:	f000 f852 	bl	800abec <_lseek_r>
 800ab48:	89a3      	ldrh	r3, [r4, #12]
 800ab4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab52:	81a3      	strh	r3, [r4, #12]
 800ab54:	4632      	mov	r2, r6
 800ab56:	463b      	mov	r3, r7
 800ab58:	4628      	mov	r0, r5
 800ab5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab5e:	f000 b869 	b.w	800ac34 <_write_r>

0800ab62 <__sseek>:
 800ab62:	b510      	push	{r4, lr}
 800ab64:	460c      	mov	r4, r1
 800ab66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab6a:	f000 f83f 	bl	800abec <_lseek_r>
 800ab6e:	1c43      	adds	r3, r0, #1
 800ab70:	89a3      	ldrh	r3, [r4, #12]
 800ab72:	bf15      	itete	ne
 800ab74:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab7e:	81a3      	strheq	r3, [r4, #12]
 800ab80:	bf18      	it	ne
 800ab82:	81a3      	strhne	r3, [r4, #12]
 800ab84:	bd10      	pop	{r4, pc}

0800ab86 <__sclose>:
 800ab86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab8a:	f000 b81f 	b.w	800abcc <_close_r>

0800ab8e <memset>:
 800ab8e:	4402      	add	r2, r0
 800ab90:	4603      	mov	r3, r0
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d100      	bne.n	800ab98 <memset+0xa>
 800ab96:	4770      	bx	lr
 800ab98:	f803 1b01 	strb.w	r1, [r3], #1
 800ab9c:	e7f9      	b.n	800ab92 <memset+0x4>

0800ab9e <strncmp>:
 800ab9e:	b510      	push	{r4, lr}
 800aba0:	b16a      	cbz	r2, 800abbe <strncmp+0x20>
 800aba2:	3901      	subs	r1, #1
 800aba4:	1884      	adds	r4, r0, r2
 800aba6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abaa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800abae:	429a      	cmp	r2, r3
 800abb0:	d103      	bne.n	800abba <strncmp+0x1c>
 800abb2:	42a0      	cmp	r0, r4
 800abb4:	d001      	beq.n	800abba <strncmp+0x1c>
 800abb6:	2a00      	cmp	r2, #0
 800abb8:	d1f5      	bne.n	800aba6 <strncmp+0x8>
 800abba:	1ad0      	subs	r0, r2, r3
 800abbc:	bd10      	pop	{r4, pc}
 800abbe:	4610      	mov	r0, r2
 800abc0:	e7fc      	b.n	800abbc <strncmp+0x1e>
	...

0800abc4 <_localeconv_r>:
 800abc4:	4800      	ldr	r0, [pc, #0]	@ (800abc8 <_localeconv_r+0x4>)
 800abc6:	4770      	bx	lr
 800abc8:	20000164 	.word	0x20000164

0800abcc <_close_r>:
 800abcc:	b538      	push	{r3, r4, r5, lr}
 800abce:	4d06      	ldr	r5, [pc, #24]	@ (800abe8 <_close_r+0x1c>)
 800abd0:	2300      	movs	r3, #0
 800abd2:	4604      	mov	r4, r0
 800abd4:	4608      	mov	r0, r1
 800abd6:	602b      	str	r3, [r5, #0]
 800abd8:	f7f7 fc0a 	bl	80023f0 <_close>
 800abdc:	1c43      	adds	r3, r0, #1
 800abde:	d102      	bne.n	800abe6 <_close_r+0x1a>
 800abe0:	682b      	ldr	r3, [r5, #0]
 800abe2:	b103      	cbz	r3, 800abe6 <_close_r+0x1a>
 800abe4:	6023      	str	r3, [r4, #0]
 800abe6:	bd38      	pop	{r3, r4, r5, pc}
 800abe8:	20000f94 	.word	0x20000f94

0800abec <_lseek_r>:
 800abec:	b538      	push	{r3, r4, r5, lr}
 800abee:	4d07      	ldr	r5, [pc, #28]	@ (800ac0c <_lseek_r+0x20>)
 800abf0:	4604      	mov	r4, r0
 800abf2:	4608      	mov	r0, r1
 800abf4:	4611      	mov	r1, r2
 800abf6:	2200      	movs	r2, #0
 800abf8:	602a      	str	r2, [r5, #0]
 800abfa:	461a      	mov	r2, r3
 800abfc:	f7f7 fc1f 	bl	800243e <_lseek>
 800ac00:	1c43      	adds	r3, r0, #1
 800ac02:	d102      	bne.n	800ac0a <_lseek_r+0x1e>
 800ac04:	682b      	ldr	r3, [r5, #0]
 800ac06:	b103      	cbz	r3, 800ac0a <_lseek_r+0x1e>
 800ac08:	6023      	str	r3, [r4, #0]
 800ac0a:	bd38      	pop	{r3, r4, r5, pc}
 800ac0c:	20000f94 	.word	0x20000f94

0800ac10 <_read_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	4d07      	ldr	r5, [pc, #28]	@ (800ac30 <_read_r+0x20>)
 800ac14:	4604      	mov	r4, r0
 800ac16:	4608      	mov	r0, r1
 800ac18:	4611      	mov	r1, r2
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	602a      	str	r2, [r5, #0]
 800ac1e:	461a      	mov	r2, r3
 800ac20:	f7f7 fbad 	bl	800237e <_read>
 800ac24:	1c43      	adds	r3, r0, #1
 800ac26:	d102      	bne.n	800ac2e <_read_r+0x1e>
 800ac28:	682b      	ldr	r3, [r5, #0]
 800ac2a:	b103      	cbz	r3, 800ac2e <_read_r+0x1e>
 800ac2c:	6023      	str	r3, [r4, #0]
 800ac2e:	bd38      	pop	{r3, r4, r5, pc}
 800ac30:	20000f94 	.word	0x20000f94

0800ac34 <_write_r>:
 800ac34:	b538      	push	{r3, r4, r5, lr}
 800ac36:	4d07      	ldr	r5, [pc, #28]	@ (800ac54 <_write_r+0x20>)
 800ac38:	4604      	mov	r4, r0
 800ac3a:	4608      	mov	r0, r1
 800ac3c:	4611      	mov	r1, r2
 800ac3e:	2200      	movs	r2, #0
 800ac40:	602a      	str	r2, [r5, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	f7f7 fbb8 	bl	80023b8 <_write>
 800ac48:	1c43      	adds	r3, r0, #1
 800ac4a:	d102      	bne.n	800ac52 <_write_r+0x1e>
 800ac4c:	682b      	ldr	r3, [r5, #0]
 800ac4e:	b103      	cbz	r3, 800ac52 <_write_r+0x1e>
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	bd38      	pop	{r3, r4, r5, pc}
 800ac54:	20000f94 	.word	0x20000f94

0800ac58 <__errno>:
 800ac58:	4b01      	ldr	r3, [pc, #4]	@ (800ac60 <__errno+0x8>)
 800ac5a:	6818      	ldr	r0, [r3, #0]
 800ac5c:	4770      	bx	lr
 800ac5e:	bf00      	nop
 800ac60:	20000024 	.word	0x20000024

0800ac64 <__libc_init_array>:
 800ac64:	b570      	push	{r4, r5, r6, lr}
 800ac66:	4d0d      	ldr	r5, [pc, #52]	@ (800ac9c <__libc_init_array+0x38>)
 800ac68:	4c0d      	ldr	r4, [pc, #52]	@ (800aca0 <__libc_init_array+0x3c>)
 800ac6a:	1b64      	subs	r4, r4, r5
 800ac6c:	10a4      	asrs	r4, r4, #2
 800ac6e:	2600      	movs	r6, #0
 800ac70:	42a6      	cmp	r6, r4
 800ac72:	d109      	bne.n	800ac88 <__libc_init_array+0x24>
 800ac74:	4d0b      	ldr	r5, [pc, #44]	@ (800aca4 <__libc_init_array+0x40>)
 800ac76:	4c0c      	ldr	r4, [pc, #48]	@ (800aca8 <__libc_init_array+0x44>)
 800ac78:	f002 fce8 	bl	800d64c <_init>
 800ac7c:	1b64      	subs	r4, r4, r5
 800ac7e:	10a4      	asrs	r4, r4, #2
 800ac80:	2600      	movs	r6, #0
 800ac82:	42a6      	cmp	r6, r4
 800ac84:	d105      	bne.n	800ac92 <__libc_init_array+0x2e>
 800ac86:	bd70      	pop	{r4, r5, r6, pc}
 800ac88:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac8c:	4798      	blx	r3
 800ac8e:	3601      	adds	r6, #1
 800ac90:	e7ee      	b.n	800ac70 <__libc_init_array+0xc>
 800ac92:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac96:	4798      	blx	r3
 800ac98:	3601      	adds	r6, #1
 800ac9a:	e7f2      	b.n	800ac82 <__libc_init_array+0x1e>
 800ac9c:	0800e04c 	.word	0x0800e04c
 800aca0:	0800e04c 	.word	0x0800e04c
 800aca4:	0800e04c 	.word	0x0800e04c
 800aca8:	0800e050 	.word	0x0800e050

0800acac <__retarget_lock_init_recursive>:
 800acac:	4770      	bx	lr

0800acae <__retarget_lock_acquire_recursive>:
 800acae:	4770      	bx	lr

0800acb0 <__retarget_lock_release_recursive>:
 800acb0:	4770      	bx	lr

0800acb2 <quorem>:
 800acb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb6:	6903      	ldr	r3, [r0, #16]
 800acb8:	690c      	ldr	r4, [r1, #16]
 800acba:	42a3      	cmp	r3, r4
 800acbc:	4607      	mov	r7, r0
 800acbe:	db7e      	blt.n	800adbe <quorem+0x10c>
 800acc0:	3c01      	subs	r4, #1
 800acc2:	f101 0814 	add.w	r8, r1, #20
 800acc6:	00a3      	lsls	r3, r4, #2
 800acc8:	f100 0514 	add.w	r5, r0, #20
 800accc:	9300      	str	r3, [sp, #0]
 800acce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acd2:	9301      	str	r3, [sp, #4]
 800acd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acdc:	3301      	adds	r3, #1
 800acde:	429a      	cmp	r2, r3
 800ace0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ace4:	fbb2 f6f3 	udiv	r6, r2, r3
 800ace8:	d32e      	bcc.n	800ad48 <quorem+0x96>
 800acea:	f04f 0a00 	mov.w	sl, #0
 800acee:	46c4      	mov	ip, r8
 800acf0:	46ae      	mov	lr, r5
 800acf2:	46d3      	mov	fp, sl
 800acf4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800acf8:	b298      	uxth	r0, r3
 800acfa:	fb06 a000 	mla	r0, r6, r0, sl
 800acfe:	0c02      	lsrs	r2, r0, #16
 800ad00:	0c1b      	lsrs	r3, r3, #16
 800ad02:	fb06 2303 	mla	r3, r6, r3, r2
 800ad06:	f8de 2000 	ldr.w	r2, [lr]
 800ad0a:	b280      	uxth	r0, r0
 800ad0c:	b292      	uxth	r2, r2
 800ad0e:	1a12      	subs	r2, r2, r0
 800ad10:	445a      	add	r2, fp
 800ad12:	f8de 0000 	ldr.w	r0, [lr]
 800ad16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ad20:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ad24:	b292      	uxth	r2, r2
 800ad26:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad2a:	45e1      	cmp	r9, ip
 800ad2c:	f84e 2b04 	str.w	r2, [lr], #4
 800ad30:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ad34:	d2de      	bcs.n	800acf4 <quorem+0x42>
 800ad36:	9b00      	ldr	r3, [sp, #0]
 800ad38:	58eb      	ldr	r3, [r5, r3]
 800ad3a:	b92b      	cbnz	r3, 800ad48 <quorem+0x96>
 800ad3c:	9b01      	ldr	r3, [sp, #4]
 800ad3e:	3b04      	subs	r3, #4
 800ad40:	429d      	cmp	r5, r3
 800ad42:	461a      	mov	r2, r3
 800ad44:	d32f      	bcc.n	800ada6 <quorem+0xf4>
 800ad46:	613c      	str	r4, [r7, #16]
 800ad48:	4638      	mov	r0, r7
 800ad4a:	f001 f97f 	bl	800c04c <__mcmp>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	db25      	blt.n	800ad9e <quorem+0xec>
 800ad52:	4629      	mov	r1, r5
 800ad54:	2000      	movs	r0, #0
 800ad56:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad5a:	f8d1 c000 	ldr.w	ip, [r1]
 800ad5e:	fa1f fe82 	uxth.w	lr, r2
 800ad62:	fa1f f38c 	uxth.w	r3, ip
 800ad66:	eba3 030e 	sub.w	r3, r3, lr
 800ad6a:	4403      	add	r3, r0
 800ad6c:	0c12      	lsrs	r2, r2, #16
 800ad6e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ad72:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad7c:	45c1      	cmp	r9, r8
 800ad7e:	f841 3b04 	str.w	r3, [r1], #4
 800ad82:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ad86:	d2e6      	bcs.n	800ad56 <quorem+0xa4>
 800ad88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad90:	b922      	cbnz	r2, 800ad9c <quorem+0xea>
 800ad92:	3b04      	subs	r3, #4
 800ad94:	429d      	cmp	r5, r3
 800ad96:	461a      	mov	r2, r3
 800ad98:	d30b      	bcc.n	800adb2 <quorem+0x100>
 800ad9a:	613c      	str	r4, [r7, #16]
 800ad9c:	3601      	adds	r6, #1
 800ad9e:	4630      	mov	r0, r6
 800ada0:	b003      	add	sp, #12
 800ada2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada6:	6812      	ldr	r2, [r2, #0]
 800ada8:	3b04      	subs	r3, #4
 800adaa:	2a00      	cmp	r2, #0
 800adac:	d1cb      	bne.n	800ad46 <quorem+0x94>
 800adae:	3c01      	subs	r4, #1
 800adb0:	e7c6      	b.n	800ad40 <quorem+0x8e>
 800adb2:	6812      	ldr	r2, [r2, #0]
 800adb4:	3b04      	subs	r3, #4
 800adb6:	2a00      	cmp	r2, #0
 800adb8:	d1ef      	bne.n	800ad9a <quorem+0xe8>
 800adba:	3c01      	subs	r4, #1
 800adbc:	e7ea      	b.n	800ad94 <quorem+0xe2>
 800adbe:	2000      	movs	r0, #0
 800adc0:	e7ee      	b.n	800ada0 <quorem+0xee>
 800adc2:	0000      	movs	r0, r0
 800adc4:	0000      	movs	r0, r0
	...

0800adc8 <_dtoa_r>:
 800adc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adcc:	69c7      	ldr	r7, [r0, #28]
 800adce:	b097      	sub	sp, #92	@ 0x5c
 800add0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800add4:	ec55 4b10 	vmov	r4, r5, d0
 800add8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800adda:	9107      	str	r1, [sp, #28]
 800addc:	4681      	mov	r9, r0
 800adde:	920c      	str	r2, [sp, #48]	@ 0x30
 800ade0:	9311      	str	r3, [sp, #68]	@ 0x44
 800ade2:	b97f      	cbnz	r7, 800ae04 <_dtoa_r+0x3c>
 800ade4:	2010      	movs	r0, #16
 800ade6:	f000 fe09 	bl	800b9fc <malloc>
 800adea:	4602      	mov	r2, r0
 800adec:	f8c9 001c 	str.w	r0, [r9, #28]
 800adf0:	b920      	cbnz	r0, 800adfc <_dtoa_r+0x34>
 800adf2:	4ba9      	ldr	r3, [pc, #676]	@ (800b098 <_dtoa_r+0x2d0>)
 800adf4:	21ef      	movs	r1, #239	@ 0xef
 800adf6:	48a9      	ldr	r0, [pc, #676]	@ (800b09c <_dtoa_r+0x2d4>)
 800adf8:	f001 fffe 	bl	800cdf8 <__assert_func>
 800adfc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae00:	6007      	str	r7, [r0, #0]
 800ae02:	60c7      	str	r7, [r0, #12]
 800ae04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae08:	6819      	ldr	r1, [r3, #0]
 800ae0a:	b159      	cbz	r1, 800ae24 <_dtoa_r+0x5c>
 800ae0c:	685a      	ldr	r2, [r3, #4]
 800ae0e:	604a      	str	r2, [r1, #4]
 800ae10:	2301      	movs	r3, #1
 800ae12:	4093      	lsls	r3, r2
 800ae14:	608b      	str	r3, [r1, #8]
 800ae16:	4648      	mov	r0, r9
 800ae18:	f000 fee6 	bl	800bbe8 <_Bfree>
 800ae1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae20:	2200      	movs	r2, #0
 800ae22:	601a      	str	r2, [r3, #0]
 800ae24:	1e2b      	subs	r3, r5, #0
 800ae26:	bfb9      	ittee	lt
 800ae28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ae2c:	9305      	strlt	r3, [sp, #20]
 800ae2e:	2300      	movge	r3, #0
 800ae30:	6033      	strge	r3, [r6, #0]
 800ae32:	9f05      	ldr	r7, [sp, #20]
 800ae34:	4b9a      	ldr	r3, [pc, #616]	@ (800b0a0 <_dtoa_r+0x2d8>)
 800ae36:	bfbc      	itt	lt
 800ae38:	2201      	movlt	r2, #1
 800ae3a:	6032      	strlt	r2, [r6, #0]
 800ae3c:	43bb      	bics	r3, r7
 800ae3e:	d112      	bne.n	800ae66 <_dtoa_r+0x9e>
 800ae40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae42:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ae46:	6013      	str	r3, [r2, #0]
 800ae48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae4c:	4323      	orrs	r3, r4
 800ae4e:	f000 855a 	beq.w	800b906 <_dtoa_r+0xb3e>
 800ae52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b0b4 <_dtoa_r+0x2ec>
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	f000 855c 	beq.w	800b916 <_dtoa_r+0xb4e>
 800ae5e:	f10a 0303 	add.w	r3, sl, #3
 800ae62:	f000 bd56 	b.w	800b912 <_dtoa_r+0xb4a>
 800ae66:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	ec51 0b17 	vmov	r0, r1, d7
 800ae70:	2300      	movs	r3, #0
 800ae72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ae76:	f7f5 fe37 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae7a:	4680      	mov	r8, r0
 800ae7c:	b158      	cbz	r0, 800ae96 <_dtoa_r+0xce>
 800ae7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae80:	2301      	movs	r3, #1
 800ae82:	6013      	str	r3, [r2, #0]
 800ae84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae86:	b113      	cbz	r3, 800ae8e <_dtoa_r+0xc6>
 800ae88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ae8a:	4b86      	ldr	r3, [pc, #536]	@ (800b0a4 <_dtoa_r+0x2dc>)
 800ae8c:	6013      	str	r3, [r2, #0]
 800ae8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b0b8 <_dtoa_r+0x2f0>
 800ae92:	f000 bd40 	b.w	800b916 <_dtoa_r+0xb4e>
 800ae96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ae9a:	aa14      	add	r2, sp, #80	@ 0x50
 800ae9c:	a915      	add	r1, sp, #84	@ 0x54
 800ae9e:	4648      	mov	r0, r9
 800aea0:	f001 f984 	bl	800c1ac <__d2b>
 800aea4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aea8:	9002      	str	r0, [sp, #8]
 800aeaa:	2e00      	cmp	r6, #0
 800aeac:	d078      	beq.n	800afa0 <_dtoa_r+0x1d8>
 800aeae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aeb0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800aeb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aebc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aec0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aec4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aec8:	4619      	mov	r1, r3
 800aeca:	2200      	movs	r2, #0
 800aecc:	4b76      	ldr	r3, [pc, #472]	@ (800b0a8 <_dtoa_r+0x2e0>)
 800aece:	f7f5 f9eb 	bl	80002a8 <__aeabi_dsub>
 800aed2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b080 <_dtoa_r+0x2b8>)
 800aed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed8:	f7f5 fb9e 	bl	8000618 <__aeabi_dmul>
 800aedc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b088 <_dtoa_r+0x2c0>)
 800aede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee2:	f7f5 f9e3 	bl	80002ac <__adddf3>
 800aee6:	4604      	mov	r4, r0
 800aee8:	4630      	mov	r0, r6
 800aeea:	460d      	mov	r5, r1
 800aeec:	f7f5 fb2a 	bl	8000544 <__aeabi_i2d>
 800aef0:	a367      	add	r3, pc, #412	@ (adr r3, 800b090 <_dtoa_r+0x2c8>)
 800aef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef6:	f7f5 fb8f 	bl	8000618 <__aeabi_dmul>
 800aefa:	4602      	mov	r2, r0
 800aefc:	460b      	mov	r3, r1
 800aefe:	4620      	mov	r0, r4
 800af00:	4629      	mov	r1, r5
 800af02:	f7f5 f9d3 	bl	80002ac <__adddf3>
 800af06:	4604      	mov	r4, r0
 800af08:	460d      	mov	r5, r1
 800af0a:	f7f5 fe35 	bl	8000b78 <__aeabi_d2iz>
 800af0e:	2200      	movs	r2, #0
 800af10:	4607      	mov	r7, r0
 800af12:	2300      	movs	r3, #0
 800af14:	4620      	mov	r0, r4
 800af16:	4629      	mov	r1, r5
 800af18:	f7f5 fdf0 	bl	8000afc <__aeabi_dcmplt>
 800af1c:	b140      	cbz	r0, 800af30 <_dtoa_r+0x168>
 800af1e:	4638      	mov	r0, r7
 800af20:	f7f5 fb10 	bl	8000544 <__aeabi_i2d>
 800af24:	4622      	mov	r2, r4
 800af26:	462b      	mov	r3, r5
 800af28:	f7f5 fdde 	bl	8000ae8 <__aeabi_dcmpeq>
 800af2c:	b900      	cbnz	r0, 800af30 <_dtoa_r+0x168>
 800af2e:	3f01      	subs	r7, #1
 800af30:	2f16      	cmp	r7, #22
 800af32:	d852      	bhi.n	800afda <_dtoa_r+0x212>
 800af34:	4b5d      	ldr	r3, [pc, #372]	@ (800b0ac <_dtoa_r+0x2e4>)
 800af36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af42:	f7f5 fddb 	bl	8000afc <__aeabi_dcmplt>
 800af46:	2800      	cmp	r0, #0
 800af48:	d049      	beq.n	800afde <_dtoa_r+0x216>
 800af4a:	3f01      	subs	r7, #1
 800af4c:	2300      	movs	r3, #0
 800af4e:	9310      	str	r3, [sp, #64]	@ 0x40
 800af50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af52:	1b9b      	subs	r3, r3, r6
 800af54:	1e5a      	subs	r2, r3, #1
 800af56:	bf45      	ittet	mi
 800af58:	f1c3 0301 	rsbmi	r3, r3, #1
 800af5c:	9300      	strmi	r3, [sp, #0]
 800af5e:	2300      	movpl	r3, #0
 800af60:	2300      	movmi	r3, #0
 800af62:	9206      	str	r2, [sp, #24]
 800af64:	bf54      	ite	pl
 800af66:	9300      	strpl	r3, [sp, #0]
 800af68:	9306      	strmi	r3, [sp, #24]
 800af6a:	2f00      	cmp	r7, #0
 800af6c:	db39      	blt.n	800afe2 <_dtoa_r+0x21a>
 800af6e:	9b06      	ldr	r3, [sp, #24]
 800af70:	970d      	str	r7, [sp, #52]	@ 0x34
 800af72:	443b      	add	r3, r7
 800af74:	9306      	str	r3, [sp, #24]
 800af76:	2300      	movs	r3, #0
 800af78:	9308      	str	r3, [sp, #32]
 800af7a:	9b07      	ldr	r3, [sp, #28]
 800af7c:	2b09      	cmp	r3, #9
 800af7e:	d863      	bhi.n	800b048 <_dtoa_r+0x280>
 800af80:	2b05      	cmp	r3, #5
 800af82:	bfc4      	itt	gt
 800af84:	3b04      	subgt	r3, #4
 800af86:	9307      	strgt	r3, [sp, #28]
 800af88:	9b07      	ldr	r3, [sp, #28]
 800af8a:	f1a3 0302 	sub.w	r3, r3, #2
 800af8e:	bfcc      	ite	gt
 800af90:	2400      	movgt	r4, #0
 800af92:	2401      	movle	r4, #1
 800af94:	2b03      	cmp	r3, #3
 800af96:	d863      	bhi.n	800b060 <_dtoa_r+0x298>
 800af98:	e8df f003 	tbb	[pc, r3]
 800af9c:	2b375452 	.word	0x2b375452
 800afa0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800afa4:	441e      	add	r6, r3
 800afa6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800afaa:	2b20      	cmp	r3, #32
 800afac:	bfc1      	itttt	gt
 800afae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800afb2:	409f      	lslgt	r7, r3
 800afb4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800afb8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800afbc:	bfd6      	itet	le
 800afbe:	f1c3 0320 	rsble	r3, r3, #32
 800afc2:	ea47 0003 	orrgt.w	r0, r7, r3
 800afc6:	fa04 f003 	lslle.w	r0, r4, r3
 800afca:	f7f5 faab 	bl	8000524 <__aeabi_ui2d>
 800afce:	2201      	movs	r2, #1
 800afd0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800afd4:	3e01      	subs	r6, #1
 800afd6:	9212      	str	r2, [sp, #72]	@ 0x48
 800afd8:	e776      	b.n	800aec8 <_dtoa_r+0x100>
 800afda:	2301      	movs	r3, #1
 800afdc:	e7b7      	b.n	800af4e <_dtoa_r+0x186>
 800afde:	9010      	str	r0, [sp, #64]	@ 0x40
 800afe0:	e7b6      	b.n	800af50 <_dtoa_r+0x188>
 800afe2:	9b00      	ldr	r3, [sp, #0]
 800afe4:	1bdb      	subs	r3, r3, r7
 800afe6:	9300      	str	r3, [sp, #0]
 800afe8:	427b      	negs	r3, r7
 800afea:	9308      	str	r3, [sp, #32]
 800afec:	2300      	movs	r3, #0
 800afee:	930d      	str	r3, [sp, #52]	@ 0x34
 800aff0:	e7c3      	b.n	800af7a <_dtoa_r+0x1b2>
 800aff2:	2301      	movs	r3, #1
 800aff4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aff6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aff8:	eb07 0b03 	add.w	fp, r7, r3
 800affc:	f10b 0301 	add.w	r3, fp, #1
 800b000:	2b01      	cmp	r3, #1
 800b002:	9303      	str	r3, [sp, #12]
 800b004:	bfb8      	it	lt
 800b006:	2301      	movlt	r3, #1
 800b008:	e006      	b.n	800b018 <_dtoa_r+0x250>
 800b00a:	2301      	movs	r3, #1
 800b00c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b00e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b010:	2b00      	cmp	r3, #0
 800b012:	dd28      	ble.n	800b066 <_dtoa_r+0x29e>
 800b014:	469b      	mov	fp, r3
 800b016:	9303      	str	r3, [sp, #12]
 800b018:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b01c:	2100      	movs	r1, #0
 800b01e:	2204      	movs	r2, #4
 800b020:	f102 0514 	add.w	r5, r2, #20
 800b024:	429d      	cmp	r5, r3
 800b026:	d926      	bls.n	800b076 <_dtoa_r+0x2ae>
 800b028:	6041      	str	r1, [r0, #4]
 800b02a:	4648      	mov	r0, r9
 800b02c:	f000 fd9c 	bl	800bb68 <_Balloc>
 800b030:	4682      	mov	sl, r0
 800b032:	2800      	cmp	r0, #0
 800b034:	d142      	bne.n	800b0bc <_dtoa_r+0x2f4>
 800b036:	4b1e      	ldr	r3, [pc, #120]	@ (800b0b0 <_dtoa_r+0x2e8>)
 800b038:	4602      	mov	r2, r0
 800b03a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b03e:	e6da      	b.n	800adf6 <_dtoa_r+0x2e>
 800b040:	2300      	movs	r3, #0
 800b042:	e7e3      	b.n	800b00c <_dtoa_r+0x244>
 800b044:	2300      	movs	r3, #0
 800b046:	e7d5      	b.n	800aff4 <_dtoa_r+0x22c>
 800b048:	2401      	movs	r4, #1
 800b04a:	2300      	movs	r3, #0
 800b04c:	9307      	str	r3, [sp, #28]
 800b04e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b050:	f04f 3bff 	mov.w	fp, #4294967295
 800b054:	2200      	movs	r2, #0
 800b056:	f8cd b00c 	str.w	fp, [sp, #12]
 800b05a:	2312      	movs	r3, #18
 800b05c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b05e:	e7db      	b.n	800b018 <_dtoa_r+0x250>
 800b060:	2301      	movs	r3, #1
 800b062:	9309      	str	r3, [sp, #36]	@ 0x24
 800b064:	e7f4      	b.n	800b050 <_dtoa_r+0x288>
 800b066:	f04f 0b01 	mov.w	fp, #1
 800b06a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b06e:	465b      	mov	r3, fp
 800b070:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b074:	e7d0      	b.n	800b018 <_dtoa_r+0x250>
 800b076:	3101      	adds	r1, #1
 800b078:	0052      	lsls	r2, r2, #1
 800b07a:	e7d1      	b.n	800b020 <_dtoa_r+0x258>
 800b07c:	f3af 8000 	nop.w
 800b080:	636f4361 	.word	0x636f4361
 800b084:	3fd287a7 	.word	0x3fd287a7
 800b088:	8b60c8b3 	.word	0x8b60c8b3
 800b08c:	3fc68a28 	.word	0x3fc68a28
 800b090:	509f79fb 	.word	0x509f79fb
 800b094:	3fd34413 	.word	0x3fd34413
 800b098:	0800dcf7 	.word	0x0800dcf7
 800b09c:	0800dd0e 	.word	0x0800dd0e
 800b0a0:	7ff00000 	.word	0x7ff00000
 800b0a4:	0800ddf8 	.word	0x0800ddf8
 800b0a8:	3ff80000 	.word	0x3ff80000
 800b0ac:	0800de78 	.word	0x0800de78
 800b0b0:	0800dd66 	.word	0x0800dd66
 800b0b4:	0800dcf3 	.word	0x0800dcf3
 800b0b8:	0800ddf7 	.word	0x0800ddf7
 800b0bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b0c0:	6018      	str	r0, [r3, #0]
 800b0c2:	9b03      	ldr	r3, [sp, #12]
 800b0c4:	2b0e      	cmp	r3, #14
 800b0c6:	f200 80a1 	bhi.w	800b20c <_dtoa_r+0x444>
 800b0ca:	2c00      	cmp	r4, #0
 800b0cc:	f000 809e 	beq.w	800b20c <_dtoa_r+0x444>
 800b0d0:	2f00      	cmp	r7, #0
 800b0d2:	dd33      	ble.n	800b13c <_dtoa_r+0x374>
 800b0d4:	4b9c      	ldr	r3, [pc, #624]	@ (800b348 <_dtoa_r+0x580>)
 800b0d6:	f007 020f 	and.w	r2, r7, #15
 800b0da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0de:	ed93 7b00 	vldr	d7, [r3]
 800b0e2:	05f8      	lsls	r0, r7, #23
 800b0e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b0e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b0ec:	d516      	bpl.n	800b11c <_dtoa_r+0x354>
 800b0ee:	4b97      	ldr	r3, [pc, #604]	@ (800b34c <_dtoa_r+0x584>)
 800b0f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b0f8:	f7f5 fbb8 	bl	800086c <__aeabi_ddiv>
 800b0fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b100:	f004 040f 	and.w	r4, r4, #15
 800b104:	2603      	movs	r6, #3
 800b106:	4d91      	ldr	r5, [pc, #580]	@ (800b34c <_dtoa_r+0x584>)
 800b108:	b954      	cbnz	r4, 800b120 <_dtoa_r+0x358>
 800b10a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b10e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b112:	f7f5 fbab 	bl	800086c <__aeabi_ddiv>
 800b116:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b11a:	e028      	b.n	800b16e <_dtoa_r+0x3a6>
 800b11c:	2602      	movs	r6, #2
 800b11e:	e7f2      	b.n	800b106 <_dtoa_r+0x33e>
 800b120:	07e1      	lsls	r1, r4, #31
 800b122:	d508      	bpl.n	800b136 <_dtoa_r+0x36e>
 800b124:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b128:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b12c:	f7f5 fa74 	bl	8000618 <__aeabi_dmul>
 800b130:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b134:	3601      	adds	r6, #1
 800b136:	1064      	asrs	r4, r4, #1
 800b138:	3508      	adds	r5, #8
 800b13a:	e7e5      	b.n	800b108 <_dtoa_r+0x340>
 800b13c:	f000 80af 	beq.w	800b29e <_dtoa_r+0x4d6>
 800b140:	427c      	negs	r4, r7
 800b142:	4b81      	ldr	r3, [pc, #516]	@ (800b348 <_dtoa_r+0x580>)
 800b144:	4d81      	ldr	r5, [pc, #516]	@ (800b34c <_dtoa_r+0x584>)
 800b146:	f004 020f 	and.w	r2, r4, #15
 800b14a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b152:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b156:	f7f5 fa5f 	bl	8000618 <__aeabi_dmul>
 800b15a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b15e:	1124      	asrs	r4, r4, #4
 800b160:	2300      	movs	r3, #0
 800b162:	2602      	movs	r6, #2
 800b164:	2c00      	cmp	r4, #0
 800b166:	f040 808f 	bne.w	800b288 <_dtoa_r+0x4c0>
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d1d3      	bne.n	800b116 <_dtoa_r+0x34e>
 800b16e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b170:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b174:	2b00      	cmp	r3, #0
 800b176:	f000 8094 	beq.w	800b2a2 <_dtoa_r+0x4da>
 800b17a:	4b75      	ldr	r3, [pc, #468]	@ (800b350 <_dtoa_r+0x588>)
 800b17c:	2200      	movs	r2, #0
 800b17e:	4620      	mov	r0, r4
 800b180:	4629      	mov	r1, r5
 800b182:	f7f5 fcbb 	bl	8000afc <__aeabi_dcmplt>
 800b186:	2800      	cmp	r0, #0
 800b188:	f000 808b 	beq.w	800b2a2 <_dtoa_r+0x4da>
 800b18c:	9b03      	ldr	r3, [sp, #12]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	f000 8087 	beq.w	800b2a2 <_dtoa_r+0x4da>
 800b194:	f1bb 0f00 	cmp.w	fp, #0
 800b198:	dd34      	ble.n	800b204 <_dtoa_r+0x43c>
 800b19a:	4620      	mov	r0, r4
 800b19c:	4b6d      	ldr	r3, [pc, #436]	@ (800b354 <_dtoa_r+0x58c>)
 800b19e:	2200      	movs	r2, #0
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	f7f5 fa39 	bl	8000618 <__aeabi_dmul>
 800b1a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1aa:	f107 38ff 	add.w	r8, r7, #4294967295
 800b1ae:	3601      	adds	r6, #1
 800b1b0:	465c      	mov	r4, fp
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	f7f5 f9c6 	bl	8000544 <__aeabi_i2d>
 800b1b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1bc:	f7f5 fa2c 	bl	8000618 <__aeabi_dmul>
 800b1c0:	4b65      	ldr	r3, [pc, #404]	@ (800b358 <_dtoa_r+0x590>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f7f5 f872 	bl	80002ac <__adddf3>
 800b1c8:	4605      	mov	r5, r0
 800b1ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b1ce:	2c00      	cmp	r4, #0
 800b1d0:	d16a      	bne.n	800b2a8 <_dtoa_r+0x4e0>
 800b1d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1d6:	4b61      	ldr	r3, [pc, #388]	@ (800b35c <_dtoa_r+0x594>)
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f7f5 f865 	bl	80002a8 <__aeabi_dsub>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	460b      	mov	r3, r1
 800b1e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1e6:	462a      	mov	r2, r5
 800b1e8:	4633      	mov	r3, r6
 800b1ea:	f7f5 fca5 	bl	8000b38 <__aeabi_dcmpgt>
 800b1ee:	2800      	cmp	r0, #0
 800b1f0:	f040 8298 	bne.w	800b724 <_dtoa_r+0x95c>
 800b1f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1f8:	462a      	mov	r2, r5
 800b1fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b1fe:	f7f5 fc7d 	bl	8000afc <__aeabi_dcmplt>
 800b202:	bb38      	cbnz	r0, 800b254 <_dtoa_r+0x48c>
 800b204:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b208:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b20c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b20e:	2b00      	cmp	r3, #0
 800b210:	f2c0 8157 	blt.w	800b4c2 <_dtoa_r+0x6fa>
 800b214:	2f0e      	cmp	r7, #14
 800b216:	f300 8154 	bgt.w	800b4c2 <_dtoa_r+0x6fa>
 800b21a:	4b4b      	ldr	r3, [pc, #300]	@ (800b348 <_dtoa_r+0x580>)
 800b21c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b220:	ed93 7b00 	vldr	d7, [r3]
 800b224:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b226:	2b00      	cmp	r3, #0
 800b228:	ed8d 7b00 	vstr	d7, [sp]
 800b22c:	f280 80e5 	bge.w	800b3fa <_dtoa_r+0x632>
 800b230:	9b03      	ldr	r3, [sp, #12]
 800b232:	2b00      	cmp	r3, #0
 800b234:	f300 80e1 	bgt.w	800b3fa <_dtoa_r+0x632>
 800b238:	d10c      	bne.n	800b254 <_dtoa_r+0x48c>
 800b23a:	4b48      	ldr	r3, [pc, #288]	@ (800b35c <_dtoa_r+0x594>)
 800b23c:	2200      	movs	r2, #0
 800b23e:	ec51 0b17 	vmov	r0, r1, d7
 800b242:	f7f5 f9e9 	bl	8000618 <__aeabi_dmul>
 800b246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b24a:	f7f5 fc6b 	bl	8000b24 <__aeabi_dcmpge>
 800b24e:	2800      	cmp	r0, #0
 800b250:	f000 8266 	beq.w	800b720 <_dtoa_r+0x958>
 800b254:	2400      	movs	r4, #0
 800b256:	4625      	mov	r5, r4
 800b258:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b25a:	4656      	mov	r6, sl
 800b25c:	ea6f 0803 	mvn.w	r8, r3
 800b260:	2700      	movs	r7, #0
 800b262:	4621      	mov	r1, r4
 800b264:	4648      	mov	r0, r9
 800b266:	f000 fcbf 	bl	800bbe8 <_Bfree>
 800b26a:	2d00      	cmp	r5, #0
 800b26c:	f000 80bd 	beq.w	800b3ea <_dtoa_r+0x622>
 800b270:	b12f      	cbz	r7, 800b27e <_dtoa_r+0x4b6>
 800b272:	42af      	cmp	r7, r5
 800b274:	d003      	beq.n	800b27e <_dtoa_r+0x4b6>
 800b276:	4639      	mov	r1, r7
 800b278:	4648      	mov	r0, r9
 800b27a:	f000 fcb5 	bl	800bbe8 <_Bfree>
 800b27e:	4629      	mov	r1, r5
 800b280:	4648      	mov	r0, r9
 800b282:	f000 fcb1 	bl	800bbe8 <_Bfree>
 800b286:	e0b0      	b.n	800b3ea <_dtoa_r+0x622>
 800b288:	07e2      	lsls	r2, r4, #31
 800b28a:	d505      	bpl.n	800b298 <_dtoa_r+0x4d0>
 800b28c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b290:	f7f5 f9c2 	bl	8000618 <__aeabi_dmul>
 800b294:	3601      	adds	r6, #1
 800b296:	2301      	movs	r3, #1
 800b298:	1064      	asrs	r4, r4, #1
 800b29a:	3508      	adds	r5, #8
 800b29c:	e762      	b.n	800b164 <_dtoa_r+0x39c>
 800b29e:	2602      	movs	r6, #2
 800b2a0:	e765      	b.n	800b16e <_dtoa_r+0x3a6>
 800b2a2:	9c03      	ldr	r4, [sp, #12]
 800b2a4:	46b8      	mov	r8, r7
 800b2a6:	e784      	b.n	800b1b2 <_dtoa_r+0x3ea>
 800b2a8:	4b27      	ldr	r3, [pc, #156]	@ (800b348 <_dtoa_r+0x580>)
 800b2aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b2ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b2b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2b4:	4454      	add	r4, sl
 800b2b6:	2900      	cmp	r1, #0
 800b2b8:	d054      	beq.n	800b364 <_dtoa_r+0x59c>
 800b2ba:	4929      	ldr	r1, [pc, #164]	@ (800b360 <_dtoa_r+0x598>)
 800b2bc:	2000      	movs	r0, #0
 800b2be:	f7f5 fad5 	bl	800086c <__aeabi_ddiv>
 800b2c2:	4633      	mov	r3, r6
 800b2c4:	462a      	mov	r2, r5
 800b2c6:	f7f4 ffef 	bl	80002a8 <__aeabi_dsub>
 800b2ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b2ce:	4656      	mov	r6, sl
 800b2d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2d4:	f7f5 fc50 	bl	8000b78 <__aeabi_d2iz>
 800b2d8:	4605      	mov	r5, r0
 800b2da:	f7f5 f933 	bl	8000544 <__aeabi_i2d>
 800b2de:	4602      	mov	r2, r0
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2e6:	f7f4 ffdf 	bl	80002a8 <__aeabi_dsub>
 800b2ea:	3530      	adds	r5, #48	@ 0x30
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b2f4:	f806 5b01 	strb.w	r5, [r6], #1
 800b2f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b2fc:	f7f5 fbfe 	bl	8000afc <__aeabi_dcmplt>
 800b300:	2800      	cmp	r0, #0
 800b302:	d172      	bne.n	800b3ea <_dtoa_r+0x622>
 800b304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b308:	4911      	ldr	r1, [pc, #68]	@ (800b350 <_dtoa_r+0x588>)
 800b30a:	2000      	movs	r0, #0
 800b30c:	f7f4 ffcc 	bl	80002a8 <__aeabi_dsub>
 800b310:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b314:	f7f5 fbf2 	bl	8000afc <__aeabi_dcmplt>
 800b318:	2800      	cmp	r0, #0
 800b31a:	f040 80b4 	bne.w	800b486 <_dtoa_r+0x6be>
 800b31e:	42a6      	cmp	r6, r4
 800b320:	f43f af70 	beq.w	800b204 <_dtoa_r+0x43c>
 800b324:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b328:	4b0a      	ldr	r3, [pc, #40]	@ (800b354 <_dtoa_r+0x58c>)
 800b32a:	2200      	movs	r2, #0
 800b32c:	f7f5 f974 	bl	8000618 <__aeabi_dmul>
 800b330:	4b08      	ldr	r3, [pc, #32]	@ (800b354 <_dtoa_r+0x58c>)
 800b332:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b336:	2200      	movs	r2, #0
 800b338:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b33c:	f7f5 f96c 	bl	8000618 <__aeabi_dmul>
 800b340:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b344:	e7c4      	b.n	800b2d0 <_dtoa_r+0x508>
 800b346:	bf00      	nop
 800b348:	0800de78 	.word	0x0800de78
 800b34c:	0800de50 	.word	0x0800de50
 800b350:	3ff00000 	.word	0x3ff00000
 800b354:	40240000 	.word	0x40240000
 800b358:	401c0000 	.word	0x401c0000
 800b35c:	40140000 	.word	0x40140000
 800b360:	3fe00000 	.word	0x3fe00000
 800b364:	4631      	mov	r1, r6
 800b366:	4628      	mov	r0, r5
 800b368:	f7f5 f956 	bl	8000618 <__aeabi_dmul>
 800b36c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b370:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b372:	4656      	mov	r6, sl
 800b374:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b378:	f7f5 fbfe 	bl	8000b78 <__aeabi_d2iz>
 800b37c:	4605      	mov	r5, r0
 800b37e:	f7f5 f8e1 	bl	8000544 <__aeabi_i2d>
 800b382:	4602      	mov	r2, r0
 800b384:	460b      	mov	r3, r1
 800b386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b38a:	f7f4 ff8d 	bl	80002a8 <__aeabi_dsub>
 800b38e:	3530      	adds	r5, #48	@ 0x30
 800b390:	f806 5b01 	strb.w	r5, [r6], #1
 800b394:	4602      	mov	r2, r0
 800b396:	460b      	mov	r3, r1
 800b398:	42a6      	cmp	r6, r4
 800b39a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b39e:	f04f 0200 	mov.w	r2, #0
 800b3a2:	d124      	bne.n	800b3ee <_dtoa_r+0x626>
 800b3a4:	4baf      	ldr	r3, [pc, #700]	@ (800b664 <_dtoa_r+0x89c>)
 800b3a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b3aa:	f7f4 ff7f 	bl	80002ac <__adddf3>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	460b      	mov	r3, r1
 800b3b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3b6:	f7f5 fbbf 	bl	8000b38 <__aeabi_dcmpgt>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d163      	bne.n	800b486 <_dtoa_r+0x6be>
 800b3be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3c2:	49a8      	ldr	r1, [pc, #672]	@ (800b664 <_dtoa_r+0x89c>)
 800b3c4:	2000      	movs	r0, #0
 800b3c6:	f7f4 ff6f 	bl	80002a8 <__aeabi_dsub>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3d2:	f7f5 fb93 	bl	8000afc <__aeabi_dcmplt>
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	f43f af14 	beq.w	800b204 <_dtoa_r+0x43c>
 800b3dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b3de:	1e73      	subs	r3, r6, #1
 800b3e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b3e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b3e6:	2b30      	cmp	r3, #48	@ 0x30
 800b3e8:	d0f8      	beq.n	800b3dc <_dtoa_r+0x614>
 800b3ea:	4647      	mov	r7, r8
 800b3ec:	e03b      	b.n	800b466 <_dtoa_r+0x69e>
 800b3ee:	4b9e      	ldr	r3, [pc, #632]	@ (800b668 <_dtoa_r+0x8a0>)
 800b3f0:	f7f5 f912 	bl	8000618 <__aeabi_dmul>
 800b3f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3f8:	e7bc      	b.n	800b374 <_dtoa_r+0x5ac>
 800b3fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b3fe:	4656      	mov	r6, sl
 800b400:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b404:	4620      	mov	r0, r4
 800b406:	4629      	mov	r1, r5
 800b408:	f7f5 fa30 	bl	800086c <__aeabi_ddiv>
 800b40c:	f7f5 fbb4 	bl	8000b78 <__aeabi_d2iz>
 800b410:	4680      	mov	r8, r0
 800b412:	f7f5 f897 	bl	8000544 <__aeabi_i2d>
 800b416:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b41a:	f7f5 f8fd 	bl	8000618 <__aeabi_dmul>
 800b41e:	4602      	mov	r2, r0
 800b420:	460b      	mov	r3, r1
 800b422:	4620      	mov	r0, r4
 800b424:	4629      	mov	r1, r5
 800b426:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b42a:	f7f4 ff3d 	bl	80002a8 <__aeabi_dsub>
 800b42e:	f806 4b01 	strb.w	r4, [r6], #1
 800b432:	9d03      	ldr	r5, [sp, #12]
 800b434:	eba6 040a 	sub.w	r4, r6, sl
 800b438:	42a5      	cmp	r5, r4
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	d133      	bne.n	800b4a8 <_dtoa_r+0x6e0>
 800b440:	f7f4 ff34 	bl	80002ac <__adddf3>
 800b444:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b448:	4604      	mov	r4, r0
 800b44a:	460d      	mov	r5, r1
 800b44c:	f7f5 fb74 	bl	8000b38 <__aeabi_dcmpgt>
 800b450:	b9c0      	cbnz	r0, 800b484 <_dtoa_r+0x6bc>
 800b452:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b456:	4620      	mov	r0, r4
 800b458:	4629      	mov	r1, r5
 800b45a:	f7f5 fb45 	bl	8000ae8 <__aeabi_dcmpeq>
 800b45e:	b110      	cbz	r0, 800b466 <_dtoa_r+0x69e>
 800b460:	f018 0f01 	tst.w	r8, #1
 800b464:	d10e      	bne.n	800b484 <_dtoa_r+0x6bc>
 800b466:	9902      	ldr	r1, [sp, #8]
 800b468:	4648      	mov	r0, r9
 800b46a:	f000 fbbd 	bl	800bbe8 <_Bfree>
 800b46e:	2300      	movs	r3, #0
 800b470:	7033      	strb	r3, [r6, #0]
 800b472:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b474:	3701      	adds	r7, #1
 800b476:	601f      	str	r7, [r3, #0]
 800b478:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	f000 824b 	beq.w	800b916 <_dtoa_r+0xb4e>
 800b480:	601e      	str	r6, [r3, #0]
 800b482:	e248      	b.n	800b916 <_dtoa_r+0xb4e>
 800b484:	46b8      	mov	r8, r7
 800b486:	4633      	mov	r3, r6
 800b488:	461e      	mov	r6, r3
 800b48a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b48e:	2a39      	cmp	r2, #57	@ 0x39
 800b490:	d106      	bne.n	800b4a0 <_dtoa_r+0x6d8>
 800b492:	459a      	cmp	sl, r3
 800b494:	d1f8      	bne.n	800b488 <_dtoa_r+0x6c0>
 800b496:	2230      	movs	r2, #48	@ 0x30
 800b498:	f108 0801 	add.w	r8, r8, #1
 800b49c:	f88a 2000 	strb.w	r2, [sl]
 800b4a0:	781a      	ldrb	r2, [r3, #0]
 800b4a2:	3201      	adds	r2, #1
 800b4a4:	701a      	strb	r2, [r3, #0]
 800b4a6:	e7a0      	b.n	800b3ea <_dtoa_r+0x622>
 800b4a8:	4b6f      	ldr	r3, [pc, #444]	@ (800b668 <_dtoa_r+0x8a0>)
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	f7f5 f8b4 	bl	8000618 <__aeabi_dmul>
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	4604      	mov	r4, r0
 800b4b6:	460d      	mov	r5, r1
 800b4b8:	f7f5 fb16 	bl	8000ae8 <__aeabi_dcmpeq>
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	d09f      	beq.n	800b400 <_dtoa_r+0x638>
 800b4c0:	e7d1      	b.n	800b466 <_dtoa_r+0x69e>
 800b4c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4c4:	2a00      	cmp	r2, #0
 800b4c6:	f000 80ea 	beq.w	800b69e <_dtoa_r+0x8d6>
 800b4ca:	9a07      	ldr	r2, [sp, #28]
 800b4cc:	2a01      	cmp	r2, #1
 800b4ce:	f300 80cd 	bgt.w	800b66c <_dtoa_r+0x8a4>
 800b4d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b4d4:	2a00      	cmp	r2, #0
 800b4d6:	f000 80c1 	beq.w	800b65c <_dtoa_r+0x894>
 800b4da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b4de:	9c08      	ldr	r4, [sp, #32]
 800b4e0:	9e00      	ldr	r6, [sp, #0]
 800b4e2:	9a00      	ldr	r2, [sp, #0]
 800b4e4:	441a      	add	r2, r3
 800b4e6:	9200      	str	r2, [sp, #0]
 800b4e8:	9a06      	ldr	r2, [sp, #24]
 800b4ea:	2101      	movs	r1, #1
 800b4ec:	441a      	add	r2, r3
 800b4ee:	4648      	mov	r0, r9
 800b4f0:	9206      	str	r2, [sp, #24]
 800b4f2:	f000 fc2d 	bl	800bd50 <__i2b>
 800b4f6:	4605      	mov	r5, r0
 800b4f8:	b166      	cbz	r6, 800b514 <_dtoa_r+0x74c>
 800b4fa:	9b06      	ldr	r3, [sp, #24]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	dd09      	ble.n	800b514 <_dtoa_r+0x74c>
 800b500:	42b3      	cmp	r3, r6
 800b502:	9a00      	ldr	r2, [sp, #0]
 800b504:	bfa8      	it	ge
 800b506:	4633      	movge	r3, r6
 800b508:	1ad2      	subs	r2, r2, r3
 800b50a:	9200      	str	r2, [sp, #0]
 800b50c:	9a06      	ldr	r2, [sp, #24]
 800b50e:	1af6      	subs	r6, r6, r3
 800b510:	1ad3      	subs	r3, r2, r3
 800b512:	9306      	str	r3, [sp, #24]
 800b514:	9b08      	ldr	r3, [sp, #32]
 800b516:	b30b      	cbz	r3, 800b55c <_dtoa_r+0x794>
 800b518:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	f000 80c6 	beq.w	800b6ac <_dtoa_r+0x8e4>
 800b520:	2c00      	cmp	r4, #0
 800b522:	f000 80c0 	beq.w	800b6a6 <_dtoa_r+0x8de>
 800b526:	4629      	mov	r1, r5
 800b528:	4622      	mov	r2, r4
 800b52a:	4648      	mov	r0, r9
 800b52c:	f000 fcc8 	bl	800bec0 <__pow5mult>
 800b530:	9a02      	ldr	r2, [sp, #8]
 800b532:	4601      	mov	r1, r0
 800b534:	4605      	mov	r5, r0
 800b536:	4648      	mov	r0, r9
 800b538:	f000 fc20 	bl	800bd7c <__multiply>
 800b53c:	9902      	ldr	r1, [sp, #8]
 800b53e:	4680      	mov	r8, r0
 800b540:	4648      	mov	r0, r9
 800b542:	f000 fb51 	bl	800bbe8 <_Bfree>
 800b546:	9b08      	ldr	r3, [sp, #32]
 800b548:	1b1b      	subs	r3, r3, r4
 800b54a:	9308      	str	r3, [sp, #32]
 800b54c:	f000 80b1 	beq.w	800b6b2 <_dtoa_r+0x8ea>
 800b550:	9a08      	ldr	r2, [sp, #32]
 800b552:	4641      	mov	r1, r8
 800b554:	4648      	mov	r0, r9
 800b556:	f000 fcb3 	bl	800bec0 <__pow5mult>
 800b55a:	9002      	str	r0, [sp, #8]
 800b55c:	2101      	movs	r1, #1
 800b55e:	4648      	mov	r0, r9
 800b560:	f000 fbf6 	bl	800bd50 <__i2b>
 800b564:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b566:	4604      	mov	r4, r0
 800b568:	2b00      	cmp	r3, #0
 800b56a:	f000 81d8 	beq.w	800b91e <_dtoa_r+0xb56>
 800b56e:	461a      	mov	r2, r3
 800b570:	4601      	mov	r1, r0
 800b572:	4648      	mov	r0, r9
 800b574:	f000 fca4 	bl	800bec0 <__pow5mult>
 800b578:	9b07      	ldr	r3, [sp, #28]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	4604      	mov	r4, r0
 800b57e:	f300 809f 	bgt.w	800b6c0 <_dtoa_r+0x8f8>
 800b582:	9b04      	ldr	r3, [sp, #16]
 800b584:	2b00      	cmp	r3, #0
 800b586:	f040 8097 	bne.w	800b6b8 <_dtoa_r+0x8f0>
 800b58a:	9b05      	ldr	r3, [sp, #20]
 800b58c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b590:	2b00      	cmp	r3, #0
 800b592:	f040 8093 	bne.w	800b6bc <_dtoa_r+0x8f4>
 800b596:	9b05      	ldr	r3, [sp, #20]
 800b598:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b59c:	0d1b      	lsrs	r3, r3, #20
 800b59e:	051b      	lsls	r3, r3, #20
 800b5a0:	b133      	cbz	r3, 800b5b0 <_dtoa_r+0x7e8>
 800b5a2:	9b00      	ldr	r3, [sp, #0]
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	9300      	str	r3, [sp, #0]
 800b5a8:	9b06      	ldr	r3, [sp, #24]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	9306      	str	r3, [sp, #24]
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	9308      	str	r3, [sp, #32]
 800b5b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	f000 81b8 	beq.w	800b92a <_dtoa_r+0xb62>
 800b5ba:	6923      	ldr	r3, [r4, #16]
 800b5bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5c0:	6918      	ldr	r0, [r3, #16]
 800b5c2:	f000 fb79 	bl	800bcb8 <__hi0bits>
 800b5c6:	f1c0 0020 	rsb	r0, r0, #32
 800b5ca:	9b06      	ldr	r3, [sp, #24]
 800b5cc:	4418      	add	r0, r3
 800b5ce:	f010 001f 	ands.w	r0, r0, #31
 800b5d2:	f000 8082 	beq.w	800b6da <_dtoa_r+0x912>
 800b5d6:	f1c0 0320 	rsb	r3, r0, #32
 800b5da:	2b04      	cmp	r3, #4
 800b5dc:	dd73      	ble.n	800b6c6 <_dtoa_r+0x8fe>
 800b5de:	9b00      	ldr	r3, [sp, #0]
 800b5e0:	f1c0 001c 	rsb	r0, r0, #28
 800b5e4:	4403      	add	r3, r0
 800b5e6:	9300      	str	r3, [sp, #0]
 800b5e8:	9b06      	ldr	r3, [sp, #24]
 800b5ea:	4403      	add	r3, r0
 800b5ec:	4406      	add	r6, r0
 800b5ee:	9306      	str	r3, [sp, #24]
 800b5f0:	9b00      	ldr	r3, [sp, #0]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	dd05      	ble.n	800b602 <_dtoa_r+0x83a>
 800b5f6:	9902      	ldr	r1, [sp, #8]
 800b5f8:	461a      	mov	r2, r3
 800b5fa:	4648      	mov	r0, r9
 800b5fc:	f000 fcba 	bl	800bf74 <__lshift>
 800b600:	9002      	str	r0, [sp, #8]
 800b602:	9b06      	ldr	r3, [sp, #24]
 800b604:	2b00      	cmp	r3, #0
 800b606:	dd05      	ble.n	800b614 <_dtoa_r+0x84c>
 800b608:	4621      	mov	r1, r4
 800b60a:	461a      	mov	r2, r3
 800b60c:	4648      	mov	r0, r9
 800b60e:	f000 fcb1 	bl	800bf74 <__lshift>
 800b612:	4604      	mov	r4, r0
 800b614:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b616:	2b00      	cmp	r3, #0
 800b618:	d061      	beq.n	800b6de <_dtoa_r+0x916>
 800b61a:	9802      	ldr	r0, [sp, #8]
 800b61c:	4621      	mov	r1, r4
 800b61e:	f000 fd15 	bl	800c04c <__mcmp>
 800b622:	2800      	cmp	r0, #0
 800b624:	da5b      	bge.n	800b6de <_dtoa_r+0x916>
 800b626:	2300      	movs	r3, #0
 800b628:	9902      	ldr	r1, [sp, #8]
 800b62a:	220a      	movs	r2, #10
 800b62c:	4648      	mov	r0, r9
 800b62e:	f000 fafd 	bl	800bc2c <__multadd>
 800b632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b634:	9002      	str	r0, [sp, #8]
 800b636:	f107 38ff 	add.w	r8, r7, #4294967295
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f000 8177 	beq.w	800b92e <_dtoa_r+0xb66>
 800b640:	4629      	mov	r1, r5
 800b642:	2300      	movs	r3, #0
 800b644:	220a      	movs	r2, #10
 800b646:	4648      	mov	r0, r9
 800b648:	f000 faf0 	bl	800bc2c <__multadd>
 800b64c:	f1bb 0f00 	cmp.w	fp, #0
 800b650:	4605      	mov	r5, r0
 800b652:	dc6f      	bgt.n	800b734 <_dtoa_r+0x96c>
 800b654:	9b07      	ldr	r3, [sp, #28]
 800b656:	2b02      	cmp	r3, #2
 800b658:	dc49      	bgt.n	800b6ee <_dtoa_r+0x926>
 800b65a:	e06b      	b.n	800b734 <_dtoa_r+0x96c>
 800b65c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b65e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b662:	e73c      	b.n	800b4de <_dtoa_r+0x716>
 800b664:	3fe00000 	.word	0x3fe00000
 800b668:	40240000 	.word	0x40240000
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	1e5c      	subs	r4, r3, #1
 800b670:	9b08      	ldr	r3, [sp, #32]
 800b672:	42a3      	cmp	r3, r4
 800b674:	db09      	blt.n	800b68a <_dtoa_r+0x8c2>
 800b676:	1b1c      	subs	r4, r3, r4
 800b678:	9b03      	ldr	r3, [sp, #12]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	f6bf af30 	bge.w	800b4e0 <_dtoa_r+0x718>
 800b680:	9b00      	ldr	r3, [sp, #0]
 800b682:	9a03      	ldr	r2, [sp, #12]
 800b684:	1a9e      	subs	r6, r3, r2
 800b686:	2300      	movs	r3, #0
 800b688:	e72b      	b.n	800b4e2 <_dtoa_r+0x71a>
 800b68a:	9b08      	ldr	r3, [sp, #32]
 800b68c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b68e:	9408      	str	r4, [sp, #32]
 800b690:	1ae3      	subs	r3, r4, r3
 800b692:	441a      	add	r2, r3
 800b694:	9e00      	ldr	r6, [sp, #0]
 800b696:	9b03      	ldr	r3, [sp, #12]
 800b698:	920d      	str	r2, [sp, #52]	@ 0x34
 800b69a:	2400      	movs	r4, #0
 800b69c:	e721      	b.n	800b4e2 <_dtoa_r+0x71a>
 800b69e:	9c08      	ldr	r4, [sp, #32]
 800b6a0:	9e00      	ldr	r6, [sp, #0]
 800b6a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b6a4:	e728      	b.n	800b4f8 <_dtoa_r+0x730>
 800b6a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b6aa:	e751      	b.n	800b550 <_dtoa_r+0x788>
 800b6ac:	9a08      	ldr	r2, [sp, #32]
 800b6ae:	9902      	ldr	r1, [sp, #8]
 800b6b0:	e750      	b.n	800b554 <_dtoa_r+0x78c>
 800b6b2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b6b6:	e751      	b.n	800b55c <_dtoa_r+0x794>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	e779      	b.n	800b5b0 <_dtoa_r+0x7e8>
 800b6bc:	9b04      	ldr	r3, [sp, #16]
 800b6be:	e777      	b.n	800b5b0 <_dtoa_r+0x7e8>
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	9308      	str	r3, [sp, #32]
 800b6c4:	e779      	b.n	800b5ba <_dtoa_r+0x7f2>
 800b6c6:	d093      	beq.n	800b5f0 <_dtoa_r+0x828>
 800b6c8:	9a00      	ldr	r2, [sp, #0]
 800b6ca:	331c      	adds	r3, #28
 800b6cc:	441a      	add	r2, r3
 800b6ce:	9200      	str	r2, [sp, #0]
 800b6d0:	9a06      	ldr	r2, [sp, #24]
 800b6d2:	441a      	add	r2, r3
 800b6d4:	441e      	add	r6, r3
 800b6d6:	9206      	str	r2, [sp, #24]
 800b6d8:	e78a      	b.n	800b5f0 <_dtoa_r+0x828>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	e7f4      	b.n	800b6c8 <_dtoa_r+0x900>
 800b6de:	9b03      	ldr	r3, [sp, #12]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	46b8      	mov	r8, r7
 800b6e4:	dc20      	bgt.n	800b728 <_dtoa_r+0x960>
 800b6e6:	469b      	mov	fp, r3
 800b6e8:	9b07      	ldr	r3, [sp, #28]
 800b6ea:	2b02      	cmp	r3, #2
 800b6ec:	dd1e      	ble.n	800b72c <_dtoa_r+0x964>
 800b6ee:	f1bb 0f00 	cmp.w	fp, #0
 800b6f2:	f47f adb1 	bne.w	800b258 <_dtoa_r+0x490>
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	465b      	mov	r3, fp
 800b6fa:	2205      	movs	r2, #5
 800b6fc:	4648      	mov	r0, r9
 800b6fe:	f000 fa95 	bl	800bc2c <__multadd>
 800b702:	4601      	mov	r1, r0
 800b704:	4604      	mov	r4, r0
 800b706:	9802      	ldr	r0, [sp, #8]
 800b708:	f000 fca0 	bl	800c04c <__mcmp>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	f77f ada3 	ble.w	800b258 <_dtoa_r+0x490>
 800b712:	4656      	mov	r6, sl
 800b714:	2331      	movs	r3, #49	@ 0x31
 800b716:	f806 3b01 	strb.w	r3, [r6], #1
 800b71a:	f108 0801 	add.w	r8, r8, #1
 800b71e:	e59f      	b.n	800b260 <_dtoa_r+0x498>
 800b720:	9c03      	ldr	r4, [sp, #12]
 800b722:	46b8      	mov	r8, r7
 800b724:	4625      	mov	r5, r4
 800b726:	e7f4      	b.n	800b712 <_dtoa_r+0x94a>
 800b728:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f000 8101 	beq.w	800b936 <_dtoa_r+0xb6e>
 800b734:	2e00      	cmp	r6, #0
 800b736:	dd05      	ble.n	800b744 <_dtoa_r+0x97c>
 800b738:	4629      	mov	r1, r5
 800b73a:	4632      	mov	r2, r6
 800b73c:	4648      	mov	r0, r9
 800b73e:	f000 fc19 	bl	800bf74 <__lshift>
 800b742:	4605      	mov	r5, r0
 800b744:	9b08      	ldr	r3, [sp, #32]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d05c      	beq.n	800b804 <_dtoa_r+0xa3c>
 800b74a:	6869      	ldr	r1, [r5, #4]
 800b74c:	4648      	mov	r0, r9
 800b74e:	f000 fa0b 	bl	800bb68 <_Balloc>
 800b752:	4606      	mov	r6, r0
 800b754:	b928      	cbnz	r0, 800b762 <_dtoa_r+0x99a>
 800b756:	4b82      	ldr	r3, [pc, #520]	@ (800b960 <_dtoa_r+0xb98>)
 800b758:	4602      	mov	r2, r0
 800b75a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b75e:	f7ff bb4a 	b.w	800adf6 <_dtoa_r+0x2e>
 800b762:	692a      	ldr	r2, [r5, #16]
 800b764:	3202      	adds	r2, #2
 800b766:	0092      	lsls	r2, r2, #2
 800b768:	f105 010c 	add.w	r1, r5, #12
 800b76c:	300c      	adds	r0, #12
 800b76e:	f001 fb35 	bl	800cddc <memcpy>
 800b772:	2201      	movs	r2, #1
 800b774:	4631      	mov	r1, r6
 800b776:	4648      	mov	r0, r9
 800b778:	f000 fbfc 	bl	800bf74 <__lshift>
 800b77c:	f10a 0301 	add.w	r3, sl, #1
 800b780:	9300      	str	r3, [sp, #0]
 800b782:	eb0a 030b 	add.w	r3, sl, fp
 800b786:	9308      	str	r3, [sp, #32]
 800b788:	9b04      	ldr	r3, [sp, #16]
 800b78a:	f003 0301 	and.w	r3, r3, #1
 800b78e:	462f      	mov	r7, r5
 800b790:	9306      	str	r3, [sp, #24]
 800b792:	4605      	mov	r5, r0
 800b794:	9b00      	ldr	r3, [sp, #0]
 800b796:	9802      	ldr	r0, [sp, #8]
 800b798:	4621      	mov	r1, r4
 800b79a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b79e:	f7ff fa88 	bl	800acb2 <quorem>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	3330      	adds	r3, #48	@ 0x30
 800b7a6:	9003      	str	r0, [sp, #12]
 800b7a8:	4639      	mov	r1, r7
 800b7aa:	9802      	ldr	r0, [sp, #8]
 800b7ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7ae:	f000 fc4d 	bl	800c04c <__mcmp>
 800b7b2:	462a      	mov	r2, r5
 800b7b4:	9004      	str	r0, [sp, #16]
 800b7b6:	4621      	mov	r1, r4
 800b7b8:	4648      	mov	r0, r9
 800b7ba:	f000 fc63 	bl	800c084 <__mdiff>
 800b7be:	68c2      	ldr	r2, [r0, #12]
 800b7c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c2:	4606      	mov	r6, r0
 800b7c4:	bb02      	cbnz	r2, 800b808 <_dtoa_r+0xa40>
 800b7c6:	4601      	mov	r1, r0
 800b7c8:	9802      	ldr	r0, [sp, #8]
 800b7ca:	f000 fc3f 	bl	800c04c <__mcmp>
 800b7ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	4631      	mov	r1, r6
 800b7d4:	4648      	mov	r0, r9
 800b7d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b7d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7da:	f000 fa05 	bl	800bbe8 <_Bfree>
 800b7de:	9b07      	ldr	r3, [sp, #28]
 800b7e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b7e2:	9e00      	ldr	r6, [sp, #0]
 800b7e4:	ea42 0103 	orr.w	r1, r2, r3
 800b7e8:	9b06      	ldr	r3, [sp, #24]
 800b7ea:	4319      	orrs	r1, r3
 800b7ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7ee:	d10d      	bne.n	800b80c <_dtoa_r+0xa44>
 800b7f0:	2b39      	cmp	r3, #57	@ 0x39
 800b7f2:	d027      	beq.n	800b844 <_dtoa_r+0xa7c>
 800b7f4:	9a04      	ldr	r2, [sp, #16]
 800b7f6:	2a00      	cmp	r2, #0
 800b7f8:	dd01      	ble.n	800b7fe <_dtoa_r+0xa36>
 800b7fa:	9b03      	ldr	r3, [sp, #12]
 800b7fc:	3331      	adds	r3, #49	@ 0x31
 800b7fe:	f88b 3000 	strb.w	r3, [fp]
 800b802:	e52e      	b.n	800b262 <_dtoa_r+0x49a>
 800b804:	4628      	mov	r0, r5
 800b806:	e7b9      	b.n	800b77c <_dtoa_r+0x9b4>
 800b808:	2201      	movs	r2, #1
 800b80a:	e7e2      	b.n	800b7d2 <_dtoa_r+0xa0a>
 800b80c:	9904      	ldr	r1, [sp, #16]
 800b80e:	2900      	cmp	r1, #0
 800b810:	db04      	blt.n	800b81c <_dtoa_r+0xa54>
 800b812:	9807      	ldr	r0, [sp, #28]
 800b814:	4301      	orrs	r1, r0
 800b816:	9806      	ldr	r0, [sp, #24]
 800b818:	4301      	orrs	r1, r0
 800b81a:	d120      	bne.n	800b85e <_dtoa_r+0xa96>
 800b81c:	2a00      	cmp	r2, #0
 800b81e:	ddee      	ble.n	800b7fe <_dtoa_r+0xa36>
 800b820:	9902      	ldr	r1, [sp, #8]
 800b822:	9300      	str	r3, [sp, #0]
 800b824:	2201      	movs	r2, #1
 800b826:	4648      	mov	r0, r9
 800b828:	f000 fba4 	bl	800bf74 <__lshift>
 800b82c:	4621      	mov	r1, r4
 800b82e:	9002      	str	r0, [sp, #8]
 800b830:	f000 fc0c 	bl	800c04c <__mcmp>
 800b834:	2800      	cmp	r0, #0
 800b836:	9b00      	ldr	r3, [sp, #0]
 800b838:	dc02      	bgt.n	800b840 <_dtoa_r+0xa78>
 800b83a:	d1e0      	bne.n	800b7fe <_dtoa_r+0xa36>
 800b83c:	07da      	lsls	r2, r3, #31
 800b83e:	d5de      	bpl.n	800b7fe <_dtoa_r+0xa36>
 800b840:	2b39      	cmp	r3, #57	@ 0x39
 800b842:	d1da      	bne.n	800b7fa <_dtoa_r+0xa32>
 800b844:	2339      	movs	r3, #57	@ 0x39
 800b846:	f88b 3000 	strb.w	r3, [fp]
 800b84a:	4633      	mov	r3, r6
 800b84c:	461e      	mov	r6, r3
 800b84e:	3b01      	subs	r3, #1
 800b850:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b854:	2a39      	cmp	r2, #57	@ 0x39
 800b856:	d04e      	beq.n	800b8f6 <_dtoa_r+0xb2e>
 800b858:	3201      	adds	r2, #1
 800b85a:	701a      	strb	r2, [r3, #0]
 800b85c:	e501      	b.n	800b262 <_dtoa_r+0x49a>
 800b85e:	2a00      	cmp	r2, #0
 800b860:	dd03      	ble.n	800b86a <_dtoa_r+0xaa2>
 800b862:	2b39      	cmp	r3, #57	@ 0x39
 800b864:	d0ee      	beq.n	800b844 <_dtoa_r+0xa7c>
 800b866:	3301      	adds	r3, #1
 800b868:	e7c9      	b.n	800b7fe <_dtoa_r+0xa36>
 800b86a:	9a00      	ldr	r2, [sp, #0]
 800b86c:	9908      	ldr	r1, [sp, #32]
 800b86e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b872:	428a      	cmp	r2, r1
 800b874:	d028      	beq.n	800b8c8 <_dtoa_r+0xb00>
 800b876:	9902      	ldr	r1, [sp, #8]
 800b878:	2300      	movs	r3, #0
 800b87a:	220a      	movs	r2, #10
 800b87c:	4648      	mov	r0, r9
 800b87e:	f000 f9d5 	bl	800bc2c <__multadd>
 800b882:	42af      	cmp	r7, r5
 800b884:	9002      	str	r0, [sp, #8]
 800b886:	f04f 0300 	mov.w	r3, #0
 800b88a:	f04f 020a 	mov.w	r2, #10
 800b88e:	4639      	mov	r1, r7
 800b890:	4648      	mov	r0, r9
 800b892:	d107      	bne.n	800b8a4 <_dtoa_r+0xadc>
 800b894:	f000 f9ca 	bl	800bc2c <__multadd>
 800b898:	4607      	mov	r7, r0
 800b89a:	4605      	mov	r5, r0
 800b89c:	9b00      	ldr	r3, [sp, #0]
 800b89e:	3301      	adds	r3, #1
 800b8a0:	9300      	str	r3, [sp, #0]
 800b8a2:	e777      	b.n	800b794 <_dtoa_r+0x9cc>
 800b8a4:	f000 f9c2 	bl	800bc2c <__multadd>
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	4607      	mov	r7, r0
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	220a      	movs	r2, #10
 800b8b0:	4648      	mov	r0, r9
 800b8b2:	f000 f9bb 	bl	800bc2c <__multadd>
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	e7f0      	b.n	800b89c <_dtoa_r+0xad4>
 800b8ba:	f1bb 0f00 	cmp.w	fp, #0
 800b8be:	bfcc      	ite	gt
 800b8c0:	465e      	movgt	r6, fp
 800b8c2:	2601      	movle	r6, #1
 800b8c4:	4456      	add	r6, sl
 800b8c6:	2700      	movs	r7, #0
 800b8c8:	9902      	ldr	r1, [sp, #8]
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	4648      	mov	r0, r9
 800b8d0:	f000 fb50 	bl	800bf74 <__lshift>
 800b8d4:	4621      	mov	r1, r4
 800b8d6:	9002      	str	r0, [sp, #8]
 800b8d8:	f000 fbb8 	bl	800c04c <__mcmp>
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	dcb4      	bgt.n	800b84a <_dtoa_r+0xa82>
 800b8e0:	d102      	bne.n	800b8e8 <_dtoa_r+0xb20>
 800b8e2:	9b00      	ldr	r3, [sp, #0]
 800b8e4:	07db      	lsls	r3, r3, #31
 800b8e6:	d4b0      	bmi.n	800b84a <_dtoa_r+0xa82>
 800b8e8:	4633      	mov	r3, r6
 800b8ea:	461e      	mov	r6, r3
 800b8ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8f0:	2a30      	cmp	r2, #48	@ 0x30
 800b8f2:	d0fa      	beq.n	800b8ea <_dtoa_r+0xb22>
 800b8f4:	e4b5      	b.n	800b262 <_dtoa_r+0x49a>
 800b8f6:	459a      	cmp	sl, r3
 800b8f8:	d1a8      	bne.n	800b84c <_dtoa_r+0xa84>
 800b8fa:	2331      	movs	r3, #49	@ 0x31
 800b8fc:	f108 0801 	add.w	r8, r8, #1
 800b900:	f88a 3000 	strb.w	r3, [sl]
 800b904:	e4ad      	b.n	800b262 <_dtoa_r+0x49a>
 800b906:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b908:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b964 <_dtoa_r+0xb9c>
 800b90c:	b11b      	cbz	r3, 800b916 <_dtoa_r+0xb4e>
 800b90e:	f10a 0308 	add.w	r3, sl, #8
 800b912:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b914:	6013      	str	r3, [r2, #0]
 800b916:	4650      	mov	r0, sl
 800b918:	b017      	add	sp, #92	@ 0x5c
 800b91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b91e:	9b07      	ldr	r3, [sp, #28]
 800b920:	2b01      	cmp	r3, #1
 800b922:	f77f ae2e 	ble.w	800b582 <_dtoa_r+0x7ba>
 800b926:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b928:	9308      	str	r3, [sp, #32]
 800b92a:	2001      	movs	r0, #1
 800b92c:	e64d      	b.n	800b5ca <_dtoa_r+0x802>
 800b92e:	f1bb 0f00 	cmp.w	fp, #0
 800b932:	f77f aed9 	ble.w	800b6e8 <_dtoa_r+0x920>
 800b936:	4656      	mov	r6, sl
 800b938:	9802      	ldr	r0, [sp, #8]
 800b93a:	4621      	mov	r1, r4
 800b93c:	f7ff f9b9 	bl	800acb2 <quorem>
 800b940:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b944:	f806 3b01 	strb.w	r3, [r6], #1
 800b948:	eba6 020a 	sub.w	r2, r6, sl
 800b94c:	4593      	cmp	fp, r2
 800b94e:	ddb4      	ble.n	800b8ba <_dtoa_r+0xaf2>
 800b950:	9902      	ldr	r1, [sp, #8]
 800b952:	2300      	movs	r3, #0
 800b954:	220a      	movs	r2, #10
 800b956:	4648      	mov	r0, r9
 800b958:	f000 f968 	bl	800bc2c <__multadd>
 800b95c:	9002      	str	r0, [sp, #8]
 800b95e:	e7eb      	b.n	800b938 <_dtoa_r+0xb70>
 800b960:	0800dd66 	.word	0x0800dd66
 800b964:	0800dcea 	.word	0x0800dcea

0800b968 <_free_r>:
 800b968:	b538      	push	{r3, r4, r5, lr}
 800b96a:	4605      	mov	r5, r0
 800b96c:	2900      	cmp	r1, #0
 800b96e:	d041      	beq.n	800b9f4 <_free_r+0x8c>
 800b970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b974:	1f0c      	subs	r4, r1, #4
 800b976:	2b00      	cmp	r3, #0
 800b978:	bfb8      	it	lt
 800b97a:	18e4      	addlt	r4, r4, r3
 800b97c:	f000 f8e8 	bl	800bb50 <__malloc_lock>
 800b980:	4a1d      	ldr	r2, [pc, #116]	@ (800b9f8 <_free_r+0x90>)
 800b982:	6813      	ldr	r3, [r2, #0]
 800b984:	b933      	cbnz	r3, 800b994 <_free_r+0x2c>
 800b986:	6063      	str	r3, [r4, #4]
 800b988:	6014      	str	r4, [r2, #0]
 800b98a:	4628      	mov	r0, r5
 800b98c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b990:	f000 b8e4 	b.w	800bb5c <__malloc_unlock>
 800b994:	42a3      	cmp	r3, r4
 800b996:	d908      	bls.n	800b9aa <_free_r+0x42>
 800b998:	6820      	ldr	r0, [r4, #0]
 800b99a:	1821      	adds	r1, r4, r0
 800b99c:	428b      	cmp	r3, r1
 800b99e:	bf01      	itttt	eq
 800b9a0:	6819      	ldreq	r1, [r3, #0]
 800b9a2:	685b      	ldreq	r3, [r3, #4]
 800b9a4:	1809      	addeq	r1, r1, r0
 800b9a6:	6021      	streq	r1, [r4, #0]
 800b9a8:	e7ed      	b.n	800b986 <_free_r+0x1e>
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	b10b      	cbz	r3, 800b9b4 <_free_r+0x4c>
 800b9b0:	42a3      	cmp	r3, r4
 800b9b2:	d9fa      	bls.n	800b9aa <_free_r+0x42>
 800b9b4:	6811      	ldr	r1, [r2, #0]
 800b9b6:	1850      	adds	r0, r2, r1
 800b9b8:	42a0      	cmp	r0, r4
 800b9ba:	d10b      	bne.n	800b9d4 <_free_r+0x6c>
 800b9bc:	6820      	ldr	r0, [r4, #0]
 800b9be:	4401      	add	r1, r0
 800b9c0:	1850      	adds	r0, r2, r1
 800b9c2:	4283      	cmp	r3, r0
 800b9c4:	6011      	str	r1, [r2, #0]
 800b9c6:	d1e0      	bne.n	800b98a <_free_r+0x22>
 800b9c8:	6818      	ldr	r0, [r3, #0]
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	6053      	str	r3, [r2, #4]
 800b9ce:	4408      	add	r0, r1
 800b9d0:	6010      	str	r0, [r2, #0]
 800b9d2:	e7da      	b.n	800b98a <_free_r+0x22>
 800b9d4:	d902      	bls.n	800b9dc <_free_r+0x74>
 800b9d6:	230c      	movs	r3, #12
 800b9d8:	602b      	str	r3, [r5, #0]
 800b9da:	e7d6      	b.n	800b98a <_free_r+0x22>
 800b9dc:	6820      	ldr	r0, [r4, #0]
 800b9de:	1821      	adds	r1, r4, r0
 800b9e0:	428b      	cmp	r3, r1
 800b9e2:	bf04      	itt	eq
 800b9e4:	6819      	ldreq	r1, [r3, #0]
 800b9e6:	685b      	ldreq	r3, [r3, #4]
 800b9e8:	6063      	str	r3, [r4, #4]
 800b9ea:	bf04      	itt	eq
 800b9ec:	1809      	addeq	r1, r1, r0
 800b9ee:	6021      	streq	r1, [r4, #0]
 800b9f0:	6054      	str	r4, [r2, #4]
 800b9f2:	e7ca      	b.n	800b98a <_free_r+0x22>
 800b9f4:	bd38      	pop	{r3, r4, r5, pc}
 800b9f6:	bf00      	nop
 800b9f8:	20000fa0 	.word	0x20000fa0

0800b9fc <malloc>:
 800b9fc:	4b02      	ldr	r3, [pc, #8]	@ (800ba08 <malloc+0xc>)
 800b9fe:	4601      	mov	r1, r0
 800ba00:	6818      	ldr	r0, [r3, #0]
 800ba02:	f000 b825 	b.w	800ba50 <_malloc_r>
 800ba06:	bf00      	nop
 800ba08:	20000024 	.word	0x20000024

0800ba0c <sbrk_aligned>:
 800ba0c:	b570      	push	{r4, r5, r6, lr}
 800ba0e:	4e0f      	ldr	r6, [pc, #60]	@ (800ba4c <sbrk_aligned+0x40>)
 800ba10:	460c      	mov	r4, r1
 800ba12:	6831      	ldr	r1, [r6, #0]
 800ba14:	4605      	mov	r5, r0
 800ba16:	b911      	cbnz	r1, 800ba1e <sbrk_aligned+0x12>
 800ba18:	f001 f9d0 	bl	800cdbc <_sbrk_r>
 800ba1c:	6030      	str	r0, [r6, #0]
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4628      	mov	r0, r5
 800ba22:	f001 f9cb 	bl	800cdbc <_sbrk_r>
 800ba26:	1c43      	adds	r3, r0, #1
 800ba28:	d103      	bne.n	800ba32 <sbrk_aligned+0x26>
 800ba2a:	f04f 34ff 	mov.w	r4, #4294967295
 800ba2e:	4620      	mov	r0, r4
 800ba30:	bd70      	pop	{r4, r5, r6, pc}
 800ba32:	1cc4      	adds	r4, r0, #3
 800ba34:	f024 0403 	bic.w	r4, r4, #3
 800ba38:	42a0      	cmp	r0, r4
 800ba3a:	d0f8      	beq.n	800ba2e <sbrk_aligned+0x22>
 800ba3c:	1a21      	subs	r1, r4, r0
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f001 f9bc 	bl	800cdbc <_sbrk_r>
 800ba44:	3001      	adds	r0, #1
 800ba46:	d1f2      	bne.n	800ba2e <sbrk_aligned+0x22>
 800ba48:	e7ef      	b.n	800ba2a <sbrk_aligned+0x1e>
 800ba4a:	bf00      	nop
 800ba4c:	20000f9c 	.word	0x20000f9c

0800ba50 <_malloc_r>:
 800ba50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba54:	1ccd      	adds	r5, r1, #3
 800ba56:	f025 0503 	bic.w	r5, r5, #3
 800ba5a:	3508      	adds	r5, #8
 800ba5c:	2d0c      	cmp	r5, #12
 800ba5e:	bf38      	it	cc
 800ba60:	250c      	movcc	r5, #12
 800ba62:	2d00      	cmp	r5, #0
 800ba64:	4606      	mov	r6, r0
 800ba66:	db01      	blt.n	800ba6c <_malloc_r+0x1c>
 800ba68:	42a9      	cmp	r1, r5
 800ba6a:	d904      	bls.n	800ba76 <_malloc_r+0x26>
 800ba6c:	230c      	movs	r3, #12
 800ba6e:	6033      	str	r3, [r6, #0]
 800ba70:	2000      	movs	r0, #0
 800ba72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb4c <_malloc_r+0xfc>
 800ba7a:	f000 f869 	bl	800bb50 <__malloc_lock>
 800ba7e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba82:	461c      	mov	r4, r3
 800ba84:	bb44      	cbnz	r4, 800bad8 <_malloc_r+0x88>
 800ba86:	4629      	mov	r1, r5
 800ba88:	4630      	mov	r0, r6
 800ba8a:	f7ff ffbf 	bl	800ba0c <sbrk_aligned>
 800ba8e:	1c43      	adds	r3, r0, #1
 800ba90:	4604      	mov	r4, r0
 800ba92:	d158      	bne.n	800bb46 <_malloc_r+0xf6>
 800ba94:	f8d8 4000 	ldr.w	r4, [r8]
 800ba98:	4627      	mov	r7, r4
 800ba9a:	2f00      	cmp	r7, #0
 800ba9c:	d143      	bne.n	800bb26 <_malloc_r+0xd6>
 800ba9e:	2c00      	cmp	r4, #0
 800baa0:	d04b      	beq.n	800bb3a <_malloc_r+0xea>
 800baa2:	6823      	ldr	r3, [r4, #0]
 800baa4:	4639      	mov	r1, r7
 800baa6:	4630      	mov	r0, r6
 800baa8:	eb04 0903 	add.w	r9, r4, r3
 800baac:	f001 f986 	bl	800cdbc <_sbrk_r>
 800bab0:	4581      	cmp	r9, r0
 800bab2:	d142      	bne.n	800bb3a <_malloc_r+0xea>
 800bab4:	6821      	ldr	r1, [r4, #0]
 800bab6:	1a6d      	subs	r5, r5, r1
 800bab8:	4629      	mov	r1, r5
 800baba:	4630      	mov	r0, r6
 800babc:	f7ff ffa6 	bl	800ba0c <sbrk_aligned>
 800bac0:	3001      	adds	r0, #1
 800bac2:	d03a      	beq.n	800bb3a <_malloc_r+0xea>
 800bac4:	6823      	ldr	r3, [r4, #0]
 800bac6:	442b      	add	r3, r5
 800bac8:	6023      	str	r3, [r4, #0]
 800baca:	f8d8 3000 	ldr.w	r3, [r8]
 800bace:	685a      	ldr	r2, [r3, #4]
 800bad0:	bb62      	cbnz	r2, 800bb2c <_malloc_r+0xdc>
 800bad2:	f8c8 7000 	str.w	r7, [r8]
 800bad6:	e00f      	b.n	800baf8 <_malloc_r+0xa8>
 800bad8:	6822      	ldr	r2, [r4, #0]
 800bada:	1b52      	subs	r2, r2, r5
 800badc:	d420      	bmi.n	800bb20 <_malloc_r+0xd0>
 800bade:	2a0b      	cmp	r2, #11
 800bae0:	d917      	bls.n	800bb12 <_malloc_r+0xc2>
 800bae2:	1961      	adds	r1, r4, r5
 800bae4:	42a3      	cmp	r3, r4
 800bae6:	6025      	str	r5, [r4, #0]
 800bae8:	bf18      	it	ne
 800baea:	6059      	strne	r1, [r3, #4]
 800baec:	6863      	ldr	r3, [r4, #4]
 800baee:	bf08      	it	eq
 800baf0:	f8c8 1000 	streq.w	r1, [r8]
 800baf4:	5162      	str	r2, [r4, r5]
 800baf6:	604b      	str	r3, [r1, #4]
 800baf8:	4630      	mov	r0, r6
 800bafa:	f000 f82f 	bl	800bb5c <__malloc_unlock>
 800bafe:	f104 000b 	add.w	r0, r4, #11
 800bb02:	1d23      	adds	r3, r4, #4
 800bb04:	f020 0007 	bic.w	r0, r0, #7
 800bb08:	1ac2      	subs	r2, r0, r3
 800bb0a:	bf1c      	itt	ne
 800bb0c:	1a1b      	subne	r3, r3, r0
 800bb0e:	50a3      	strne	r3, [r4, r2]
 800bb10:	e7af      	b.n	800ba72 <_malloc_r+0x22>
 800bb12:	6862      	ldr	r2, [r4, #4]
 800bb14:	42a3      	cmp	r3, r4
 800bb16:	bf0c      	ite	eq
 800bb18:	f8c8 2000 	streq.w	r2, [r8]
 800bb1c:	605a      	strne	r2, [r3, #4]
 800bb1e:	e7eb      	b.n	800baf8 <_malloc_r+0xa8>
 800bb20:	4623      	mov	r3, r4
 800bb22:	6864      	ldr	r4, [r4, #4]
 800bb24:	e7ae      	b.n	800ba84 <_malloc_r+0x34>
 800bb26:	463c      	mov	r4, r7
 800bb28:	687f      	ldr	r7, [r7, #4]
 800bb2a:	e7b6      	b.n	800ba9a <_malloc_r+0x4a>
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	685b      	ldr	r3, [r3, #4]
 800bb30:	42a3      	cmp	r3, r4
 800bb32:	d1fb      	bne.n	800bb2c <_malloc_r+0xdc>
 800bb34:	2300      	movs	r3, #0
 800bb36:	6053      	str	r3, [r2, #4]
 800bb38:	e7de      	b.n	800baf8 <_malloc_r+0xa8>
 800bb3a:	230c      	movs	r3, #12
 800bb3c:	6033      	str	r3, [r6, #0]
 800bb3e:	4630      	mov	r0, r6
 800bb40:	f000 f80c 	bl	800bb5c <__malloc_unlock>
 800bb44:	e794      	b.n	800ba70 <_malloc_r+0x20>
 800bb46:	6005      	str	r5, [r0, #0]
 800bb48:	e7d6      	b.n	800baf8 <_malloc_r+0xa8>
 800bb4a:	bf00      	nop
 800bb4c:	20000fa0 	.word	0x20000fa0

0800bb50 <__malloc_lock>:
 800bb50:	4801      	ldr	r0, [pc, #4]	@ (800bb58 <__malloc_lock+0x8>)
 800bb52:	f7ff b8ac 	b.w	800acae <__retarget_lock_acquire_recursive>
 800bb56:	bf00      	nop
 800bb58:	20000f98 	.word	0x20000f98

0800bb5c <__malloc_unlock>:
 800bb5c:	4801      	ldr	r0, [pc, #4]	@ (800bb64 <__malloc_unlock+0x8>)
 800bb5e:	f7ff b8a7 	b.w	800acb0 <__retarget_lock_release_recursive>
 800bb62:	bf00      	nop
 800bb64:	20000f98 	.word	0x20000f98

0800bb68 <_Balloc>:
 800bb68:	b570      	push	{r4, r5, r6, lr}
 800bb6a:	69c6      	ldr	r6, [r0, #28]
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	460d      	mov	r5, r1
 800bb70:	b976      	cbnz	r6, 800bb90 <_Balloc+0x28>
 800bb72:	2010      	movs	r0, #16
 800bb74:	f7ff ff42 	bl	800b9fc <malloc>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	61e0      	str	r0, [r4, #28]
 800bb7c:	b920      	cbnz	r0, 800bb88 <_Balloc+0x20>
 800bb7e:	4b18      	ldr	r3, [pc, #96]	@ (800bbe0 <_Balloc+0x78>)
 800bb80:	4818      	ldr	r0, [pc, #96]	@ (800bbe4 <_Balloc+0x7c>)
 800bb82:	216b      	movs	r1, #107	@ 0x6b
 800bb84:	f001 f938 	bl	800cdf8 <__assert_func>
 800bb88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb8c:	6006      	str	r6, [r0, #0]
 800bb8e:	60c6      	str	r6, [r0, #12]
 800bb90:	69e6      	ldr	r6, [r4, #28]
 800bb92:	68f3      	ldr	r3, [r6, #12]
 800bb94:	b183      	cbz	r3, 800bbb8 <_Balloc+0x50>
 800bb96:	69e3      	ldr	r3, [r4, #28]
 800bb98:	68db      	ldr	r3, [r3, #12]
 800bb9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bb9e:	b9b8      	cbnz	r0, 800bbd0 <_Balloc+0x68>
 800bba0:	2101      	movs	r1, #1
 800bba2:	fa01 f605 	lsl.w	r6, r1, r5
 800bba6:	1d72      	adds	r2, r6, #5
 800bba8:	0092      	lsls	r2, r2, #2
 800bbaa:	4620      	mov	r0, r4
 800bbac:	f001 f942 	bl	800ce34 <_calloc_r>
 800bbb0:	b160      	cbz	r0, 800bbcc <_Balloc+0x64>
 800bbb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bbb6:	e00e      	b.n	800bbd6 <_Balloc+0x6e>
 800bbb8:	2221      	movs	r2, #33	@ 0x21
 800bbba:	2104      	movs	r1, #4
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f001 f939 	bl	800ce34 <_calloc_r>
 800bbc2:	69e3      	ldr	r3, [r4, #28]
 800bbc4:	60f0      	str	r0, [r6, #12]
 800bbc6:	68db      	ldr	r3, [r3, #12]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1e4      	bne.n	800bb96 <_Balloc+0x2e>
 800bbcc:	2000      	movs	r0, #0
 800bbce:	bd70      	pop	{r4, r5, r6, pc}
 800bbd0:	6802      	ldr	r2, [r0, #0]
 800bbd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bbdc:	e7f7      	b.n	800bbce <_Balloc+0x66>
 800bbde:	bf00      	nop
 800bbe0:	0800dcf7 	.word	0x0800dcf7
 800bbe4:	0800dd77 	.word	0x0800dd77

0800bbe8 <_Bfree>:
 800bbe8:	b570      	push	{r4, r5, r6, lr}
 800bbea:	69c6      	ldr	r6, [r0, #28]
 800bbec:	4605      	mov	r5, r0
 800bbee:	460c      	mov	r4, r1
 800bbf0:	b976      	cbnz	r6, 800bc10 <_Bfree+0x28>
 800bbf2:	2010      	movs	r0, #16
 800bbf4:	f7ff ff02 	bl	800b9fc <malloc>
 800bbf8:	4602      	mov	r2, r0
 800bbfa:	61e8      	str	r0, [r5, #28]
 800bbfc:	b920      	cbnz	r0, 800bc08 <_Bfree+0x20>
 800bbfe:	4b09      	ldr	r3, [pc, #36]	@ (800bc24 <_Bfree+0x3c>)
 800bc00:	4809      	ldr	r0, [pc, #36]	@ (800bc28 <_Bfree+0x40>)
 800bc02:	218f      	movs	r1, #143	@ 0x8f
 800bc04:	f001 f8f8 	bl	800cdf8 <__assert_func>
 800bc08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc0c:	6006      	str	r6, [r0, #0]
 800bc0e:	60c6      	str	r6, [r0, #12]
 800bc10:	b13c      	cbz	r4, 800bc22 <_Bfree+0x3a>
 800bc12:	69eb      	ldr	r3, [r5, #28]
 800bc14:	6862      	ldr	r2, [r4, #4]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc1c:	6021      	str	r1, [r4, #0]
 800bc1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bc22:	bd70      	pop	{r4, r5, r6, pc}
 800bc24:	0800dcf7 	.word	0x0800dcf7
 800bc28:	0800dd77 	.word	0x0800dd77

0800bc2c <__multadd>:
 800bc2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc30:	690d      	ldr	r5, [r1, #16]
 800bc32:	4607      	mov	r7, r0
 800bc34:	460c      	mov	r4, r1
 800bc36:	461e      	mov	r6, r3
 800bc38:	f101 0c14 	add.w	ip, r1, #20
 800bc3c:	2000      	movs	r0, #0
 800bc3e:	f8dc 3000 	ldr.w	r3, [ip]
 800bc42:	b299      	uxth	r1, r3
 800bc44:	fb02 6101 	mla	r1, r2, r1, r6
 800bc48:	0c1e      	lsrs	r6, r3, #16
 800bc4a:	0c0b      	lsrs	r3, r1, #16
 800bc4c:	fb02 3306 	mla	r3, r2, r6, r3
 800bc50:	b289      	uxth	r1, r1
 800bc52:	3001      	adds	r0, #1
 800bc54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bc58:	4285      	cmp	r5, r0
 800bc5a:	f84c 1b04 	str.w	r1, [ip], #4
 800bc5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bc62:	dcec      	bgt.n	800bc3e <__multadd+0x12>
 800bc64:	b30e      	cbz	r6, 800bcaa <__multadd+0x7e>
 800bc66:	68a3      	ldr	r3, [r4, #8]
 800bc68:	42ab      	cmp	r3, r5
 800bc6a:	dc19      	bgt.n	800bca0 <__multadd+0x74>
 800bc6c:	6861      	ldr	r1, [r4, #4]
 800bc6e:	4638      	mov	r0, r7
 800bc70:	3101      	adds	r1, #1
 800bc72:	f7ff ff79 	bl	800bb68 <_Balloc>
 800bc76:	4680      	mov	r8, r0
 800bc78:	b928      	cbnz	r0, 800bc86 <__multadd+0x5a>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	4b0c      	ldr	r3, [pc, #48]	@ (800bcb0 <__multadd+0x84>)
 800bc7e:	480d      	ldr	r0, [pc, #52]	@ (800bcb4 <__multadd+0x88>)
 800bc80:	21ba      	movs	r1, #186	@ 0xba
 800bc82:	f001 f8b9 	bl	800cdf8 <__assert_func>
 800bc86:	6922      	ldr	r2, [r4, #16]
 800bc88:	3202      	adds	r2, #2
 800bc8a:	f104 010c 	add.w	r1, r4, #12
 800bc8e:	0092      	lsls	r2, r2, #2
 800bc90:	300c      	adds	r0, #12
 800bc92:	f001 f8a3 	bl	800cddc <memcpy>
 800bc96:	4621      	mov	r1, r4
 800bc98:	4638      	mov	r0, r7
 800bc9a:	f7ff ffa5 	bl	800bbe8 <_Bfree>
 800bc9e:	4644      	mov	r4, r8
 800bca0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bca4:	3501      	adds	r5, #1
 800bca6:	615e      	str	r6, [r3, #20]
 800bca8:	6125      	str	r5, [r4, #16]
 800bcaa:	4620      	mov	r0, r4
 800bcac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcb0:	0800dd66 	.word	0x0800dd66
 800bcb4:	0800dd77 	.word	0x0800dd77

0800bcb8 <__hi0bits>:
 800bcb8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	bf36      	itet	cc
 800bcc0:	0403      	lslcc	r3, r0, #16
 800bcc2:	2000      	movcs	r0, #0
 800bcc4:	2010      	movcc	r0, #16
 800bcc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bcca:	bf3c      	itt	cc
 800bccc:	021b      	lslcc	r3, r3, #8
 800bcce:	3008      	addcc	r0, #8
 800bcd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bcd4:	bf3c      	itt	cc
 800bcd6:	011b      	lslcc	r3, r3, #4
 800bcd8:	3004      	addcc	r0, #4
 800bcda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcde:	bf3c      	itt	cc
 800bce0:	009b      	lslcc	r3, r3, #2
 800bce2:	3002      	addcc	r0, #2
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	db05      	blt.n	800bcf4 <__hi0bits+0x3c>
 800bce8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bcec:	f100 0001 	add.w	r0, r0, #1
 800bcf0:	bf08      	it	eq
 800bcf2:	2020      	moveq	r0, #32
 800bcf4:	4770      	bx	lr

0800bcf6 <__lo0bits>:
 800bcf6:	6803      	ldr	r3, [r0, #0]
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	f013 0007 	ands.w	r0, r3, #7
 800bcfe:	d00b      	beq.n	800bd18 <__lo0bits+0x22>
 800bd00:	07d9      	lsls	r1, r3, #31
 800bd02:	d421      	bmi.n	800bd48 <__lo0bits+0x52>
 800bd04:	0798      	lsls	r0, r3, #30
 800bd06:	bf49      	itett	mi
 800bd08:	085b      	lsrmi	r3, r3, #1
 800bd0a:	089b      	lsrpl	r3, r3, #2
 800bd0c:	2001      	movmi	r0, #1
 800bd0e:	6013      	strmi	r3, [r2, #0]
 800bd10:	bf5c      	itt	pl
 800bd12:	6013      	strpl	r3, [r2, #0]
 800bd14:	2002      	movpl	r0, #2
 800bd16:	4770      	bx	lr
 800bd18:	b299      	uxth	r1, r3
 800bd1a:	b909      	cbnz	r1, 800bd20 <__lo0bits+0x2a>
 800bd1c:	0c1b      	lsrs	r3, r3, #16
 800bd1e:	2010      	movs	r0, #16
 800bd20:	b2d9      	uxtb	r1, r3
 800bd22:	b909      	cbnz	r1, 800bd28 <__lo0bits+0x32>
 800bd24:	3008      	adds	r0, #8
 800bd26:	0a1b      	lsrs	r3, r3, #8
 800bd28:	0719      	lsls	r1, r3, #28
 800bd2a:	bf04      	itt	eq
 800bd2c:	091b      	lsreq	r3, r3, #4
 800bd2e:	3004      	addeq	r0, #4
 800bd30:	0799      	lsls	r1, r3, #30
 800bd32:	bf04      	itt	eq
 800bd34:	089b      	lsreq	r3, r3, #2
 800bd36:	3002      	addeq	r0, #2
 800bd38:	07d9      	lsls	r1, r3, #31
 800bd3a:	d403      	bmi.n	800bd44 <__lo0bits+0x4e>
 800bd3c:	085b      	lsrs	r3, r3, #1
 800bd3e:	f100 0001 	add.w	r0, r0, #1
 800bd42:	d003      	beq.n	800bd4c <__lo0bits+0x56>
 800bd44:	6013      	str	r3, [r2, #0]
 800bd46:	4770      	bx	lr
 800bd48:	2000      	movs	r0, #0
 800bd4a:	4770      	bx	lr
 800bd4c:	2020      	movs	r0, #32
 800bd4e:	4770      	bx	lr

0800bd50 <__i2b>:
 800bd50:	b510      	push	{r4, lr}
 800bd52:	460c      	mov	r4, r1
 800bd54:	2101      	movs	r1, #1
 800bd56:	f7ff ff07 	bl	800bb68 <_Balloc>
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	b928      	cbnz	r0, 800bd6a <__i2b+0x1a>
 800bd5e:	4b05      	ldr	r3, [pc, #20]	@ (800bd74 <__i2b+0x24>)
 800bd60:	4805      	ldr	r0, [pc, #20]	@ (800bd78 <__i2b+0x28>)
 800bd62:	f240 1145 	movw	r1, #325	@ 0x145
 800bd66:	f001 f847 	bl	800cdf8 <__assert_func>
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	6144      	str	r4, [r0, #20]
 800bd6e:	6103      	str	r3, [r0, #16]
 800bd70:	bd10      	pop	{r4, pc}
 800bd72:	bf00      	nop
 800bd74:	0800dd66 	.word	0x0800dd66
 800bd78:	0800dd77 	.word	0x0800dd77

0800bd7c <__multiply>:
 800bd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd80:	4617      	mov	r7, r2
 800bd82:	690a      	ldr	r2, [r1, #16]
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	bfa8      	it	ge
 800bd8a:	463b      	movge	r3, r7
 800bd8c:	4689      	mov	r9, r1
 800bd8e:	bfa4      	itt	ge
 800bd90:	460f      	movge	r7, r1
 800bd92:	4699      	movge	r9, r3
 800bd94:	693d      	ldr	r5, [r7, #16]
 800bd96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	6879      	ldr	r1, [r7, #4]
 800bd9e:	eb05 060a 	add.w	r6, r5, sl
 800bda2:	42b3      	cmp	r3, r6
 800bda4:	b085      	sub	sp, #20
 800bda6:	bfb8      	it	lt
 800bda8:	3101      	addlt	r1, #1
 800bdaa:	f7ff fedd 	bl	800bb68 <_Balloc>
 800bdae:	b930      	cbnz	r0, 800bdbe <__multiply+0x42>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	4b41      	ldr	r3, [pc, #260]	@ (800beb8 <__multiply+0x13c>)
 800bdb4:	4841      	ldr	r0, [pc, #260]	@ (800bebc <__multiply+0x140>)
 800bdb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bdba:	f001 f81d 	bl	800cdf8 <__assert_func>
 800bdbe:	f100 0414 	add.w	r4, r0, #20
 800bdc2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bdc6:	4623      	mov	r3, r4
 800bdc8:	2200      	movs	r2, #0
 800bdca:	4573      	cmp	r3, lr
 800bdcc:	d320      	bcc.n	800be10 <__multiply+0x94>
 800bdce:	f107 0814 	add.w	r8, r7, #20
 800bdd2:	f109 0114 	add.w	r1, r9, #20
 800bdd6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bdda:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bdde:	9302      	str	r3, [sp, #8]
 800bde0:	1beb      	subs	r3, r5, r7
 800bde2:	3b15      	subs	r3, #21
 800bde4:	f023 0303 	bic.w	r3, r3, #3
 800bde8:	3304      	adds	r3, #4
 800bdea:	3715      	adds	r7, #21
 800bdec:	42bd      	cmp	r5, r7
 800bdee:	bf38      	it	cc
 800bdf0:	2304      	movcc	r3, #4
 800bdf2:	9301      	str	r3, [sp, #4]
 800bdf4:	9b02      	ldr	r3, [sp, #8]
 800bdf6:	9103      	str	r1, [sp, #12]
 800bdf8:	428b      	cmp	r3, r1
 800bdfa:	d80c      	bhi.n	800be16 <__multiply+0x9a>
 800bdfc:	2e00      	cmp	r6, #0
 800bdfe:	dd03      	ble.n	800be08 <__multiply+0x8c>
 800be00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800be04:	2b00      	cmp	r3, #0
 800be06:	d055      	beq.n	800beb4 <__multiply+0x138>
 800be08:	6106      	str	r6, [r0, #16]
 800be0a:	b005      	add	sp, #20
 800be0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be10:	f843 2b04 	str.w	r2, [r3], #4
 800be14:	e7d9      	b.n	800bdca <__multiply+0x4e>
 800be16:	f8b1 a000 	ldrh.w	sl, [r1]
 800be1a:	f1ba 0f00 	cmp.w	sl, #0
 800be1e:	d01f      	beq.n	800be60 <__multiply+0xe4>
 800be20:	46c4      	mov	ip, r8
 800be22:	46a1      	mov	r9, r4
 800be24:	2700      	movs	r7, #0
 800be26:	f85c 2b04 	ldr.w	r2, [ip], #4
 800be2a:	f8d9 3000 	ldr.w	r3, [r9]
 800be2e:	fa1f fb82 	uxth.w	fp, r2
 800be32:	b29b      	uxth	r3, r3
 800be34:	fb0a 330b 	mla	r3, sl, fp, r3
 800be38:	443b      	add	r3, r7
 800be3a:	f8d9 7000 	ldr.w	r7, [r9]
 800be3e:	0c12      	lsrs	r2, r2, #16
 800be40:	0c3f      	lsrs	r7, r7, #16
 800be42:	fb0a 7202 	mla	r2, sl, r2, r7
 800be46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be50:	4565      	cmp	r5, ip
 800be52:	f849 3b04 	str.w	r3, [r9], #4
 800be56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800be5a:	d8e4      	bhi.n	800be26 <__multiply+0xaa>
 800be5c:	9b01      	ldr	r3, [sp, #4]
 800be5e:	50e7      	str	r7, [r4, r3]
 800be60:	9b03      	ldr	r3, [sp, #12]
 800be62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800be66:	3104      	adds	r1, #4
 800be68:	f1b9 0f00 	cmp.w	r9, #0
 800be6c:	d020      	beq.n	800beb0 <__multiply+0x134>
 800be6e:	6823      	ldr	r3, [r4, #0]
 800be70:	4647      	mov	r7, r8
 800be72:	46a4      	mov	ip, r4
 800be74:	f04f 0a00 	mov.w	sl, #0
 800be78:	f8b7 b000 	ldrh.w	fp, [r7]
 800be7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800be80:	fb09 220b 	mla	r2, r9, fp, r2
 800be84:	4452      	add	r2, sl
 800be86:	b29b      	uxth	r3, r3
 800be88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be8c:	f84c 3b04 	str.w	r3, [ip], #4
 800be90:	f857 3b04 	ldr.w	r3, [r7], #4
 800be94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be98:	f8bc 3000 	ldrh.w	r3, [ip]
 800be9c:	fb09 330a 	mla	r3, r9, sl, r3
 800bea0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bea4:	42bd      	cmp	r5, r7
 800bea6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800beaa:	d8e5      	bhi.n	800be78 <__multiply+0xfc>
 800beac:	9a01      	ldr	r2, [sp, #4]
 800beae:	50a3      	str	r3, [r4, r2]
 800beb0:	3404      	adds	r4, #4
 800beb2:	e79f      	b.n	800bdf4 <__multiply+0x78>
 800beb4:	3e01      	subs	r6, #1
 800beb6:	e7a1      	b.n	800bdfc <__multiply+0x80>
 800beb8:	0800dd66 	.word	0x0800dd66
 800bebc:	0800dd77 	.word	0x0800dd77

0800bec0 <__pow5mult>:
 800bec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bec4:	4615      	mov	r5, r2
 800bec6:	f012 0203 	ands.w	r2, r2, #3
 800beca:	4607      	mov	r7, r0
 800becc:	460e      	mov	r6, r1
 800bece:	d007      	beq.n	800bee0 <__pow5mult+0x20>
 800bed0:	4c25      	ldr	r4, [pc, #148]	@ (800bf68 <__pow5mult+0xa8>)
 800bed2:	3a01      	subs	r2, #1
 800bed4:	2300      	movs	r3, #0
 800bed6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800beda:	f7ff fea7 	bl	800bc2c <__multadd>
 800bede:	4606      	mov	r6, r0
 800bee0:	10ad      	asrs	r5, r5, #2
 800bee2:	d03d      	beq.n	800bf60 <__pow5mult+0xa0>
 800bee4:	69fc      	ldr	r4, [r7, #28]
 800bee6:	b97c      	cbnz	r4, 800bf08 <__pow5mult+0x48>
 800bee8:	2010      	movs	r0, #16
 800beea:	f7ff fd87 	bl	800b9fc <malloc>
 800beee:	4602      	mov	r2, r0
 800bef0:	61f8      	str	r0, [r7, #28]
 800bef2:	b928      	cbnz	r0, 800bf00 <__pow5mult+0x40>
 800bef4:	4b1d      	ldr	r3, [pc, #116]	@ (800bf6c <__pow5mult+0xac>)
 800bef6:	481e      	ldr	r0, [pc, #120]	@ (800bf70 <__pow5mult+0xb0>)
 800bef8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800befc:	f000 ff7c 	bl	800cdf8 <__assert_func>
 800bf00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bf04:	6004      	str	r4, [r0, #0]
 800bf06:	60c4      	str	r4, [r0, #12]
 800bf08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bf0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bf10:	b94c      	cbnz	r4, 800bf26 <__pow5mult+0x66>
 800bf12:	f240 2171 	movw	r1, #625	@ 0x271
 800bf16:	4638      	mov	r0, r7
 800bf18:	f7ff ff1a 	bl	800bd50 <__i2b>
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bf22:	4604      	mov	r4, r0
 800bf24:	6003      	str	r3, [r0, #0]
 800bf26:	f04f 0900 	mov.w	r9, #0
 800bf2a:	07eb      	lsls	r3, r5, #31
 800bf2c:	d50a      	bpl.n	800bf44 <__pow5mult+0x84>
 800bf2e:	4631      	mov	r1, r6
 800bf30:	4622      	mov	r2, r4
 800bf32:	4638      	mov	r0, r7
 800bf34:	f7ff ff22 	bl	800bd7c <__multiply>
 800bf38:	4631      	mov	r1, r6
 800bf3a:	4680      	mov	r8, r0
 800bf3c:	4638      	mov	r0, r7
 800bf3e:	f7ff fe53 	bl	800bbe8 <_Bfree>
 800bf42:	4646      	mov	r6, r8
 800bf44:	106d      	asrs	r5, r5, #1
 800bf46:	d00b      	beq.n	800bf60 <__pow5mult+0xa0>
 800bf48:	6820      	ldr	r0, [r4, #0]
 800bf4a:	b938      	cbnz	r0, 800bf5c <__pow5mult+0x9c>
 800bf4c:	4622      	mov	r2, r4
 800bf4e:	4621      	mov	r1, r4
 800bf50:	4638      	mov	r0, r7
 800bf52:	f7ff ff13 	bl	800bd7c <__multiply>
 800bf56:	6020      	str	r0, [r4, #0]
 800bf58:	f8c0 9000 	str.w	r9, [r0]
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	e7e4      	b.n	800bf2a <__pow5mult+0x6a>
 800bf60:	4630      	mov	r0, r6
 800bf62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf66:	bf00      	nop
 800bf68:	0800de44 	.word	0x0800de44
 800bf6c:	0800dcf7 	.word	0x0800dcf7
 800bf70:	0800dd77 	.word	0x0800dd77

0800bf74 <__lshift>:
 800bf74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf78:	460c      	mov	r4, r1
 800bf7a:	6849      	ldr	r1, [r1, #4]
 800bf7c:	6923      	ldr	r3, [r4, #16]
 800bf7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf82:	68a3      	ldr	r3, [r4, #8]
 800bf84:	4607      	mov	r7, r0
 800bf86:	4691      	mov	r9, r2
 800bf88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf8c:	f108 0601 	add.w	r6, r8, #1
 800bf90:	42b3      	cmp	r3, r6
 800bf92:	db0b      	blt.n	800bfac <__lshift+0x38>
 800bf94:	4638      	mov	r0, r7
 800bf96:	f7ff fde7 	bl	800bb68 <_Balloc>
 800bf9a:	4605      	mov	r5, r0
 800bf9c:	b948      	cbnz	r0, 800bfb2 <__lshift+0x3e>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	4b28      	ldr	r3, [pc, #160]	@ (800c044 <__lshift+0xd0>)
 800bfa2:	4829      	ldr	r0, [pc, #164]	@ (800c048 <__lshift+0xd4>)
 800bfa4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bfa8:	f000 ff26 	bl	800cdf8 <__assert_func>
 800bfac:	3101      	adds	r1, #1
 800bfae:	005b      	lsls	r3, r3, #1
 800bfb0:	e7ee      	b.n	800bf90 <__lshift+0x1c>
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	f100 0114 	add.w	r1, r0, #20
 800bfb8:	f100 0210 	add.w	r2, r0, #16
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	4553      	cmp	r3, sl
 800bfc0:	db33      	blt.n	800c02a <__lshift+0xb6>
 800bfc2:	6920      	ldr	r0, [r4, #16]
 800bfc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bfc8:	f104 0314 	add.w	r3, r4, #20
 800bfcc:	f019 091f 	ands.w	r9, r9, #31
 800bfd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bfd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bfd8:	d02b      	beq.n	800c032 <__lshift+0xbe>
 800bfda:	f1c9 0e20 	rsb	lr, r9, #32
 800bfde:	468a      	mov	sl, r1
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	6818      	ldr	r0, [r3, #0]
 800bfe4:	fa00 f009 	lsl.w	r0, r0, r9
 800bfe8:	4310      	orrs	r0, r2
 800bfea:	f84a 0b04 	str.w	r0, [sl], #4
 800bfee:	f853 2b04 	ldr.w	r2, [r3], #4
 800bff2:	459c      	cmp	ip, r3
 800bff4:	fa22 f20e 	lsr.w	r2, r2, lr
 800bff8:	d8f3      	bhi.n	800bfe2 <__lshift+0x6e>
 800bffa:	ebac 0304 	sub.w	r3, ip, r4
 800bffe:	3b15      	subs	r3, #21
 800c000:	f023 0303 	bic.w	r3, r3, #3
 800c004:	3304      	adds	r3, #4
 800c006:	f104 0015 	add.w	r0, r4, #21
 800c00a:	4560      	cmp	r0, ip
 800c00c:	bf88      	it	hi
 800c00e:	2304      	movhi	r3, #4
 800c010:	50ca      	str	r2, [r1, r3]
 800c012:	b10a      	cbz	r2, 800c018 <__lshift+0xa4>
 800c014:	f108 0602 	add.w	r6, r8, #2
 800c018:	3e01      	subs	r6, #1
 800c01a:	4638      	mov	r0, r7
 800c01c:	612e      	str	r6, [r5, #16]
 800c01e:	4621      	mov	r1, r4
 800c020:	f7ff fde2 	bl	800bbe8 <_Bfree>
 800c024:	4628      	mov	r0, r5
 800c026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c02a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c02e:	3301      	adds	r3, #1
 800c030:	e7c5      	b.n	800bfbe <__lshift+0x4a>
 800c032:	3904      	subs	r1, #4
 800c034:	f853 2b04 	ldr.w	r2, [r3], #4
 800c038:	f841 2f04 	str.w	r2, [r1, #4]!
 800c03c:	459c      	cmp	ip, r3
 800c03e:	d8f9      	bhi.n	800c034 <__lshift+0xc0>
 800c040:	e7ea      	b.n	800c018 <__lshift+0xa4>
 800c042:	bf00      	nop
 800c044:	0800dd66 	.word	0x0800dd66
 800c048:	0800dd77 	.word	0x0800dd77

0800c04c <__mcmp>:
 800c04c:	690a      	ldr	r2, [r1, #16]
 800c04e:	4603      	mov	r3, r0
 800c050:	6900      	ldr	r0, [r0, #16]
 800c052:	1a80      	subs	r0, r0, r2
 800c054:	b530      	push	{r4, r5, lr}
 800c056:	d10e      	bne.n	800c076 <__mcmp+0x2a>
 800c058:	3314      	adds	r3, #20
 800c05a:	3114      	adds	r1, #20
 800c05c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c060:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c064:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c068:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c06c:	4295      	cmp	r5, r2
 800c06e:	d003      	beq.n	800c078 <__mcmp+0x2c>
 800c070:	d205      	bcs.n	800c07e <__mcmp+0x32>
 800c072:	f04f 30ff 	mov.w	r0, #4294967295
 800c076:	bd30      	pop	{r4, r5, pc}
 800c078:	42a3      	cmp	r3, r4
 800c07a:	d3f3      	bcc.n	800c064 <__mcmp+0x18>
 800c07c:	e7fb      	b.n	800c076 <__mcmp+0x2a>
 800c07e:	2001      	movs	r0, #1
 800c080:	e7f9      	b.n	800c076 <__mcmp+0x2a>
	...

0800c084 <__mdiff>:
 800c084:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c088:	4689      	mov	r9, r1
 800c08a:	4606      	mov	r6, r0
 800c08c:	4611      	mov	r1, r2
 800c08e:	4648      	mov	r0, r9
 800c090:	4614      	mov	r4, r2
 800c092:	f7ff ffdb 	bl	800c04c <__mcmp>
 800c096:	1e05      	subs	r5, r0, #0
 800c098:	d112      	bne.n	800c0c0 <__mdiff+0x3c>
 800c09a:	4629      	mov	r1, r5
 800c09c:	4630      	mov	r0, r6
 800c09e:	f7ff fd63 	bl	800bb68 <_Balloc>
 800c0a2:	4602      	mov	r2, r0
 800c0a4:	b928      	cbnz	r0, 800c0b2 <__mdiff+0x2e>
 800c0a6:	4b3f      	ldr	r3, [pc, #252]	@ (800c1a4 <__mdiff+0x120>)
 800c0a8:	f240 2137 	movw	r1, #567	@ 0x237
 800c0ac:	483e      	ldr	r0, [pc, #248]	@ (800c1a8 <__mdiff+0x124>)
 800c0ae:	f000 fea3 	bl	800cdf8 <__assert_func>
 800c0b2:	2301      	movs	r3, #1
 800c0b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c0b8:	4610      	mov	r0, r2
 800c0ba:	b003      	add	sp, #12
 800c0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c0:	bfbc      	itt	lt
 800c0c2:	464b      	movlt	r3, r9
 800c0c4:	46a1      	movlt	r9, r4
 800c0c6:	4630      	mov	r0, r6
 800c0c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c0cc:	bfba      	itte	lt
 800c0ce:	461c      	movlt	r4, r3
 800c0d0:	2501      	movlt	r5, #1
 800c0d2:	2500      	movge	r5, #0
 800c0d4:	f7ff fd48 	bl	800bb68 <_Balloc>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	b918      	cbnz	r0, 800c0e4 <__mdiff+0x60>
 800c0dc:	4b31      	ldr	r3, [pc, #196]	@ (800c1a4 <__mdiff+0x120>)
 800c0de:	f240 2145 	movw	r1, #581	@ 0x245
 800c0e2:	e7e3      	b.n	800c0ac <__mdiff+0x28>
 800c0e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c0e8:	6926      	ldr	r6, [r4, #16]
 800c0ea:	60c5      	str	r5, [r0, #12]
 800c0ec:	f109 0310 	add.w	r3, r9, #16
 800c0f0:	f109 0514 	add.w	r5, r9, #20
 800c0f4:	f104 0e14 	add.w	lr, r4, #20
 800c0f8:	f100 0b14 	add.w	fp, r0, #20
 800c0fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c100:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c104:	9301      	str	r3, [sp, #4]
 800c106:	46d9      	mov	r9, fp
 800c108:	f04f 0c00 	mov.w	ip, #0
 800c10c:	9b01      	ldr	r3, [sp, #4]
 800c10e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c112:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c116:	9301      	str	r3, [sp, #4]
 800c118:	fa1f f38a 	uxth.w	r3, sl
 800c11c:	4619      	mov	r1, r3
 800c11e:	b283      	uxth	r3, r0
 800c120:	1acb      	subs	r3, r1, r3
 800c122:	0c00      	lsrs	r0, r0, #16
 800c124:	4463      	add	r3, ip
 800c126:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c12a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c12e:	b29b      	uxth	r3, r3
 800c130:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c134:	4576      	cmp	r6, lr
 800c136:	f849 3b04 	str.w	r3, [r9], #4
 800c13a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c13e:	d8e5      	bhi.n	800c10c <__mdiff+0x88>
 800c140:	1b33      	subs	r3, r6, r4
 800c142:	3b15      	subs	r3, #21
 800c144:	f023 0303 	bic.w	r3, r3, #3
 800c148:	3415      	adds	r4, #21
 800c14a:	3304      	adds	r3, #4
 800c14c:	42a6      	cmp	r6, r4
 800c14e:	bf38      	it	cc
 800c150:	2304      	movcc	r3, #4
 800c152:	441d      	add	r5, r3
 800c154:	445b      	add	r3, fp
 800c156:	461e      	mov	r6, r3
 800c158:	462c      	mov	r4, r5
 800c15a:	4544      	cmp	r4, r8
 800c15c:	d30e      	bcc.n	800c17c <__mdiff+0xf8>
 800c15e:	f108 0103 	add.w	r1, r8, #3
 800c162:	1b49      	subs	r1, r1, r5
 800c164:	f021 0103 	bic.w	r1, r1, #3
 800c168:	3d03      	subs	r5, #3
 800c16a:	45a8      	cmp	r8, r5
 800c16c:	bf38      	it	cc
 800c16e:	2100      	movcc	r1, #0
 800c170:	440b      	add	r3, r1
 800c172:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c176:	b191      	cbz	r1, 800c19e <__mdiff+0x11a>
 800c178:	6117      	str	r7, [r2, #16]
 800c17a:	e79d      	b.n	800c0b8 <__mdiff+0x34>
 800c17c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c180:	46e6      	mov	lr, ip
 800c182:	0c08      	lsrs	r0, r1, #16
 800c184:	fa1c fc81 	uxtah	ip, ip, r1
 800c188:	4471      	add	r1, lr
 800c18a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c18e:	b289      	uxth	r1, r1
 800c190:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c194:	f846 1b04 	str.w	r1, [r6], #4
 800c198:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c19c:	e7dd      	b.n	800c15a <__mdiff+0xd6>
 800c19e:	3f01      	subs	r7, #1
 800c1a0:	e7e7      	b.n	800c172 <__mdiff+0xee>
 800c1a2:	bf00      	nop
 800c1a4:	0800dd66 	.word	0x0800dd66
 800c1a8:	0800dd77 	.word	0x0800dd77

0800c1ac <__d2b>:
 800c1ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c1b0:	460f      	mov	r7, r1
 800c1b2:	2101      	movs	r1, #1
 800c1b4:	ec59 8b10 	vmov	r8, r9, d0
 800c1b8:	4616      	mov	r6, r2
 800c1ba:	f7ff fcd5 	bl	800bb68 <_Balloc>
 800c1be:	4604      	mov	r4, r0
 800c1c0:	b930      	cbnz	r0, 800c1d0 <__d2b+0x24>
 800c1c2:	4602      	mov	r2, r0
 800c1c4:	4b23      	ldr	r3, [pc, #140]	@ (800c254 <__d2b+0xa8>)
 800c1c6:	4824      	ldr	r0, [pc, #144]	@ (800c258 <__d2b+0xac>)
 800c1c8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c1cc:	f000 fe14 	bl	800cdf8 <__assert_func>
 800c1d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c1d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1d8:	b10d      	cbz	r5, 800c1de <__d2b+0x32>
 800c1da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1de:	9301      	str	r3, [sp, #4]
 800c1e0:	f1b8 0300 	subs.w	r3, r8, #0
 800c1e4:	d023      	beq.n	800c22e <__d2b+0x82>
 800c1e6:	4668      	mov	r0, sp
 800c1e8:	9300      	str	r3, [sp, #0]
 800c1ea:	f7ff fd84 	bl	800bcf6 <__lo0bits>
 800c1ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c1f2:	b1d0      	cbz	r0, 800c22a <__d2b+0x7e>
 800c1f4:	f1c0 0320 	rsb	r3, r0, #32
 800c1f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c1fc:	430b      	orrs	r3, r1
 800c1fe:	40c2      	lsrs	r2, r0
 800c200:	6163      	str	r3, [r4, #20]
 800c202:	9201      	str	r2, [sp, #4]
 800c204:	9b01      	ldr	r3, [sp, #4]
 800c206:	61a3      	str	r3, [r4, #24]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	bf0c      	ite	eq
 800c20c:	2201      	moveq	r2, #1
 800c20e:	2202      	movne	r2, #2
 800c210:	6122      	str	r2, [r4, #16]
 800c212:	b1a5      	cbz	r5, 800c23e <__d2b+0x92>
 800c214:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c218:	4405      	add	r5, r0
 800c21a:	603d      	str	r5, [r7, #0]
 800c21c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c220:	6030      	str	r0, [r6, #0]
 800c222:	4620      	mov	r0, r4
 800c224:	b003      	add	sp, #12
 800c226:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c22a:	6161      	str	r1, [r4, #20]
 800c22c:	e7ea      	b.n	800c204 <__d2b+0x58>
 800c22e:	a801      	add	r0, sp, #4
 800c230:	f7ff fd61 	bl	800bcf6 <__lo0bits>
 800c234:	9b01      	ldr	r3, [sp, #4]
 800c236:	6163      	str	r3, [r4, #20]
 800c238:	3020      	adds	r0, #32
 800c23a:	2201      	movs	r2, #1
 800c23c:	e7e8      	b.n	800c210 <__d2b+0x64>
 800c23e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c242:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c246:	6038      	str	r0, [r7, #0]
 800c248:	6918      	ldr	r0, [r3, #16]
 800c24a:	f7ff fd35 	bl	800bcb8 <__hi0bits>
 800c24e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c252:	e7e5      	b.n	800c220 <__d2b+0x74>
 800c254:	0800dd66 	.word	0x0800dd66
 800c258:	0800dd77 	.word	0x0800dd77

0800c25c <__ssputs_r>:
 800c25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c260:	688e      	ldr	r6, [r1, #8]
 800c262:	461f      	mov	r7, r3
 800c264:	42be      	cmp	r6, r7
 800c266:	680b      	ldr	r3, [r1, #0]
 800c268:	4682      	mov	sl, r0
 800c26a:	460c      	mov	r4, r1
 800c26c:	4690      	mov	r8, r2
 800c26e:	d82d      	bhi.n	800c2cc <__ssputs_r+0x70>
 800c270:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c274:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c278:	d026      	beq.n	800c2c8 <__ssputs_r+0x6c>
 800c27a:	6965      	ldr	r5, [r4, #20]
 800c27c:	6909      	ldr	r1, [r1, #16]
 800c27e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c282:	eba3 0901 	sub.w	r9, r3, r1
 800c286:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c28a:	1c7b      	adds	r3, r7, #1
 800c28c:	444b      	add	r3, r9
 800c28e:	106d      	asrs	r5, r5, #1
 800c290:	429d      	cmp	r5, r3
 800c292:	bf38      	it	cc
 800c294:	461d      	movcc	r5, r3
 800c296:	0553      	lsls	r3, r2, #21
 800c298:	d527      	bpl.n	800c2ea <__ssputs_r+0x8e>
 800c29a:	4629      	mov	r1, r5
 800c29c:	f7ff fbd8 	bl	800ba50 <_malloc_r>
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	b360      	cbz	r0, 800c2fe <__ssputs_r+0xa2>
 800c2a4:	6921      	ldr	r1, [r4, #16]
 800c2a6:	464a      	mov	r2, r9
 800c2a8:	f000 fd98 	bl	800cddc <memcpy>
 800c2ac:	89a3      	ldrh	r3, [r4, #12]
 800c2ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2b6:	81a3      	strh	r3, [r4, #12]
 800c2b8:	6126      	str	r6, [r4, #16]
 800c2ba:	6165      	str	r5, [r4, #20]
 800c2bc:	444e      	add	r6, r9
 800c2be:	eba5 0509 	sub.w	r5, r5, r9
 800c2c2:	6026      	str	r6, [r4, #0]
 800c2c4:	60a5      	str	r5, [r4, #8]
 800c2c6:	463e      	mov	r6, r7
 800c2c8:	42be      	cmp	r6, r7
 800c2ca:	d900      	bls.n	800c2ce <__ssputs_r+0x72>
 800c2cc:	463e      	mov	r6, r7
 800c2ce:	6820      	ldr	r0, [r4, #0]
 800c2d0:	4632      	mov	r2, r6
 800c2d2:	4641      	mov	r1, r8
 800c2d4:	f000 fd57 	bl	800cd86 <memmove>
 800c2d8:	68a3      	ldr	r3, [r4, #8]
 800c2da:	1b9b      	subs	r3, r3, r6
 800c2dc:	60a3      	str	r3, [r4, #8]
 800c2de:	6823      	ldr	r3, [r4, #0]
 800c2e0:	4433      	add	r3, r6
 800c2e2:	6023      	str	r3, [r4, #0]
 800c2e4:	2000      	movs	r0, #0
 800c2e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2ea:	462a      	mov	r2, r5
 800c2ec:	f000 fdc8 	bl	800ce80 <_realloc_r>
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	d1e0      	bne.n	800c2b8 <__ssputs_r+0x5c>
 800c2f6:	6921      	ldr	r1, [r4, #16]
 800c2f8:	4650      	mov	r0, sl
 800c2fa:	f7ff fb35 	bl	800b968 <_free_r>
 800c2fe:	230c      	movs	r3, #12
 800c300:	f8ca 3000 	str.w	r3, [sl]
 800c304:	89a3      	ldrh	r3, [r4, #12]
 800c306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c30a:	81a3      	strh	r3, [r4, #12]
 800c30c:	f04f 30ff 	mov.w	r0, #4294967295
 800c310:	e7e9      	b.n	800c2e6 <__ssputs_r+0x8a>
	...

0800c314 <_svfiprintf_r>:
 800c314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c318:	4698      	mov	r8, r3
 800c31a:	898b      	ldrh	r3, [r1, #12]
 800c31c:	061b      	lsls	r3, r3, #24
 800c31e:	b09d      	sub	sp, #116	@ 0x74
 800c320:	4607      	mov	r7, r0
 800c322:	460d      	mov	r5, r1
 800c324:	4614      	mov	r4, r2
 800c326:	d510      	bpl.n	800c34a <_svfiprintf_r+0x36>
 800c328:	690b      	ldr	r3, [r1, #16]
 800c32a:	b973      	cbnz	r3, 800c34a <_svfiprintf_r+0x36>
 800c32c:	2140      	movs	r1, #64	@ 0x40
 800c32e:	f7ff fb8f 	bl	800ba50 <_malloc_r>
 800c332:	6028      	str	r0, [r5, #0]
 800c334:	6128      	str	r0, [r5, #16]
 800c336:	b930      	cbnz	r0, 800c346 <_svfiprintf_r+0x32>
 800c338:	230c      	movs	r3, #12
 800c33a:	603b      	str	r3, [r7, #0]
 800c33c:	f04f 30ff 	mov.w	r0, #4294967295
 800c340:	b01d      	add	sp, #116	@ 0x74
 800c342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c346:	2340      	movs	r3, #64	@ 0x40
 800c348:	616b      	str	r3, [r5, #20]
 800c34a:	2300      	movs	r3, #0
 800c34c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c34e:	2320      	movs	r3, #32
 800c350:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c354:	f8cd 800c 	str.w	r8, [sp, #12]
 800c358:	2330      	movs	r3, #48	@ 0x30
 800c35a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4f8 <_svfiprintf_r+0x1e4>
 800c35e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c362:	f04f 0901 	mov.w	r9, #1
 800c366:	4623      	mov	r3, r4
 800c368:	469a      	mov	sl, r3
 800c36a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c36e:	b10a      	cbz	r2, 800c374 <_svfiprintf_r+0x60>
 800c370:	2a25      	cmp	r2, #37	@ 0x25
 800c372:	d1f9      	bne.n	800c368 <_svfiprintf_r+0x54>
 800c374:	ebba 0b04 	subs.w	fp, sl, r4
 800c378:	d00b      	beq.n	800c392 <_svfiprintf_r+0x7e>
 800c37a:	465b      	mov	r3, fp
 800c37c:	4622      	mov	r2, r4
 800c37e:	4629      	mov	r1, r5
 800c380:	4638      	mov	r0, r7
 800c382:	f7ff ff6b 	bl	800c25c <__ssputs_r>
 800c386:	3001      	adds	r0, #1
 800c388:	f000 80a7 	beq.w	800c4da <_svfiprintf_r+0x1c6>
 800c38c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c38e:	445a      	add	r2, fp
 800c390:	9209      	str	r2, [sp, #36]	@ 0x24
 800c392:	f89a 3000 	ldrb.w	r3, [sl]
 800c396:	2b00      	cmp	r3, #0
 800c398:	f000 809f 	beq.w	800c4da <_svfiprintf_r+0x1c6>
 800c39c:	2300      	movs	r3, #0
 800c39e:	f04f 32ff 	mov.w	r2, #4294967295
 800c3a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3a6:	f10a 0a01 	add.w	sl, sl, #1
 800c3aa:	9304      	str	r3, [sp, #16]
 800c3ac:	9307      	str	r3, [sp, #28]
 800c3ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3b4:	4654      	mov	r4, sl
 800c3b6:	2205      	movs	r2, #5
 800c3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3bc:	484e      	ldr	r0, [pc, #312]	@ (800c4f8 <_svfiprintf_r+0x1e4>)
 800c3be:	f7f3 ff17 	bl	80001f0 <memchr>
 800c3c2:	9a04      	ldr	r2, [sp, #16]
 800c3c4:	b9d8      	cbnz	r0, 800c3fe <_svfiprintf_r+0xea>
 800c3c6:	06d0      	lsls	r0, r2, #27
 800c3c8:	bf44      	itt	mi
 800c3ca:	2320      	movmi	r3, #32
 800c3cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3d0:	0711      	lsls	r1, r2, #28
 800c3d2:	bf44      	itt	mi
 800c3d4:	232b      	movmi	r3, #43	@ 0x2b
 800c3d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3da:	f89a 3000 	ldrb.w	r3, [sl]
 800c3de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3e0:	d015      	beq.n	800c40e <_svfiprintf_r+0xfa>
 800c3e2:	9a07      	ldr	r2, [sp, #28]
 800c3e4:	4654      	mov	r4, sl
 800c3e6:	2000      	movs	r0, #0
 800c3e8:	f04f 0c0a 	mov.w	ip, #10
 800c3ec:	4621      	mov	r1, r4
 800c3ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3f2:	3b30      	subs	r3, #48	@ 0x30
 800c3f4:	2b09      	cmp	r3, #9
 800c3f6:	d94b      	bls.n	800c490 <_svfiprintf_r+0x17c>
 800c3f8:	b1b0      	cbz	r0, 800c428 <_svfiprintf_r+0x114>
 800c3fa:	9207      	str	r2, [sp, #28]
 800c3fc:	e014      	b.n	800c428 <_svfiprintf_r+0x114>
 800c3fe:	eba0 0308 	sub.w	r3, r0, r8
 800c402:	fa09 f303 	lsl.w	r3, r9, r3
 800c406:	4313      	orrs	r3, r2
 800c408:	9304      	str	r3, [sp, #16]
 800c40a:	46a2      	mov	sl, r4
 800c40c:	e7d2      	b.n	800c3b4 <_svfiprintf_r+0xa0>
 800c40e:	9b03      	ldr	r3, [sp, #12]
 800c410:	1d19      	adds	r1, r3, #4
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	9103      	str	r1, [sp, #12]
 800c416:	2b00      	cmp	r3, #0
 800c418:	bfbb      	ittet	lt
 800c41a:	425b      	neglt	r3, r3
 800c41c:	f042 0202 	orrlt.w	r2, r2, #2
 800c420:	9307      	strge	r3, [sp, #28]
 800c422:	9307      	strlt	r3, [sp, #28]
 800c424:	bfb8      	it	lt
 800c426:	9204      	strlt	r2, [sp, #16]
 800c428:	7823      	ldrb	r3, [r4, #0]
 800c42a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c42c:	d10a      	bne.n	800c444 <_svfiprintf_r+0x130>
 800c42e:	7863      	ldrb	r3, [r4, #1]
 800c430:	2b2a      	cmp	r3, #42	@ 0x2a
 800c432:	d132      	bne.n	800c49a <_svfiprintf_r+0x186>
 800c434:	9b03      	ldr	r3, [sp, #12]
 800c436:	1d1a      	adds	r2, r3, #4
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	9203      	str	r2, [sp, #12]
 800c43c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c440:	3402      	adds	r4, #2
 800c442:	9305      	str	r3, [sp, #20]
 800c444:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c508 <_svfiprintf_r+0x1f4>
 800c448:	7821      	ldrb	r1, [r4, #0]
 800c44a:	2203      	movs	r2, #3
 800c44c:	4650      	mov	r0, sl
 800c44e:	f7f3 fecf 	bl	80001f0 <memchr>
 800c452:	b138      	cbz	r0, 800c464 <_svfiprintf_r+0x150>
 800c454:	9b04      	ldr	r3, [sp, #16]
 800c456:	eba0 000a 	sub.w	r0, r0, sl
 800c45a:	2240      	movs	r2, #64	@ 0x40
 800c45c:	4082      	lsls	r2, r0
 800c45e:	4313      	orrs	r3, r2
 800c460:	3401      	adds	r4, #1
 800c462:	9304      	str	r3, [sp, #16]
 800c464:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c468:	4824      	ldr	r0, [pc, #144]	@ (800c4fc <_svfiprintf_r+0x1e8>)
 800c46a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c46e:	2206      	movs	r2, #6
 800c470:	f7f3 febe 	bl	80001f0 <memchr>
 800c474:	2800      	cmp	r0, #0
 800c476:	d036      	beq.n	800c4e6 <_svfiprintf_r+0x1d2>
 800c478:	4b21      	ldr	r3, [pc, #132]	@ (800c500 <_svfiprintf_r+0x1ec>)
 800c47a:	bb1b      	cbnz	r3, 800c4c4 <_svfiprintf_r+0x1b0>
 800c47c:	9b03      	ldr	r3, [sp, #12]
 800c47e:	3307      	adds	r3, #7
 800c480:	f023 0307 	bic.w	r3, r3, #7
 800c484:	3308      	adds	r3, #8
 800c486:	9303      	str	r3, [sp, #12]
 800c488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c48a:	4433      	add	r3, r6
 800c48c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c48e:	e76a      	b.n	800c366 <_svfiprintf_r+0x52>
 800c490:	fb0c 3202 	mla	r2, ip, r2, r3
 800c494:	460c      	mov	r4, r1
 800c496:	2001      	movs	r0, #1
 800c498:	e7a8      	b.n	800c3ec <_svfiprintf_r+0xd8>
 800c49a:	2300      	movs	r3, #0
 800c49c:	3401      	adds	r4, #1
 800c49e:	9305      	str	r3, [sp, #20]
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	f04f 0c0a 	mov.w	ip, #10
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4ac:	3a30      	subs	r2, #48	@ 0x30
 800c4ae:	2a09      	cmp	r2, #9
 800c4b0:	d903      	bls.n	800c4ba <_svfiprintf_r+0x1a6>
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d0c6      	beq.n	800c444 <_svfiprintf_r+0x130>
 800c4b6:	9105      	str	r1, [sp, #20]
 800c4b8:	e7c4      	b.n	800c444 <_svfiprintf_r+0x130>
 800c4ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4be:	4604      	mov	r4, r0
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	e7f0      	b.n	800c4a6 <_svfiprintf_r+0x192>
 800c4c4:	ab03      	add	r3, sp, #12
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	462a      	mov	r2, r5
 800c4ca:	4b0e      	ldr	r3, [pc, #56]	@ (800c504 <_svfiprintf_r+0x1f0>)
 800c4cc:	a904      	add	r1, sp, #16
 800c4ce:	4638      	mov	r0, r7
 800c4d0:	f7fd fe1c 	bl	800a10c <_printf_float>
 800c4d4:	1c42      	adds	r2, r0, #1
 800c4d6:	4606      	mov	r6, r0
 800c4d8:	d1d6      	bne.n	800c488 <_svfiprintf_r+0x174>
 800c4da:	89ab      	ldrh	r3, [r5, #12]
 800c4dc:	065b      	lsls	r3, r3, #25
 800c4de:	f53f af2d 	bmi.w	800c33c <_svfiprintf_r+0x28>
 800c4e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4e4:	e72c      	b.n	800c340 <_svfiprintf_r+0x2c>
 800c4e6:	ab03      	add	r3, sp, #12
 800c4e8:	9300      	str	r3, [sp, #0]
 800c4ea:	462a      	mov	r2, r5
 800c4ec:	4b05      	ldr	r3, [pc, #20]	@ (800c504 <_svfiprintf_r+0x1f0>)
 800c4ee:	a904      	add	r1, sp, #16
 800c4f0:	4638      	mov	r0, r7
 800c4f2:	f7fe f8a3 	bl	800a63c <_printf_i>
 800c4f6:	e7ed      	b.n	800c4d4 <_svfiprintf_r+0x1c0>
 800c4f8:	0800ddd0 	.word	0x0800ddd0
 800c4fc:	0800ddda 	.word	0x0800ddda
 800c500:	0800a10d 	.word	0x0800a10d
 800c504:	0800c25d 	.word	0x0800c25d
 800c508:	0800ddd6 	.word	0x0800ddd6

0800c50c <_sungetc_r>:
 800c50c:	b538      	push	{r3, r4, r5, lr}
 800c50e:	1c4b      	adds	r3, r1, #1
 800c510:	4614      	mov	r4, r2
 800c512:	d103      	bne.n	800c51c <_sungetc_r+0x10>
 800c514:	f04f 35ff 	mov.w	r5, #4294967295
 800c518:	4628      	mov	r0, r5
 800c51a:	bd38      	pop	{r3, r4, r5, pc}
 800c51c:	8993      	ldrh	r3, [r2, #12]
 800c51e:	f023 0320 	bic.w	r3, r3, #32
 800c522:	8193      	strh	r3, [r2, #12]
 800c524:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c526:	6852      	ldr	r2, [r2, #4]
 800c528:	b2cd      	uxtb	r5, r1
 800c52a:	b18b      	cbz	r3, 800c550 <_sungetc_r+0x44>
 800c52c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c52e:	4293      	cmp	r3, r2
 800c530:	dd08      	ble.n	800c544 <_sungetc_r+0x38>
 800c532:	6823      	ldr	r3, [r4, #0]
 800c534:	1e5a      	subs	r2, r3, #1
 800c536:	6022      	str	r2, [r4, #0]
 800c538:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c53c:	6863      	ldr	r3, [r4, #4]
 800c53e:	3301      	adds	r3, #1
 800c540:	6063      	str	r3, [r4, #4]
 800c542:	e7e9      	b.n	800c518 <_sungetc_r+0xc>
 800c544:	4621      	mov	r1, r4
 800c546:	f000 fbe4 	bl	800cd12 <__submore>
 800c54a:	2800      	cmp	r0, #0
 800c54c:	d0f1      	beq.n	800c532 <_sungetc_r+0x26>
 800c54e:	e7e1      	b.n	800c514 <_sungetc_r+0x8>
 800c550:	6921      	ldr	r1, [r4, #16]
 800c552:	6823      	ldr	r3, [r4, #0]
 800c554:	b151      	cbz	r1, 800c56c <_sungetc_r+0x60>
 800c556:	4299      	cmp	r1, r3
 800c558:	d208      	bcs.n	800c56c <_sungetc_r+0x60>
 800c55a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c55e:	42a9      	cmp	r1, r5
 800c560:	d104      	bne.n	800c56c <_sungetc_r+0x60>
 800c562:	3b01      	subs	r3, #1
 800c564:	3201      	adds	r2, #1
 800c566:	6023      	str	r3, [r4, #0]
 800c568:	6062      	str	r2, [r4, #4]
 800c56a:	e7d5      	b.n	800c518 <_sungetc_r+0xc>
 800c56c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c570:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c574:	6363      	str	r3, [r4, #52]	@ 0x34
 800c576:	2303      	movs	r3, #3
 800c578:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c57a:	4623      	mov	r3, r4
 800c57c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c580:	6023      	str	r3, [r4, #0]
 800c582:	2301      	movs	r3, #1
 800c584:	e7dc      	b.n	800c540 <_sungetc_r+0x34>

0800c586 <__ssrefill_r>:
 800c586:	b510      	push	{r4, lr}
 800c588:	460c      	mov	r4, r1
 800c58a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c58c:	b169      	cbz	r1, 800c5aa <__ssrefill_r+0x24>
 800c58e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c592:	4299      	cmp	r1, r3
 800c594:	d001      	beq.n	800c59a <__ssrefill_r+0x14>
 800c596:	f7ff f9e7 	bl	800b968 <_free_r>
 800c59a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c59c:	6063      	str	r3, [r4, #4]
 800c59e:	2000      	movs	r0, #0
 800c5a0:	6360      	str	r0, [r4, #52]	@ 0x34
 800c5a2:	b113      	cbz	r3, 800c5aa <__ssrefill_r+0x24>
 800c5a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c5a6:	6023      	str	r3, [r4, #0]
 800c5a8:	bd10      	pop	{r4, pc}
 800c5aa:	6923      	ldr	r3, [r4, #16]
 800c5ac:	6023      	str	r3, [r4, #0]
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	6063      	str	r3, [r4, #4]
 800c5b2:	89a3      	ldrh	r3, [r4, #12]
 800c5b4:	f043 0320 	orr.w	r3, r3, #32
 800c5b8:	81a3      	strh	r3, [r4, #12]
 800c5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c5be:	e7f3      	b.n	800c5a8 <__ssrefill_r+0x22>

0800c5c0 <__ssvfiscanf_r>:
 800c5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5c4:	460c      	mov	r4, r1
 800c5c6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c5d0:	49a6      	ldr	r1, [pc, #664]	@ (800c86c <__ssvfiscanf_r+0x2ac>)
 800c5d2:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c5d4:	f10d 0804 	add.w	r8, sp, #4
 800c5d8:	49a5      	ldr	r1, [pc, #660]	@ (800c870 <__ssvfiscanf_r+0x2b0>)
 800c5da:	4fa6      	ldr	r7, [pc, #664]	@ (800c874 <__ssvfiscanf_r+0x2b4>)
 800c5dc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c5e0:	4606      	mov	r6, r0
 800c5e2:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c5e4:	9300      	str	r3, [sp, #0]
 800c5e6:	f892 9000 	ldrb.w	r9, [r2]
 800c5ea:	f1b9 0f00 	cmp.w	r9, #0
 800c5ee:	f000 8158 	beq.w	800c8a2 <__ssvfiscanf_r+0x2e2>
 800c5f2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c5f6:	f013 0308 	ands.w	r3, r3, #8
 800c5fa:	f102 0501 	add.w	r5, r2, #1
 800c5fe:	d019      	beq.n	800c634 <__ssvfiscanf_r+0x74>
 800c600:	6863      	ldr	r3, [r4, #4]
 800c602:	2b00      	cmp	r3, #0
 800c604:	dd0f      	ble.n	800c626 <__ssvfiscanf_r+0x66>
 800c606:	6823      	ldr	r3, [r4, #0]
 800c608:	781a      	ldrb	r2, [r3, #0]
 800c60a:	5cba      	ldrb	r2, [r7, r2]
 800c60c:	0712      	lsls	r2, r2, #28
 800c60e:	d401      	bmi.n	800c614 <__ssvfiscanf_r+0x54>
 800c610:	462a      	mov	r2, r5
 800c612:	e7e8      	b.n	800c5e6 <__ssvfiscanf_r+0x26>
 800c614:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c616:	3201      	adds	r2, #1
 800c618:	9245      	str	r2, [sp, #276]	@ 0x114
 800c61a:	6862      	ldr	r2, [r4, #4]
 800c61c:	3301      	adds	r3, #1
 800c61e:	3a01      	subs	r2, #1
 800c620:	6062      	str	r2, [r4, #4]
 800c622:	6023      	str	r3, [r4, #0]
 800c624:	e7ec      	b.n	800c600 <__ssvfiscanf_r+0x40>
 800c626:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c628:	4621      	mov	r1, r4
 800c62a:	4630      	mov	r0, r6
 800c62c:	4798      	blx	r3
 800c62e:	2800      	cmp	r0, #0
 800c630:	d0e9      	beq.n	800c606 <__ssvfiscanf_r+0x46>
 800c632:	e7ed      	b.n	800c610 <__ssvfiscanf_r+0x50>
 800c634:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c638:	f040 8085 	bne.w	800c746 <__ssvfiscanf_r+0x186>
 800c63c:	9341      	str	r3, [sp, #260]	@ 0x104
 800c63e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c640:	7853      	ldrb	r3, [r2, #1]
 800c642:	2b2a      	cmp	r3, #42	@ 0x2a
 800c644:	bf02      	ittt	eq
 800c646:	2310      	moveq	r3, #16
 800c648:	1c95      	addeq	r5, r2, #2
 800c64a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c64c:	220a      	movs	r2, #10
 800c64e:	46aa      	mov	sl, r5
 800c650:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c654:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c658:	2b09      	cmp	r3, #9
 800c65a:	d91e      	bls.n	800c69a <__ssvfiscanf_r+0xda>
 800c65c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c878 <__ssvfiscanf_r+0x2b8>
 800c660:	2203      	movs	r2, #3
 800c662:	4658      	mov	r0, fp
 800c664:	f7f3 fdc4 	bl	80001f0 <memchr>
 800c668:	b138      	cbz	r0, 800c67a <__ssvfiscanf_r+0xba>
 800c66a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c66c:	eba0 000b 	sub.w	r0, r0, fp
 800c670:	2301      	movs	r3, #1
 800c672:	4083      	lsls	r3, r0
 800c674:	4313      	orrs	r3, r2
 800c676:	9341      	str	r3, [sp, #260]	@ 0x104
 800c678:	4655      	mov	r5, sl
 800c67a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c67e:	2b78      	cmp	r3, #120	@ 0x78
 800c680:	d806      	bhi.n	800c690 <__ssvfiscanf_r+0xd0>
 800c682:	2b57      	cmp	r3, #87	@ 0x57
 800c684:	d810      	bhi.n	800c6a8 <__ssvfiscanf_r+0xe8>
 800c686:	2b25      	cmp	r3, #37	@ 0x25
 800c688:	d05d      	beq.n	800c746 <__ssvfiscanf_r+0x186>
 800c68a:	d857      	bhi.n	800c73c <__ssvfiscanf_r+0x17c>
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d075      	beq.n	800c77c <__ssvfiscanf_r+0x1bc>
 800c690:	2303      	movs	r3, #3
 800c692:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c694:	230a      	movs	r3, #10
 800c696:	9342      	str	r3, [sp, #264]	@ 0x108
 800c698:	e088      	b.n	800c7ac <__ssvfiscanf_r+0x1ec>
 800c69a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c69c:	fb02 1103 	mla	r1, r2, r3, r1
 800c6a0:	3930      	subs	r1, #48	@ 0x30
 800c6a2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c6a4:	4655      	mov	r5, sl
 800c6a6:	e7d2      	b.n	800c64e <__ssvfiscanf_r+0x8e>
 800c6a8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c6ac:	2a20      	cmp	r2, #32
 800c6ae:	d8ef      	bhi.n	800c690 <__ssvfiscanf_r+0xd0>
 800c6b0:	a101      	add	r1, pc, #4	@ (adr r1, 800c6b8 <__ssvfiscanf_r+0xf8>)
 800c6b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c6b6:	bf00      	nop
 800c6b8:	0800c78b 	.word	0x0800c78b
 800c6bc:	0800c691 	.word	0x0800c691
 800c6c0:	0800c691 	.word	0x0800c691
 800c6c4:	0800c7e5 	.word	0x0800c7e5
 800c6c8:	0800c691 	.word	0x0800c691
 800c6cc:	0800c691 	.word	0x0800c691
 800c6d0:	0800c691 	.word	0x0800c691
 800c6d4:	0800c691 	.word	0x0800c691
 800c6d8:	0800c691 	.word	0x0800c691
 800c6dc:	0800c691 	.word	0x0800c691
 800c6e0:	0800c691 	.word	0x0800c691
 800c6e4:	0800c7fb 	.word	0x0800c7fb
 800c6e8:	0800c7e1 	.word	0x0800c7e1
 800c6ec:	0800c743 	.word	0x0800c743
 800c6f0:	0800c743 	.word	0x0800c743
 800c6f4:	0800c743 	.word	0x0800c743
 800c6f8:	0800c691 	.word	0x0800c691
 800c6fc:	0800c79d 	.word	0x0800c79d
 800c700:	0800c691 	.word	0x0800c691
 800c704:	0800c691 	.word	0x0800c691
 800c708:	0800c691 	.word	0x0800c691
 800c70c:	0800c691 	.word	0x0800c691
 800c710:	0800c80b 	.word	0x0800c80b
 800c714:	0800c7a5 	.word	0x0800c7a5
 800c718:	0800c783 	.word	0x0800c783
 800c71c:	0800c691 	.word	0x0800c691
 800c720:	0800c691 	.word	0x0800c691
 800c724:	0800c807 	.word	0x0800c807
 800c728:	0800c691 	.word	0x0800c691
 800c72c:	0800c7e1 	.word	0x0800c7e1
 800c730:	0800c691 	.word	0x0800c691
 800c734:	0800c691 	.word	0x0800c691
 800c738:	0800c78b 	.word	0x0800c78b
 800c73c:	3b45      	subs	r3, #69	@ 0x45
 800c73e:	2b02      	cmp	r3, #2
 800c740:	d8a6      	bhi.n	800c690 <__ssvfiscanf_r+0xd0>
 800c742:	2305      	movs	r3, #5
 800c744:	e031      	b.n	800c7aa <__ssvfiscanf_r+0x1ea>
 800c746:	6863      	ldr	r3, [r4, #4]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	dd0d      	ble.n	800c768 <__ssvfiscanf_r+0x1a8>
 800c74c:	6823      	ldr	r3, [r4, #0]
 800c74e:	781a      	ldrb	r2, [r3, #0]
 800c750:	454a      	cmp	r2, r9
 800c752:	f040 80a6 	bne.w	800c8a2 <__ssvfiscanf_r+0x2e2>
 800c756:	3301      	adds	r3, #1
 800c758:	6862      	ldr	r2, [r4, #4]
 800c75a:	6023      	str	r3, [r4, #0]
 800c75c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c75e:	3a01      	subs	r2, #1
 800c760:	3301      	adds	r3, #1
 800c762:	6062      	str	r2, [r4, #4]
 800c764:	9345      	str	r3, [sp, #276]	@ 0x114
 800c766:	e753      	b.n	800c610 <__ssvfiscanf_r+0x50>
 800c768:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c76a:	4621      	mov	r1, r4
 800c76c:	4630      	mov	r0, r6
 800c76e:	4798      	blx	r3
 800c770:	2800      	cmp	r0, #0
 800c772:	d0eb      	beq.n	800c74c <__ssvfiscanf_r+0x18c>
 800c774:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c776:	2800      	cmp	r0, #0
 800c778:	f040 808b 	bne.w	800c892 <__ssvfiscanf_r+0x2d2>
 800c77c:	f04f 30ff 	mov.w	r0, #4294967295
 800c780:	e08b      	b.n	800c89a <__ssvfiscanf_r+0x2da>
 800c782:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c784:	f042 0220 	orr.w	r2, r2, #32
 800c788:	9241      	str	r2, [sp, #260]	@ 0x104
 800c78a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c78c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c790:	9241      	str	r2, [sp, #260]	@ 0x104
 800c792:	2210      	movs	r2, #16
 800c794:	2b6e      	cmp	r3, #110	@ 0x6e
 800c796:	9242      	str	r2, [sp, #264]	@ 0x108
 800c798:	d902      	bls.n	800c7a0 <__ssvfiscanf_r+0x1e0>
 800c79a:	e005      	b.n	800c7a8 <__ssvfiscanf_r+0x1e8>
 800c79c:	2300      	movs	r3, #0
 800c79e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c7a0:	2303      	movs	r3, #3
 800c7a2:	e002      	b.n	800c7aa <__ssvfiscanf_r+0x1ea>
 800c7a4:	2308      	movs	r3, #8
 800c7a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800c7a8:	2304      	movs	r3, #4
 800c7aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c7ac:	6863      	ldr	r3, [r4, #4]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	dd39      	ble.n	800c826 <__ssvfiscanf_r+0x266>
 800c7b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c7b4:	0659      	lsls	r1, r3, #25
 800c7b6:	d404      	bmi.n	800c7c2 <__ssvfiscanf_r+0x202>
 800c7b8:	6823      	ldr	r3, [r4, #0]
 800c7ba:	781a      	ldrb	r2, [r3, #0]
 800c7bc:	5cba      	ldrb	r2, [r7, r2]
 800c7be:	0712      	lsls	r2, r2, #28
 800c7c0:	d438      	bmi.n	800c834 <__ssvfiscanf_r+0x274>
 800c7c2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c7c4:	2b02      	cmp	r3, #2
 800c7c6:	dc47      	bgt.n	800c858 <__ssvfiscanf_r+0x298>
 800c7c8:	466b      	mov	r3, sp
 800c7ca:	4622      	mov	r2, r4
 800c7cc:	a941      	add	r1, sp, #260	@ 0x104
 800c7ce:	4630      	mov	r0, r6
 800c7d0:	f000 f86c 	bl	800c8ac <_scanf_chars>
 800c7d4:	2801      	cmp	r0, #1
 800c7d6:	d064      	beq.n	800c8a2 <__ssvfiscanf_r+0x2e2>
 800c7d8:	2802      	cmp	r0, #2
 800c7da:	f47f af19 	bne.w	800c610 <__ssvfiscanf_r+0x50>
 800c7de:	e7c9      	b.n	800c774 <__ssvfiscanf_r+0x1b4>
 800c7e0:	220a      	movs	r2, #10
 800c7e2:	e7d7      	b.n	800c794 <__ssvfiscanf_r+0x1d4>
 800c7e4:	4629      	mov	r1, r5
 800c7e6:	4640      	mov	r0, r8
 800c7e8:	f000 fa5a 	bl	800cca0 <__sccl>
 800c7ec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c7ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7f2:	9341      	str	r3, [sp, #260]	@ 0x104
 800c7f4:	4605      	mov	r5, r0
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	e7d7      	b.n	800c7aa <__ssvfiscanf_r+0x1ea>
 800c7fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c7fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c800:	9341      	str	r3, [sp, #260]	@ 0x104
 800c802:	2300      	movs	r3, #0
 800c804:	e7d1      	b.n	800c7aa <__ssvfiscanf_r+0x1ea>
 800c806:	2302      	movs	r3, #2
 800c808:	e7cf      	b.n	800c7aa <__ssvfiscanf_r+0x1ea>
 800c80a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c80c:	06c3      	lsls	r3, r0, #27
 800c80e:	f53f aeff 	bmi.w	800c610 <__ssvfiscanf_r+0x50>
 800c812:	9b00      	ldr	r3, [sp, #0]
 800c814:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c816:	1d19      	adds	r1, r3, #4
 800c818:	9100      	str	r1, [sp, #0]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	07c0      	lsls	r0, r0, #31
 800c81e:	bf4c      	ite	mi
 800c820:	801a      	strhmi	r2, [r3, #0]
 800c822:	601a      	strpl	r2, [r3, #0]
 800c824:	e6f4      	b.n	800c610 <__ssvfiscanf_r+0x50>
 800c826:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c828:	4621      	mov	r1, r4
 800c82a:	4630      	mov	r0, r6
 800c82c:	4798      	blx	r3
 800c82e:	2800      	cmp	r0, #0
 800c830:	d0bf      	beq.n	800c7b2 <__ssvfiscanf_r+0x1f2>
 800c832:	e79f      	b.n	800c774 <__ssvfiscanf_r+0x1b4>
 800c834:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c836:	3201      	adds	r2, #1
 800c838:	9245      	str	r2, [sp, #276]	@ 0x114
 800c83a:	6862      	ldr	r2, [r4, #4]
 800c83c:	3a01      	subs	r2, #1
 800c83e:	2a00      	cmp	r2, #0
 800c840:	6062      	str	r2, [r4, #4]
 800c842:	dd02      	ble.n	800c84a <__ssvfiscanf_r+0x28a>
 800c844:	3301      	adds	r3, #1
 800c846:	6023      	str	r3, [r4, #0]
 800c848:	e7b6      	b.n	800c7b8 <__ssvfiscanf_r+0x1f8>
 800c84a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c84c:	4621      	mov	r1, r4
 800c84e:	4630      	mov	r0, r6
 800c850:	4798      	blx	r3
 800c852:	2800      	cmp	r0, #0
 800c854:	d0b0      	beq.n	800c7b8 <__ssvfiscanf_r+0x1f8>
 800c856:	e78d      	b.n	800c774 <__ssvfiscanf_r+0x1b4>
 800c858:	2b04      	cmp	r3, #4
 800c85a:	dc0f      	bgt.n	800c87c <__ssvfiscanf_r+0x2bc>
 800c85c:	466b      	mov	r3, sp
 800c85e:	4622      	mov	r2, r4
 800c860:	a941      	add	r1, sp, #260	@ 0x104
 800c862:	4630      	mov	r0, r6
 800c864:	f000 f87c 	bl	800c960 <_scanf_i>
 800c868:	e7b4      	b.n	800c7d4 <__ssvfiscanf_r+0x214>
 800c86a:	bf00      	nop
 800c86c:	0800c50d 	.word	0x0800c50d
 800c870:	0800c587 	.word	0x0800c587
 800c874:	0800df41 	.word	0x0800df41
 800c878:	0800ddd6 	.word	0x0800ddd6
 800c87c:	4b0a      	ldr	r3, [pc, #40]	@ (800c8a8 <__ssvfiscanf_r+0x2e8>)
 800c87e:	2b00      	cmp	r3, #0
 800c880:	f43f aec6 	beq.w	800c610 <__ssvfiscanf_r+0x50>
 800c884:	466b      	mov	r3, sp
 800c886:	4622      	mov	r2, r4
 800c888:	a941      	add	r1, sp, #260	@ 0x104
 800c88a:	4630      	mov	r0, r6
 800c88c:	f3af 8000 	nop.w
 800c890:	e7a0      	b.n	800c7d4 <__ssvfiscanf_r+0x214>
 800c892:	89a3      	ldrh	r3, [r4, #12]
 800c894:	065b      	lsls	r3, r3, #25
 800c896:	f53f af71 	bmi.w	800c77c <__ssvfiscanf_r+0x1bc>
 800c89a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c8a4:	e7f9      	b.n	800c89a <__ssvfiscanf_r+0x2da>
 800c8a6:	bf00      	nop
 800c8a8:	00000000 	.word	0x00000000

0800c8ac <_scanf_chars>:
 800c8ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8b0:	4615      	mov	r5, r2
 800c8b2:	688a      	ldr	r2, [r1, #8]
 800c8b4:	4680      	mov	r8, r0
 800c8b6:	460c      	mov	r4, r1
 800c8b8:	b932      	cbnz	r2, 800c8c8 <_scanf_chars+0x1c>
 800c8ba:	698a      	ldr	r2, [r1, #24]
 800c8bc:	2a00      	cmp	r2, #0
 800c8be:	bf14      	ite	ne
 800c8c0:	f04f 32ff 	movne.w	r2, #4294967295
 800c8c4:	2201      	moveq	r2, #1
 800c8c6:	608a      	str	r2, [r1, #8]
 800c8c8:	6822      	ldr	r2, [r4, #0]
 800c8ca:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c95c <_scanf_chars+0xb0>
 800c8ce:	06d1      	lsls	r1, r2, #27
 800c8d0:	bf5f      	itttt	pl
 800c8d2:	681a      	ldrpl	r2, [r3, #0]
 800c8d4:	1d11      	addpl	r1, r2, #4
 800c8d6:	6019      	strpl	r1, [r3, #0]
 800c8d8:	6816      	ldrpl	r6, [r2, #0]
 800c8da:	2700      	movs	r7, #0
 800c8dc:	69a0      	ldr	r0, [r4, #24]
 800c8de:	b188      	cbz	r0, 800c904 <_scanf_chars+0x58>
 800c8e0:	2801      	cmp	r0, #1
 800c8e2:	d107      	bne.n	800c8f4 <_scanf_chars+0x48>
 800c8e4:	682b      	ldr	r3, [r5, #0]
 800c8e6:	781a      	ldrb	r2, [r3, #0]
 800c8e8:	6963      	ldr	r3, [r4, #20]
 800c8ea:	5c9b      	ldrb	r3, [r3, r2]
 800c8ec:	b953      	cbnz	r3, 800c904 <_scanf_chars+0x58>
 800c8ee:	2f00      	cmp	r7, #0
 800c8f0:	d031      	beq.n	800c956 <_scanf_chars+0xaa>
 800c8f2:	e022      	b.n	800c93a <_scanf_chars+0x8e>
 800c8f4:	2802      	cmp	r0, #2
 800c8f6:	d120      	bne.n	800c93a <_scanf_chars+0x8e>
 800c8f8:	682b      	ldr	r3, [r5, #0]
 800c8fa:	781b      	ldrb	r3, [r3, #0]
 800c8fc:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c900:	071b      	lsls	r3, r3, #28
 800c902:	d41a      	bmi.n	800c93a <_scanf_chars+0x8e>
 800c904:	6823      	ldr	r3, [r4, #0]
 800c906:	06da      	lsls	r2, r3, #27
 800c908:	bf5e      	ittt	pl
 800c90a:	682b      	ldrpl	r3, [r5, #0]
 800c90c:	781b      	ldrbpl	r3, [r3, #0]
 800c90e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c912:	682a      	ldr	r2, [r5, #0]
 800c914:	686b      	ldr	r3, [r5, #4]
 800c916:	3201      	adds	r2, #1
 800c918:	602a      	str	r2, [r5, #0]
 800c91a:	68a2      	ldr	r2, [r4, #8]
 800c91c:	3b01      	subs	r3, #1
 800c91e:	3a01      	subs	r2, #1
 800c920:	606b      	str	r3, [r5, #4]
 800c922:	3701      	adds	r7, #1
 800c924:	60a2      	str	r2, [r4, #8]
 800c926:	b142      	cbz	r2, 800c93a <_scanf_chars+0x8e>
 800c928:	2b00      	cmp	r3, #0
 800c92a:	dcd7      	bgt.n	800c8dc <_scanf_chars+0x30>
 800c92c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c930:	4629      	mov	r1, r5
 800c932:	4640      	mov	r0, r8
 800c934:	4798      	blx	r3
 800c936:	2800      	cmp	r0, #0
 800c938:	d0d0      	beq.n	800c8dc <_scanf_chars+0x30>
 800c93a:	6823      	ldr	r3, [r4, #0]
 800c93c:	f013 0310 	ands.w	r3, r3, #16
 800c940:	d105      	bne.n	800c94e <_scanf_chars+0xa2>
 800c942:	68e2      	ldr	r2, [r4, #12]
 800c944:	3201      	adds	r2, #1
 800c946:	60e2      	str	r2, [r4, #12]
 800c948:	69a2      	ldr	r2, [r4, #24]
 800c94a:	b102      	cbz	r2, 800c94e <_scanf_chars+0xa2>
 800c94c:	7033      	strb	r3, [r6, #0]
 800c94e:	6923      	ldr	r3, [r4, #16]
 800c950:	443b      	add	r3, r7
 800c952:	6123      	str	r3, [r4, #16]
 800c954:	2000      	movs	r0, #0
 800c956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c95a:	bf00      	nop
 800c95c:	0800df41 	.word	0x0800df41

0800c960 <_scanf_i>:
 800c960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c964:	4698      	mov	r8, r3
 800c966:	4b74      	ldr	r3, [pc, #464]	@ (800cb38 <_scanf_i+0x1d8>)
 800c968:	460c      	mov	r4, r1
 800c96a:	4682      	mov	sl, r0
 800c96c:	4616      	mov	r6, r2
 800c96e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c972:	b087      	sub	sp, #28
 800c974:	ab03      	add	r3, sp, #12
 800c976:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c97a:	4b70      	ldr	r3, [pc, #448]	@ (800cb3c <_scanf_i+0x1dc>)
 800c97c:	69a1      	ldr	r1, [r4, #24]
 800c97e:	4a70      	ldr	r2, [pc, #448]	@ (800cb40 <_scanf_i+0x1e0>)
 800c980:	2903      	cmp	r1, #3
 800c982:	bf08      	it	eq
 800c984:	461a      	moveq	r2, r3
 800c986:	68a3      	ldr	r3, [r4, #8]
 800c988:	9201      	str	r2, [sp, #4]
 800c98a:	1e5a      	subs	r2, r3, #1
 800c98c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c990:	bf88      	it	hi
 800c992:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c996:	4627      	mov	r7, r4
 800c998:	bf82      	ittt	hi
 800c99a:	eb03 0905 	addhi.w	r9, r3, r5
 800c99e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c9a2:	60a3      	strhi	r3, [r4, #8]
 800c9a4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c9a8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c9ac:	bf98      	it	ls
 800c9ae:	f04f 0900 	movls.w	r9, #0
 800c9b2:	6023      	str	r3, [r4, #0]
 800c9b4:	463d      	mov	r5, r7
 800c9b6:	f04f 0b00 	mov.w	fp, #0
 800c9ba:	6831      	ldr	r1, [r6, #0]
 800c9bc:	ab03      	add	r3, sp, #12
 800c9be:	7809      	ldrb	r1, [r1, #0]
 800c9c0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c9c4:	2202      	movs	r2, #2
 800c9c6:	f7f3 fc13 	bl	80001f0 <memchr>
 800c9ca:	b328      	cbz	r0, 800ca18 <_scanf_i+0xb8>
 800c9cc:	f1bb 0f01 	cmp.w	fp, #1
 800c9d0:	d159      	bne.n	800ca86 <_scanf_i+0x126>
 800c9d2:	6862      	ldr	r2, [r4, #4]
 800c9d4:	b92a      	cbnz	r2, 800c9e2 <_scanf_i+0x82>
 800c9d6:	6822      	ldr	r2, [r4, #0]
 800c9d8:	2108      	movs	r1, #8
 800c9da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c9de:	6061      	str	r1, [r4, #4]
 800c9e0:	6022      	str	r2, [r4, #0]
 800c9e2:	6822      	ldr	r2, [r4, #0]
 800c9e4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c9e8:	6022      	str	r2, [r4, #0]
 800c9ea:	68a2      	ldr	r2, [r4, #8]
 800c9ec:	1e51      	subs	r1, r2, #1
 800c9ee:	60a1      	str	r1, [r4, #8]
 800c9f0:	b192      	cbz	r2, 800ca18 <_scanf_i+0xb8>
 800c9f2:	6832      	ldr	r2, [r6, #0]
 800c9f4:	1c51      	adds	r1, r2, #1
 800c9f6:	6031      	str	r1, [r6, #0]
 800c9f8:	7812      	ldrb	r2, [r2, #0]
 800c9fa:	f805 2b01 	strb.w	r2, [r5], #1
 800c9fe:	6872      	ldr	r2, [r6, #4]
 800ca00:	3a01      	subs	r2, #1
 800ca02:	2a00      	cmp	r2, #0
 800ca04:	6072      	str	r2, [r6, #4]
 800ca06:	dc07      	bgt.n	800ca18 <_scanf_i+0xb8>
 800ca08:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ca0c:	4631      	mov	r1, r6
 800ca0e:	4650      	mov	r0, sl
 800ca10:	4790      	blx	r2
 800ca12:	2800      	cmp	r0, #0
 800ca14:	f040 8085 	bne.w	800cb22 <_scanf_i+0x1c2>
 800ca18:	f10b 0b01 	add.w	fp, fp, #1
 800ca1c:	f1bb 0f03 	cmp.w	fp, #3
 800ca20:	d1cb      	bne.n	800c9ba <_scanf_i+0x5a>
 800ca22:	6863      	ldr	r3, [r4, #4]
 800ca24:	b90b      	cbnz	r3, 800ca2a <_scanf_i+0xca>
 800ca26:	230a      	movs	r3, #10
 800ca28:	6063      	str	r3, [r4, #4]
 800ca2a:	6863      	ldr	r3, [r4, #4]
 800ca2c:	4945      	ldr	r1, [pc, #276]	@ (800cb44 <_scanf_i+0x1e4>)
 800ca2e:	6960      	ldr	r0, [r4, #20]
 800ca30:	1ac9      	subs	r1, r1, r3
 800ca32:	f000 f935 	bl	800cca0 <__sccl>
 800ca36:	f04f 0b00 	mov.w	fp, #0
 800ca3a:	68a3      	ldr	r3, [r4, #8]
 800ca3c:	6822      	ldr	r2, [r4, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d03d      	beq.n	800cabe <_scanf_i+0x15e>
 800ca42:	6831      	ldr	r1, [r6, #0]
 800ca44:	6960      	ldr	r0, [r4, #20]
 800ca46:	f891 c000 	ldrb.w	ip, [r1]
 800ca4a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	d035      	beq.n	800cabe <_scanf_i+0x15e>
 800ca52:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ca56:	d124      	bne.n	800caa2 <_scanf_i+0x142>
 800ca58:	0510      	lsls	r0, r2, #20
 800ca5a:	d522      	bpl.n	800caa2 <_scanf_i+0x142>
 800ca5c:	f10b 0b01 	add.w	fp, fp, #1
 800ca60:	f1b9 0f00 	cmp.w	r9, #0
 800ca64:	d003      	beq.n	800ca6e <_scanf_i+0x10e>
 800ca66:	3301      	adds	r3, #1
 800ca68:	f109 39ff 	add.w	r9, r9, #4294967295
 800ca6c:	60a3      	str	r3, [r4, #8]
 800ca6e:	6873      	ldr	r3, [r6, #4]
 800ca70:	3b01      	subs	r3, #1
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	6073      	str	r3, [r6, #4]
 800ca76:	dd1b      	ble.n	800cab0 <_scanf_i+0x150>
 800ca78:	6833      	ldr	r3, [r6, #0]
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	6033      	str	r3, [r6, #0]
 800ca7e:	68a3      	ldr	r3, [r4, #8]
 800ca80:	3b01      	subs	r3, #1
 800ca82:	60a3      	str	r3, [r4, #8]
 800ca84:	e7d9      	b.n	800ca3a <_scanf_i+0xda>
 800ca86:	f1bb 0f02 	cmp.w	fp, #2
 800ca8a:	d1ae      	bne.n	800c9ea <_scanf_i+0x8a>
 800ca8c:	6822      	ldr	r2, [r4, #0]
 800ca8e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ca92:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ca96:	d1c4      	bne.n	800ca22 <_scanf_i+0xc2>
 800ca98:	2110      	movs	r1, #16
 800ca9a:	6061      	str	r1, [r4, #4]
 800ca9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800caa0:	e7a2      	b.n	800c9e8 <_scanf_i+0x88>
 800caa2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800caa6:	6022      	str	r2, [r4, #0]
 800caa8:	780b      	ldrb	r3, [r1, #0]
 800caaa:	f805 3b01 	strb.w	r3, [r5], #1
 800caae:	e7de      	b.n	800ca6e <_scanf_i+0x10e>
 800cab0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cab4:	4631      	mov	r1, r6
 800cab6:	4650      	mov	r0, sl
 800cab8:	4798      	blx	r3
 800caba:	2800      	cmp	r0, #0
 800cabc:	d0df      	beq.n	800ca7e <_scanf_i+0x11e>
 800cabe:	6823      	ldr	r3, [r4, #0]
 800cac0:	05d9      	lsls	r1, r3, #23
 800cac2:	d50d      	bpl.n	800cae0 <_scanf_i+0x180>
 800cac4:	42bd      	cmp	r5, r7
 800cac6:	d909      	bls.n	800cadc <_scanf_i+0x17c>
 800cac8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800cacc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cad0:	4632      	mov	r2, r6
 800cad2:	4650      	mov	r0, sl
 800cad4:	4798      	blx	r3
 800cad6:	f105 39ff 	add.w	r9, r5, #4294967295
 800cada:	464d      	mov	r5, r9
 800cadc:	42bd      	cmp	r5, r7
 800cade:	d028      	beq.n	800cb32 <_scanf_i+0x1d2>
 800cae0:	6822      	ldr	r2, [r4, #0]
 800cae2:	f012 0210 	ands.w	r2, r2, #16
 800cae6:	d113      	bne.n	800cb10 <_scanf_i+0x1b0>
 800cae8:	702a      	strb	r2, [r5, #0]
 800caea:	6863      	ldr	r3, [r4, #4]
 800caec:	9e01      	ldr	r6, [sp, #4]
 800caee:	4639      	mov	r1, r7
 800caf0:	4650      	mov	r0, sl
 800caf2:	47b0      	blx	r6
 800caf4:	f8d8 3000 	ldr.w	r3, [r8]
 800caf8:	6821      	ldr	r1, [r4, #0]
 800cafa:	1d1a      	adds	r2, r3, #4
 800cafc:	f8c8 2000 	str.w	r2, [r8]
 800cb00:	f011 0f20 	tst.w	r1, #32
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	d00f      	beq.n	800cb28 <_scanf_i+0x1c8>
 800cb08:	6018      	str	r0, [r3, #0]
 800cb0a:	68e3      	ldr	r3, [r4, #12]
 800cb0c:	3301      	adds	r3, #1
 800cb0e:	60e3      	str	r3, [r4, #12]
 800cb10:	6923      	ldr	r3, [r4, #16]
 800cb12:	1bed      	subs	r5, r5, r7
 800cb14:	445d      	add	r5, fp
 800cb16:	442b      	add	r3, r5
 800cb18:	6123      	str	r3, [r4, #16]
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	b007      	add	sp, #28
 800cb1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb22:	f04f 0b00 	mov.w	fp, #0
 800cb26:	e7ca      	b.n	800cabe <_scanf_i+0x15e>
 800cb28:	07ca      	lsls	r2, r1, #31
 800cb2a:	bf4c      	ite	mi
 800cb2c:	8018      	strhmi	r0, [r3, #0]
 800cb2e:	6018      	strpl	r0, [r3, #0]
 800cb30:	e7eb      	b.n	800cb0a <_scanf_i+0x1aa>
 800cb32:	2001      	movs	r0, #1
 800cb34:	e7f2      	b.n	800cb1c <_scanf_i+0x1bc>
 800cb36:	bf00      	nop
 800cb38:	0800dc64 	.word	0x0800dc64
 800cb3c:	0800cfd1 	.word	0x0800cfd1
 800cb40:	0800d0b1 	.word	0x0800d0b1
 800cb44:	0800ddf1 	.word	0x0800ddf1

0800cb48 <__sflush_r>:
 800cb48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cb4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb50:	0716      	lsls	r6, r2, #28
 800cb52:	4605      	mov	r5, r0
 800cb54:	460c      	mov	r4, r1
 800cb56:	d454      	bmi.n	800cc02 <__sflush_r+0xba>
 800cb58:	684b      	ldr	r3, [r1, #4]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	dc02      	bgt.n	800cb64 <__sflush_r+0x1c>
 800cb5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	dd48      	ble.n	800cbf6 <__sflush_r+0xae>
 800cb64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cb66:	2e00      	cmp	r6, #0
 800cb68:	d045      	beq.n	800cbf6 <__sflush_r+0xae>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cb70:	682f      	ldr	r7, [r5, #0]
 800cb72:	6a21      	ldr	r1, [r4, #32]
 800cb74:	602b      	str	r3, [r5, #0]
 800cb76:	d030      	beq.n	800cbda <__sflush_r+0x92>
 800cb78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cb7a:	89a3      	ldrh	r3, [r4, #12]
 800cb7c:	0759      	lsls	r1, r3, #29
 800cb7e:	d505      	bpl.n	800cb8c <__sflush_r+0x44>
 800cb80:	6863      	ldr	r3, [r4, #4]
 800cb82:	1ad2      	subs	r2, r2, r3
 800cb84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cb86:	b10b      	cbz	r3, 800cb8c <__sflush_r+0x44>
 800cb88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cb8a:	1ad2      	subs	r2, r2, r3
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cb90:	6a21      	ldr	r1, [r4, #32]
 800cb92:	4628      	mov	r0, r5
 800cb94:	47b0      	blx	r6
 800cb96:	1c43      	adds	r3, r0, #1
 800cb98:	89a3      	ldrh	r3, [r4, #12]
 800cb9a:	d106      	bne.n	800cbaa <__sflush_r+0x62>
 800cb9c:	6829      	ldr	r1, [r5, #0]
 800cb9e:	291d      	cmp	r1, #29
 800cba0:	d82b      	bhi.n	800cbfa <__sflush_r+0xb2>
 800cba2:	4a2a      	ldr	r2, [pc, #168]	@ (800cc4c <__sflush_r+0x104>)
 800cba4:	40ca      	lsrs	r2, r1
 800cba6:	07d6      	lsls	r6, r2, #31
 800cba8:	d527      	bpl.n	800cbfa <__sflush_r+0xb2>
 800cbaa:	2200      	movs	r2, #0
 800cbac:	6062      	str	r2, [r4, #4]
 800cbae:	04d9      	lsls	r1, r3, #19
 800cbb0:	6922      	ldr	r2, [r4, #16]
 800cbb2:	6022      	str	r2, [r4, #0]
 800cbb4:	d504      	bpl.n	800cbc0 <__sflush_r+0x78>
 800cbb6:	1c42      	adds	r2, r0, #1
 800cbb8:	d101      	bne.n	800cbbe <__sflush_r+0x76>
 800cbba:	682b      	ldr	r3, [r5, #0]
 800cbbc:	b903      	cbnz	r3, 800cbc0 <__sflush_r+0x78>
 800cbbe:	6560      	str	r0, [r4, #84]	@ 0x54
 800cbc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cbc2:	602f      	str	r7, [r5, #0]
 800cbc4:	b1b9      	cbz	r1, 800cbf6 <__sflush_r+0xae>
 800cbc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cbca:	4299      	cmp	r1, r3
 800cbcc:	d002      	beq.n	800cbd4 <__sflush_r+0x8c>
 800cbce:	4628      	mov	r0, r5
 800cbd0:	f7fe feca 	bl	800b968 <_free_r>
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cbd8:	e00d      	b.n	800cbf6 <__sflush_r+0xae>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	4628      	mov	r0, r5
 800cbde:	47b0      	blx	r6
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	1c50      	adds	r0, r2, #1
 800cbe4:	d1c9      	bne.n	800cb7a <__sflush_r+0x32>
 800cbe6:	682b      	ldr	r3, [r5, #0]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d0c6      	beq.n	800cb7a <__sflush_r+0x32>
 800cbec:	2b1d      	cmp	r3, #29
 800cbee:	d001      	beq.n	800cbf4 <__sflush_r+0xac>
 800cbf0:	2b16      	cmp	r3, #22
 800cbf2:	d11e      	bne.n	800cc32 <__sflush_r+0xea>
 800cbf4:	602f      	str	r7, [r5, #0]
 800cbf6:	2000      	movs	r0, #0
 800cbf8:	e022      	b.n	800cc40 <__sflush_r+0xf8>
 800cbfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbfe:	b21b      	sxth	r3, r3
 800cc00:	e01b      	b.n	800cc3a <__sflush_r+0xf2>
 800cc02:	690f      	ldr	r7, [r1, #16]
 800cc04:	2f00      	cmp	r7, #0
 800cc06:	d0f6      	beq.n	800cbf6 <__sflush_r+0xae>
 800cc08:	0793      	lsls	r3, r2, #30
 800cc0a:	680e      	ldr	r6, [r1, #0]
 800cc0c:	bf08      	it	eq
 800cc0e:	694b      	ldreq	r3, [r1, #20]
 800cc10:	600f      	str	r7, [r1, #0]
 800cc12:	bf18      	it	ne
 800cc14:	2300      	movne	r3, #0
 800cc16:	eba6 0807 	sub.w	r8, r6, r7
 800cc1a:	608b      	str	r3, [r1, #8]
 800cc1c:	f1b8 0f00 	cmp.w	r8, #0
 800cc20:	dde9      	ble.n	800cbf6 <__sflush_r+0xae>
 800cc22:	6a21      	ldr	r1, [r4, #32]
 800cc24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cc26:	4643      	mov	r3, r8
 800cc28:	463a      	mov	r2, r7
 800cc2a:	4628      	mov	r0, r5
 800cc2c:	47b0      	blx	r6
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	dc08      	bgt.n	800cc44 <__sflush_r+0xfc>
 800cc32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc3a:	81a3      	strh	r3, [r4, #12]
 800cc3c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc44:	4407      	add	r7, r0
 800cc46:	eba8 0800 	sub.w	r8, r8, r0
 800cc4a:	e7e7      	b.n	800cc1c <__sflush_r+0xd4>
 800cc4c:	20400001 	.word	0x20400001

0800cc50 <_fflush_r>:
 800cc50:	b538      	push	{r3, r4, r5, lr}
 800cc52:	690b      	ldr	r3, [r1, #16]
 800cc54:	4605      	mov	r5, r0
 800cc56:	460c      	mov	r4, r1
 800cc58:	b913      	cbnz	r3, 800cc60 <_fflush_r+0x10>
 800cc5a:	2500      	movs	r5, #0
 800cc5c:	4628      	mov	r0, r5
 800cc5e:	bd38      	pop	{r3, r4, r5, pc}
 800cc60:	b118      	cbz	r0, 800cc6a <_fflush_r+0x1a>
 800cc62:	6a03      	ldr	r3, [r0, #32]
 800cc64:	b90b      	cbnz	r3, 800cc6a <_fflush_r+0x1a>
 800cc66:	f7fd fe93 	bl	800a990 <__sinit>
 800cc6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d0f3      	beq.n	800cc5a <_fflush_r+0xa>
 800cc72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cc74:	07d0      	lsls	r0, r2, #31
 800cc76:	d404      	bmi.n	800cc82 <_fflush_r+0x32>
 800cc78:	0599      	lsls	r1, r3, #22
 800cc7a:	d402      	bmi.n	800cc82 <_fflush_r+0x32>
 800cc7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc7e:	f7fe f816 	bl	800acae <__retarget_lock_acquire_recursive>
 800cc82:	4628      	mov	r0, r5
 800cc84:	4621      	mov	r1, r4
 800cc86:	f7ff ff5f 	bl	800cb48 <__sflush_r>
 800cc8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc8c:	07da      	lsls	r2, r3, #31
 800cc8e:	4605      	mov	r5, r0
 800cc90:	d4e4      	bmi.n	800cc5c <_fflush_r+0xc>
 800cc92:	89a3      	ldrh	r3, [r4, #12]
 800cc94:	059b      	lsls	r3, r3, #22
 800cc96:	d4e1      	bmi.n	800cc5c <_fflush_r+0xc>
 800cc98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc9a:	f7fe f809 	bl	800acb0 <__retarget_lock_release_recursive>
 800cc9e:	e7dd      	b.n	800cc5c <_fflush_r+0xc>

0800cca0 <__sccl>:
 800cca0:	b570      	push	{r4, r5, r6, lr}
 800cca2:	780b      	ldrb	r3, [r1, #0]
 800cca4:	4604      	mov	r4, r0
 800cca6:	2b5e      	cmp	r3, #94	@ 0x5e
 800cca8:	bf0b      	itete	eq
 800ccaa:	784b      	ldrbeq	r3, [r1, #1]
 800ccac:	1c4a      	addne	r2, r1, #1
 800ccae:	1c8a      	addeq	r2, r1, #2
 800ccb0:	2100      	movne	r1, #0
 800ccb2:	bf08      	it	eq
 800ccb4:	2101      	moveq	r1, #1
 800ccb6:	3801      	subs	r0, #1
 800ccb8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ccbc:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ccc0:	42a8      	cmp	r0, r5
 800ccc2:	d1fb      	bne.n	800ccbc <__sccl+0x1c>
 800ccc4:	b90b      	cbnz	r3, 800ccca <__sccl+0x2a>
 800ccc6:	1e50      	subs	r0, r2, #1
 800ccc8:	bd70      	pop	{r4, r5, r6, pc}
 800ccca:	f081 0101 	eor.w	r1, r1, #1
 800ccce:	54e1      	strb	r1, [r4, r3]
 800ccd0:	4610      	mov	r0, r2
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ccd8:	2d2d      	cmp	r5, #45	@ 0x2d
 800ccda:	d005      	beq.n	800cce8 <__sccl+0x48>
 800ccdc:	2d5d      	cmp	r5, #93	@ 0x5d
 800ccde:	d016      	beq.n	800cd0e <__sccl+0x6e>
 800cce0:	2d00      	cmp	r5, #0
 800cce2:	d0f1      	beq.n	800ccc8 <__sccl+0x28>
 800cce4:	462b      	mov	r3, r5
 800cce6:	e7f2      	b.n	800ccce <__sccl+0x2e>
 800cce8:	7846      	ldrb	r6, [r0, #1]
 800ccea:	2e5d      	cmp	r6, #93	@ 0x5d
 800ccec:	d0fa      	beq.n	800cce4 <__sccl+0x44>
 800ccee:	42b3      	cmp	r3, r6
 800ccf0:	dcf8      	bgt.n	800cce4 <__sccl+0x44>
 800ccf2:	3002      	adds	r0, #2
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	3201      	adds	r2, #1
 800ccf8:	4296      	cmp	r6, r2
 800ccfa:	54a1      	strb	r1, [r4, r2]
 800ccfc:	dcfb      	bgt.n	800ccf6 <__sccl+0x56>
 800ccfe:	1af2      	subs	r2, r6, r3
 800cd00:	3a01      	subs	r2, #1
 800cd02:	1c5d      	adds	r5, r3, #1
 800cd04:	42b3      	cmp	r3, r6
 800cd06:	bfa8      	it	ge
 800cd08:	2200      	movge	r2, #0
 800cd0a:	18ab      	adds	r3, r5, r2
 800cd0c:	e7e1      	b.n	800ccd2 <__sccl+0x32>
 800cd0e:	4610      	mov	r0, r2
 800cd10:	e7da      	b.n	800ccc8 <__sccl+0x28>

0800cd12 <__submore>:
 800cd12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd16:	460c      	mov	r4, r1
 800cd18:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cd1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd1e:	4299      	cmp	r1, r3
 800cd20:	d11d      	bne.n	800cd5e <__submore+0x4c>
 800cd22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cd26:	f7fe fe93 	bl	800ba50 <_malloc_r>
 800cd2a:	b918      	cbnz	r0, 800cd34 <__submore+0x22>
 800cd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd38:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cd3a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800cd3e:	6360      	str	r0, [r4, #52]	@ 0x34
 800cd40:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800cd44:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800cd48:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800cd4c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800cd50:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800cd54:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800cd58:	6020      	str	r0, [r4, #0]
 800cd5a:	2000      	movs	r0, #0
 800cd5c:	e7e8      	b.n	800cd30 <__submore+0x1e>
 800cd5e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800cd60:	0077      	lsls	r7, r6, #1
 800cd62:	463a      	mov	r2, r7
 800cd64:	f000 f88c 	bl	800ce80 <_realloc_r>
 800cd68:	4605      	mov	r5, r0
 800cd6a:	2800      	cmp	r0, #0
 800cd6c:	d0de      	beq.n	800cd2c <__submore+0x1a>
 800cd6e:	eb00 0806 	add.w	r8, r0, r6
 800cd72:	4601      	mov	r1, r0
 800cd74:	4632      	mov	r2, r6
 800cd76:	4640      	mov	r0, r8
 800cd78:	f000 f830 	bl	800cddc <memcpy>
 800cd7c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800cd80:	f8c4 8000 	str.w	r8, [r4]
 800cd84:	e7e9      	b.n	800cd5a <__submore+0x48>

0800cd86 <memmove>:
 800cd86:	4288      	cmp	r0, r1
 800cd88:	b510      	push	{r4, lr}
 800cd8a:	eb01 0402 	add.w	r4, r1, r2
 800cd8e:	d902      	bls.n	800cd96 <memmove+0x10>
 800cd90:	4284      	cmp	r4, r0
 800cd92:	4623      	mov	r3, r4
 800cd94:	d807      	bhi.n	800cda6 <memmove+0x20>
 800cd96:	1e43      	subs	r3, r0, #1
 800cd98:	42a1      	cmp	r1, r4
 800cd9a:	d008      	beq.n	800cdae <memmove+0x28>
 800cd9c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cda0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cda4:	e7f8      	b.n	800cd98 <memmove+0x12>
 800cda6:	4402      	add	r2, r0
 800cda8:	4601      	mov	r1, r0
 800cdaa:	428a      	cmp	r2, r1
 800cdac:	d100      	bne.n	800cdb0 <memmove+0x2a>
 800cdae:	bd10      	pop	{r4, pc}
 800cdb0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cdb4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cdb8:	e7f7      	b.n	800cdaa <memmove+0x24>
	...

0800cdbc <_sbrk_r>:
 800cdbc:	b538      	push	{r3, r4, r5, lr}
 800cdbe:	4d06      	ldr	r5, [pc, #24]	@ (800cdd8 <_sbrk_r+0x1c>)
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	4604      	mov	r4, r0
 800cdc4:	4608      	mov	r0, r1
 800cdc6:	602b      	str	r3, [r5, #0]
 800cdc8:	f7f5 fb46 	bl	8002458 <_sbrk>
 800cdcc:	1c43      	adds	r3, r0, #1
 800cdce:	d102      	bne.n	800cdd6 <_sbrk_r+0x1a>
 800cdd0:	682b      	ldr	r3, [r5, #0]
 800cdd2:	b103      	cbz	r3, 800cdd6 <_sbrk_r+0x1a>
 800cdd4:	6023      	str	r3, [r4, #0]
 800cdd6:	bd38      	pop	{r3, r4, r5, pc}
 800cdd8:	20000f94 	.word	0x20000f94

0800cddc <memcpy>:
 800cddc:	440a      	add	r2, r1
 800cdde:	4291      	cmp	r1, r2
 800cde0:	f100 33ff 	add.w	r3, r0, #4294967295
 800cde4:	d100      	bne.n	800cde8 <memcpy+0xc>
 800cde6:	4770      	bx	lr
 800cde8:	b510      	push	{r4, lr}
 800cdea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdf2:	4291      	cmp	r1, r2
 800cdf4:	d1f9      	bne.n	800cdea <memcpy+0xe>
 800cdf6:	bd10      	pop	{r4, pc}

0800cdf8 <__assert_func>:
 800cdf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cdfa:	4614      	mov	r4, r2
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	4b09      	ldr	r3, [pc, #36]	@ (800ce24 <__assert_func+0x2c>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4605      	mov	r5, r0
 800ce04:	68d8      	ldr	r0, [r3, #12]
 800ce06:	b14c      	cbz	r4, 800ce1c <__assert_func+0x24>
 800ce08:	4b07      	ldr	r3, [pc, #28]	@ (800ce28 <__assert_func+0x30>)
 800ce0a:	9100      	str	r1, [sp, #0]
 800ce0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce10:	4906      	ldr	r1, [pc, #24]	@ (800ce2c <__assert_func+0x34>)
 800ce12:	462b      	mov	r3, r5
 800ce14:	f000 f95c 	bl	800d0d0 <fiprintf>
 800ce18:	f000 f96c 	bl	800d0f4 <abort>
 800ce1c:	4b04      	ldr	r3, [pc, #16]	@ (800ce30 <__assert_func+0x38>)
 800ce1e:	461c      	mov	r4, r3
 800ce20:	e7f3      	b.n	800ce0a <__assert_func+0x12>
 800ce22:	bf00      	nop
 800ce24:	20000024 	.word	0x20000024
 800ce28:	0800de06 	.word	0x0800de06
 800ce2c:	0800de13 	.word	0x0800de13
 800ce30:	0800de41 	.word	0x0800de41

0800ce34 <_calloc_r>:
 800ce34:	b570      	push	{r4, r5, r6, lr}
 800ce36:	fba1 5402 	umull	r5, r4, r1, r2
 800ce3a:	b934      	cbnz	r4, 800ce4a <_calloc_r+0x16>
 800ce3c:	4629      	mov	r1, r5
 800ce3e:	f7fe fe07 	bl	800ba50 <_malloc_r>
 800ce42:	4606      	mov	r6, r0
 800ce44:	b928      	cbnz	r0, 800ce52 <_calloc_r+0x1e>
 800ce46:	4630      	mov	r0, r6
 800ce48:	bd70      	pop	{r4, r5, r6, pc}
 800ce4a:	220c      	movs	r2, #12
 800ce4c:	6002      	str	r2, [r0, #0]
 800ce4e:	2600      	movs	r6, #0
 800ce50:	e7f9      	b.n	800ce46 <_calloc_r+0x12>
 800ce52:	462a      	mov	r2, r5
 800ce54:	4621      	mov	r1, r4
 800ce56:	f7fd fe9a 	bl	800ab8e <memset>
 800ce5a:	e7f4      	b.n	800ce46 <_calloc_r+0x12>

0800ce5c <__ascii_mbtowc>:
 800ce5c:	b082      	sub	sp, #8
 800ce5e:	b901      	cbnz	r1, 800ce62 <__ascii_mbtowc+0x6>
 800ce60:	a901      	add	r1, sp, #4
 800ce62:	b142      	cbz	r2, 800ce76 <__ascii_mbtowc+0x1a>
 800ce64:	b14b      	cbz	r3, 800ce7a <__ascii_mbtowc+0x1e>
 800ce66:	7813      	ldrb	r3, [r2, #0]
 800ce68:	600b      	str	r3, [r1, #0]
 800ce6a:	7812      	ldrb	r2, [r2, #0]
 800ce6c:	1e10      	subs	r0, r2, #0
 800ce6e:	bf18      	it	ne
 800ce70:	2001      	movne	r0, #1
 800ce72:	b002      	add	sp, #8
 800ce74:	4770      	bx	lr
 800ce76:	4610      	mov	r0, r2
 800ce78:	e7fb      	b.n	800ce72 <__ascii_mbtowc+0x16>
 800ce7a:	f06f 0001 	mvn.w	r0, #1
 800ce7e:	e7f8      	b.n	800ce72 <__ascii_mbtowc+0x16>

0800ce80 <_realloc_r>:
 800ce80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce84:	4607      	mov	r7, r0
 800ce86:	4614      	mov	r4, r2
 800ce88:	460d      	mov	r5, r1
 800ce8a:	b921      	cbnz	r1, 800ce96 <_realloc_r+0x16>
 800ce8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce90:	4611      	mov	r1, r2
 800ce92:	f7fe bddd 	b.w	800ba50 <_malloc_r>
 800ce96:	b92a      	cbnz	r2, 800cea4 <_realloc_r+0x24>
 800ce98:	f7fe fd66 	bl	800b968 <_free_r>
 800ce9c:	4625      	mov	r5, r4
 800ce9e:	4628      	mov	r0, r5
 800cea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cea4:	f000 f92d 	bl	800d102 <_malloc_usable_size_r>
 800cea8:	4284      	cmp	r4, r0
 800ceaa:	4606      	mov	r6, r0
 800ceac:	d802      	bhi.n	800ceb4 <_realloc_r+0x34>
 800ceae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ceb2:	d8f4      	bhi.n	800ce9e <_realloc_r+0x1e>
 800ceb4:	4621      	mov	r1, r4
 800ceb6:	4638      	mov	r0, r7
 800ceb8:	f7fe fdca 	bl	800ba50 <_malloc_r>
 800cebc:	4680      	mov	r8, r0
 800cebe:	b908      	cbnz	r0, 800cec4 <_realloc_r+0x44>
 800cec0:	4645      	mov	r5, r8
 800cec2:	e7ec      	b.n	800ce9e <_realloc_r+0x1e>
 800cec4:	42b4      	cmp	r4, r6
 800cec6:	4622      	mov	r2, r4
 800cec8:	4629      	mov	r1, r5
 800ceca:	bf28      	it	cs
 800cecc:	4632      	movcs	r2, r6
 800cece:	f7ff ff85 	bl	800cddc <memcpy>
 800ced2:	4629      	mov	r1, r5
 800ced4:	4638      	mov	r0, r7
 800ced6:	f7fe fd47 	bl	800b968 <_free_r>
 800ceda:	e7f1      	b.n	800cec0 <_realloc_r+0x40>

0800cedc <_strtol_l.isra.0>:
 800cedc:	2b24      	cmp	r3, #36	@ 0x24
 800cede:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cee2:	4686      	mov	lr, r0
 800cee4:	4690      	mov	r8, r2
 800cee6:	d801      	bhi.n	800ceec <_strtol_l.isra.0+0x10>
 800cee8:	2b01      	cmp	r3, #1
 800ceea:	d106      	bne.n	800cefa <_strtol_l.isra.0+0x1e>
 800ceec:	f7fd feb4 	bl	800ac58 <__errno>
 800cef0:	2316      	movs	r3, #22
 800cef2:	6003      	str	r3, [r0, #0]
 800cef4:	2000      	movs	r0, #0
 800cef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cefa:	4834      	ldr	r0, [pc, #208]	@ (800cfcc <_strtol_l.isra.0+0xf0>)
 800cefc:	460d      	mov	r5, r1
 800cefe:	462a      	mov	r2, r5
 800cf00:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf04:	5d06      	ldrb	r6, [r0, r4]
 800cf06:	f016 0608 	ands.w	r6, r6, #8
 800cf0a:	d1f8      	bne.n	800cefe <_strtol_l.isra.0+0x22>
 800cf0c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cf0e:	d110      	bne.n	800cf32 <_strtol_l.isra.0+0x56>
 800cf10:	782c      	ldrb	r4, [r5, #0]
 800cf12:	2601      	movs	r6, #1
 800cf14:	1c95      	adds	r5, r2, #2
 800cf16:	f033 0210 	bics.w	r2, r3, #16
 800cf1a:	d115      	bne.n	800cf48 <_strtol_l.isra.0+0x6c>
 800cf1c:	2c30      	cmp	r4, #48	@ 0x30
 800cf1e:	d10d      	bne.n	800cf3c <_strtol_l.isra.0+0x60>
 800cf20:	782a      	ldrb	r2, [r5, #0]
 800cf22:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cf26:	2a58      	cmp	r2, #88	@ 0x58
 800cf28:	d108      	bne.n	800cf3c <_strtol_l.isra.0+0x60>
 800cf2a:	786c      	ldrb	r4, [r5, #1]
 800cf2c:	3502      	adds	r5, #2
 800cf2e:	2310      	movs	r3, #16
 800cf30:	e00a      	b.n	800cf48 <_strtol_l.isra.0+0x6c>
 800cf32:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf34:	bf04      	itt	eq
 800cf36:	782c      	ldrbeq	r4, [r5, #0]
 800cf38:	1c95      	addeq	r5, r2, #2
 800cf3a:	e7ec      	b.n	800cf16 <_strtol_l.isra.0+0x3a>
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d1f6      	bne.n	800cf2e <_strtol_l.isra.0+0x52>
 800cf40:	2c30      	cmp	r4, #48	@ 0x30
 800cf42:	bf14      	ite	ne
 800cf44:	230a      	movne	r3, #10
 800cf46:	2308      	moveq	r3, #8
 800cf48:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cf4c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cf50:	2200      	movs	r2, #0
 800cf52:	fbbc f9f3 	udiv	r9, ip, r3
 800cf56:	4610      	mov	r0, r2
 800cf58:	fb03 ca19 	mls	sl, r3, r9, ip
 800cf5c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cf60:	2f09      	cmp	r7, #9
 800cf62:	d80f      	bhi.n	800cf84 <_strtol_l.isra.0+0xa8>
 800cf64:	463c      	mov	r4, r7
 800cf66:	42a3      	cmp	r3, r4
 800cf68:	dd1b      	ble.n	800cfa2 <_strtol_l.isra.0+0xc6>
 800cf6a:	1c57      	adds	r7, r2, #1
 800cf6c:	d007      	beq.n	800cf7e <_strtol_l.isra.0+0xa2>
 800cf6e:	4581      	cmp	r9, r0
 800cf70:	d314      	bcc.n	800cf9c <_strtol_l.isra.0+0xc0>
 800cf72:	d101      	bne.n	800cf78 <_strtol_l.isra.0+0x9c>
 800cf74:	45a2      	cmp	sl, r4
 800cf76:	db11      	blt.n	800cf9c <_strtol_l.isra.0+0xc0>
 800cf78:	fb00 4003 	mla	r0, r0, r3, r4
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf82:	e7eb      	b.n	800cf5c <_strtol_l.isra.0+0x80>
 800cf84:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cf88:	2f19      	cmp	r7, #25
 800cf8a:	d801      	bhi.n	800cf90 <_strtol_l.isra.0+0xb4>
 800cf8c:	3c37      	subs	r4, #55	@ 0x37
 800cf8e:	e7ea      	b.n	800cf66 <_strtol_l.isra.0+0x8a>
 800cf90:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cf94:	2f19      	cmp	r7, #25
 800cf96:	d804      	bhi.n	800cfa2 <_strtol_l.isra.0+0xc6>
 800cf98:	3c57      	subs	r4, #87	@ 0x57
 800cf9a:	e7e4      	b.n	800cf66 <_strtol_l.isra.0+0x8a>
 800cf9c:	f04f 32ff 	mov.w	r2, #4294967295
 800cfa0:	e7ed      	b.n	800cf7e <_strtol_l.isra.0+0xa2>
 800cfa2:	1c53      	adds	r3, r2, #1
 800cfa4:	d108      	bne.n	800cfb8 <_strtol_l.isra.0+0xdc>
 800cfa6:	2322      	movs	r3, #34	@ 0x22
 800cfa8:	f8ce 3000 	str.w	r3, [lr]
 800cfac:	4660      	mov	r0, ip
 800cfae:	f1b8 0f00 	cmp.w	r8, #0
 800cfb2:	d0a0      	beq.n	800cef6 <_strtol_l.isra.0+0x1a>
 800cfb4:	1e69      	subs	r1, r5, #1
 800cfb6:	e006      	b.n	800cfc6 <_strtol_l.isra.0+0xea>
 800cfb8:	b106      	cbz	r6, 800cfbc <_strtol_l.isra.0+0xe0>
 800cfba:	4240      	negs	r0, r0
 800cfbc:	f1b8 0f00 	cmp.w	r8, #0
 800cfc0:	d099      	beq.n	800cef6 <_strtol_l.isra.0+0x1a>
 800cfc2:	2a00      	cmp	r2, #0
 800cfc4:	d1f6      	bne.n	800cfb4 <_strtol_l.isra.0+0xd8>
 800cfc6:	f8c8 1000 	str.w	r1, [r8]
 800cfca:	e794      	b.n	800cef6 <_strtol_l.isra.0+0x1a>
 800cfcc:	0800df41 	.word	0x0800df41

0800cfd0 <_strtol_r>:
 800cfd0:	f7ff bf84 	b.w	800cedc <_strtol_l.isra.0>

0800cfd4 <_strtoul_l.isra.0>:
 800cfd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cfd8:	4e34      	ldr	r6, [pc, #208]	@ (800d0ac <_strtoul_l.isra.0+0xd8>)
 800cfda:	4686      	mov	lr, r0
 800cfdc:	460d      	mov	r5, r1
 800cfde:	4628      	mov	r0, r5
 800cfe0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cfe4:	5d37      	ldrb	r7, [r6, r4]
 800cfe6:	f017 0708 	ands.w	r7, r7, #8
 800cfea:	d1f8      	bne.n	800cfde <_strtoul_l.isra.0+0xa>
 800cfec:	2c2d      	cmp	r4, #45	@ 0x2d
 800cfee:	d110      	bne.n	800d012 <_strtoul_l.isra.0+0x3e>
 800cff0:	782c      	ldrb	r4, [r5, #0]
 800cff2:	2701      	movs	r7, #1
 800cff4:	1c85      	adds	r5, r0, #2
 800cff6:	f033 0010 	bics.w	r0, r3, #16
 800cffa:	d115      	bne.n	800d028 <_strtoul_l.isra.0+0x54>
 800cffc:	2c30      	cmp	r4, #48	@ 0x30
 800cffe:	d10d      	bne.n	800d01c <_strtoul_l.isra.0+0x48>
 800d000:	7828      	ldrb	r0, [r5, #0]
 800d002:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d006:	2858      	cmp	r0, #88	@ 0x58
 800d008:	d108      	bne.n	800d01c <_strtoul_l.isra.0+0x48>
 800d00a:	786c      	ldrb	r4, [r5, #1]
 800d00c:	3502      	adds	r5, #2
 800d00e:	2310      	movs	r3, #16
 800d010:	e00a      	b.n	800d028 <_strtoul_l.isra.0+0x54>
 800d012:	2c2b      	cmp	r4, #43	@ 0x2b
 800d014:	bf04      	itt	eq
 800d016:	782c      	ldrbeq	r4, [r5, #0]
 800d018:	1c85      	addeq	r5, r0, #2
 800d01a:	e7ec      	b.n	800cff6 <_strtoul_l.isra.0+0x22>
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d1f6      	bne.n	800d00e <_strtoul_l.isra.0+0x3a>
 800d020:	2c30      	cmp	r4, #48	@ 0x30
 800d022:	bf14      	ite	ne
 800d024:	230a      	movne	r3, #10
 800d026:	2308      	moveq	r3, #8
 800d028:	f04f 38ff 	mov.w	r8, #4294967295
 800d02c:	2600      	movs	r6, #0
 800d02e:	fbb8 f8f3 	udiv	r8, r8, r3
 800d032:	fb03 f908 	mul.w	r9, r3, r8
 800d036:	ea6f 0909 	mvn.w	r9, r9
 800d03a:	4630      	mov	r0, r6
 800d03c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d040:	f1bc 0f09 	cmp.w	ip, #9
 800d044:	d810      	bhi.n	800d068 <_strtoul_l.isra.0+0x94>
 800d046:	4664      	mov	r4, ip
 800d048:	42a3      	cmp	r3, r4
 800d04a:	dd1e      	ble.n	800d08a <_strtoul_l.isra.0+0xb6>
 800d04c:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d050:	d007      	beq.n	800d062 <_strtoul_l.isra.0+0x8e>
 800d052:	4580      	cmp	r8, r0
 800d054:	d316      	bcc.n	800d084 <_strtoul_l.isra.0+0xb0>
 800d056:	d101      	bne.n	800d05c <_strtoul_l.isra.0+0x88>
 800d058:	45a1      	cmp	r9, r4
 800d05a:	db13      	blt.n	800d084 <_strtoul_l.isra.0+0xb0>
 800d05c:	fb00 4003 	mla	r0, r0, r3, r4
 800d060:	2601      	movs	r6, #1
 800d062:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d066:	e7e9      	b.n	800d03c <_strtoul_l.isra.0+0x68>
 800d068:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d06c:	f1bc 0f19 	cmp.w	ip, #25
 800d070:	d801      	bhi.n	800d076 <_strtoul_l.isra.0+0xa2>
 800d072:	3c37      	subs	r4, #55	@ 0x37
 800d074:	e7e8      	b.n	800d048 <_strtoul_l.isra.0+0x74>
 800d076:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d07a:	f1bc 0f19 	cmp.w	ip, #25
 800d07e:	d804      	bhi.n	800d08a <_strtoul_l.isra.0+0xb6>
 800d080:	3c57      	subs	r4, #87	@ 0x57
 800d082:	e7e1      	b.n	800d048 <_strtoul_l.isra.0+0x74>
 800d084:	f04f 36ff 	mov.w	r6, #4294967295
 800d088:	e7eb      	b.n	800d062 <_strtoul_l.isra.0+0x8e>
 800d08a:	1c73      	adds	r3, r6, #1
 800d08c:	d106      	bne.n	800d09c <_strtoul_l.isra.0+0xc8>
 800d08e:	2322      	movs	r3, #34	@ 0x22
 800d090:	f8ce 3000 	str.w	r3, [lr]
 800d094:	4630      	mov	r0, r6
 800d096:	b932      	cbnz	r2, 800d0a6 <_strtoul_l.isra.0+0xd2>
 800d098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d09c:	b107      	cbz	r7, 800d0a0 <_strtoul_l.isra.0+0xcc>
 800d09e:	4240      	negs	r0, r0
 800d0a0:	2a00      	cmp	r2, #0
 800d0a2:	d0f9      	beq.n	800d098 <_strtoul_l.isra.0+0xc4>
 800d0a4:	b106      	cbz	r6, 800d0a8 <_strtoul_l.isra.0+0xd4>
 800d0a6:	1e69      	subs	r1, r5, #1
 800d0a8:	6011      	str	r1, [r2, #0]
 800d0aa:	e7f5      	b.n	800d098 <_strtoul_l.isra.0+0xc4>
 800d0ac:	0800df41 	.word	0x0800df41

0800d0b0 <_strtoul_r>:
 800d0b0:	f7ff bf90 	b.w	800cfd4 <_strtoul_l.isra.0>

0800d0b4 <__ascii_wctomb>:
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	4608      	mov	r0, r1
 800d0b8:	b141      	cbz	r1, 800d0cc <__ascii_wctomb+0x18>
 800d0ba:	2aff      	cmp	r2, #255	@ 0xff
 800d0bc:	d904      	bls.n	800d0c8 <__ascii_wctomb+0x14>
 800d0be:	228a      	movs	r2, #138	@ 0x8a
 800d0c0:	601a      	str	r2, [r3, #0]
 800d0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c6:	4770      	bx	lr
 800d0c8:	700a      	strb	r2, [r1, #0]
 800d0ca:	2001      	movs	r0, #1
 800d0cc:	4770      	bx	lr
	...

0800d0d0 <fiprintf>:
 800d0d0:	b40e      	push	{r1, r2, r3}
 800d0d2:	b503      	push	{r0, r1, lr}
 800d0d4:	4601      	mov	r1, r0
 800d0d6:	ab03      	add	r3, sp, #12
 800d0d8:	4805      	ldr	r0, [pc, #20]	@ (800d0f0 <fiprintf+0x20>)
 800d0da:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0de:	6800      	ldr	r0, [r0, #0]
 800d0e0:	9301      	str	r3, [sp, #4]
 800d0e2:	f000 f83f 	bl	800d164 <_vfiprintf_r>
 800d0e6:	b002      	add	sp, #8
 800d0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0ec:	b003      	add	sp, #12
 800d0ee:	4770      	bx	lr
 800d0f0:	20000024 	.word	0x20000024

0800d0f4 <abort>:
 800d0f4:	b508      	push	{r3, lr}
 800d0f6:	2006      	movs	r0, #6
 800d0f8:	f000 fa08 	bl	800d50c <raise>
 800d0fc:	2001      	movs	r0, #1
 800d0fe:	f7f5 f933 	bl	8002368 <_exit>

0800d102 <_malloc_usable_size_r>:
 800d102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d106:	1f18      	subs	r0, r3, #4
 800d108:	2b00      	cmp	r3, #0
 800d10a:	bfbc      	itt	lt
 800d10c:	580b      	ldrlt	r3, [r1, r0]
 800d10e:	18c0      	addlt	r0, r0, r3
 800d110:	4770      	bx	lr

0800d112 <__sfputc_r>:
 800d112:	6893      	ldr	r3, [r2, #8]
 800d114:	3b01      	subs	r3, #1
 800d116:	2b00      	cmp	r3, #0
 800d118:	b410      	push	{r4}
 800d11a:	6093      	str	r3, [r2, #8]
 800d11c:	da08      	bge.n	800d130 <__sfputc_r+0x1e>
 800d11e:	6994      	ldr	r4, [r2, #24]
 800d120:	42a3      	cmp	r3, r4
 800d122:	db01      	blt.n	800d128 <__sfputc_r+0x16>
 800d124:	290a      	cmp	r1, #10
 800d126:	d103      	bne.n	800d130 <__sfputc_r+0x1e>
 800d128:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d12c:	f000 b932 	b.w	800d394 <__swbuf_r>
 800d130:	6813      	ldr	r3, [r2, #0]
 800d132:	1c58      	adds	r0, r3, #1
 800d134:	6010      	str	r0, [r2, #0]
 800d136:	7019      	strb	r1, [r3, #0]
 800d138:	4608      	mov	r0, r1
 800d13a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d13e:	4770      	bx	lr

0800d140 <__sfputs_r>:
 800d140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d142:	4606      	mov	r6, r0
 800d144:	460f      	mov	r7, r1
 800d146:	4614      	mov	r4, r2
 800d148:	18d5      	adds	r5, r2, r3
 800d14a:	42ac      	cmp	r4, r5
 800d14c:	d101      	bne.n	800d152 <__sfputs_r+0x12>
 800d14e:	2000      	movs	r0, #0
 800d150:	e007      	b.n	800d162 <__sfputs_r+0x22>
 800d152:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d156:	463a      	mov	r2, r7
 800d158:	4630      	mov	r0, r6
 800d15a:	f7ff ffda 	bl	800d112 <__sfputc_r>
 800d15e:	1c43      	adds	r3, r0, #1
 800d160:	d1f3      	bne.n	800d14a <__sfputs_r+0xa>
 800d162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d164 <_vfiprintf_r>:
 800d164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d168:	460d      	mov	r5, r1
 800d16a:	b09d      	sub	sp, #116	@ 0x74
 800d16c:	4614      	mov	r4, r2
 800d16e:	4698      	mov	r8, r3
 800d170:	4606      	mov	r6, r0
 800d172:	b118      	cbz	r0, 800d17c <_vfiprintf_r+0x18>
 800d174:	6a03      	ldr	r3, [r0, #32]
 800d176:	b90b      	cbnz	r3, 800d17c <_vfiprintf_r+0x18>
 800d178:	f7fd fc0a 	bl	800a990 <__sinit>
 800d17c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d17e:	07d9      	lsls	r1, r3, #31
 800d180:	d405      	bmi.n	800d18e <_vfiprintf_r+0x2a>
 800d182:	89ab      	ldrh	r3, [r5, #12]
 800d184:	059a      	lsls	r2, r3, #22
 800d186:	d402      	bmi.n	800d18e <_vfiprintf_r+0x2a>
 800d188:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d18a:	f7fd fd90 	bl	800acae <__retarget_lock_acquire_recursive>
 800d18e:	89ab      	ldrh	r3, [r5, #12]
 800d190:	071b      	lsls	r3, r3, #28
 800d192:	d501      	bpl.n	800d198 <_vfiprintf_r+0x34>
 800d194:	692b      	ldr	r3, [r5, #16]
 800d196:	b99b      	cbnz	r3, 800d1c0 <_vfiprintf_r+0x5c>
 800d198:	4629      	mov	r1, r5
 800d19a:	4630      	mov	r0, r6
 800d19c:	f000 f938 	bl	800d410 <__swsetup_r>
 800d1a0:	b170      	cbz	r0, 800d1c0 <_vfiprintf_r+0x5c>
 800d1a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1a4:	07dc      	lsls	r4, r3, #31
 800d1a6:	d504      	bpl.n	800d1b2 <_vfiprintf_r+0x4e>
 800d1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ac:	b01d      	add	sp, #116	@ 0x74
 800d1ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b2:	89ab      	ldrh	r3, [r5, #12]
 800d1b4:	0598      	lsls	r0, r3, #22
 800d1b6:	d4f7      	bmi.n	800d1a8 <_vfiprintf_r+0x44>
 800d1b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1ba:	f7fd fd79 	bl	800acb0 <__retarget_lock_release_recursive>
 800d1be:	e7f3      	b.n	800d1a8 <_vfiprintf_r+0x44>
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1c4:	2320      	movs	r3, #32
 800d1c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1ce:	2330      	movs	r3, #48	@ 0x30
 800d1d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d380 <_vfiprintf_r+0x21c>
 800d1d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1d8:	f04f 0901 	mov.w	r9, #1
 800d1dc:	4623      	mov	r3, r4
 800d1de:	469a      	mov	sl, r3
 800d1e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1e4:	b10a      	cbz	r2, 800d1ea <_vfiprintf_r+0x86>
 800d1e6:	2a25      	cmp	r2, #37	@ 0x25
 800d1e8:	d1f9      	bne.n	800d1de <_vfiprintf_r+0x7a>
 800d1ea:	ebba 0b04 	subs.w	fp, sl, r4
 800d1ee:	d00b      	beq.n	800d208 <_vfiprintf_r+0xa4>
 800d1f0:	465b      	mov	r3, fp
 800d1f2:	4622      	mov	r2, r4
 800d1f4:	4629      	mov	r1, r5
 800d1f6:	4630      	mov	r0, r6
 800d1f8:	f7ff ffa2 	bl	800d140 <__sfputs_r>
 800d1fc:	3001      	adds	r0, #1
 800d1fe:	f000 80a7 	beq.w	800d350 <_vfiprintf_r+0x1ec>
 800d202:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d204:	445a      	add	r2, fp
 800d206:	9209      	str	r2, [sp, #36]	@ 0x24
 800d208:	f89a 3000 	ldrb.w	r3, [sl]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	f000 809f 	beq.w	800d350 <_vfiprintf_r+0x1ec>
 800d212:	2300      	movs	r3, #0
 800d214:	f04f 32ff 	mov.w	r2, #4294967295
 800d218:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d21c:	f10a 0a01 	add.w	sl, sl, #1
 800d220:	9304      	str	r3, [sp, #16]
 800d222:	9307      	str	r3, [sp, #28]
 800d224:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d228:	931a      	str	r3, [sp, #104]	@ 0x68
 800d22a:	4654      	mov	r4, sl
 800d22c:	2205      	movs	r2, #5
 800d22e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d232:	4853      	ldr	r0, [pc, #332]	@ (800d380 <_vfiprintf_r+0x21c>)
 800d234:	f7f2 ffdc 	bl	80001f0 <memchr>
 800d238:	9a04      	ldr	r2, [sp, #16]
 800d23a:	b9d8      	cbnz	r0, 800d274 <_vfiprintf_r+0x110>
 800d23c:	06d1      	lsls	r1, r2, #27
 800d23e:	bf44      	itt	mi
 800d240:	2320      	movmi	r3, #32
 800d242:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d246:	0713      	lsls	r3, r2, #28
 800d248:	bf44      	itt	mi
 800d24a:	232b      	movmi	r3, #43	@ 0x2b
 800d24c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d250:	f89a 3000 	ldrb.w	r3, [sl]
 800d254:	2b2a      	cmp	r3, #42	@ 0x2a
 800d256:	d015      	beq.n	800d284 <_vfiprintf_r+0x120>
 800d258:	9a07      	ldr	r2, [sp, #28]
 800d25a:	4654      	mov	r4, sl
 800d25c:	2000      	movs	r0, #0
 800d25e:	f04f 0c0a 	mov.w	ip, #10
 800d262:	4621      	mov	r1, r4
 800d264:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d268:	3b30      	subs	r3, #48	@ 0x30
 800d26a:	2b09      	cmp	r3, #9
 800d26c:	d94b      	bls.n	800d306 <_vfiprintf_r+0x1a2>
 800d26e:	b1b0      	cbz	r0, 800d29e <_vfiprintf_r+0x13a>
 800d270:	9207      	str	r2, [sp, #28]
 800d272:	e014      	b.n	800d29e <_vfiprintf_r+0x13a>
 800d274:	eba0 0308 	sub.w	r3, r0, r8
 800d278:	fa09 f303 	lsl.w	r3, r9, r3
 800d27c:	4313      	orrs	r3, r2
 800d27e:	9304      	str	r3, [sp, #16]
 800d280:	46a2      	mov	sl, r4
 800d282:	e7d2      	b.n	800d22a <_vfiprintf_r+0xc6>
 800d284:	9b03      	ldr	r3, [sp, #12]
 800d286:	1d19      	adds	r1, r3, #4
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	9103      	str	r1, [sp, #12]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	bfbb      	ittet	lt
 800d290:	425b      	neglt	r3, r3
 800d292:	f042 0202 	orrlt.w	r2, r2, #2
 800d296:	9307      	strge	r3, [sp, #28]
 800d298:	9307      	strlt	r3, [sp, #28]
 800d29a:	bfb8      	it	lt
 800d29c:	9204      	strlt	r2, [sp, #16]
 800d29e:	7823      	ldrb	r3, [r4, #0]
 800d2a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2a2:	d10a      	bne.n	800d2ba <_vfiprintf_r+0x156>
 800d2a4:	7863      	ldrb	r3, [r4, #1]
 800d2a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2a8:	d132      	bne.n	800d310 <_vfiprintf_r+0x1ac>
 800d2aa:	9b03      	ldr	r3, [sp, #12]
 800d2ac:	1d1a      	adds	r2, r3, #4
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	9203      	str	r2, [sp, #12]
 800d2b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2b6:	3402      	adds	r4, #2
 800d2b8:	9305      	str	r3, [sp, #20]
 800d2ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d390 <_vfiprintf_r+0x22c>
 800d2be:	7821      	ldrb	r1, [r4, #0]
 800d2c0:	2203      	movs	r2, #3
 800d2c2:	4650      	mov	r0, sl
 800d2c4:	f7f2 ff94 	bl	80001f0 <memchr>
 800d2c8:	b138      	cbz	r0, 800d2da <_vfiprintf_r+0x176>
 800d2ca:	9b04      	ldr	r3, [sp, #16]
 800d2cc:	eba0 000a 	sub.w	r0, r0, sl
 800d2d0:	2240      	movs	r2, #64	@ 0x40
 800d2d2:	4082      	lsls	r2, r0
 800d2d4:	4313      	orrs	r3, r2
 800d2d6:	3401      	adds	r4, #1
 800d2d8:	9304      	str	r3, [sp, #16]
 800d2da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2de:	4829      	ldr	r0, [pc, #164]	@ (800d384 <_vfiprintf_r+0x220>)
 800d2e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2e4:	2206      	movs	r2, #6
 800d2e6:	f7f2 ff83 	bl	80001f0 <memchr>
 800d2ea:	2800      	cmp	r0, #0
 800d2ec:	d03f      	beq.n	800d36e <_vfiprintf_r+0x20a>
 800d2ee:	4b26      	ldr	r3, [pc, #152]	@ (800d388 <_vfiprintf_r+0x224>)
 800d2f0:	bb1b      	cbnz	r3, 800d33a <_vfiprintf_r+0x1d6>
 800d2f2:	9b03      	ldr	r3, [sp, #12]
 800d2f4:	3307      	adds	r3, #7
 800d2f6:	f023 0307 	bic.w	r3, r3, #7
 800d2fa:	3308      	adds	r3, #8
 800d2fc:	9303      	str	r3, [sp, #12]
 800d2fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d300:	443b      	add	r3, r7
 800d302:	9309      	str	r3, [sp, #36]	@ 0x24
 800d304:	e76a      	b.n	800d1dc <_vfiprintf_r+0x78>
 800d306:	fb0c 3202 	mla	r2, ip, r2, r3
 800d30a:	460c      	mov	r4, r1
 800d30c:	2001      	movs	r0, #1
 800d30e:	e7a8      	b.n	800d262 <_vfiprintf_r+0xfe>
 800d310:	2300      	movs	r3, #0
 800d312:	3401      	adds	r4, #1
 800d314:	9305      	str	r3, [sp, #20]
 800d316:	4619      	mov	r1, r3
 800d318:	f04f 0c0a 	mov.w	ip, #10
 800d31c:	4620      	mov	r0, r4
 800d31e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d322:	3a30      	subs	r2, #48	@ 0x30
 800d324:	2a09      	cmp	r2, #9
 800d326:	d903      	bls.n	800d330 <_vfiprintf_r+0x1cc>
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d0c6      	beq.n	800d2ba <_vfiprintf_r+0x156>
 800d32c:	9105      	str	r1, [sp, #20]
 800d32e:	e7c4      	b.n	800d2ba <_vfiprintf_r+0x156>
 800d330:	fb0c 2101 	mla	r1, ip, r1, r2
 800d334:	4604      	mov	r4, r0
 800d336:	2301      	movs	r3, #1
 800d338:	e7f0      	b.n	800d31c <_vfiprintf_r+0x1b8>
 800d33a:	ab03      	add	r3, sp, #12
 800d33c:	9300      	str	r3, [sp, #0]
 800d33e:	462a      	mov	r2, r5
 800d340:	4b12      	ldr	r3, [pc, #72]	@ (800d38c <_vfiprintf_r+0x228>)
 800d342:	a904      	add	r1, sp, #16
 800d344:	4630      	mov	r0, r6
 800d346:	f7fc fee1 	bl	800a10c <_printf_float>
 800d34a:	4607      	mov	r7, r0
 800d34c:	1c78      	adds	r0, r7, #1
 800d34e:	d1d6      	bne.n	800d2fe <_vfiprintf_r+0x19a>
 800d350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d352:	07d9      	lsls	r1, r3, #31
 800d354:	d405      	bmi.n	800d362 <_vfiprintf_r+0x1fe>
 800d356:	89ab      	ldrh	r3, [r5, #12]
 800d358:	059a      	lsls	r2, r3, #22
 800d35a:	d402      	bmi.n	800d362 <_vfiprintf_r+0x1fe>
 800d35c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d35e:	f7fd fca7 	bl	800acb0 <__retarget_lock_release_recursive>
 800d362:	89ab      	ldrh	r3, [r5, #12]
 800d364:	065b      	lsls	r3, r3, #25
 800d366:	f53f af1f 	bmi.w	800d1a8 <_vfiprintf_r+0x44>
 800d36a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d36c:	e71e      	b.n	800d1ac <_vfiprintf_r+0x48>
 800d36e:	ab03      	add	r3, sp, #12
 800d370:	9300      	str	r3, [sp, #0]
 800d372:	462a      	mov	r2, r5
 800d374:	4b05      	ldr	r3, [pc, #20]	@ (800d38c <_vfiprintf_r+0x228>)
 800d376:	a904      	add	r1, sp, #16
 800d378:	4630      	mov	r0, r6
 800d37a:	f7fd f95f 	bl	800a63c <_printf_i>
 800d37e:	e7e4      	b.n	800d34a <_vfiprintf_r+0x1e6>
 800d380:	0800ddd0 	.word	0x0800ddd0
 800d384:	0800ddda 	.word	0x0800ddda
 800d388:	0800a10d 	.word	0x0800a10d
 800d38c:	0800d141 	.word	0x0800d141
 800d390:	0800ddd6 	.word	0x0800ddd6

0800d394 <__swbuf_r>:
 800d394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d396:	460e      	mov	r6, r1
 800d398:	4614      	mov	r4, r2
 800d39a:	4605      	mov	r5, r0
 800d39c:	b118      	cbz	r0, 800d3a6 <__swbuf_r+0x12>
 800d39e:	6a03      	ldr	r3, [r0, #32]
 800d3a0:	b90b      	cbnz	r3, 800d3a6 <__swbuf_r+0x12>
 800d3a2:	f7fd faf5 	bl	800a990 <__sinit>
 800d3a6:	69a3      	ldr	r3, [r4, #24]
 800d3a8:	60a3      	str	r3, [r4, #8]
 800d3aa:	89a3      	ldrh	r3, [r4, #12]
 800d3ac:	071a      	lsls	r2, r3, #28
 800d3ae:	d501      	bpl.n	800d3b4 <__swbuf_r+0x20>
 800d3b0:	6923      	ldr	r3, [r4, #16]
 800d3b2:	b943      	cbnz	r3, 800d3c6 <__swbuf_r+0x32>
 800d3b4:	4621      	mov	r1, r4
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	f000 f82a 	bl	800d410 <__swsetup_r>
 800d3bc:	b118      	cbz	r0, 800d3c6 <__swbuf_r+0x32>
 800d3be:	f04f 37ff 	mov.w	r7, #4294967295
 800d3c2:	4638      	mov	r0, r7
 800d3c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3c6:	6823      	ldr	r3, [r4, #0]
 800d3c8:	6922      	ldr	r2, [r4, #16]
 800d3ca:	1a98      	subs	r0, r3, r2
 800d3cc:	6963      	ldr	r3, [r4, #20]
 800d3ce:	b2f6      	uxtb	r6, r6
 800d3d0:	4283      	cmp	r3, r0
 800d3d2:	4637      	mov	r7, r6
 800d3d4:	dc05      	bgt.n	800d3e2 <__swbuf_r+0x4e>
 800d3d6:	4621      	mov	r1, r4
 800d3d8:	4628      	mov	r0, r5
 800d3da:	f7ff fc39 	bl	800cc50 <_fflush_r>
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d1ed      	bne.n	800d3be <__swbuf_r+0x2a>
 800d3e2:	68a3      	ldr	r3, [r4, #8]
 800d3e4:	3b01      	subs	r3, #1
 800d3e6:	60a3      	str	r3, [r4, #8]
 800d3e8:	6823      	ldr	r3, [r4, #0]
 800d3ea:	1c5a      	adds	r2, r3, #1
 800d3ec:	6022      	str	r2, [r4, #0]
 800d3ee:	701e      	strb	r6, [r3, #0]
 800d3f0:	6962      	ldr	r2, [r4, #20]
 800d3f2:	1c43      	adds	r3, r0, #1
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d004      	beq.n	800d402 <__swbuf_r+0x6e>
 800d3f8:	89a3      	ldrh	r3, [r4, #12]
 800d3fa:	07db      	lsls	r3, r3, #31
 800d3fc:	d5e1      	bpl.n	800d3c2 <__swbuf_r+0x2e>
 800d3fe:	2e0a      	cmp	r6, #10
 800d400:	d1df      	bne.n	800d3c2 <__swbuf_r+0x2e>
 800d402:	4621      	mov	r1, r4
 800d404:	4628      	mov	r0, r5
 800d406:	f7ff fc23 	bl	800cc50 <_fflush_r>
 800d40a:	2800      	cmp	r0, #0
 800d40c:	d0d9      	beq.n	800d3c2 <__swbuf_r+0x2e>
 800d40e:	e7d6      	b.n	800d3be <__swbuf_r+0x2a>

0800d410 <__swsetup_r>:
 800d410:	b538      	push	{r3, r4, r5, lr}
 800d412:	4b29      	ldr	r3, [pc, #164]	@ (800d4b8 <__swsetup_r+0xa8>)
 800d414:	4605      	mov	r5, r0
 800d416:	6818      	ldr	r0, [r3, #0]
 800d418:	460c      	mov	r4, r1
 800d41a:	b118      	cbz	r0, 800d424 <__swsetup_r+0x14>
 800d41c:	6a03      	ldr	r3, [r0, #32]
 800d41e:	b90b      	cbnz	r3, 800d424 <__swsetup_r+0x14>
 800d420:	f7fd fab6 	bl	800a990 <__sinit>
 800d424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d428:	0719      	lsls	r1, r3, #28
 800d42a:	d422      	bmi.n	800d472 <__swsetup_r+0x62>
 800d42c:	06da      	lsls	r2, r3, #27
 800d42e:	d407      	bmi.n	800d440 <__swsetup_r+0x30>
 800d430:	2209      	movs	r2, #9
 800d432:	602a      	str	r2, [r5, #0]
 800d434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d438:	81a3      	strh	r3, [r4, #12]
 800d43a:	f04f 30ff 	mov.w	r0, #4294967295
 800d43e:	e033      	b.n	800d4a8 <__swsetup_r+0x98>
 800d440:	0758      	lsls	r0, r3, #29
 800d442:	d512      	bpl.n	800d46a <__swsetup_r+0x5a>
 800d444:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d446:	b141      	cbz	r1, 800d45a <__swsetup_r+0x4a>
 800d448:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d44c:	4299      	cmp	r1, r3
 800d44e:	d002      	beq.n	800d456 <__swsetup_r+0x46>
 800d450:	4628      	mov	r0, r5
 800d452:	f7fe fa89 	bl	800b968 <_free_r>
 800d456:	2300      	movs	r3, #0
 800d458:	6363      	str	r3, [r4, #52]	@ 0x34
 800d45a:	89a3      	ldrh	r3, [r4, #12]
 800d45c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d460:	81a3      	strh	r3, [r4, #12]
 800d462:	2300      	movs	r3, #0
 800d464:	6063      	str	r3, [r4, #4]
 800d466:	6923      	ldr	r3, [r4, #16]
 800d468:	6023      	str	r3, [r4, #0]
 800d46a:	89a3      	ldrh	r3, [r4, #12]
 800d46c:	f043 0308 	orr.w	r3, r3, #8
 800d470:	81a3      	strh	r3, [r4, #12]
 800d472:	6923      	ldr	r3, [r4, #16]
 800d474:	b94b      	cbnz	r3, 800d48a <__swsetup_r+0x7a>
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d47c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d480:	d003      	beq.n	800d48a <__swsetup_r+0x7a>
 800d482:	4621      	mov	r1, r4
 800d484:	4628      	mov	r0, r5
 800d486:	f000 f883 	bl	800d590 <__smakebuf_r>
 800d48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d48e:	f013 0201 	ands.w	r2, r3, #1
 800d492:	d00a      	beq.n	800d4aa <__swsetup_r+0x9a>
 800d494:	2200      	movs	r2, #0
 800d496:	60a2      	str	r2, [r4, #8]
 800d498:	6962      	ldr	r2, [r4, #20]
 800d49a:	4252      	negs	r2, r2
 800d49c:	61a2      	str	r2, [r4, #24]
 800d49e:	6922      	ldr	r2, [r4, #16]
 800d4a0:	b942      	cbnz	r2, 800d4b4 <__swsetup_r+0xa4>
 800d4a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4a6:	d1c5      	bne.n	800d434 <__swsetup_r+0x24>
 800d4a8:	bd38      	pop	{r3, r4, r5, pc}
 800d4aa:	0799      	lsls	r1, r3, #30
 800d4ac:	bf58      	it	pl
 800d4ae:	6962      	ldrpl	r2, [r4, #20]
 800d4b0:	60a2      	str	r2, [r4, #8]
 800d4b2:	e7f4      	b.n	800d49e <__swsetup_r+0x8e>
 800d4b4:	2000      	movs	r0, #0
 800d4b6:	e7f7      	b.n	800d4a8 <__swsetup_r+0x98>
 800d4b8:	20000024 	.word	0x20000024

0800d4bc <_raise_r>:
 800d4bc:	291f      	cmp	r1, #31
 800d4be:	b538      	push	{r3, r4, r5, lr}
 800d4c0:	4605      	mov	r5, r0
 800d4c2:	460c      	mov	r4, r1
 800d4c4:	d904      	bls.n	800d4d0 <_raise_r+0x14>
 800d4c6:	2316      	movs	r3, #22
 800d4c8:	6003      	str	r3, [r0, #0]
 800d4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ce:	bd38      	pop	{r3, r4, r5, pc}
 800d4d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d4d2:	b112      	cbz	r2, 800d4da <_raise_r+0x1e>
 800d4d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4d8:	b94b      	cbnz	r3, 800d4ee <_raise_r+0x32>
 800d4da:	4628      	mov	r0, r5
 800d4dc:	f000 f830 	bl	800d540 <_getpid_r>
 800d4e0:	4622      	mov	r2, r4
 800d4e2:	4601      	mov	r1, r0
 800d4e4:	4628      	mov	r0, r5
 800d4e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4ea:	f000 b817 	b.w	800d51c <_kill_r>
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	d00a      	beq.n	800d508 <_raise_r+0x4c>
 800d4f2:	1c59      	adds	r1, r3, #1
 800d4f4:	d103      	bne.n	800d4fe <_raise_r+0x42>
 800d4f6:	2316      	movs	r3, #22
 800d4f8:	6003      	str	r3, [r0, #0]
 800d4fa:	2001      	movs	r0, #1
 800d4fc:	e7e7      	b.n	800d4ce <_raise_r+0x12>
 800d4fe:	2100      	movs	r1, #0
 800d500:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d504:	4620      	mov	r0, r4
 800d506:	4798      	blx	r3
 800d508:	2000      	movs	r0, #0
 800d50a:	e7e0      	b.n	800d4ce <_raise_r+0x12>

0800d50c <raise>:
 800d50c:	4b02      	ldr	r3, [pc, #8]	@ (800d518 <raise+0xc>)
 800d50e:	4601      	mov	r1, r0
 800d510:	6818      	ldr	r0, [r3, #0]
 800d512:	f7ff bfd3 	b.w	800d4bc <_raise_r>
 800d516:	bf00      	nop
 800d518:	20000024 	.word	0x20000024

0800d51c <_kill_r>:
 800d51c:	b538      	push	{r3, r4, r5, lr}
 800d51e:	4d07      	ldr	r5, [pc, #28]	@ (800d53c <_kill_r+0x20>)
 800d520:	2300      	movs	r3, #0
 800d522:	4604      	mov	r4, r0
 800d524:	4608      	mov	r0, r1
 800d526:	4611      	mov	r1, r2
 800d528:	602b      	str	r3, [r5, #0]
 800d52a:	f7f4 ff0d 	bl	8002348 <_kill>
 800d52e:	1c43      	adds	r3, r0, #1
 800d530:	d102      	bne.n	800d538 <_kill_r+0x1c>
 800d532:	682b      	ldr	r3, [r5, #0]
 800d534:	b103      	cbz	r3, 800d538 <_kill_r+0x1c>
 800d536:	6023      	str	r3, [r4, #0]
 800d538:	bd38      	pop	{r3, r4, r5, pc}
 800d53a:	bf00      	nop
 800d53c:	20000f94 	.word	0x20000f94

0800d540 <_getpid_r>:
 800d540:	f7f4 befa 	b.w	8002338 <_getpid>

0800d544 <__swhatbuf_r>:
 800d544:	b570      	push	{r4, r5, r6, lr}
 800d546:	460c      	mov	r4, r1
 800d548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d54c:	2900      	cmp	r1, #0
 800d54e:	b096      	sub	sp, #88	@ 0x58
 800d550:	4615      	mov	r5, r2
 800d552:	461e      	mov	r6, r3
 800d554:	da0d      	bge.n	800d572 <__swhatbuf_r+0x2e>
 800d556:	89a3      	ldrh	r3, [r4, #12]
 800d558:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d55c:	f04f 0100 	mov.w	r1, #0
 800d560:	bf14      	ite	ne
 800d562:	2340      	movne	r3, #64	@ 0x40
 800d564:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d568:	2000      	movs	r0, #0
 800d56a:	6031      	str	r1, [r6, #0]
 800d56c:	602b      	str	r3, [r5, #0]
 800d56e:	b016      	add	sp, #88	@ 0x58
 800d570:	bd70      	pop	{r4, r5, r6, pc}
 800d572:	466a      	mov	r2, sp
 800d574:	f000 f848 	bl	800d608 <_fstat_r>
 800d578:	2800      	cmp	r0, #0
 800d57a:	dbec      	blt.n	800d556 <__swhatbuf_r+0x12>
 800d57c:	9901      	ldr	r1, [sp, #4]
 800d57e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d582:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d586:	4259      	negs	r1, r3
 800d588:	4159      	adcs	r1, r3
 800d58a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d58e:	e7eb      	b.n	800d568 <__swhatbuf_r+0x24>

0800d590 <__smakebuf_r>:
 800d590:	898b      	ldrh	r3, [r1, #12]
 800d592:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d594:	079d      	lsls	r5, r3, #30
 800d596:	4606      	mov	r6, r0
 800d598:	460c      	mov	r4, r1
 800d59a:	d507      	bpl.n	800d5ac <__smakebuf_r+0x1c>
 800d59c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d5a0:	6023      	str	r3, [r4, #0]
 800d5a2:	6123      	str	r3, [r4, #16]
 800d5a4:	2301      	movs	r3, #1
 800d5a6:	6163      	str	r3, [r4, #20]
 800d5a8:	b003      	add	sp, #12
 800d5aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5ac:	ab01      	add	r3, sp, #4
 800d5ae:	466a      	mov	r2, sp
 800d5b0:	f7ff ffc8 	bl	800d544 <__swhatbuf_r>
 800d5b4:	9f00      	ldr	r7, [sp, #0]
 800d5b6:	4605      	mov	r5, r0
 800d5b8:	4639      	mov	r1, r7
 800d5ba:	4630      	mov	r0, r6
 800d5bc:	f7fe fa48 	bl	800ba50 <_malloc_r>
 800d5c0:	b948      	cbnz	r0, 800d5d6 <__smakebuf_r+0x46>
 800d5c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5c6:	059a      	lsls	r2, r3, #22
 800d5c8:	d4ee      	bmi.n	800d5a8 <__smakebuf_r+0x18>
 800d5ca:	f023 0303 	bic.w	r3, r3, #3
 800d5ce:	f043 0302 	orr.w	r3, r3, #2
 800d5d2:	81a3      	strh	r3, [r4, #12]
 800d5d4:	e7e2      	b.n	800d59c <__smakebuf_r+0xc>
 800d5d6:	89a3      	ldrh	r3, [r4, #12]
 800d5d8:	6020      	str	r0, [r4, #0]
 800d5da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5de:	81a3      	strh	r3, [r4, #12]
 800d5e0:	9b01      	ldr	r3, [sp, #4]
 800d5e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d5e6:	b15b      	cbz	r3, 800d600 <__smakebuf_r+0x70>
 800d5e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	f000 f81d 	bl	800d62c <_isatty_r>
 800d5f2:	b128      	cbz	r0, 800d600 <__smakebuf_r+0x70>
 800d5f4:	89a3      	ldrh	r3, [r4, #12]
 800d5f6:	f023 0303 	bic.w	r3, r3, #3
 800d5fa:	f043 0301 	orr.w	r3, r3, #1
 800d5fe:	81a3      	strh	r3, [r4, #12]
 800d600:	89a3      	ldrh	r3, [r4, #12]
 800d602:	431d      	orrs	r5, r3
 800d604:	81a5      	strh	r5, [r4, #12]
 800d606:	e7cf      	b.n	800d5a8 <__smakebuf_r+0x18>

0800d608 <_fstat_r>:
 800d608:	b538      	push	{r3, r4, r5, lr}
 800d60a:	4d07      	ldr	r5, [pc, #28]	@ (800d628 <_fstat_r+0x20>)
 800d60c:	2300      	movs	r3, #0
 800d60e:	4604      	mov	r4, r0
 800d610:	4608      	mov	r0, r1
 800d612:	4611      	mov	r1, r2
 800d614:	602b      	str	r3, [r5, #0]
 800d616:	f7f4 fef7 	bl	8002408 <_fstat>
 800d61a:	1c43      	adds	r3, r0, #1
 800d61c:	d102      	bne.n	800d624 <_fstat_r+0x1c>
 800d61e:	682b      	ldr	r3, [r5, #0]
 800d620:	b103      	cbz	r3, 800d624 <_fstat_r+0x1c>
 800d622:	6023      	str	r3, [r4, #0]
 800d624:	bd38      	pop	{r3, r4, r5, pc}
 800d626:	bf00      	nop
 800d628:	20000f94 	.word	0x20000f94

0800d62c <_isatty_r>:
 800d62c:	b538      	push	{r3, r4, r5, lr}
 800d62e:	4d06      	ldr	r5, [pc, #24]	@ (800d648 <_isatty_r+0x1c>)
 800d630:	2300      	movs	r3, #0
 800d632:	4604      	mov	r4, r0
 800d634:	4608      	mov	r0, r1
 800d636:	602b      	str	r3, [r5, #0]
 800d638:	f7f4 fef6 	bl	8002428 <_isatty>
 800d63c:	1c43      	adds	r3, r0, #1
 800d63e:	d102      	bne.n	800d646 <_isatty_r+0x1a>
 800d640:	682b      	ldr	r3, [r5, #0]
 800d642:	b103      	cbz	r3, 800d646 <_isatty_r+0x1a>
 800d644:	6023      	str	r3, [r4, #0]
 800d646:	bd38      	pop	{r3, r4, r5, pc}
 800d648:	20000f94 	.word	0x20000f94

0800d64c <_init>:
 800d64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d64e:	bf00      	nop
 800d650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d652:	bc08      	pop	{r3}
 800d654:	469e      	mov	lr, r3
 800d656:	4770      	bx	lr

0800d658 <_fini>:
 800d658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d65a:	bf00      	nop
 800d65c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d65e:	bc08      	pop	{r3}
 800d660:	469e      	mov	lr, r3
 800d662:	4770      	bx	lr
