Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed May 03 10:09:58 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: slaves/slave_vfat3/ftx/FCC_cnt_p_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slaves/slave_vfat3/ftx/dv_int_p_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.877    -1235.444                    145                16071       -1.747      -16.098                     11                16031        0.264        0.000                       0                  7919  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
clocks/clk_wiz/inst/clk_in1                                              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                     {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0                                                     {0.000 1.563}        3.125           320.000         
  clkfbout_clk_wiz_0                                                     {0.000 12.500}       25.000          40.000          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
gmii_rx_clk                                                              {0.000 4.000}        8.000           125.000         
sysclk_p                                                                 {0.000 2.500}        5.000           200.000         
  CLKFBIN                                                                {0.000 2.500}        5.000           200.000         
  I                                                                      {0.000 4.000}        8.000           125.000         
  clk_ipb_i                                                              {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocks/clk_wiz/inst/clk_in1                                                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                          17.354        0.000                      0                 5405        0.060        0.000                      0                 5405       11.732        0.000                       0                  3431  
  clk_out2_clk_wiz_0                                                                                                                                                                                                       1.717        0.000                       0                     5  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      23.592        0.000                       0                     3  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.135        0.000                      0                  653        0.070        0.000                      0                  653       15.732        0.000                       0                   343  
gmii_rx_clk                                                                    5.672        0.000                      0                  724        0.070        0.000                      0                  724        3.232        0.000                       0                   368  
sysclk_p                                                                       3.667        0.000                      0                   22        0.125        0.000                      0                   22        0.264        0.000                       0                    26  
  CLKFBIN                                                                                                                                                                                                                  3.929        0.000                       0                     2  
  I                                                                            0.234        0.000                      0                 6355        0.060        0.000                      0                 6355        3.358        0.000                       0                  2787  
  clk_ipb_i                                                                   24.604        0.000                      0                 2382        0.085        0.000                      0                 2382       15.600        0.000                       0                   953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_ipb_i           clk_out1_clk_wiz_0       -9.877    -1234.950                    142                  162        2.880        0.000                      0                  142  
I                   gmii_rx_clk              -0.118       -0.118                      1                    5        2.599        0.000                      0                    5  
gmii_rx_clk         I                         1.274        0.000                      0                   14       -1.747      -15.445                     10                   14  
clk_ipb_i           I                         3.902        0.000                      0                    4        0.143        0.000                      0                    4  
clk_out1_clk_wiz_0  clk_ipb_i                24.223        0.000                      0                   20                                                                        
I                   clk_ipb_i                 5.932        0.000                      0                   11        0.137        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        I                                                                        I                                                                              4.956        0.000                      0                   33        0.187        0.000                      0                   33  
**async_default**                                                        gmii_rx_clk                                                              I                                                                              5.600        0.000                      0                    1       -0.653       -0.653                      1                    1  
**async_default**                                                        clk_ipb_i                                                                clk_ipb_i                                                                     30.614        0.000                      0                   13        0.283        0.000                      0                   13  
**async_default**                                                        clk_out1_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            22.393        0.000                      0                  106        0.291        0.000                      0                  106  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.185        0.000                      0                  118        0.266        0.000                      0                  118  
**async_default**                                                        I                                                                        gmii_rx_clk                                                                   -0.188       -0.376                      2                    2        2.926        0.000                      0                    2  
**async_default**                                                        gmii_rx_clk                                                              gmii_rx_clk                                                                    4.238        0.000                      0                   34        0.300        0.000                      0                   34  
**async_default**                                                        sysclk_p                                                                 sysclk_p                                                                       2.745        0.000                      0                   17        0.907        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocks/clk_wiz/inst/clk_in1
  To Clock:  clocks/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocks/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.354ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 0.501ns (6.885%)  route 6.775ns (93.115%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 26.530 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.652     8.464    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X18Y56         LUT4 (Prop_lut4_I1_O)        0.043     8.507 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.405     8.911    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_21
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.530    26.530    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.090    26.620    
                         clock uncertainty           -0.113    26.508    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    26.265    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.265    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                 17.354    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.458ns (6.716%)  route 6.362ns (93.284%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.643     8.455    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.505    26.505    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
                         clock pessimism              0.090    26.595    
                         clock uncertainty           -0.113    26.482    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.281    26.201    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.458ns (6.716%)  route 6.362ns (93.284%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.643     8.455    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.505    26.505    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism              0.090    26.595    
                         clock uncertainty           -0.113    26.482    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.281    26.201    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.458ns (6.716%)  route 6.362ns (93.284%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.643     8.455    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.505    26.505    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
                         clock pessimism              0.090    26.595    
                         clock uncertainty           -0.113    26.482    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.281    26.201    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.458ns (6.716%)  route 6.362ns (93.284%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.643     8.455    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.505    26.505    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X14Y58         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                         clock pessimism              0.090    26.595    
                         clock uncertainty           -0.113    26.482    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.281    26.201    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.900ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.458ns (6.786%)  route 6.291ns (93.214%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 26.507 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.572     8.384    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.507    26.507    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X13Y53         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.090    26.597    
                         clock uncertainty           -0.113    26.484    
    SLICE_X13Y53         FDRE (Setup_fdre_C_CE)      -0.201    26.283    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         26.283    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 17.900    

Slack (MET) :             17.900ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.458ns (6.786%)  route 6.291ns (93.214%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 26.507 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.572     8.384    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.507    26.507    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X13Y53         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.090    26.597    
                         clock uncertainty           -0.113    26.484    
    SLICE_X13Y53         FDRE (Setup_fdre_C_CE)      -0.201    26.283    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         26.283    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 17.900    

Slack (MET) :             17.900ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.458ns (6.786%)  route 6.291ns (93.214%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 26.507 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.572     8.384    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.507    26.507    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X13Y53         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.090    26.597    
                         clock uncertainty           -0.113    26.484    
    SLICE_X13Y53         FDRE (Setup_fdre_C_CE)      -0.201    26.283    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         26.283    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 17.900    

Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.458ns (6.856%)  route 6.222ns (93.144%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 26.506 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.503     8.315    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X17Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.506    26.506    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X17Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.090    26.596    
                         clock uncertainty           -0.113    26.483    
    SLICE_X17Y52         FDRE (Setup_fdre_C_CE)      -0.201    26.282    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 17.967    

Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.458ns (6.856%)  route 6.222ns (93.144%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 26.506 - 25.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.635     1.635    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y51         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.204     1.839 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=220, routed)         4.144     5.983    slaves/slave_vfat3/chipscope/U0/ila_core_inst/s_daddr[1]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.125     6.108 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/current_state[3]_i_5__0/O
                         net (fo=3, routed)           0.481     6.590    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.043     6.633 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/current_state[0]_i_4/O
                         net (fo=1, routed)           0.629     7.262    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__21/O
                         net (fo=13, routed)          0.464     7.769    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.503     8.315    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X17Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.506    26.506    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X17Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.090    26.596    
                         clock uncertainty           -0.113    26.483    
    SLICE_X17Y52         FDRE (Setup_fdre_C_CE)      -0.201    26.282    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 17.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.249%)  route 0.257ns (66.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.691     0.691    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X24Y50         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.100     0.791 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.257     1.048    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.028     1.076 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.076    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[6]_i_1__5_n_0
    SLICE_X26Y49         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.003     1.003    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X26Y49         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.048     0.955    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.061     1.016    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.690%)  route 0.264ns (67.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.691     0.691    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X24Y50         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.100     0.791 f  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.264     1.055    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.028     1.083 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[7]_i_1__5/O
                         net (fo=1, routed)           0.000     1.083    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[7]_i_1__5_n_0
    SLICE_X27Y48         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.003     1.003    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X27Y48         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism             -0.048     0.955    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.061     1.016    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][131]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.689     0.689    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y64         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.118     0.807 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][131]/Q
                         net (fo=1, routed)           0.150     0.957    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][21]
    RAMB36_X1Y12         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.958     0.958    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X1Y12         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.732    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     0.887    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][158]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.558%)  route 0.139ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.691     0.691    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y60         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.107     0.798 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][158]/Q
                         net (fo=1, routed)           0.139     0.937    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[14]
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.962     0.962    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.736    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.119     0.855    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][133]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.051%)  route 0.136ns (55.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.689     0.689    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y64         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.107     0.796 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][133]/Q
                         net (fo=1, routed)           0.136     0.932    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][23]
    RAMB36_X1Y12         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.958     0.958    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X1Y12         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.732    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.117     0.849    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][164]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.855%)  route 0.143ns (57.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.691     0.691    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y61         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDRE (Prop_fdre_C_Q)         0.107     0.798 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][164]/Q
                         net (fo=1, routed)           0.143     0.941    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[20]
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.962     0.962    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.736    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.119     0.855    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][150]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.401%)  route 0.145ns (57.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.692     0.692    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y59         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.107     0.799 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][150]/Q
                         net (fo=1, routed)           0.145     0.944    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[6]
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.962     0.962    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X1Y11         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.736    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.119     0.855    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.441%)  route 0.145ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.692     0.692    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X8Y64          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.107     0.799 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.145     0.944    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[25]
    RAMB36_X0Y12         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.961     0.961    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X0Y12         RAMB36E1                                     r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.735    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.119     0.854    slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.146ns (32.981%)  route 0.297ns (67.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.696     0.696    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X18Y50         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.118     0.814 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.297     1.111    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg_n_0_[11]
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.028     1.139 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[10]_i_1__18/O
                         net (fo=1, routed)           0.000     1.139    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[10]_i_1__18_n_0
    SLICE_X18Y49         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.008     1.008    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X18Y49         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism             -0.048     0.960    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.087     1.047    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.696     0.696    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X19Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.100     0.796 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.062     0.858    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_reset_addr[3]
    SLICE_X18Y52         LUT6 (Prop_lut6_I0_O)        0.028     0.886 r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.886    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[3]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.936     0.936    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X18Y52         FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism             -0.229     0.707    
    SLICE_X18Y52         FDRE (Hold_fdre_C_D)         0.087     0.794    slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X1Y11     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X1Y11     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X0Y12     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X0Y12     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X0Y11     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X0Y11     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X0Y10     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X0Y10     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X1Y12     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X1Y12     slaves/slave_vfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y47     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y46     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.125       1.717      BUFGCTRL_X0Y3    clocks/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.125       2.055      OLOGIC_X0Y10     slaves/slave_vfat3/ser/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         3.125       2.055      ILOGIC_X0Y64     slaves/slave_vfat3/des/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         3.125       2.055      ILOGIC_X0Y64     slaves/slave_vfat3/des/inst/pins[0].iserdese2_master/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6    clocks/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.517ns (11.270%)  route 4.071ns (88.730%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.672     9.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.517ns (11.270%)  route 4.071ns (88.730%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.672     9.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.517ns (11.270%)  route 4.071ns (88.730%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.672     9.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.517ns (11.270%)  route 4.071ns (88.730%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.672     9.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.517ns (11.270%)  route 4.071ns (88.730%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.672     9.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.517ns (11.270%)  route 4.071ns (88.730%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.672     9.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.517ns (11.503%)  route 3.977ns (88.497%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.579     9.235    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 28.228    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.517ns (11.503%)  route 3.977ns (88.497%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.579     9.235    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 28.228    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.517ns (11.503%)  route 3.977ns (88.497%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.579     9.235    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 28.228    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.517ns (11.503%)  route 3.977ns (88.497%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.451     7.234    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.043     7.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.463     7.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.831     8.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.043     8.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.579     9.235    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X34Y47         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.201    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 28.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.682     2.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.100     2.320 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.096     2.416    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X42Y56         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.921     2.726    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y56         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.495     2.231    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.346    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.125%)  route 0.102ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.682     2.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.091     2.311 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.413    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X42Y54         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.921     2.726    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y54         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.495     2.231    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.100     2.378 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.528     2.278    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.049     2.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.100     2.378 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.528     2.278    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.047     2.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.100     2.378 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X29Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.528     2.278    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.047     2.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.739     2.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X31Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDPE (Prop_fdpe_C_Q)         0.100     2.377 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X31Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.000     2.805    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X31Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.528     2.277    
    SLICE_X31Y42         FDPE (Hold_fdpe_C_D)         0.047     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.680     2.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X47Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDCE (Prop_fdce_C_Q)         0.100     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.373    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X47Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.919     2.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X47Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.506     2.218    
    SLICE_X47Y55         FDCE (Hold_fdce_C_D)         0.047     2.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.733     2.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CLK
    SLICE_X49Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.100     2.371 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.055     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X49Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.992     2.797    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CLK
    SLICE_X49Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.526     2.271    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.047     2.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.680     2.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X48Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.100     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.375    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X48Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.919     2.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X48Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.506     2.218    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.047     2.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.735     2.273    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X45Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.100     2.373 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.055     2.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X45Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.994     2.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X45Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.526     2.273    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.044     2.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y5  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y47   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y47   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y48   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X45Y52   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X45Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X45Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X45Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X45Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y56   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.266ns (13.767%)  route 1.666ns (86.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.301 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.424     4.505    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.523    10.301    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0/C
                         clock pessimism              0.215    10.516    
                         clock uncertainty           -0.035    10.481    
    SLICE_X5Y107         FDRE (Setup_fdre_C_R)       -0.304    10.177    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.266ns (13.767%)  route 1.666ns (86.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.301 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.424     4.505    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.523    10.301    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1/C
                         clock pessimism              0.215    10.516    
                         clock uncertainty           -0.035    10.481    
    SLICE_X5Y107         FDRE (Setup_fdre_C_R)       -0.304    10.177    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.266ns (13.767%)  route 1.666ns (86.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.301 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.424     4.505    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.523    10.301    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2/C
                         clock pessimism              0.215    10.516    
                         clock uncertainty           -0.035    10.481    
    SLICE_X5Y107         FDRE (Setup_fdre_C_R)       -0.304    10.177    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.266ns (13.767%)  route 1.666ns (86.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.301 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.424     4.505    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.523    10.301    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3/C
                         clock pessimism              0.215    10.516    
                         clock uncertainty           -0.035    10.481    
    SLICE_X5Y107         FDRE (Setup_fdre_C_R)       -0.304    10.177    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 eth/rxd_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_4/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.392ns (25.293%)  route 1.158ns (74.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.354     1.605    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140     2.745 r  eth/bufio0/O
                         net (fo=10, routed)          0.348     3.093    eth/rx_clk_io
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y149        FDRE (Prop_fdre_C_Q)         0.392     3.485 r  eth/rxd_r_reg[4]/Q
                         net (fo=1, routed)           1.158     4.643    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_RXD[4]
    SLICE_X2Y118         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.514    10.292    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y118         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_4/C
                         clock pessimism              0.113    10.405    
                         clock uncertainty           -0.035    10.370    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)       -0.045    10.325    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_4
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.266ns (14.380%)  route 1.584ns (85.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.342     4.423    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.522    10.300    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4/C
                         clock pessimism              0.215    10.515    
                         clock uncertainty           -0.035    10.480    
    SLICE_X5Y108         FDRE (Setup_fdre_C_R)       -0.304    10.176    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.266ns (14.380%)  route 1.584ns (85.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.342     4.423    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.522    10.300    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5/C
                         clock pessimism              0.215    10.515    
                         clock uncertainty           -0.035    10.480    
    SLICE_X5Y108         FDRE (Setup_fdre_C_R)       -0.304    10.176    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.266ns (14.380%)  route 1.584ns (85.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.342     4.423    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.522    10.300    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6/C
                         clock pessimism              0.215    10.515    
                         clock uncertainty           -0.035    10.480    
    SLICE_X5Y108         FDRE (Setup_fdre_C_R)       -0.304    10.176    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.266ns (14.380%)  route 1.584ns (85.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.342     4.423    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.522    10.300    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y108         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7/C
                         clock pessimism              0.215    10.515    
                         clock uncertainty           -0.035    10.480    
    SLICE_X5Y108         FDRE (Setup_fdre_C_R)       -0.304    10.176    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.266ns (14.532%)  route 1.564ns (85.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.573    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y100         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.242     4.038    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.043     4.081 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71/O
                         net (fo=14, routed)          0.322     4.404    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X5Y109         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.522    10.300    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y109         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10/C
                         clock pessimism              0.215    10.515    
                         clock uncertainty           -0.035    10.480    
    SLICE_X5Y109         FDRE (Setup_fdre_C_R)       -0.304    10.176    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  5.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X6Y102         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.118     1.342 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2/Q
                         net (fo=1, routed)           0.095     1.437    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIC0
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.367    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X6Y102         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.118     1.342 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/Q
                         net (fo=1, routed)           0.095     1.437    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB1
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X9Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.100     1.350 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20/Q
                         net (fo=1, routed)           0.056     1.406    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[20]
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.028     1.434 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<28>/O
                         net (fo=1, routed)           0.000     1.434    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT[28]
    SLICE_X8Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.341     1.491    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X8Y107         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28/C
                         clock pessimism             -0.230     1.261    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.087     1.348    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.651%)  route 0.100ns (48.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X6Y102         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.107     1.331 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6/Q
                         net (fo=2, routed)           0.100     1.431    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/D
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y100         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.334    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.678%)  route 0.073ns (36.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.274     1.221    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y110         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.100     1.321 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD/Q
                         net (fo=5, routed)           0.073     1.394    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.028     1.422 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_235_o1/O
                         net (fo=1, routed)           0.000     1.422    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_235_o
    SLICE_X2Y110         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.460    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y110         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN/C
                         clock pessimism             -0.228     1.232    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.087     1.319    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.422%)  route 0.101ns (48.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X6Y102         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.107     1.331 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5/Q
                         net (fo=2, routed)           0.101     1.432    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/D
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y100         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.329    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.091ns (29.390%)  route 0.219ns (70.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/fifo/s_aclk
    SLICE_X7Y101         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.091     1.315 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/Q
                         net (fo=22, routed)          0.219     1.534    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/A3
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y100         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.427    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.091ns (29.390%)  route 0.219ns (70.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/fifo/s_aclk
    SLICE_X7Y101         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.091     1.315 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/Q
                         net (fo=22, routed)          0.219     1.534    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/A3
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y100         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.427    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.091ns (29.390%)  route 0.219ns (70.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/fifo/s_aclk
    SLICE_X7Y101         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.091     1.315 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/Q
                         net (fo=22, routed)          0.219     1.534    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/A3
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y100         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.427    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.091ns (29.390%)  route 0.219ns (70.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.277     1.224    eth/fifo/s_aclk
    SLICE_X7Y101         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.091     1.315 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/Q
                         net (fo=22, routed)          0.219     1.534    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/A3
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/CLK
                         clock pessimism             -0.226     1.238    
    SLICE_X6Y100         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.427    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         8.000       6.149      BUFR_X0Y9      eth/bufr0/I
Min Period        n/a     BUFIO/I     n/a            1.249         8.000       6.751      BUFIO_X0Y9     eth/bufio0/I
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y128  eth/rx_dv_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y118  eth/rx_er_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y119  eth/rxd_r_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y121  eth/rxd_r_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y122  eth/rxd_r_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y123  eth/rxd_r_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y149  eth/rxd_r_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y125  eth/rxd_r_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y100   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y100   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y101   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 1.043ns (79.556%)  route 0.268ns (20.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.268     6.189    clocks/clkdiv/rst_b
    SLICE_X23Y74         LUT3 (Prop_lut3_I1_O)        0.043     6.232 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.232    clocks/clkdiv/d17_i_1_n_0
    SLICE_X23Y74         FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.490     9.549    clocks/clkdiv/clk200_BUFG
    SLICE_X23Y74         FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism              0.350     9.900    
                         clock uncertainty           -0.035     9.864    
    SLICE_X23Y74         FDRE (Setup_fdre_C_D)        0.034     9.898    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                          9.898    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.805ns (72.974%)  route 0.298ns (27.026%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.856 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.022 r  clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.022    clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.487     9.546    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.328     9.875    
                         clock uncertainty           -0.035     9.839    
    SLICE_X27Y76         FDCE (Setup_fdce_C_D)        0.049     9.888    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.803ns (72.925%)  route 0.298ns (27.075%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 9.547 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.856 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.909 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.020 r  clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.020    clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X27Y77         FDCE                                         r  clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.488     9.547    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y77         FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.328     9.876    
                         clock uncertainty           -0.035     9.840    
    SLICE_X27Y77         FDCE (Setup_fdce_C_D)        0.049     9.889    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.788ns (72.551%)  route 0.298ns (27.449%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.856 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.005 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.005    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.487     9.546    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.328     9.875    
                         clock uncertainty           -0.035     9.839    
    SLICE_X27Y76         FDCE (Setup_fdce_C_D)        0.049     9.888    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.752ns (71.610%)  route 0.298ns (28.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.969 r  clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.969    clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Setup_fdce_C_D)        0.049     9.887    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.750ns (71.556%)  route 0.298ns (28.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.856 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.967 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.967    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.487     9.546    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.328     9.875    
                         clock uncertainty           -0.035     9.839    
    SLICE_X27Y76         FDCE (Setup_fdce_C_D)        0.049     9.888    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.750ns (71.556%)  route 0.298ns (28.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.856 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.967 r  clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.967    clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.487     9.546    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.328     9.875    
                         clock uncertainty           -0.035     9.839    
    SLICE_X27Y76         FDCE (Setup_fdce_C_D)        0.049     9.888    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.735ns (71.143%)  route 0.298ns (28.857%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.952 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.952    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Setup_fdce_C_D)        0.049     9.887    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.697ns (70.041%)  route 0.298ns (29.959%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.914 r  clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.914    clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Setup_fdce_C_D)        0.049     9.887    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.697ns (70.041%)  route 0.298ns (29.959%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.621     4.919    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.223     5.142 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.433    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.743 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.743    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.796 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.803    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.914 r  clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.914    clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Setup_fdce_C_D)        0.049     9.887    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  3.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.135%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X23Y74         FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100     2.277 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.072     2.349    clocks/d17
    SLICE_X23Y74         FDRE                                         r  clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.917     2.571    clocks/clk200_BUFG
    SLICE_X23Y74         FDRE                                         r  clocks/d17_d_reg/C
                         clock pessimism             -0.393     2.177    
    SLICE_X23Y74         FDRE (Hold_fdre_C_D)         0.047     2.224    clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.157ns (69.773%)  route 0.068ns (30.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clk200_BUFG
    SLICE_X23Y74         FDRE                                         r  clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.091     2.268 r  clocks/d17_d_reg/Q
                         net (fo=3, routed)           0.068     2.336    clocks/clkdiv/d17_d
    SLICE_X23Y74         LUT4 (Prop_lut4_I2_O)        0.066     2.402 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     2.402    clocks/clkdiv_n_1
    SLICE_X23Y74         FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.917     2.571    clocks/clk200_BUFG
    SLICE_X23Y74         FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism             -0.393     2.177    
    SLICE_X23Y74         FDRE (Hold_fdre_C_D)         0.060     2.237    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.677     2.174    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.100     2.274 r  clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.094     2.368    clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.445 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.445    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.914     2.568    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.393     2.174    
    SLICE_X27Y75         FDCE (Hold_fdce_C_D)         0.071     2.245    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.678     2.175    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDCE (Prop_fdce_C_Q)         0.100     2.275 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     2.369    clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.446 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.446    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.393     2.175    
    SLICE_X27Y76         FDCE (Hold_fdce_C_D)         0.071     2.246    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.678     2.175    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.100     2.275 r  clocks/clkdiv/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.369    clocks/clkdiv/cnt_reg_n_0_[3]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.446 r  clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.446    clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.393     2.175    
    SLICE_X27Y73         FDCE (Hold_fdce_C_D)         0.071     2.246    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.677     2.174    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDCE (Prop_fdce_C_Q)         0.100     2.274 r  clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.094     2.368    clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.445 r  clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.445    clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.914     2.568    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.393     2.174    
    SLICE_X27Y74         FDCE (Hold_fdce_C_D)         0.071     2.245    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.678     2.175    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDCE (Prop_fdce_C_Q)         0.100     2.275 r  clocks/clkdiv/cnt_reg[12]/Q
                         net (fo=1, routed)           0.094     2.369    clocks/clkdiv/cnt_reg_n_0_[12]
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.452 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.452    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.393     2.175    
    SLICE_X27Y76         FDCE (Hold_fdce_C_D)         0.071     2.246    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.677     2.174    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDCE (Prop_fdce_C_Q)         0.100     2.274 r  clocks/clkdiv/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.368    clocks/clkdiv/cnt_reg_n_0_[4]
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.451 r  clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.451    clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.914     2.568    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.393     2.174    
    SLICE_X27Y74         FDCE (Hold_fdce_C_D)         0.071     2.245    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.677     2.174    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.100     2.274 r  clocks/clkdiv/cnt_reg[8]/Q
                         net (fo=1, routed)           0.094     2.368    clocks/clkdiv/cnt_reg_n_0_[8]
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.451 r  clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.451    clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.914     2.568    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.393     2.174    
    SLICE_X27Y75         FDCE (Hold_fdce_C_D)         0.071     2.245    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.678     2.175    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDCE (Prop_fdce_C_Q)         0.100     2.275 r  clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.103     2.378    clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.457 r  clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.457    clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.393     2.175    
    SLICE_X27Y76         FDCE (Hold_fdce_C_D)         0.071     2.246    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk200_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X23Y74     clocks/d17_d_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X27Y73     clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X27Y75     clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X27Y75     clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X27Y76     clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X27Y76     clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X27Y76     clocks/clkdiv/cnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y74     clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y74     clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X23Y74     clocks/d17_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X23Y74     clocks/d17_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X23Y74     clocks/clkdiv/d17_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X23Y74     clocks/nuke_d2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X23Y74     clocks/nuke_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X23Y74     clocks/rst_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y74     clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y74     clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X27Y73     clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X27Y75     clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X27Y75     clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X27Y76     clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X27Y76     clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X27Y76     clocks/clkdiv/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 0.444ns (5.733%)  route 7.300ns (94.267%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.634    10.816    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DPRA0
    SLICE_X6Y100         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.862 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           6.267    17.129    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.132    17.261 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000    17.261    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.661    17.496    
                         clock uncertainty           -0.064    17.431    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.064    17.495    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                         -17.261    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.313ns (4.123%)  route 7.278ns (95.877%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.559    10.741    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X6Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.788 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           6.320    17.108    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.657    17.492    
                         clock uncertainty           -0.064    17.427    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.080    17.347    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                         -17.108    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.312ns (4.110%)  route 7.279ns (95.890%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.477    10.659    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X6Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.705 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           6.403    17.107    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.661    17.496    
                         clock uncertainty           -0.064    17.431    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)       -0.076    17.355    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -17.107    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 0.352ns (4.574%)  route 7.343ns (95.425%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.634    10.816    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DPRA0
    SLICE_X6Y100         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.859 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           6.310    17.168    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.043    17.211 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000    17.211    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.657    17.492    
                         clock uncertainty           -0.064    17.427    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.064    17.491    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 0.317ns (4.246%)  route 7.148ns (95.754%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.555    10.737    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X6Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051    10.788 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           6.194    16.982    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.661    17.496    
                         clock uncertainty           -0.064    17.431    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)       -0.084    17.347    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                         -16.982    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.309ns (4.103%)  route 7.223ns (95.897%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.477    10.659    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X6Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.702 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           6.347    17.049    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.657    17.492    
                         clock uncertainty           -0.064    17.427    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.000    17.427    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -17.049    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.309ns (4.117%)  route 7.196ns (95.883%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.559    10.741    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X6Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.784 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           6.237    17.021    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.657    17.492    
                         clock uncertainty           -0.064    17.427    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.010    17.417    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 0.352ns (4.658%)  route 7.205ns (95.342%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.590    10.772    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DPRA0
    SLICE_X6Y100         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.815 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           6.216    17.031    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.043    17.074 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000    17.074    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.661    17.496    
                         clock uncertainty           -0.064    17.431    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.066    17.497    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         17.497    
                         arrival time                         -17.074    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 0.309ns (4.123%)  route 7.185ns (95.877%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.555    10.737    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X6Y101         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.780 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           6.230    17.010    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.661    17.496    
                         clock uncertainty           -0.064    17.431    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.004    17.435    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         17.435    
                         arrival time                         -17.010    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.447ns (6.100%)  route 6.880ns (93.900%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y98          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.399    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.590    10.772    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DPRA0
    SLICE_X6Y100         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.819 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.891    16.710    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.134    16.844 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000    16.844    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.661    17.496    
                         clock uncertainty           -0.064    17.431    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.065    17.496    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         17.496    
                         arrival time                         -16.844    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/addr_to_set_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/addr_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.587%)  route 0.159ns (55.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.696     4.157    ipbus/udp_if/payload/clk125
    SLICE_X13Y98         FDRE                                         r  ipbus/udp_if/payload/addr_to_set_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.100     4.257 r  ipbus/udp_if/payload/addr_to_set_buf_reg[12]/Q
                         net (fo=3, routed)           0.159     4.417    ipbus/udp_if/payload/addr_to_set_buf_reg_n_0_[12]
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.028     4.445 r  ipbus/udp_if/payload/addr_int[12]_i_2/O
                         net (fo=1, routed)           0.000     4.445    ipbus/udp_if/payload/addr_int[12]_i_2_n_0
    SLICE_X14Y101        FDRE                                         r  ipbus/udp_if/payload/addr_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.864     4.827    ipbus/udp_if/payload/clk125
    SLICE_X14Y101        FDRE                                         r  ipbus/udp_if/payload/addr_int_reg[12]/C
                         clock pessimism             -0.529     4.297    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.087     4.384    ipbus/udp_if/payload/addr_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.384    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.692     4.153    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X15Y87         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDSE (Prop_fdse_C_Q)         0.100     4.253 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.135     4.388    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4_n_0
    SLICE_X14Y87         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.932     4.895    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X14Y87         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
                         clock pessimism             -0.730     4.164    
    SLICE_X14Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.318    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.692     4.153    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X15Y87         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.091     4.244 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5/Q
                         net (fo=1, routed)           0.053     4.298    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5_n_0
    SLICE_X14Y87         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.932     4.895    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X14Y87         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK
                         clock pessimism             -0.730     4.164    
    SLICE_X14Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     4.227    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.165%)  route 0.151ns (50.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.685     4.146    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X38Y98         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.118     4.264 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE/Q
                         net (fo=32, routed)          0.151     4.415    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.028     4.443 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT111/O
                         net (fo=1, routed)           0.000     4.443    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT[19]
    SLICE_X38Y100        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.852     4.815    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X38Y100        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19/C
                         clock pessimism             -0.529     4.285    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.087     4.372    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19
  -------------------------------------------------------------------
                         required time                         -4.372    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.836%)  route 0.153ns (51.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.685     4.146    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X38Y98         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.118     4.264 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE/Q
                         net (fo=32, routed)          0.153     4.417    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.028     4.445 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT20/O
                         net (fo=1, routed)           0.000     4.445    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT[27]
    SLICE_X38Y100        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.852     4.815    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X38Y100        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27/C
                         clock pessimism             -0.529     4.285    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.087     4.372    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27
  -------------------------------------------------------------------
                         required time                         -4.372    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.107ns (37.771%)  route 0.176ns (62.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.694     4.155    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y88         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.107     4.262 r  ipbus/udp_if/rx_ram_selector/write_i_reg[1]/Q
                         net (fo=19, routed)          0.176     4.439    ipbus/udp_if/ipbus_rx_ram/rx_full_addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.964     4.926    ipbus/udp_if/ipbus_rx_ram/clk125
    RAMB36_X0Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
                         clock pessimism             -0.709     4.217    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147     4.364    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.030%)  route 0.203ns (66.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.688     4.149    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X23Y83         FDRE                                         r  ipbus/udp_if/rx_ram_mux/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_fdre_C_Q)         0.100     4.249 r  ipbus/udp_if/rx_ram_mux/addra_reg[6]/Q
                         net (fo=1, routed)           0.203     4.452    ipbus/udp_if/internal_ram/ADDRARDADDR[6]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.956     4.918    ipbus/udp_if/internal_ram/clk125
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.727     4.191    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     4.374    ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.452    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]__0/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.287%)  route 0.107ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.724     4.185    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X4Y87          FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDSE (Prop_fdse_C_Q)         0.100     4.285 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]__0/Q
                         net (fo=1, routed)           0.107     4.393    ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]__0_n_0
    SLICE_X2Y86          SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.963     4.926    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X2Y86          SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
                         clock pessimism             -0.709     4.216    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     4.310    ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/addr_to_set_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/addr_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.229%)  route 0.182ns (58.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.696     4.157    ipbus/udp_if/payload/clk125
    SLICE_X13Y99         FDRE                                         r  ipbus/udp_if/payload/addr_to_set_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.100     4.257 r  ipbus/udp_if/payload/addr_to_set_buf_reg[11]/Q
                         net (fo=3, routed)           0.182     4.440    ipbus/udp_if/payload/addr_to_set_buf_reg_n_0_[11]
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.028     4.468 r  ipbus/udp_if/payload/addr_int[11]_i_1/O
                         net (fo=1, routed)           0.000     4.468    ipbus/udp_if/payload/addr_int[11]_i_1_n_0
    SLICE_X14Y101        FDRE                                         r  ipbus/udp_if/payload/addr_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.864     4.827    ipbus/udp_if/payload/clk125
    SLICE_X14Y101        FDRE                                         r  ipbus/udp_if/payload/addr_int_reg[11]/C
                         clock pessimism             -0.529     4.297    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.087     4.384    ipbus/udp_if/payload/addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.384    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/pkt_mask_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.994%)  route 0.104ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.693     4.154    ipbus/udp_if/IPADDR/clk125
    SLICE_X13Y88         FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDSE (Prop_fdse_C_Q)         0.100     4.254 r  ipbus/udp_if/IPADDR/pkt_mask_reg[11]/Q
                         net (fo=2, routed)           0.104     4.359    ipbus/udp_if/IPADDR/pkt_mask_reg[40]_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19_0[1]
    SLICE_X14Y87         SRL16E                                       r  ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.932     4.895    ipbus/udp_if/IPADDR/clk125
    SLICE_X14Y87         SRL16E                                       r  ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/CLK
                         clock pessimism             -0.728     4.166    
    SLICE_X14Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.268    ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4
  -------------------------------------------------------------------
                         required time                         -4.268    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y17     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y19     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y15     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y16     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y20     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y18     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y14     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y13     ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y17     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y18     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y86      ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y86      ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y86      ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y86      ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X14Y87     ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X14Y87     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y92     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y92     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y92     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y90      ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y92     ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y90     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       24.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.604ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.876ns (13.083%)  route 5.820ns (86.917%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 40.784 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.572    13.914    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.043    13.957 r  ipbus/trans/sm/rmw_input[29]_i_1/O
                         net (fo=2, routed)           0.718    14.675    ipbus/trans/sm/ipb_master_in[ipb_rdata][29]
    SLICE_X17Y83         LUT2 (Prop_lut2_I1_O)        0.043    14.718 r  ipbus/trans/sm/ram_reg_7_i_9/O
                         net (fo=1, routed)           0.450    15.168    ipbus/trans/sm/data_out[29]
    SLICE_X17Y83         LUT5 (Prop_lut5_I2_O)        0.043    15.211 r  ipbus/trans/sm/ram_reg_7_i_3/O
                         net (fo=1, routed)           0.982    16.194    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.457    40.784    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.635    41.419    
                         clock uncertainty           -0.079    41.341    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.798    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 24.604    

Slack (MET) :             24.796ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.876ns (13.469%)  route 5.628ns (86.531%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 40.784 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.661    14.003    slaves/slave3/addr_reg[12]
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.043    14.046 r  slaves/slave3/rmw_input[31]_i_2/O
                         net (fo=2, routed)           0.721    14.767    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][12]
    SLICE_X19Y81         LUT3 (Prop_lut3_I2_O)        0.043    14.810 r  ipbus/trans/sm/ram_reg_7_i_5/O
                         net (fo=1, routed)           0.099    14.909    ipbus/trans/sm/data_out[31]
    SLICE_X19Y81         LUT5 (Prop_lut5_I2_O)        0.043    14.952 r  ipbus/trans/sm/ram_reg_7_i_1/O
                         net (fo=1, routed)           1.050    16.002    ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.457    40.784    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.635    41.419    
                         clock uncertainty           -0.079    41.341    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.798    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -16.002    
  -------------------------------------------------------------------
                         slack                                 24.796    

Slack (MET) :             24.923ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 0.876ns (13.760%)  route 5.490ns (86.240%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 40.774 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.289    13.631    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.043    13.674 r  ipbus/trans/sm/rmw_input[17]_i_1/O
                         net (fo=2, routed)           0.756    14.431    ipbus/trans/sm/ipb_master_in[ipb_rdata][17]
    SLICE_X20Y80         LUT2 (Prop_lut2_I1_O)        0.043    14.474 r  ipbus/trans/sm/ram_reg_4_i_9/O
                         net (fo=1, routed)           0.363    14.836    ipbus/trans/sm/data_out[17]
    SLICE_X20Y80         LUT5 (Prop_lut5_I2_O)        0.043    14.879 r  ipbus/trans/sm/ram_reg_4_i_3/O
                         net (fo=1, routed)           0.985    15.864    ipbus/udp_if/ipbus_tx_ram/tx_dia[17]
    RAMB36_X2Y14         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.447    40.774    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y14         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.635    41.409    
                         clock uncertainty           -0.079    41.331    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.788    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 24.923    

Slack (MET) :             25.016ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.876ns (13.947%)  route 5.405ns (86.053%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 40.781 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.566    13.908    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X8Y81          LUT5 (Prop_lut5_I4_O)        0.043    13.951 r  ipbus/trans/sm/rmw_input[22]_i_1/O
                         net (fo=2, routed)           0.640    14.592    ipbus/trans/sm/ipb_master_in[ipb_rdata][22]
    SLICE_X14Y79         LUT2 (Prop_lut2_I1_O)        0.043    14.635 r  ipbus/trans/sm/ram_reg_5_i_7/O
                         net (fo=1, routed)           0.164    14.798    ipbus/trans/sm/data_out[22]
    SLICE_X14Y79         LUT5 (Prop_lut5_I2_O)        0.043    14.841 r  ipbus/trans/sm/ram_reg_5_i_2/O
                         net (fo=1, routed)           0.938    15.779    ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X2Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.454    40.781    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.635    41.416    
                         clock uncertainty           -0.079    41.338    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.795    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.795    
                         arrival time                         -15.779    
  -------------------------------------------------------------------
                         slack                                 25.016    

Slack (MET) :             25.020ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.876ns (13.961%)  route 5.399ns (86.039%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 40.779 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.177    13.519    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.043    13.562 r  ipbus/trans/sm/rmw_input[26]_i_1/O
                         net (fo=2, routed)           0.720    14.282    ipbus/trans/sm/ipb_master_in[ipb_rdata][26]
    SLICE_X14Y82         LUT2 (Prop_lut2_I1_O)        0.043    14.325 r  ipbus/trans/sm/ram_reg_6_i_7/O
                         net (fo=1, routed)           0.164    14.489    ipbus/trans/sm/data_out[26]
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.043    14.532 r  ipbus/trans/sm/ram_reg_6_i_2/O
                         net (fo=1, routed)           1.241    15.772    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X2Y13         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.452    40.779    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y13         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.635    41.414    
                         clock uncertainty           -0.079    41.336    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.793    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 25.020    

Slack (MET) :             25.054ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 0.876ns (14.024%)  route 5.370ns (85.976%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 40.784 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.287    13.629    slaves/slave0/addr_reg[12]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.043    13.672 r  slaves/slave0/rmw_input[30]_i_1/O
                         net (fo=2, routed)           0.791    14.463    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][11]
    SLICE_X17Y82         LUT3 (Prop_lut3_I2_O)        0.043    14.506 r  ipbus/trans/sm/ram_reg_7_i_7/O
                         net (fo=1, routed)           0.194    14.700    ipbus/trans/sm/data_out[30]
    SLICE_X18Y83         LUT5 (Prop_lut5_I2_O)        0.043    14.743 r  ipbus/trans/sm/ram_reg_7_i_2/O
                         net (fo=1, routed)           1.001    15.744    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.457    40.784    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.635    41.419    
                         clock uncertainty           -0.079    41.341    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.798    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -15.744    
  -------------------------------------------------------------------
                         slack                                 25.054    

Slack (MET) :             25.081ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.876ns (14.109%)  route 5.333ns (85.891%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 40.774 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.065    13.407    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.043    13.450 r  ipbus/trans/sm/rmw_input[19]_i_1/O
                         net (fo=2, routed)           0.817    14.267    ipbus/trans/sm/ipb_master_in[ipb_rdata][19]
    SLICE_X14Y80         LUT4 (Prop_lut4_I3_O)        0.043    14.310 r  ipbus/trans/sm/ram_reg_4_i_5/O
                         net (fo=1, routed)           0.280    14.589    ipbus/trans/sm/data_out[19]
    SLICE_X19Y81         LUT5 (Prop_lut5_I2_O)        0.043    14.632 r  ipbus/trans/sm/ram_reg_4_i_1/O
                         net (fo=1, routed)           1.074    15.706    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X2Y14         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.447    40.774    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y14         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.635    41.409    
                         clock uncertainty           -0.079    41.331    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.788    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                 25.081    

Slack (MET) :             25.102ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.876ns (14.145%)  route 5.317ns (85.855%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 40.779 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.139    13.481    slaves/slave0/addr_reg[12]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.043    13.524 r  slaves/slave0/rmw_input[25]_i_1/O
                         net (fo=2, routed)           0.695    14.219    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][9]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.043    14.262 r  ipbus/trans/sm/ram_reg_6_i_9/O
                         net (fo=1, routed)           0.274    14.536    ipbus/trans/sm/data_out[25]
    SLICE_X15Y80         LUT5 (Prop_lut5_I2_O)        0.043    14.579 r  ipbus/trans/sm/ram_reg_6_i_3/O
                         net (fo=1, routed)           1.112    15.691    ipbus/udp_if/ipbus_tx_ram/tx_dia[25]
    RAMB36_X2Y13         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.452    40.779    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y13         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.635    41.414    
                         clock uncertainty           -0.079    41.336    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.793    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 25.102    

Slack (MET) :             25.195ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.876ns (14.361%)  route 5.224ns (85.639%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 40.779 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          1.269    13.611    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.043    13.654 r  ipbus/trans/sm/rmw_input[27]_i_1/O
                         net (fo=2, routed)           0.499    14.153    ipbus/trans/sm/ipb_master_in[ipb_rdata][27]
    SLICE_X17Y82         LUT4 (Prop_lut4_I3_O)        0.043    14.196 r  ipbus/trans/sm/ram_reg_6_i_5/O
                         net (fo=1, routed)           0.232    14.428    ipbus/trans/sm/data_out[27]
    SLICE_X17Y82         LUT5 (Prop_lut5_I2_O)        0.043    14.471 r  ipbus/trans/sm/ram_reg_6_i_1/O
                         net (fo=1, routed)           1.127    15.597    ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X2Y13         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.452    40.779    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y13         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.635    41.414    
                         clock uncertainty           -0.079    41.336    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.793    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -15.597    
  -------------------------------------------------------------------
                         slack                                 25.195    

Slack (MET) :             25.215ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.876ns (14.421%)  route 5.198ns (85.579%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 40.774 - 32.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.925    11.654    ipbus/trans/sm/reg_reg
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.043    11.697 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.697    slaves/fabric/S[0]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    11.970 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=1, routed)           0.243    12.213    ipbus/trans/sm/CO[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.129    12.342 f  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=32, routed)          0.848    13.190    ipbus/trans/sm/rmw_input_reg[2]_1
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.043    13.233 r  ipbus/trans/sm/rmw_input[16]_i_1/O
                         net (fo=2, routed)           0.960    14.193    ipbus/trans/sm/ipb_master_in[ipb_rdata][16]
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.043    14.236 r  ipbus/trans/sm/ram_reg_4_i_11/O
                         net (fo=1, routed)           0.164    14.399    ipbus/trans/sm/data_out[16]
    SLICE_X18Y80         LUT5 (Prop_lut5_I2_O)        0.043    14.442 r  ipbus/trans/sm/ram_reg_4_i_4/O
                         net (fo=1, routed)           1.130    15.572    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X2Y14         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.447    40.774    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y14         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.635    41.409    
                         clock uncertainty           -0.079    41.331    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.788    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 25.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.686     4.147    ipbus/trans/sm/ipb_clk
    SLICE_X13Y79         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.100     4.247 r  ipbus/trans/sm/rmw_coeff_reg[19]/Q
                         net (fo=1, routed)           0.055     4.302    ipbus/trans/sm/rmw_coeff[19]
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.028     4.330 r  ipbus/trans/sm/rmw_result[19]_i_1/O
                         net (fo=1, routed)           0.000     4.330    ipbus/trans/sm/rmw_result_0[19]
    SLICE_X12Y79         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.925     4.888    ipbus/trans/sm/ipb_clk
    SLICE_X12Y79         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[19]/C
                         clock pessimism             -0.729     4.158    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.087     4.245    ipbus/trans/sm/rmw_result_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.683     4.144    ipbus/trans/sm/ipb_clk
    SLICE_X13Y76         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.100     4.244 r  ipbus/trans/sm/rmw_coeff_reg[5]/Q
                         net (fo=1, routed)           0.055     4.299    ipbus/trans/sm/rmw_coeff[5]
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.028     4.327 r  ipbus/trans/sm/rmw_result[5]_i_1/O
                         net (fo=1, routed)           0.000     4.327    ipbus/trans/sm/rmw_result_0[5]
    SLICE_X12Y76         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.921     4.884    ipbus/trans/sm/ipb_clk
    SLICE_X12Y76         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[5]/C
                         clock pessimism             -0.728     4.155    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.087     4.242    ipbus/trans/sm/rmw_result_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.242    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.690     4.151    ipbus/trans/sm/ipb_clk
    SLICE_X15Y83         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.100     4.251 r  ipbus/trans/sm/rmw_coeff_reg[30]/Q
                         net (fo=1, routed)           0.055     4.306    ipbus/trans/sm/rmw_coeff[30]
    SLICE_X14Y83         LUT5 (Prop_lut5_I4_O)        0.028     4.334 r  ipbus/trans/sm/rmw_result[30]_i_1/O
                         net (fo=1, routed)           0.000     4.334    ipbus/trans/sm/rmw_result_0[30]
    SLICE_X14Y83         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.929     4.892    ipbus/trans/sm/ipb_clk
    SLICE_X14Y83         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[30]/C
                         clock pessimism             -0.729     4.162    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.087     4.249    ipbus/trans/sm/rmw_result_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.249    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave0/reg_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave0/ipbus_out_reg[ipb_rdata][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.722     4.183    slaves/slave0/ipb_clk
    SLICE_X3Y82          FDRE                                         r  slaves/slave0/reg_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.100     4.283 r  slaves/slave0/reg_reg[0][20]/Q
                         net (fo=1, routed)           0.055     4.338    slaves/slave0/reg[0]_1[20]
    SLICE_X2Y82          FDRE                                         r  slaves/slave0/ipbus_out_reg[ipb_rdata][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.960     4.923    slaves/slave0/ipb_clk
    SLICE_X2Y82          FDRE                                         r  slaves/slave0/ipbus_out_reg[ipb_rdata][20]/C
                         clock pessimism             -0.728     4.194    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.059     4.253    slaves/slave0/ipbus_out_reg[ipb_rdata][20]
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 slaves/slave4/ptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.756%)  route 0.215ns (68.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.688     4.149    slaves/slave4/ipb_clk
    SLICE_X9Y80          FDRE                                         r  slaves/slave4/ptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.100     4.249 r  slaves/slave4/ptr_reg[9]/Q
                         net (fo=3, routed)           0.215     4.464    slaves/slave4/ptr_reg__0[9]
    RAMB36_X0Y16         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.959     4.921    slaves/slave4/ipb_clk
    RAMB36_X0Y16         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.727     4.194    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.377    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.464    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.443%)  route 0.240ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.683     4.144    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X17Y73         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         FDCE (Prop_fdce_C_Q)         0.100     4.244 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.240     4.484    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.954     4.916    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.709     4.207    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     4.390    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.484    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 slaves/slave4/ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.822%)  route 0.224ns (69.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.688     4.149    slaves/slave4/ipb_clk
    SLICE_X9Y80          FDRE                                         r  slaves/slave4/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.100     4.249 r  slaves/slave4/ptr_reg[6]/Q
                         net (fo=6, routed)           0.224     4.474    slaves/slave4/Q[4]
    RAMB36_X0Y16         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.959     4.921    slaves/slave4/ipb_clk
    RAMB36_X0Y16         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.727     4.194    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     4.377    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.100     4.284 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     4.339    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.961     4.924    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.739     4.184    
    SLICE_X5Y65          FDPE (Hold_fdpe_C_D)         0.047     4.231    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.720     4.181    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y68          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     4.281 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     4.336    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X5Y68          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.958     4.921    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y68          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.739     4.181    
    SLICE_X5Y68          FDCE (Hold_fdce_C_D)         0.047     4.228    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.722     4.183    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X1Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.100     4.283 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     4.338    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X1Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.960     4.923    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X1Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.739     4.183    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.047     4.230    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y17     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y19     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y15     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y16     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y20     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y18     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y14     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y13     ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y17     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y18     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X23Y59     clocks/rst_ipb_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         16.000      15.600     SLICE_X21Y65     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X18Y73     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X17Y73     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X17Y73     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X22Y77     ipbus/trans/sm/err_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X20Y74     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X24Y77     ipbus/trans/sm/timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X25Y77     ipbus/trans/sm/timer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X24Y77     ipbus/trans/sm/timer_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         16.000      15.650     SLICE_X26Y73     ipbus/trans/iface/waddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y73     ipbus/trans/iface/waddr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y73     ipbus/trans/iface/waddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y73     ipbus/trans/iface/waddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y74     ipbus/trans/iface/waddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y74     ipbus/trans/iface/waddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y74     ipbus/trans/iface/waddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y74     ipbus/trans/iface/waddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X26Y75     ipbus/trans/iface/waddr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X7Y76      slaves/slave5/r_ctr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_out1_clk_wiz_0

Setup :          142  Failing Endpoints,  Worst Slack       -9.877ns,  Total Violation    -1234.950ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.877ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.405ns  (logic 1.800ns (74.829%)  route 0.605ns (25.171%))
  Logic Levels:           0  
  Clock Path Skew:        -8.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 226.493 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[16]
                         net (fo=3, routed)           0.605   235.937    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[16]
    SLICE_X10Y73         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.493   226.493    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y73         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.000   226.493    
                         clock uncertainty           -0.397   226.096    
    SLICE_X10Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036   226.060    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                        226.060    
                         arrival time                        -235.937    
  -------------------------------------------------------------------
                         slack                                 -9.877    

Slack (VIOLATED) :        -9.871ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.405ns  (logic 1.800ns (74.858%)  route 0.605ns (25.142%))
  Logic Levels:           0  
  Clock Path Skew:        -8.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 226.493 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=3, routed)           0.605   235.936    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[10]
    SLICE_X10Y73         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.493   226.493    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y73         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.000   226.493    
                         clock uncertainty           -0.397   226.096    
    SLICE_X10Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031   226.065    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                        226.065    
                         arrival time                        -235.936    
  -------------------------------------------------------------------
                         slack                                 -9.871    

Slack (VIOLATED) :        -9.809ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.326ns  (logic 1.800ns (77.385%)  route 0.526ns (22.615%))
  Logic Levels:           0  
  Clock Path Skew:        -8.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 226.492 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=3, routed)           0.526   235.857    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[28]
    SLICE_X8Y75          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.492   226.492    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X8Y75          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/CLK
                         clock pessimism              0.000   226.492    
                         clock uncertainty           -0.397   226.095    
    SLICE_X8Y75          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   226.048    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8
  -------------------------------------------------------------------
                         required time                        226.048    
                         arrival time                        -235.857    
  -------------------------------------------------------------------
                         slack                                 -9.809    

Slack (VIOLATED) :        -9.793ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.326ns  (logic 1.800ns (77.387%)  route 0.526ns (22.613%))
  Logic Levels:           0  
  Clock Path Skew:        -8.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 226.492 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=3, routed)           0.526   235.857    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[26]
    SLICE_X8Y75          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.492   226.492    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X8Y75          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8/CLK
                         clock pessimism              0.000   226.492    
                         clock uncertainty           -0.397   226.095    
    SLICE_X8Y75          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031   226.064    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8
  -------------------------------------------------------------------
                         required time                        226.064    
                         arrival time                        -235.857    
  -------------------------------------------------------------------
                         slack                                 -9.793    

Slack (VIOLATED) :        -9.785ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.335ns  (logic 1.800ns (77.084%)  route 0.535ns (22.916%))
  Logic Levels:           0  
  Clock Path Skew:        -8.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 226.497 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.535   235.866    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[22]
    SLICE_X9Y70          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.497   226.497    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X9Y70          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/C
                         clock pessimism              0.000   226.497    
                         clock uncertainty           -0.397   226.100    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)       -0.019   226.081    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]
  -------------------------------------------------------------------
                         required time                        226.081    
                         arrival time                        -235.866    
  -------------------------------------------------------------------
                         slack                                 -9.785    

Slack (VIOLATED) :        -9.782ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.313ns  (logic 1.800ns (77.818%)  route 0.513ns (22.182%))
  Logic Levels:           0  
  Clock Path Skew:        -8.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 226.495 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           0.513   235.844    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[8]
    SLICE_X10Y71         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.495   226.495    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y71         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.000   226.495    
                         clock uncertainty           -0.397   226.098    
    SLICE_X10Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036   226.062    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                        226.062    
                         arrival time                        -235.844    
  -------------------------------------------------------------------
                         slack                                 -9.782    

Slack (VIOLATED) :        -9.780ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.316ns  (logic 1.800ns (77.708%)  route 0.516ns (22.292%))
  Logic Levels:           0  
  Clock Path Skew:        -8.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 226.495 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=3, routed)           0.516   235.848    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[3]
    SLICE_X10Y71         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.495   226.495    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y71         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
                         clock pessimism              0.000   226.495    
                         clock uncertainty           -0.397   226.098    
    SLICE_X10Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   226.068    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8
  -------------------------------------------------------------------
                         required time                        226.068    
                         arrival time                        -235.848    
  -------------------------------------------------------------------
                         slack                                 -9.780    

Slack (VIOLATED) :        -9.778ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.896%)  route 0.511ns (22.104%))
  Logic Levels:           0  
  Clock Path Skew:        -8.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 226.495 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=3, routed)           0.511   235.842    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[5]
    SLICE_X10Y71         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.495   226.495    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y71         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000   226.495    
                         clock uncertainty           -0.397   226.098    
    SLICE_X10Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034   226.064    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                        226.064    
                         arrival time                        -235.842    
  -------------------------------------------------------------------
                         slack                                 -9.778    

Slack (VIOLATED) :        -9.778ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.310ns  (logic 1.800ns (77.932%)  route 0.510ns (22.068%))
  Logic Levels:           0  
  Clock Path Skew:        -8.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 226.494 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[21]
                         net (fo=3, routed)           0.510   235.841    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe7[21]
    SLICE_X10Y72         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.494   226.494    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y72         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.000   226.494    
                         clock uncertainty           -0.397   226.097    
    SLICE_X10Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034   226.063    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                        226.063    
                         arrival time                        -235.841    
  -------------------------------------------------------------------
                         slack                                 -9.778    

Slack (VIOLATED) :        -9.775ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.331ns  (logic 1.800ns (77.212%)  route 0.531ns (22.788%))
  Logic Levels:           0  
  Clock Path Skew:        -8.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 226.493 - 225.000 ) 
    Source Clock Delay      (SCD):    9.531ns = ( 233.531 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.659   233.531    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      1.800   235.331 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=3, routed)           0.531   235.862    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[13]
    SLICE_X9Y73          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.493   226.493    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X9Y73          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000   226.493    
                         clock uncertainty           -0.397   226.096    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)       -0.008   226.088    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                        226.088    
                         arrival time                        -235.862    
  -------------------------------------------------------------------
                         slack                                 -9.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.880ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.914%)  route 0.109ns (52.086%))
  Logic Levels:           0  
  Clock Path Skew:        -3.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.722     4.183    slaves/slave_vfat3/control_block/clk
    SLICE_X7Y66          FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.100     4.283 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[9]/Q
                         net (fo=3, routed)           0.109     4.392    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe8[9]
    SLICE_X6Y65          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.961     0.961    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X6Y65          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.397     1.358    
    SLICE_X6Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.512    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.914%)  route 0.109ns (52.086%))
  Logic Levels:           0  
  Clock Path Skew:        -3.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.688     4.149    slaves/slave_vfat3/control_block/clk
    SLICE_X11Y69         FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.100     4.249 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[25]/Q
                         net (fo=3, routed)           0.109     4.358    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe8[25]
    SLICE_X10Y68         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.927     0.927    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y68         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.397     1.324    
    SLICE_X10Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.478    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.059%)  route 0.112ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        -3.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.692     4.153    slaves/slave_vfat3/control_block/clk
    SLICE_X11Y63         FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.100     4.253 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[17]/Q
                         net (fo=3, routed)           0.112     4.366    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe8[17]
    SLICE_X8Y63          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.931     0.931    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X8Y63          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.397     1.328    
    SLICE_X8Y63          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.482    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.889ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.547%)  route 0.115ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        -3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.684     4.145    slaves/slave_vfat3/control_block/clk
    SLICE_X9Y76          FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.100     4.245 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[1]/Q
                         net (fo=3, routed)           0.115     4.360    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe8[1]
    SLICE_X8Y75          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.920     0.920    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X8Y75          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8/CLK
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.397     1.317    
    SLICE_X8Y75          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.471    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.892ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/reset_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.900%)  route 0.070ns (41.100%))
  Logic Levels:           0  
  Clock Path Skew:        -3.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.692     4.153    slaves/slave_vfat3/clk
    SLICE_X23Y59         FDRE                                         r  slaves/slave_vfat3/reset_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.100     4.253 r  slaves/slave_vfat3/reset_fifo_reg/Q
                         net (fo=10, routed)          0.070     4.323    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe17[0]
    SLICE_X22Y59         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.932     0.932    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y59         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8/CLK
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.397     1.329    
    SLICE_X22Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.431    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][146]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.905%)  route 0.061ns (40.095%))
  Logic Levels:           0  
  Clock Path Skew:        -3.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.692     4.153    clocks/ipb_clk
    SLICE_X23Y59         FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.091     4.244 r  clocks/rst_ipb_reg/Q
                         net (fo=245, routed)         0.061     4.305    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe15[0]
    SLICE_X22Y59         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][146]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.932     0.932    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X22Y59         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][146]_srl8/CLK
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.397     1.329    
    SLICE_X22Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.377    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][146]_srl8
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.061%)  route 0.061ns (37.939%))
  Logic Levels:           0  
  Clock Path Skew:        -3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.722     4.183    slaves/slave_vfat3/control_block/clk
    SLICE_X7Y66          FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.100     4.283 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[5]/Q
                         net (fo=3, routed)           0.061     4.345    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[5]
    SLICE_X6Y66          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.960     0.960    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X6Y66          FDRE                                         r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.960    
                         clock uncertainty            0.397     1.357    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.059     1.416    slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.929ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][137]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        -3.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.692     4.153    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X17Y62         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDPE (Prop_fdpe_C_Q)         0.100     4.253 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.101     4.355    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe13[0]
    SLICE_X18Y62         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][137]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.931     0.931    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X18Y62         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][137]_srl8/CLK
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.397     1.328    
    SLICE_X18Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.426    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][137]_srl8
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.932ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.224%)  route 0.107ns (51.776%))
  Logic Levels:           0  
  Clock Path Skew:        -3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/control_block/clk
    SLICE_X7Y65          FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.100     4.284 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[6]/Q
                         net (fo=3, routed)           0.107     4.392    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe8[6]
    SLICE_X6Y65          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.961     0.961    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X6Y65          SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.397     1.358    
    SLICE_X6Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.460    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/control_block/data_to_fifo_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        -3.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.692     4.153    slaves/slave_vfat3/control_block/clk
    SLICE_X11Y65         FDRE                                         r  slaves/slave_vfat3/control_block/data_to_fifo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.100     4.253 r  slaves/slave_vfat3/control_block/data_to_fifo_reg[31]/Q
                         net (fo=3, routed)           0.103     4.357    slaves/slave_vfat3/chipscope/U0/ila_core_inst/probe8[31]
    SLICE_X10Y66         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.929     0.929    slaves/slave_vfat3/chipscope/U0/ila_core_inst/out
    SLICE_X10Y66         SRL16E                                       r  slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.397     1.326    
    SLICE_X10Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.425    slaves/slave_vfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  2.932    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.118ns,  Total Violation       -0.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.266ns (34.042%)  route 0.515ns (65.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.701     9.574    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.223     9.797 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.515    10.312    clocks/rst_125
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.043    10.355 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000    10.355    eth/lopt
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000    10.357    
                         clock uncertainty           -0.154    10.203    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.034    10.237    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         10.237    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.804%)  route 0.366ns (64.196%))
  Logic Levels:           0  
  Clock Path Skew:        -6.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 10.355 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.204     9.549 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.366     9.914    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.577    10.355    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    10.355    
                         clock uncertainty           -0.154    10.201    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)       -0.062    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.693%)  route 0.287ns (56.307%))
  Logic Levels:           0  
  Clock Path Skew:        -6.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.287     9.855    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    10.357    
                         clock uncertainty           -0.154    10.203    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.021    10.224    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         10.224    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        -6.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.279     9.847    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    10.357    
                         clock uncertainty           -0.154    10.203    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.023    10.226    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.223ns (52.940%)  route 0.198ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        -6.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.198     9.766    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    10.357    
                         clock uncertainty           -0.154    10.203    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.022    10.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.599ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.448%)  route 0.102ns (50.552%))
  Logic Levels:           0  
  Clock Path Skew:        -2.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.100     4.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.102     4.308    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000     1.495    
                         clock uncertainty            0.154     1.649    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.059     1.708    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.639ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.431%)  route 0.141ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        -2.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.100     4.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.141     4.347    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000     1.495    
                         clock uncertainty            0.154     1.649    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.059     1.708    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.645ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.424%)  route 0.147ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        -2.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.100     4.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.147     4.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000     1.495    
                         clock uncertainty            0.154     1.649    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.059     1.708    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.713ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.999%)  route 0.185ns (67.001%))
  Logic Levels:           0  
  Clock Path Skew:        -2.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.091     4.196 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.185     4.381    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000     1.493    
                         clock uncertainty            0.154     1.647    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.021     1.668    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.908ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.020%)  route 0.298ns (69.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.729     4.190    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     4.290 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.298     4.589    clocks/rst_125
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.028     4.617 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     4.617    eth/lopt
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000     1.495    
                         clock uncertainty            0.154     1.649    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.060     1.709    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  2.908    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -1.747ns,  Total Violation      -15.445ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 0.223ns (1.755%)  route 12.484ns (98.245%))
  Logic Levels:           0  
  Clock Path Skew:        6.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.718ns = ( 16.718 - 8.000 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.581     2.574    eth/fifo/s_aclk
    SLICE_X7Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.223     2.797 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/Q
                         net (fo=1, routed)          12.484    15.281    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X5Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.391    16.718    eth/fifo/m_aclk
    SLICE_X5Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    16.718    
                         clock uncertainty           -0.154    16.564    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)       -0.009    16.555    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         16.555    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.811ns  (logic 0.204ns (1.727%)  route 11.607ns (98.273%))
  Logic Levels:           0  
  Clock Path Skew:        6.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 16.888 - 8.000 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.581     2.574    eth/fifo/s_aclk
    SLICE_X7Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.204     2.778 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/Q
                         net (fo=1, routed)          11.607    14.385    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.561    16.888    eth/fifo/m_aclk
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    16.888    
                         clock uncertainty           -0.154    16.734    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)       -0.057    16.677    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.124ns (1.857%)  route 6.553ns (98.143%))
  Logic Levels:           0  
  Clock Path Skew:        2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 12.189 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/s_aclk
    SLICE_X7Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.124     1.588 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/Q
                         net (fo=1, routed)           6.553     8.141    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.728    12.189    eth/fifo/m_aclk
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    12.189    
                         clock uncertainty           -0.154    12.035    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.019    12.054    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 0.223ns (2.179%)  route 10.012ns (97.821%))
  Logic Levels:           0  
  Clock Path Skew:        6.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 16.888 - 8.000 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.581     2.574    eth/fifo/s_aclk
    SLICE_X7Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.223     2.797 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/Q
                         net (fo=1, routed)          10.012    12.809    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.561    16.888    eth/fifo/m_aclk
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    16.888    
                         clock uncertainty           -0.154    16.734    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.022    16.756    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.480ns (10.057%)  route 4.293ns (89.943%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 12.158 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.944 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           4.293     6.237    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697    12.158    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000    12.158    
                         clock uncertainty           -0.154    12.004    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.051    11.953    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.466ns (9.842%)  route 4.269ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 12.158 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466     1.930 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           4.269     6.199    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697    12.158    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000    12.158    
                         clock uncertainty           -0.154    12.004    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.014    11.990    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.368ns (7.847%)  route 4.322ns (92.153%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 12.158 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.368     1.832 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           4.322     6.154    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697    12.158    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000    12.158    
                         clock uncertainty           -0.154    12.004    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)       -0.047    11.957    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.366ns (7.740%)  route 4.363ns (92.260%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 12.158 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.366     1.830 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           4.363     6.193    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697    12.158    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000    12.158    
                         clock uncertainty           -0.154    12.004    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.004    12.000    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.371ns (7.852%)  route 4.354ns (92.148%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 12.158 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.371     1.835 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           4.354     6.189    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697    12.158    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000    12.158    
                         clock uncertainty           -0.154    12.004    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)       -0.007    11.997    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.565ns (11.916%)  route 4.176ns (88.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 12.158 - 8.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.314     1.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.944 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           4.176     6.121    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.085     6.206 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     6.206    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697    12.158    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000    12.158    
                         clock uncertainty           -0.154    12.004    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.054    12.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  5.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.747ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.675ns (11.617%)  route 5.135ns (88.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.868 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.135     8.004    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.109     8.113 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     8.113    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.189     9.860    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         -9.860    
                         arrival time                           8.113    
  -------------------------------------------------------------------
                         slack                                 -1.747    

Slack (VIOLATED) :        -1.650ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 0.588ns (9.953%)  route 5.320ns (90.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.854 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           5.320     8.174    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.036     8.210 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000     8.210    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.189     9.860    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         -9.860    
                         arrival time                           8.210    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.586ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.552ns (9.339%)  route 5.359ns (90.661%))
  Logic Levels:           0  
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.854 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           5.359     8.213    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.128     9.799    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         -9.799    
                         arrival time                           8.213    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.542ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.560ns (9.407%)  route 5.393ns (90.593%))
  Logic Levels:           0  
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.560     2.862 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.393     8.255    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.127     9.798    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         -9.798    
                         arrival time                           8.255    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.533ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.591ns (9.811%)  route 5.433ns (90.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.857 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           5.433     8.290    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.036     8.326 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000     8.326    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.188     9.859    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         -9.859    
                         arrival time                           8.326    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.531ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.569ns (9.653%)  route 5.326ns (90.347%))
  Logic Levels:           0  
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.569     2.871 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           5.326     8.197    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.057     9.728    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         -9.728    
                         arrival time                           8.197    
  -------------------------------------------------------------------
                         slack                                 -1.531    

Slack (VIOLATED) :        -1.509ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.669ns (11.063%)  route 5.378ns (88.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X6Y100         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.864 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.378     8.242    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.107     8.349 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     8.349    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.188     9.859    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         -9.859    
                         arrival time                           8.349    
  -------------------------------------------------------------------
                         slack                                 -1.509    

Slack (VIOLATED) :        -1.504ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.555ns (9.249%)  route 5.446ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.857 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           5.446     8.303    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.136     9.807    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         -9.807    
                         arrival time                           8.303    
  -------------------------------------------------------------------
                         slack                                 -1.504    

Slack (VIOLATED) :        -1.446ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.566ns (9.462%)  route 5.416ns (90.538%))
  Logic Levels:           0  
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.868 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           5.416     8.284    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y99          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.059     9.730    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         -9.730    
                         arrival time                           8.284    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.398ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.562ns (9.314%)  route 5.472ns (90.686%))
  Logic Levels:           0  
  Clock Path Skew:        7.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524     2.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y101         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.864 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           5.472     8.336    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X8Y98          FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.063     9.734    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           8.336    
  -------------------------------------------------------------------
                         slack                                 -1.398    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        3.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.474ns (13.138%)  route 3.134ns (86.862%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 16.806 - 8.000 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.625     9.498    ipbus/trans/sm/ipb_clk
    SLICE_X14Y75         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.259     9.757 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=61, routed)          0.930    10.687    ipbus/trans/sm/addr_reg[31]_0[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043    10.730 f  ipbus/trans/sm/reg_reg_i_36/O
                         net (fo=110, routed)         0.511    11.241    ipbus/trans/sm/reg_reg
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.043    11.284 r  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=3, routed)           0.226    11.510    slaves/slave0/FSM_onehot_state_reg[3]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043    11.553 r  slaves/slave0/rmw_input[31]_i_1/O
                         net (fo=46, routed)          0.437    11.990    ipbus/trans/sm/ack
    SLICE_X22Y76         LUT4 (Prop_lut4_I2_O)        0.043    12.033 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.245    12.278    ipbus/trans/iface/FSM_onehot_state_reg[1]_0
    SLICE_X22Y76         LUT4 (Prop_lut4_I0_O)        0.043    12.321 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.785    13.106    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X38Y75         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.479    16.806    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X38Y75         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.402    17.209    
                         clock uncertainty           -0.199    17.010    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)       -0.002    17.008    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.204ns (7.053%)  route 2.688ns (92.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 16.824 - 8.000 ) 
    Source Clock Delay      (SCD):    9.513ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.640     9.513    clocks/ipb_clk
    SLICE_X23Y59         FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.204     9.717 r  clocks/rst_ipb_reg/Q
                         net (fo=245, routed)         2.688    12.405    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X24Y88         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.497    16.824    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X24Y88         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.402    17.227    
                         clock uncertainty           -0.199    17.028    
    SLICE_X24Y88         FDRE (Setup_fdre_C_D)       -0.093    16.935    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.204ns (15.528%)  route 1.110ns (84.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 16.814 - 8.000 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.624     9.497    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X26Y78         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.204     9.701 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.110    10.810    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X25Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.487    16.814    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X25Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.402    17.217    
                         clock uncertainty           -0.199    17.018    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)       -0.090    16.928    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.223ns (17.028%)  route 1.087ns (82.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 16.827 - 8.000 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.624     9.497    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X26Y78         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.223     9.720 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.087    10.806    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X20Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.500    16.827    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.402    17.230    
                         clock uncertainty           -0.199    17.031    
    SLICE_X20Y85         FDRE (Setup_fdre_C_D)        0.011    17.042    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.100ns (14.171%)  route 0.606ns (85.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.680     4.141    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X26Y78         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.100     4.241 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.606     4.847    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X20Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.929     4.892    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.428     4.463    
                         clock uncertainty            0.199     4.662    
    SLICE_X20Y85         FDRE (Hold_fdre_C_D)         0.042     4.704    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           4.847    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.091ns (13.751%)  route 0.571ns (86.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.680     4.141    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X26Y78         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.091     4.232 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.571     4.803    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X25Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.915     4.878    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X25Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.428     4.449    
                         clock uncertainty            0.199     4.648    
    SLICE_X25Y76         FDRE (Hold_fdre_C_D)         0.011     4.659    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.659    
                         arrival time                           4.803    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.146ns (18.179%)  route 0.657ns (81.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.682     4.143    ipbus/trans/iface/ipb_clk
    SLICE_X20Y76         FDSE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDSE (Prop_fdse_C_Q)         0.118     4.261 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.186     4.448    ipbus/trans/iface/first
    SLICE_X22Y76         LUT4 (Prop_lut4_I1_O)        0.028     4.476 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.471     4.947    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X38Y75         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.907     4.870    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X38Y75         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.428     4.441    
                         clock uncertainty            0.199     4.640    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.037     4.677    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.091ns (5.548%)  route 1.549ns (94.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.692     4.153    clocks/ipb_clk
    SLICE_X23Y59         FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.091     4.244 r  clocks/rst_ipb_reg/Q
                         net (fo=245, routed)         1.549     5.794    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X24Y88         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.928     4.891    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X24Y88         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.428     4.462    
                         clock uncertainty            0.199     4.661    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.009     4.670    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.670    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  1.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       24.223ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.772ns  (logic 0.223ns (28.878%)  route 0.549ns (71.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70                                      0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X21Y70         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.549     0.772    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X15Y70         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X15Y70         FDCE (Setup_fdce_C_D)       -0.005    24.995    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.266ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.645ns  (logic 0.204ns (31.622%)  route 0.441ns (68.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67                                       0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.645    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X1Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)       -0.089    24.911    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                 24.266    

Slack (MET) :             24.332ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.268%)  route 0.374ns (64.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71                                      0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.578    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X19Y69         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X19Y69         FDCE (Setup_fdce_C_D)       -0.090    24.910    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 24.332    

Slack (MET) :             24.344ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.074%)  route 0.362ns (63.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67                                       0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y67          FDCE (Setup_fdce_C_D)       -0.090    24.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 24.344    

Slack (MET) :             24.394ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.430%)  route 0.373ns (62.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67                                       0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.596    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y67          FDCE (Setup_fdce_C_D)       -0.010    24.990    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.990    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 24.394    

Slack (MET) :             24.414ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.496ns  (logic 0.204ns (41.122%)  route 0.292ns (58.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68                                       0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.292     0.496    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X4Y67          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y67          FDCE (Setup_fdce_C_D)       -0.090    24.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 24.414    

Slack (MET) :             24.426ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.138%)  route 0.280ns (57.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68                                       0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.280     0.484    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X3Y68          FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)       -0.090    24.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 24.426    

Slack (MET) :             24.440ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.721%)  route 0.297ns (59.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70                                      0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X21Y70         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.297     0.501    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X20Y70         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X20Y70         FDCE (Setup_fdce_C_D)       -0.059    24.941    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.941    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 24.440    

Slack (MET) :             24.440ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.518%)  route 0.265ns (56.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71                                      0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.265     0.469    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X19Y72         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X19Y72         FDCE (Setup_fdce_C_D)       -0.091    24.909    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 24.440    

Slack (MET) :             24.444ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.494ns  (logic 0.204ns (41.308%)  route 0.290ns (58.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71                                      0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.290     0.494    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X20Y70         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X20Y70         FDCE (Setup_fdce_C_D)       -0.062    24.938    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.938    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 24.444    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        5.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.502ns  (logic 0.236ns (15.716%)  route 1.266ns (84.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 40.828 - 32.000 ) 
    Source Clock Delay      (SCD):    9.514ns = ( 33.514 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.641    33.514    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.236    33.750 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          1.266    35.015    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X8Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.501    40.828    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X8Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.231    
                         clock uncertainty           -0.199    41.032    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.085    40.947    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.947    
                         arrival time                         -35.015    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.584ns  (logic 0.223ns (14.082%)  route 1.361ns (85.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 40.806 - 32.000 ) 
    Source Clock Delay      (SCD):    9.487ns = ( 33.487 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.614    33.487    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.223    33.710 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          1.361    35.070    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.479    40.806    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.209    
                         clock uncertainty           -0.199    41.010    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.020    41.030    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         41.030    
                         arrival time                         -35.070    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.462ns  (logic 0.204ns (13.957%)  route 1.258ns (86.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 40.806 - 32.000 ) 
    Source Clock Delay      (SCD):    9.487ns = ( 33.487 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.614    33.487    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.204    33.691 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          1.258    34.948    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.479    40.806    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.209    
                         clock uncertainty           -0.199    41.010    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)       -0.055    40.955    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.955    
                         arrival time                         -34.948    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.394ns  (logic 0.204ns (14.634%)  route 1.190ns (85.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 40.813 - 32.000 ) 
    Source Clock Delay      (SCD):    9.487ns = ( 33.487 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.614    33.487    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.204    33.691 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          1.190    34.881    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.486    40.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.216    
                         clock uncertainty           -0.199    41.017    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)       -0.114    40.903    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -34.881    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.439ns  (logic 0.259ns (18.004%)  route 1.180ns (81.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 40.828 - 32.000 ) 
    Source Clock Delay      (SCD):    9.514ns = ( 33.514 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.641    33.514    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.259    33.773 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          1.180    34.952    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.501    40.828    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.231    
                         clock uncertainty           -0.199    41.032    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.031    41.001    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         41.001    
                         arrival time                         -34.952    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.446ns  (logic 0.223ns (15.424%)  route 1.223ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 40.813 - 32.000 ) 
    Source Clock Delay      (SCD):    9.487ns = ( 33.487 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.614    33.487    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.223    33.710 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          1.223    34.932    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.486    40.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.216    
                         clock uncertainty           -0.199    41.017    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)       -0.022    40.995    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                         -34.932    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.399ns  (logic 0.259ns (18.513%)  route 1.140ns (81.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 40.828 - 32.000 ) 
    Source Clock Delay      (SCD):    9.514ns = ( 33.514 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.641    33.514    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.259    33.773 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          1.140    34.913    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.501    40.828    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.231    
                         clock uncertainty           -0.199    41.032    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.022    41.010    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         41.010    
                         arrival time                         -34.913    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.318ns  (logic 0.236ns (17.905%)  route 1.082ns (82.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 40.829 - 32.000 ) 
    Source Clock Delay      (SCD):    9.514ns = ( 33.514 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.641    33.514    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.236    33.750 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          1.082    34.832    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X15Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.502    40.829    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X15Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.232    
                         clock uncertainty           -0.199    41.033    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.099    40.934    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                         -34.832    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.305ns  (logic 0.204ns (15.635%)  route 1.101ns (84.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 40.813 - 32.000 ) 
    Source Clock Delay      (SCD):    9.491ns = ( 33.491 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.618    33.491    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X30Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.204    33.695 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           1.101    34.795    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.486    40.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.402    41.216    
                         clock uncertainty           -0.199    41.017    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)       -0.102    40.915    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.915    
                         arrival time                         -34.795    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.378ns  (logic 0.223ns (16.179%)  route 1.155ns (83.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 40.813 - 32.000 ) 
    Source Clock Delay      (SCD):    9.491ns = ( 33.491 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.618    33.491    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X30Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.223    33.714 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           1.155    34.869    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.486    40.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism              0.402    41.216    
                         clock uncertainty           -0.199    41.017    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)       -0.022    40.995    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                         -34.869    
  -------------------------------------------------------------------
                         slack                                  6.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.118ns (17.159%)  route 0.570ns (82.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.691     4.152    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X14Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.118     4.270 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.570     4.840    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X15Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.931     4.894    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X15Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.428     4.465    
                         clock uncertainty            0.199     4.664    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.039     4.703    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.091ns (13.647%)  route 0.576ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.676     4.137    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X30Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.091     4.228 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.576     4.804    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.914     4.877    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.428     4.448    
                         clock uncertainty            0.199     4.647    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.003     4.650    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.650    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.100ns (14.020%)  route 0.613ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.676     4.137    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X30Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.100     4.237 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.613     4.851    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.914     4.877    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y76         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.428     4.448    
                         clock uncertainty            0.199     4.647    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.040     4.687    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.118ns (15.989%)  route 0.620ns (84.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.693     4.154    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.118     4.272 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          0.620     4.892    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.930     4.893    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.464    
                         clock uncertainty            0.199     4.663    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.040     4.703    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.091ns (12.414%)  route 0.642ns (87.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.672     4.133    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.091     4.224 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          0.642     4.866    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.914     4.877    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.448    
                         clock uncertainty            0.199     4.647    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.000     4.647    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.647    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.118ns (15.353%)  route 0.651ns (84.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.693     4.154    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.118     4.272 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          0.651     4.923    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.930     4.893    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X9Y84          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.464    
                         clock uncertainty            0.199     4.663    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.038     4.701    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           4.923    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.100ns (12.873%)  route 0.677ns (87.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.672     4.133    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.100     4.233 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          0.677     4.910    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.914     4.877    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.448    
                         clock uncertainty            0.199     4.647    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.040     4.687    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.107ns (14.322%)  route 0.640ns (85.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.693     4.154    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X10Y87         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.107     4.261 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          0.640     4.902    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X15Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.931     4.894    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X15Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.465    
                         clock uncertainty            0.199     4.664    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.007     4.671    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.091ns (11.088%)  route 0.730ns (88.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.672     4.133    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.091     4.224 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          0.730     4.954    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.442    
                         clock uncertainty            0.199     4.641    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.027     4.668    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.668    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.100ns (11.473%)  route 0.772ns (88.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.672     4.133    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y73         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.100     4.233 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          0.772     5.005    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X42Y77         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.442    
                         clock uncertainty            0.199     4.641    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.062     4.703    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        4.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.223ns (8.286%)  route 2.468ns (91.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 16.827 - 8.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.701     9.574    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.223     9.797 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         2.468    12.265    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X28Y97         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.500    16.827    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X28Y97         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism              0.635    17.463    
                         clock uncertainty           -0.064    17.398    
    SLICE_X28Y97         FDPE (Recov_fdpe_C_PRE)     -0.178    17.220    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.223ns (8.286%)  route 2.468ns (91.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 16.827 - 8.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.701     9.574    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.223     9.797 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         2.468    12.265    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X28Y97         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.500    16.827    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X28Y97         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism              0.635    17.463    
                         clock uncertainty           -0.064    17.398    
    SLICE_X28Y97         FDPE (Recov_fdpe_C_PRE)     -0.178    17.220    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.266ns (26.821%)  route 0.726ns (73.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y102         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/Q
                         net (fo=1, routed)           0.348     9.915    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y101         LUT2 (Prop_lut2_I1_O)        0.043     9.958 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.378    10.336    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y99          FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/C
                         clock pessimism              0.560    17.395    
                         clock uncertainty           -0.064    17.330    
    SLICE_X9Y99          FDPE (Recov_fdpe_C_PRE)     -0.178    17.152    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.266ns (26.821%)  route 0.726ns (73.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y102         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/Q
                         net (fo=1, routed)           0.348     9.915    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y101         LUT2 (Prop_lut2_I1_O)        0.043     9.958 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.378    10.336    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y99          FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                         clock pessimism              0.560    17.395    
                         clock uncertainty           -0.064    17.330    
    SLICE_X9Y99          FDPE (Recov_fdpe_C_PRE)     -0.178    17.152    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.266ns (26.821%)  route 0.726ns (73.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y102         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2/Q
                         net (fo=1, routed)           0.348     9.915    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y101         LUT2 (Prop_lut2_I1_O)        0.043     9.958 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.378    10.336    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y99          FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                         clock pessimism              0.560    17.395    
                         clock uncertainty           -0.064    17.330    
    SLICE_X9Y99          FDPE (Recov_fdpe_C_PRE)     -0.178    17.152    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.223ns (33.745%)  route 0.438ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.718ns = ( 16.718 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.438    10.177    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X5Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.391    16.718    eth/fifo/m_aclk
    SLICE_X5Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.560    17.279    
                         clock uncertainty           -0.064    17.214    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.212    17.002    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.223ns (33.745%)  route 0.438ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.718ns = ( 16.718 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.438    10.177    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X5Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.391    16.718    eth/fifo/m_aclk
    SLICE_X5Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.560    17.279    
                         clock uncertainty           -0.064    17.214    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.212    17.002    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.839%)  route 0.323ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.323    10.063    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X9Y100         FDCE (Recov_fdce_C_CLR)     -0.212    16.947    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.839%)  route 0.323ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.323    10.063    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X9Y100         FDCE (Recov_fdce_C_CLR)     -0.212    16.947    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.839%)  route 0.323ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.223     9.740 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.323    10.063    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X9Y100         FDCE (Recov_fdce_C_CLR)     -0.212    16.947    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  6.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.753%)  route 0.158ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.158     4.416    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.865     4.828    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                         clock pessimism             -0.529     4.298    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.069     4.229    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.753%)  route 0.158ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.158     4.416    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.865     4.828    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                         clock pessimism             -0.529     4.298    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.069     4.229    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.753%)  route 0.158ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.158     4.416    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.865     4.828    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                         clock pessimism             -0.529     4.298    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.069     4.229    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.753%)  route 0.158ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.158     4.416    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.865     4.828    eth/fifo/m_aclk
    SLICE_X9Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                         clock pessimism             -0.529     4.298    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.069     4.229    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.157ns (39.580%)  route 0.240ns (60.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDPE (Prop_fdpe_C_Q)         0.091     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.067     4.263    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.066     4.329 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.173     4.502    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y99          FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.937     4.900    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/C
                         clock pessimism             -0.529     4.370    
    SLICE_X9Y99          FDPE (Remov_fdpe_C_PRE)     -0.072     4.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
  -------------------------------------------------------------------
                         required time                         -4.298    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.157ns (39.580%)  route 0.240ns (60.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDPE (Prop_fdpe_C_Q)         0.091     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.067     4.263    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.066     4.329 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.173     4.502    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y99          FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.937     4.900    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                         clock pessimism             -0.529     4.370    
    SLICE_X9Y99          FDPE (Remov_fdpe_C_PRE)     -0.072     4.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
  -------------------------------------------------------------------
                         required time                         -4.298    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.157ns (39.580%)  route 0.240ns (60.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X9Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDPE (Prop_fdpe_C_Q)         0.091     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.067     4.263    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.066     4.329 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.173     4.502    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y99          FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.937     4.900    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                         clock pessimism             -0.529     4.370    
    SLICE_X9Y99          FDPE (Remov_fdpe_C_PRE)     -0.072     4.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
  -------------------------------------------------------------------
                         required time                         -4.298    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.045%)  route 0.233ns (69.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.233     4.491    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X5Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.896     4.859    eth/fifo/m_aclk
    SLICE_X5Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism             -0.529     4.329    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.069     4.260    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.491    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.045%)  route 0.233ns (69.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.233     4.491    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X5Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.896     4.859    eth/fifo/m_aclk
    SLICE_X5Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/C
                         clock pessimism             -0.529     4.329    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.069     4.260    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.491    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.468%)  route 0.199ns (66.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.697     4.158    eth/fifo/m_aclk
    SLICE_X9Y99          FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.100     4.258 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.199     4.457    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X6Y99          FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.968     4.931    eth/fifo/m_aclk
    SLICE_X6Y99          FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism             -0.709     4.221    
    SLICE_X6Y99          FDCE (Remov_fdce_C_CLR)     -0.050     4.171    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -4.171    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.653ns,  Total Violation       -0.653ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.159ns (3.340%)  route 4.602ns (96.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 12.105 - 8.000 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.124     1.619 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.877     3.496    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.035     3.531 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           2.725     6.256    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X9Y101         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.644    12.105    eth/fifo/m_aclk
    SLICE_X9Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000    12.105    
                         clock uncertainty           -0.154    11.951    
    SLICE_X9Y101         FDPE (Recov_fdpe_C_PRE)     -0.095    11.856    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.653ns  (arrival time - required time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.214ns (3.374%)  route 6.128ns (96.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.345ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579     2.357    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.178     2.535 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           2.477     5.012    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.036     5.048 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           3.651     8.699    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X9Y101         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X9Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000     9.345    
                         clock uncertainty            0.154     9.499    
    SLICE_X9Y101         FDPE (Remov_fdpe_C_PRE)     -0.147     9.352    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         -9.352    
                         arrival time                           8.699    
  -------------------------------------------------------------------
                         slack                                 -0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       30.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.614ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.787%)  route 0.778ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 40.883 - 32.000 ) 
    Source Clock Delay      (SCD):    9.565ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.692     9.565    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X5Y64          FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.204     9.769 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.228    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.126    10.354 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319    10.673    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X4Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.556    40.883    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.660    41.544    
                         clock uncertainty           -0.079    41.465    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.178    41.287    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 30.614    

Slack (MET) :             30.614ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.787%)  route 0.778ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 40.883 - 32.000 ) 
    Source Clock Delay      (SCD):    9.565ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.692     9.565    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X5Y64          FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.204     9.769 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.228    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.126    10.354 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319    10.673    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X4Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.556    40.883    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.660    41.544    
                         clock uncertainty           -0.079    41.465    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.178    41.287    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 30.614    

Slack (MET) :             30.614ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.787%)  route 0.778ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 40.883 - 32.000 ) 
    Source Clock Delay      (SCD):    9.565ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.692     9.565    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X5Y64          FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.204     9.769 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.228    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.126    10.354 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319    10.673    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X4Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.556    40.883    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.660    41.544    
                         clock uncertainty           -0.079    41.465    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.178    41.287    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 30.614    

Slack (MET) :             30.617ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.236ns (24.945%)  route 0.710ns (75.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 40.829 - 32.000 ) 
    Source Clock Delay      (SCD):    9.565ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.692     9.565    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDPE (Prop_fdpe_C_Q)         0.236     9.801 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.710    10.511    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X17Y62         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.502    40.829    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X17Y62         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.635    41.465    
                         clock uncertainty           -0.079    41.386    
    SLICE_X17Y62         FDPE (Recov_fdpe_C_PRE)     -0.258    41.128    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 30.617    

Slack (MET) :             30.764ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.266ns (27.982%)  route 0.685ns (72.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 40.818 - 32.000 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.624     9.497    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y74         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDPE (Prop_fdpe_C_Q)         0.223     9.720 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.382    10.101    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X20Y74         LUT2 (Prop_lut2_I0_O)        0.043    10.144 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.303    10.447    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y73         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.491    40.818    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.658    41.477    
                         clock uncertainty           -0.079    41.398    
    SLICE_X20Y73         FDPE (Recov_fdpe_C_PRE)     -0.187    41.211    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 30.764    

Slack (MET) :             30.764ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.266ns (27.982%)  route 0.685ns (72.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 40.818 - 32.000 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.624     9.497    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y74         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDPE (Prop_fdpe_C_Q)         0.223     9.720 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.382    10.101    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X20Y74         LUT2 (Prop_lut2_I0_O)        0.043    10.144 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.303    10.447    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y73         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.491    40.818    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.658    41.477    
                         clock uncertainty           -0.079    41.398    
    SLICE_X20Y73         FDPE (Recov_fdpe_C_PRE)     -0.187    41.211    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 30.764    

Slack (MET) :             30.764ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.266ns (27.982%)  route 0.685ns (72.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 40.818 - 32.000 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.624     9.497    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y74         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDPE (Prop_fdpe_C_Q)         0.223     9.720 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.382    10.101    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X20Y74         LUT2 (Prop_lut2_I0_O)        0.043    10.144 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.303    10.447    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y73         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.491    40.818    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.658    41.477    
                         clock uncertainty           -0.079    41.398    
    SLICE_X20Y73         FDPE (Recov_fdpe_C_PRE)     -0.187    41.211    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 30.764    

Slack (MET) :             31.025ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.762%)  route 0.400ns (66.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 40.883 - 32.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.691     9.564    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.204     9.768 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.400    10.168    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.556    40.883    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.658    41.542    
                         clock uncertainty           -0.079    41.463    
    SLICE_X6Y64          FDPE (Recov_fdpe_C_PRE)     -0.270    41.193    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         41.193    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 31.025    

Slack (MET) :             31.025ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.762%)  route 0.400ns (66.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 40.883 - 32.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.691     9.564    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.204     9.768 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.400    10.168    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.556    40.883    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.658    41.542    
                         clock uncertainty           -0.079    41.463    
    SLICE_X6Y64          FDPE (Recov_fdpe_C_PRE)     -0.270    41.193    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         41.193    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 31.025    

Slack (MET) :             31.058ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.762%)  route 0.400ns (66.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 40.883 - 32.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.691     9.564    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.204     9.768 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.400    10.168    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=951, routed)         1.556    40.883    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.658    41.542    
                         clock uncertainty           -0.079    41.463    
    SLICE_X6Y64          FDPE (Recov_fdpe_C_PRE)     -0.237    41.226    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 31.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.682     4.143    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDPE (Prop_fdpe_C_Q)         0.091     4.234 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     4.327    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X21Y74         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.918     4.881    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y74         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.727     4.153    
    SLICE_X21Y74         FDPE (Remov_fdpe_C_PRE)     -0.110     4.043    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.413%)  route 0.151ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDPE (Prop_fdpe_C_Q)         0.107     4.291 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     4.443    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y67          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.959     4.922    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X6Y67          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.727     4.194    
    SLICE_X6Y67          FDPE (Remov_fdpe_C_PRE)     -0.088     4.106    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.106    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.184%)  route 0.183ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.091     4.275 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.183     4.459    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.962     4.925    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.727     4.197    
    SLICE_X6Y64          FDPE (Remov_fdpe_C_PRE)     -0.090     4.107    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.184%)  route 0.183ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.091     4.275 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.183     4.459    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.962     4.925    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.727     4.197    
    SLICE_X6Y64          FDPE (Remov_fdpe_C_PRE)     -0.090     4.107    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.184%)  route 0.183ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.091     4.275 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.183     4.459    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.962     4.925    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.727     4.197    
    SLICE_X6Y64          FDPE (Remov_fdpe_C_PRE)     -0.090     4.107    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.184%)  route 0.183ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y65          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDPE (Prop_fdpe_C_Q)         0.091     4.275 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.183     4.459    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.962     4.925    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.727     4.197    
    SLICE_X6Y64          FDPE (Remov_fdpe_C_PRE)     -0.090     4.107    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.171ns (39.606%)  route 0.261ns (60.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.681     4.142    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X20Y74         FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.107     4.249 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.121     4.370    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X20Y74         LUT2 (Prop_lut2_I1_O)        0.064     4.434 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.140     4.574    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y73         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.919     4.882    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.727     4.154    
    SLICE_X20Y73         FDPE (Remov_fdpe_C_PRE)     -0.052     4.102    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.171ns (39.606%)  route 0.261ns (60.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.681     4.142    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X20Y74         FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.107     4.249 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.121     4.370    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X20Y74         LUT2 (Prop_lut2_I1_O)        0.064     4.434 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.140     4.574    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y73         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.919     4.882    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.727     4.154    
    SLICE_X20Y73         FDPE (Remov_fdpe_C_PRE)     -0.052     4.102    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.171ns (39.606%)  route 0.261ns (60.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.681     4.142    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X20Y74         FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.107     4.249 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.121     4.370    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X20Y74         LUT2 (Prop_lut2_I1_O)        0.064     4.434 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.140     4.574    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y73         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.919     4.882    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y73         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.727     4.154    
    SLICE_X20Y73         FDPE (Remov_fdpe_C_PRE)     -0.052     4.102    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.146ns (32.299%)  route 0.306ns (67.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.723     4.184    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDPE (Prop_fdpe_C_Q)         0.118     4.302 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.161     4.464    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X5Y64          LUT2 (Prop_lut2_I0_O)        0.028     4.492 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.145     4.636    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X4Y64          FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=951, routed)         0.962     4.925    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y64          FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.727     4.197    
    SLICE_X4Y64          FDPE (Remov_fdpe_C_PRE)     -0.072     4.125    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           4.636    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.302ns (14.916%)  route 1.723ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 26.492 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.202     3.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.043     3.305 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.521     3.826    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X45Y53         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.492    26.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y53         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.017    26.509    
                         clock uncertainty           -0.113    26.396    
    SLICE_X45Y53         FDPE (Recov_fdpe_C_PRE)     -0.178    26.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.218    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                 22.393    

Slack (MET) :             22.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.302ns (14.916%)  route 1.723ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 26.492 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.202     3.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.043     3.305 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.521     3.826    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X45Y53         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.492    26.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y53         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.017    26.509    
                         clock uncertainty           -0.113    26.396    
    SLICE_X45Y53         FDPE (Recov_fdpe_C_PRE)     -0.178    26.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         26.218    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                 22.393    

Slack (MET) :             22.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.302ns (13.387%)  route 1.954ns (86.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 26.668 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.202     3.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.043     3.305 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.752     4.057    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X32Y42         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.668    26.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.092    26.760    
                         clock uncertainty           -0.113    26.647    
    SLICE_X32Y42         FDPE (Recov_fdpe_C_PRE)     -0.178    26.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 22.412    

Slack (MET) :             22.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.302ns (13.387%)  route 1.954ns (86.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 26.668 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.202     3.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.043     3.305 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.752     4.057    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X32Y42         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.668    26.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.092    26.760    
                         clock uncertainty           -0.113    26.647    
    SLICE_X32Y42         FDPE (Recov_fdpe_C_PRE)     -0.178    26.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 22.412    

Slack (MET) :             22.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.259ns (16.429%)  route 1.317ns (83.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 26.492 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.317     3.377    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.492    26.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.017    26.509    
                         clock uncertainty           -0.113    26.396    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.154    26.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         26.242    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 22.865    

Slack (MET) :             22.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.259ns (16.429%)  route 1.317ns (83.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 26.492 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.317     3.377    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.492    26.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.017    26.509    
                         clock uncertainty           -0.113    26.396    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.154    26.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         26.242    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 22.865    

Slack (MET) :             23.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.259ns (19.019%)  route 1.103ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 26.664 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.103     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X41Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.664    26.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.092    26.756    
                         clock uncertainty           -0.113    26.643    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.212    26.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         26.431    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 23.269    

Slack (MET) :             23.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.259ns (19.019%)  route 1.103ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 26.664 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.103     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X41Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.664    26.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.092    26.756    
                         clock uncertainty           -0.113    26.643    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.212    26.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.431    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 23.269    

Slack (MET) :             23.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.259ns (19.019%)  route 1.103ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 26.664 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.103     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X41Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.664    26.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.092    26.756    
                         clock uncertainty           -0.113    26.643    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.212    26.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.431    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 23.269    

Slack (MET) :             23.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.259ns (19.019%)  route 1.103ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 26.664 - 25.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.801     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.259     2.060 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.103     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X41Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        1.664    26.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.092    26.756    
                         clock uncertainty           -0.113    26.643    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.212    26.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         26.431    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 23.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.365%)  route 0.136ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.739     0.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDPE (Prop_fdpe_C_Q)         0.100     0.839 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X33Y45         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.999     0.999    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.246     0.753    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.069     0.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.365%)  route 0.136ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.739     0.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDPE (Prop_fdpe_C_Q)         0.100     0.839 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X33Y45         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.999     0.999    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.246     0.753    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.069     0.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.365%)  route 0.136ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.739     0.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDPE (Prop_fdpe_C_Q)         0.100     0.839 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X33Y45         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.999     0.999    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.246     0.753    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.069     0.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.365%)  route 0.136ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.739     0.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDPE (Prop_fdpe_C_Q)         0.100     0.839 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X33Y45         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.999     0.999    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.246     0.753    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.069     0.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.365%)  route 0.136ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.739     0.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDPE (Prop_fdpe_C_Q)         0.100     0.839 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X33Y45         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.999     0.999    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.246     0.753    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.069     0.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.505%)  route 0.153ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.682     0.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.100     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153     0.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.921     0.921    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.225     0.696    
    SLICE_X44Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.505%)  route 0.153ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.682     0.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.100     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153     0.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.921     0.921    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.225     0.696    
    SLICE_X44Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.505%)  route 0.153ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.682     0.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.100     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153     0.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.921     0.921    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.225     0.696    
    SLICE_X44Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.505%)  route 0.153ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.682     0.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.100     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153     0.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.921     0.921    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.225     0.696    
    SLICE_X44Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.505%)  route 0.153ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.682     0.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.100     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153     0.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=3429, routed)        0.921     0.921    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.225     0.696    
    SLICE_X44Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.572ns (13.381%)  route 3.703ns (86.619%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.755     9.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.492    36.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.464    37.448    
                         clock uncertainty           -0.035    37.413    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.212    37.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         37.201    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 28.185    

Slack (MET) :             28.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.572ns (13.381%)  route 3.703ns (86.619%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.755     9.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.492    36.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.464    37.448    
                         clock uncertainty           -0.035    37.413    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.212    37.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         37.201    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 28.185    

Slack (MET) :             28.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.572ns (13.381%)  route 3.703ns (86.619%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.755     9.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.492    36.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.464    37.448    
                         clock uncertainty           -0.035    37.413    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.212    37.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         37.201    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 28.185    

Slack (MET) :             28.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.572ns (13.381%)  route 3.703ns (86.619%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.755     9.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y55         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.492    36.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.464    37.448    
                         clock uncertainty           -0.035    37.413    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.212    37.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         37.201    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 28.185    

Slack (MET) :             28.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.572ns (13.657%)  route 3.616ns (86.343%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.669     8.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.491    36.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.464    37.447    
                         clock uncertainty           -0.035    37.412    
    SLICE_X43Y56         FDCE (Recov_fdce_C_CLR)     -0.212    37.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 28.270    

Slack (MET) :             28.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.572ns (13.657%)  route 3.616ns (86.343%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.669     8.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.491    36.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.464    37.447    
                         clock uncertainty           -0.035    37.412    
    SLICE_X43Y56         FDCE (Recov_fdce_C_CLR)     -0.212    37.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 28.270    

Slack (MET) :             28.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.572ns (13.657%)  route 3.616ns (86.343%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.669     8.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.491    36.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.464    37.447    
                         clock uncertainty           -0.035    37.412    
    SLICE_X43Y56         FDCE (Recov_fdce_C_CLR)     -0.212    37.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 28.270    

Slack (MET) :             28.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.572ns (13.657%)  route 3.616ns (86.343%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.669     8.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.491    36.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.464    37.447    
                         clock uncertainty           -0.035    37.412    
    SLICE_X43Y56         FDCE (Recov_fdce_C_CLR)     -0.212    37.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 28.270    

Slack (MET) :             28.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.572ns (13.657%)  route 3.616ns (86.343%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.669     8.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.491    36.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.464    37.447    
                         clock uncertainty           -0.035    37.412    
    SLICE_X43Y56         FDCE (Recov_fdce_C_CLR)     -0.212    37.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 28.270    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.572ns (12.807%)  route 3.894ns (87.193%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.802     4.741    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y42         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.259     5.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.439     5.439    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.482 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.562     6.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.043     6.086 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.654     6.740    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.043     6.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.820     7.603    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.052     7.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.474     8.129    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.132     8.261 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.946     9.207    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X31Y42         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.669    37.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X31Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X31Y42         FDPE (Recov_fdpe_C_PRE)     -0.178    37.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         37.487    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 28.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.303%)  route 0.111ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.111     2.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X31Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X31Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X31Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.303%)  route 0.111ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.111     2.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X31Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X31Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X31Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.303%)  route 0.111ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.111     2.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X31Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X31Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X31Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.838%)  route 0.113ns (53.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X30Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.838%)  route 0.113ns (53.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X30Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.838%)  route 0.113ns (53.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X30Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.838%)  route 0.113ns (53.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y44         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y44         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X30Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.303%)  route 0.111ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.111     2.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X31Y44         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.514     2.292    
    SLICE_X31Y44         FDPE (Remov_fdpe_C_PRE)     -0.072     2.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.136%)  route 0.143ns (58.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X28Y44         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X28Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.514     2.292    
    SLICE_X28Y44         FDPE (Remov_fdpe_C_PRE)     -0.072     2.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.136%)  route 0.143ns (58.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.740     2.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X30Y43         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.378 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X28Y44         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.001     2.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X28Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.514     2.292    
    SLICE_X28Y44         FDPE (Remov_fdpe_C_PRE)     -0.072     2.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.188ns,  Total Violation       -0.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.926ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.223ns (38.216%)  route 0.361ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        -7.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.301 - 8.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.701     9.574    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.223     9.797 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.361    10.157    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X0Y100         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.523    10.301    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y100         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000    10.301    
                         clock uncertainty           -0.154    10.147    
    SLICE_X0Y100         FDPE (Recov_fdpe_C_PRE)     -0.178     9.969    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.223ns (38.216%)  route 0.361ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        -7.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.301 - 8.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2785, routed)        1.701     9.574    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.223     9.797 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.361    10.157    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X0Y100         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.523    10.301    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y100         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000    10.301    
                         clock uncertainty           -0.154    10.147    
    SLICE_X0Y100         FDPE (Recov_fdpe_C_PRE)     -0.178     9.969    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 -0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.648%)  route 0.181ns (64.352%))
  Logic Levels:           0  
  Clock Path Skew:        -2.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.729     4.190    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     4.290 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.181     4.471    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X0Y100         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.313     1.463    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y100         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.154     1.617    
    SLICE_X0Y100         FDPE (Remov_fdpe_C_PRE)     -0.072     1.545    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.648%)  route 0.181ns (64.352%))
  Logic Levels:           0  
  Clock Path Skew:        -2.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2785, routed)        0.729     4.190    clocks/clk125
    SLICE_X1Y98          FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     4.290 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.181     4.471    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X0Y100         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.313     1.463    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y100         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.154     1.617    
    SLICE_X0Y100         FDPE (Remov_fdpe_C_PRE)     -0.072     1.545    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.926    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.266ns (7.549%)  route 3.258ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.223     2.855 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           2.930     5.785    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.043     5.828 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.328     6.156    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X11Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X11Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
                         clock pessimism              0.250    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X11Y101        FDPE (Recov_fdpe_C_PRE)     -0.178    10.394    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.266ns (7.549%)  route 3.258ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.223     2.855 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           2.930     5.785    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.043     5.828 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.328     6.156    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X11Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X11Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                         clock pessimism              0.250    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X11Y101        FDPE (Recov_fdpe_C_PRE)     -0.178    10.394    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.266ns (7.549%)  route 3.258ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.223     2.855 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           2.930     5.785    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.043     5.828 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.328     6.156    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X11Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X11Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/C
                         clock pessimism              0.250    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X11Y101        FDPE (Recov_fdpe_C_PRE)     -0.178    10.394    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.266ns (7.549%)  route 3.258ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.223     2.855 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           2.930     5.785    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.043     5.828 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.328     6.156    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X10Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/C
                         clock pessimism              0.250    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X10Y101        FDCE (Recov_fdce_C_CLR)     -0.154    10.418    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.266ns (7.549%)  route 3.258ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/rx_clk
    SLICE_X11Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.223     2.855 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           2.930     5.785    eth/fifo/s_aresetn
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.043     5.828 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.328     6.156    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X10Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                         clock pessimism              0.250    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X10Y101        FDPE (Recov_fdpe_C_PRE)     -0.154    10.418    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.359ns (28.060%)  route 0.920ns (71.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 10.355 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/fifo/s_aclk
    SLICE_X10Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDPE (Prop_fdpe_C_Q)         0.236     2.868 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.448     3.316    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X10Y102        LUT2 (Prop_lut2_I0_O)        0.123     3.439 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.473     3.912    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y102         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.577    10.355    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                         clock pessimism              0.215    10.570    
                         clock uncertainty           -0.035    10.535    
    SLICE_X8Y102         FDPE (Recov_fdpe_C_PRE)     -0.187    10.348    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.359ns (28.060%)  route 0.920ns (71.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 10.355 - 8.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.639     2.632    eth/fifo/s_aclk
    SLICE_X10Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDPE (Prop_fdpe_C_Q)         0.236     2.868 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.448     3.316    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X10Y102        LUT2 (Prop_lut2_I0_O)        0.123     3.439 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.473     3.912    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y102         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.577    10.355    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                         clock pessimism              0.215    10.570    
                         clock uncertainty           -0.035    10.535    
    SLICE_X8Y102         FDPE (Recov_fdpe_C_PRE)     -0.187    10.348    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.259ns (32.012%)  route 0.550ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 10.302 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.637     2.630    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.259     2.889 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.550     3.439    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X4Y101         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524    10.302    eth/fifo/s_aclk
    SLICE_X4Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/C
                         clock pessimism              0.215    10.517    
                         clock uncertainty           -0.035    10.482    
    SLICE_X4Y101         FDPE (Recov_fdpe_C_PRE)     -0.178    10.304    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.259ns (32.095%)  route 0.548ns (67.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 10.302 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.637     2.630    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.259     2.889 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.548     3.437    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X5Y101         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524    10.302    eth/fifo/s_aclk
    SLICE_X5Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/C
                         clock pessimism              0.215    10.517    
                         clock uncertainty           -0.035    10.482    
    SLICE_X5Y101         FDPE (Recov_fdpe_C_PRE)     -0.178    10.304    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.259ns (36.814%)  route 0.445ns (63.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 10.302 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.637     2.630    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.259     2.889 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.445     3.334    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X7Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.524    10.302    eth/fifo/s_aclk
    SLICE_X7Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/C
                         clock pessimism              0.215    10.517    
                         clock uncertainty           -0.035    10.482    
    SLICE_X7Y100         FDCE (Recov_fdce_C_CLR)     -0.212    10.270    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                  6.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.773%)  route 0.146ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.146     1.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism             -0.227     1.266    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.216    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.773%)  route 0.146ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.146     1.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/C
                         clock pessimism             -0.227     1.266    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.216    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.773%)  route 0.146ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.146     1.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/C
                         clock pessimism             -0.227     1.266    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.216    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.773%)  route 0.146ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.146     1.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/C
                         clock pessimism             -0.227     1.266    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.216    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.773%)  route 0.146ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.146     1.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y100         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y100         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/C
                         clock pessimism             -0.227     1.266    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.216    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.759%)  route 0.157ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.307     1.254    eth/fifo/s_aclk
    SLICE_X11Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDPE (Prop_fdpe_C_Q)         0.091     1.345 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/Q
                         net (fo=2, routed)           0.157     1.502    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X8Y101         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X8Y101         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/C
                         clock pessimism             -0.203     1.290    
    SLICE_X8Y101         FDPE (Remov_fdpe_C_PRE)     -0.090     1.200    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.574%)  route 0.196ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.196     1.566    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.050     1.242    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.574%)  route 0.196ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.196     1.566    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.050     1.242    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.574%)  route 0.196ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.196     1.566    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.050     1.242    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.574%)  route 0.196ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X8Y102         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.118     1.370 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.196     1.566    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/s_aclk
    SLICE_X10Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/C
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.050     1.242    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.043ns (53.197%)  route 0.918ns (46.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.451     6.881    clocks/clkdiv/clear
    SLICE_X27Y74         FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.043ns (53.197%)  route 0.918ns (46.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.451     6.881    clocks/clkdiv/clear
    SLICE_X27Y74         FDCE                                         f  clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.043ns (53.197%)  route 0.918ns (46.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.451     6.881    clocks/clkdiv/clear
    SLICE_X27Y74         FDCE                                         f  clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.043ns (53.197%)  route 0.918ns (46.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.451     6.881    clocks/clkdiv/clear
    SLICE_X27Y74         FDCE                                         f  clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.043ns (53.547%)  route 0.905ns (46.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.439     6.868    clocks/clkdiv/clear
    SLICE_X27Y75         FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.043ns (53.547%)  route 0.905ns (46.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.439     6.868    clocks/clkdiv/clear
    SLICE_X27Y75         FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.043ns (53.547%)  route 0.905ns (46.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.439     6.868    clocks/clkdiv/clear
    SLICE_X27Y75         FDCE                                         f  clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.043ns (53.547%)  route 0.905ns (46.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 9.545 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.439     6.868    clocks/clkdiv/clear
    SLICE_X27Y75         FDCE                                         f  clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.486     9.545    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y75         FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.328     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.212     9.626    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 1.043ns (55.508%)  route 0.836ns (44.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.370     6.800    clocks/clkdiv/clear
    SLICE_X27Y73         FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.487     9.546    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.328     9.875    
                         clock uncertainty           -0.035     9.839    
    SLICE_X27Y73         FDCE (Recov_fdce_C_CLR)     -0.212     9.627    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 1.043ns (55.508%)  route 0.836ns (44.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.623     4.921    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.921 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.466     6.387    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.430 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.370     6.800    clocks/clkdiv/clear
    SLICE_X27Y73         FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.487     9.546    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.328     9.875    
                         clock uncertainty           -0.035     9.839    
    SLICE_X27Y73         FDCE (Recov_fdce_C_CLR)     -0.212     9.627    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.426ns (49.120%)  route 0.441ns (50.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.155     3.045    clocks/clkdiv/clear
    SLICE_X27Y77         FDCE                                         f  clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.917     2.571    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y77         FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.364     2.206    
    SLICE_X27Y77         FDCE (Remov_fdce_C_CLR)     -0.069     2.137    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.695%)  route 0.449ns (51.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     3.052    clocks/clkdiv/clear
    SLICE_X27Y76         FDCE                                         f  clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y76         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.695%)  route 0.449ns (51.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     3.052    clocks/clkdiv/clear
    SLICE_X27Y76         FDCE                                         f  clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y76         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.695%)  route 0.449ns (51.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     3.052    clocks/clkdiv/clear
    SLICE_X27Y76         FDCE                                         f  clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y76         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.695%)  route 0.449ns (51.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     3.052    clocks/clkdiv/clear
    SLICE_X27Y76         FDCE                                         f  clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y76         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y76         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.426ns (47.438%)  route 0.472ns (52.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.186     3.075    clocks/clkdiv/clear
    SLICE_X27Y73         FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y73         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.426ns (47.438%)  route 0.472ns (52.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.186     3.075    clocks/clkdiv/clear
    SLICE_X27Y73         FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y73         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.426ns (47.438%)  route 0.472ns (52.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.186     3.075    clocks/clkdiv/clear
    SLICE_X27Y73         FDCE                                         f  clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y73         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.426ns (47.438%)  route 0.472ns (52.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.186     3.075    clocks/clkdiv/clear
    SLICE_X27Y73         FDCE                                         f  clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.915     2.569    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y73         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.364     2.204    
    SLICE_X27Y73         FDCE (Remov_fdce_C_CLR)     -0.069     2.135    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.426ns (45.337%)  route 0.514ns (54.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.680     2.177    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y74         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.575 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.286     2.862    clocks/clkdiv/rst_b
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.028     2.890 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.227     3.117    clocks/clkdiv/clear
    SLICE_X27Y74         FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.914     2.568    clocks/clkdiv/clk200_BUFG
    SLICE_X27Y74         FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.364     2.203    
    SLICE_X27Y74         FDCE (Remov_fdce_C_CLR)     -0.069     2.134    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.983    





