

================================================================
== Vitis HLS Report for 'set_tile_broadcast_Pipeline_copy_tile_loop'
================================================================
* Date:           Mon Sep  1 19:26:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  60.000 ns|  60.000 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_tile_loop  |       13|       13|        10|          1|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%used = alloca i32 1"   --->   Operation 14 'alloca' 'used' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%seen_y = alloca i32 1"   --->   Operation 15 'alloca' 'seen_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%seen_y_1 = alloca i32 1"   --->   Operation 16 'alloca' 'seen_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%seen_y_2 = alloca i32 1"   --->   Operation 17 'alloca' 'seen_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%seen_y_3 = alloca i32 1"   --->   Operation 18 'alloca' 'seen_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%seen_v = alloca i32 1"   --->   Operation 19 'alloca' 'seen_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%seen_v_4 = alloca i32 1"   --->   Operation 20 'alloca' 'seen_v_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%seen_v_5 = alloca i32 1"   --->   Operation 21 'alloca' 'seen_v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%seen_v_6 = alloca i32 1"   --->   Operation 22 'alloca' 'seen_v_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tile_y = alloca i32 1"   --->   Operation 23 'alloca' 'tile_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tile_value = alloca i32 1"   --->   Operation 24 'alloca' 'tile_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_14, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx"   --->   Operation 27 'read' 'col_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val"   --->   Operation 28 'read' 'a_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 29 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pointer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pointer"   --->   Operation 30 'read' 'pointer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%seen_v_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_reload"   --->   Operation 31 'read' 'seen_v_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%seen_v_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_1_reload"   --->   Operation 32 'read' 'seen_v_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%seen_v_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_2_reload"   --->   Operation 33 'read' 'seen_v_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%seen_v_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_3_reload"   --->   Operation 34 'read' 'seen_v_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_3_reload_read, i1 %seen_v_6"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_2_reload_read, i1 %seen_v_5"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_1_reload_read, i1 %seen_v_4"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_reload_read, i1 %seen_v"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %used"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [src/spmm_device_fpga.cpp:59]   --->   Operation 42 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.49ns)   --->   "%icmp_ln57 = icmp_eq  i3 %i_4, i3 4" [src/spmm_device_fpga.cpp:57]   --->   Operation 43 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.57ns)   --->   "%add_ln57 = add i3 %i_4, i3 1" [src/spmm_device_fpga.cpp:57]   --->   Operation 44 'add' 'add_ln57' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body4.split, void %VITIS_LOOP_94_1.exitStub" [src/spmm_device_fpga.cpp:57]   --->   Operation 45 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i3 %i_4" [src/spmm_device_fpga.cpp:59]   --->   Operation 46 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i2 %trunc_ln59" [src/spmm_device_fpga.cpp:59]   --->   Operation 47 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.88ns)   --->   "%idx = add i32 %zext_ln59, i32 %pointer_read" [src/spmm_device_fpga.cpp:59]   --->   Operation 48 'add' 'idx' <Predicate = (!icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp_ult  i32 %idx, i32 %nnz_read" [src/spmm_device_fpga.cpp:60]   --->   Operation 49 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc38, void %for.body14" [src/spmm_device_fpga.cpp:60]   --->   Operation 50 'br' 'br_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %idx, i2 0" [src/spmm_device_fpga.cpp:62]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:62]   --->   Operation 52 'zext' 'zext_ln62' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln62 = add i64 %zext_ln62, i64 %a_val_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 53 'add' 'add_ln62' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/spmm_device_fpga.cpp:62]   --->   Operation 54 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln2" [src/spmm_device_fpga.cpp:62]   --->   Operation 55 'sext' 'sext_ln62' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln62" [src/spmm_device_fpga.cpp:62]   --->   Operation 56 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln63 = add i64 %zext_ln62, i64 %col_idx_read" [src/spmm_device_fpga.cpp:63]   --->   Operation 57 'add' 'add_ln63' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63, i32 2, i32 63" [src/spmm_device_fpga.cpp:63]   --->   Operation 58 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i62 %trunc_ln3" [src/spmm_device_fpga.cpp:63]   --->   Operation 59 'sext' 'sext_ln63' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln63" [src/spmm_device_fpga.cpp:63]   --->   Operation 60 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln57 = store i3 %add_ln57, i3 %i" [src/spmm_device_fpga.cpp:57]   --->   Operation 61 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 62 [7/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 62 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 63 [7/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 63 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 64 [6/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 64 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [6/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 65 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 66 [5/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 66 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [5/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 67 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 68 [4/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 68 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [4/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 69 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 70 [3/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 70 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 71 [3/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 71 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 72 [2/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 72 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 73 [2/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 73 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 74 [1/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 74 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 75 [1/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 75 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 76 [1/1] (2.92ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr" [src/spmm_device_fpga.cpp:62]   --->   Operation 76 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%v = bitcast i32 %gmem2_addr_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 77 'bitcast' 'v' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (2.92ns)   --->   "%y = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [src/spmm_device_fpga.cpp:63]   --->   Operation 78 'read' 'y' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %v, i32 %tile_value" [src/spmm_device_fpga.cpp:81]   --->   Operation 79 'store' 'store_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %y, i32 %tile_y" [src/spmm_device_fpga.cpp:81]   --->   Operation 80 'store' 'store_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%used_2 = load i32 %used" [src/spmm_device_fpga.cpp:82]   --->   Operation 81 'load' 'used_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%seen_y_4 = load i32 %seen_y"   --->   Operation 82 'load' 'seen_y_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%seen_y_5 = load i32 %seen_y_1"   --->   Operation 83 'load' 'seen_y_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%seen_y_6 = load i32 %seen_y_2"   --->   Operation 84 'load' 'seen_y_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%seen_y_7 = load i32 %seen_y_3"   --->   Operation 85 'load' 'seen_y_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%seen_v_7 = load i1 %seen_v"   --->   Operation 86 'load' 'seen_v_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%seen_v_8 = load i1 %seen_v_4"   --->   Operation 87 'load' 'seen_v_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%seen_v_9 = load i1 %seen_v_5"   --->   Operation 88 'load' 'seen_v_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%seen_v_10 = load i1 %seen_v_6"   --->   Operation 89 'load' 'seen_v_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i3 %i_4" [src/spmm_device_fpga.cpp:57]   --->   Operation 91 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [src/spmm_device_fpga.cpp:58]   --->   Operation 92 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/spmm_device_fpga.cpp:38]   --->   Operation 93 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i32 %seen_y_4, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 94 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%dup = and i1 %seen_v_7, i1 %icmp_ln71" [src/spmm_device_fpga.cpp:71]   --->   Operation 95 'and' 'dup' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln71_1 = icmp_eq  i32 %seen_y_5, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 96 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln71 = and i1 %seen_v_8, i1 %icmp_ln71_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 97 'and' 'and_ln71' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln71_2 = icmp_eq  i32 %seen_y_6, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 98 'icmp' 'icmp_ln71_2' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln71_1 = and i1 %seen_v_9, i1 %icmp_ln71_2" [src/spmm_device_fpga.cpp:71]   --->   Operation 99 'and' 'and_ln71_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.85ns)   --->   "%icmp_ln71_3 = icmp_eq  i32 %seen_y_7, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 100 'icmp' 'icmp_ln71_3' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%and_ln71_2 = and i1 %seen_v_10, i1 %icmp_ln71_3" [src/spmm_device_fpga.cpp:71]   --->   Operation 101 'and' 'and_ln71_2' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln71 = or i1 %and_ln71, i1 %and_ln71_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 102 'or' 'or_ln71' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%or_ln71_1 = or i1 %dup, i1 %and_ln71_2" [src/spmm_device_fpga.cpp:71]   --->   Operation 103 'or' 'or_ln71_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%dup_1 = or i1 %or_ln71_1, i1 %or_ln71" [src/spmm_device_fpga.cpp:71]   --->   Operation 104 'or' 'dup_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%xor_ln81 = xor i1 %dup_1, i1 1" [src/spmm_device_fpga.cpp:81]   --->   Operation 105 'xor' 'xor_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %used_2, i32 2, i32 31" [src/spmm_device_fpga.cpp:81]   --->   Operation 106 'partselect' 'tmp' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.83ns)   --->   "%icmp_ln81 = icmp_slt  i30 %tmp, i30 1" [src/spmm_device_fpga.cpp:81]   --->   Operation 107 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81 = and i1 %icmp_ln81, i1 %xor_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 108 'and' 'and_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln81 = br i1 %and_ln81, void %for.inc38, void %if.then26_ifconv" [src/spmm_device_fpga.cpp:81]   --->   Operation 109 'br' 'br_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.38>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %used_2" [src/spmm_device_fpga.cpp:82]   --->   Operation 110 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.34ns)   --->   "%icmp_ln82 = icmp_eq  i2 %trunc_ln82, i2 0" [src/spmm_device_fpga.cpp:82]   --->   Operation 111 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.22ns)   --->   "%seen_y_9 = select i1 %icmp_ln82, i32 %y, i32 %seen_y_4" [src/spmm_device_fpga.cpp:82]   --->   Operation 112 'select' 'seen_y_9' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.34ns)   --->   "%icmp_ln82_1 = icmp_eq  i2 %trunc_ln82, i2 1" [src/spmm_device_fpga.cpp:82]   --->   Operation 113 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.22ns)   --->   "%seen_y_10 = select i1 %icmp_ln82_1, i32 %y, i32 %seen_y_5" [src/spmm_device_fpga.cpp:82]   --->   Operation 114 'select' 'seen_y_10' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.34ns)   --->   "%icmp_ln82_2 = icmp_eq  i2 %trunc_ln82, i2 2" [src/spmm_device_fpga.cpp:82]   --->   Operation 115 'icmp' 'icmp_ln82_2' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.22ns)   --->   "%seen_y_11 = select i1 %icmp_ln82_2, i32 %y, i32 %seen_y_6" [src/spmm_device_fpga.cpp:82]   --->   Operation 116 'select' 'seen_y_11' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1)   --->   "%or_ln82 = or i1 %icmp_ln82_2, i1 %icmp_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 117 'or' 'or_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1 = or i1 %or_ln82, i1 %icmp_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 118 'or' 'or_ln82_1' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.22ns)   --->   "%seen_y_12 = select i1 %or_ln82_1, i32 %seen_y_7, i32 %y" [src/spmm_device_fpga.cpp:82]   --->   Operation 119 'select' 'seen_y_12' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node seen_v_14)   --->   "%xor_ln82 = xor i1 %or_ln82_1, i1 1" [src/spmm_device_fpga.cpp:82]   --->   Operation 120 'xor' 'xor_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%seen_v_14 = or i1 %seen_v_10, i1 %xor_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 121 'or' 'seen_v_14' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.12ns)   --->   "%seen_v_13 = or i1 %icmp_ln82_2, i1 %seen_v_9" [src/spmm_device_fpga.cpp:82]   --->   Operation 122 'or' 'seen_v_13' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.12ns)   --->   "%seen_v_12 = or i1 %icmp_ln82_1, i1 %seen_v_8" [src/spmm_device_fpga.cpp:82]   --->   Operation 123 'or' 'seen_v_12' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.12ns)   --->   "%seen_v_11 = or i1 %icmp_ln82, i1 %seen_v_7" [src/spmm_device_fpga.cpp:82]   --->   Operation 124 'or' 'seen_v_11' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.88ns)   --->   "%used_3 = add i32 %used_2, i32 1" [src/spmm_device_fpga.cpp:84]   --->   Operation 125 'add' 'used_3' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_14, i1 %seen_v_6" [src/spmm_device_fpga.cpp:85]   --->   Operation 126 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_13, i1 %seen_v_5" [src/spmm_device_fpga.cpp:85]   --->   Operation 127 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_12, i1 %seen_v_4" [src/spmm_device_fpga.cpp:85]   --->   Operation 128 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_11, i1 %seen_v" [src/spmm_device_fpga.cpp:85]   --->   Operation 129 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_12, i32 %seen_y_3" [src/spmm_device_fpga.cpp:85]   --->   Operation 130 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_11, i32 %seen_y_2" [src/spmm_device_fpga.cpp:85]   --->   Operation 131 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_10, i32 %seen_y_1" [src/spmm_device_fpga.cpp:85]   --->   Operation 132 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_9, i32 %seen_y" [src/spmm_device_fpga.cpp:85]   --->   Operation 133 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln85 = store i32 %used_3, i32 %used" [src/spmm_device_fpga.cpp:85]   --->   Operation 134 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln85 = br void %for.inc38" [src/spmm_device_fpga.cpp:85]   --->   Operation 135 'br' 'br_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tile_ref = phi i1 %dup_1, void %if.then26_ifconv, i1 1, void %for.body4.split, i1 %dup_1, void %for.body14"   --->   Operation 136 'phi' 'tile_ref' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tile_y_2 = load i32 %tile_y" [src/spmm_device_fpga.cpp:90]   --->   Operation 137 'load' 'tile_y_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tile_value_2 = load i32 %tile_value" [src/spmm_device_fpga.cpp:90]   --->   Operation 138 'load' 'tile_value_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%pkt_v_value_addr = getelementptr i32 %pkt_v_value, i64 0, i64 %zext_ln57" [src/spmm_device_fpga.cpp:90]   --->   Operation 139 'getelementptr' 'pkt_v_value_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%pkt_v_y_addr = getelementptr i32 %pkt_v_y, i64 0, i64 %zext_ln57" [src/spmm_device_fpga.cpp:90]   --->   Operation 140 'getelementptr' 'pkt_v_y_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln90 = store i32 %tile_value_2, i2 %pkt_v_value_addr" [src/spmm_device_fpga.cpp:90]   --->   Operation 141 'store' 'store_ln90' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 142 [1/1] (0.69ns)   --->   "%store_ln90 = store i32 %tile_y_2, i2 %pkt_v_y_addr" [src/spmm_device_fpga.cpp:90]   --->   Operation 142 'store' 'store_ln90' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%pkt_ref_addr = getelementptr i1 %pkt_ref, i64 0, i64 %zext_ln57" [src/spmm_device_fpga.cpp:91]   --->   Operation 143 'getelementptr' 'pkt_ref_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.63ns)   --->   "%store_ln91 = store i1 %tile_ref, i2 %pkt_ref_addr" [src/spmm_device_fpga.cpp:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = (!icmp_ln57)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.body4" [src/spmm_device_fpga.cpp:57]   --->   Operation 145 'br' 'br_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.13ns
The critical path consists of the following:
	'alloca' operation ('i') [14]  (0 ns)
	'load' operation ('i', src/spmm_device_fpga.cpp:59) on local variable 'i' [44]  (0 ns)
	'add' operation ('idx', src/spmm_device_fpga.cpp:59) [64]  (0.88 ns)
	'icmp' operation ('icmp_ln60', src/spmm_device_fpga.cpp:60) [65]  (0.859 ns)
	multiplexor before 'phi' operation ('dup') with incoming values : ('dup', src/spmm_device_fpga.cpp:71) [129]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [74]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read', src/spmm_device_fpga.cpp:62) on port 'gmem2' (src/spmm_device_fpga.cpp:62) [75]  (2.92 ns)

 <State 10>: 2.25ns
The critical path consists of the following:
	'load' operation ('seen_y') on local variable 'seen_y' [47]  (0 ns)
	'icmp' operation ('icmp_ln71_1', src/spmm_device_fpga.cpp:71) [85]  (0.859 ns)
	'and' operation ('and_ln71', src/spmm_device_fpga.cpp:71) [86]  (0 ns)
	'or' operation ('or_ln71', src/spmm_device_fpga.cpp:71) [91]  (0.122 ns)
	'or' operation ('dup', src/spmm_device_fpga.cpp:71) [93]  (0.122 ns)
	'xor' operation ('xor_ln81', src/spmm_device_fpga.cpp:81) [94]  (0 ns)
	'and' operation ('and_ln81', src/spmm_device_fpga.cpp:81) [97]  (0.122 ns)
	multiplexor before 'phi' operation ('dup') with incoming values : ('dup', src/spmm_device_fpga.cpp:71) [129]  (0.387 ns)
	'phi' operation ('dup') with incoming values : ('dup', src/spmm_device_fpga.cpp:71) [129]  (0 ns)
	'store' operation ('store_ln91', src/spmm_device_fpga.cpp:91) of variable 'dup' on array 'pkt_ref' [137]  (0.639 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
