   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"xmc4_scu.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c"
  19              		.section	.text.XMC_SCU_CLOCK_GetUsbClockSource,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	XMC_SCU_CLOCK_GetUsbClockSource:
  26              	.LFB129:
  27              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @file xmc4_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-06-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Initial version
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-11-30:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *      
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-03-09:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-04-15:
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-05-19:
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-14:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-15:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @endcond 
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC4_SCU_H
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HEADER FILES
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #include "xmc_common.h"
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup SCU
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * MACROS
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * ENUMS
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU40)
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)  
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)  
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock Control Register. 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                              as the source for P-Di
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             the source for external
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            sequence. */
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            address 0. */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             address 1. */
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  state.
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Define status of external hibernate control  
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Hibernate domain event status
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   */
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects hibernate mode
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC input selection
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC status
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DATA STRUCTURES
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Low power modes
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API PROTOTYPES
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifdef __cplusplus
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** extern "C" {
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a DTSCON register.
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset is considered as a signed value.
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                           \b Range: \n 
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The temperature measured in C is given by (RESULT - 605) / 2.05 [C]
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \a NMIREQEN register.
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is in reset state.\n
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * has been enabled.\n
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
  28              		.loc 2 1708 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
  40              		.loc 2 1709 45
  41 0004 044B     		ldr	r3, .L3
  42 0006 9B69     		ldr	r3, [r3, #24]
  43              		.loc 2 1709 10
  44 0008 03F48033 		and	r3, r3, #65536
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
  45              		.loc 2 1710 1
  46 000c 1846     		mov	r0, r3
  47 000e BD46     		mov	sp, r7
  48              	.LCFI2:
  49              		.cfi_def_cfa_register 13
  50              		@ sp needed
  51 0010 5DF8047B 		ldr	r7, [sp], #4
  52              	.LCFI3:
  53              		.cfi_restore 7
  54              		.cfi_def_cfa_offset 0
  55 0014 7047     		bx	lr
  56              	.L4:
  57 0016 00BF     		.align	2
  58              	.L3:
  59 0018 00460050 		.word	1342195200
  60              		.cfi_endproc
  61              	.LFE129:
  63              		.section	.text.XMC_SCU_CLOCK_GetWdtClockSource,"ax",%progbits
  64              		.align	1
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	XMC_SCU_CLOCK_GetWdtClockSource:
  70              	.LFB130:
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the clock source selected.
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
  71              		.loc 2 1749 1
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 1, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76 0000 80B4     		push	{r7}
  77              	.LCFI4:
  78              		.cfi_def_cfa_offset 4
  79              		.cfi_offset 7, -4
  80 0002 00AF     		add	r7, sp, #0
  81              	.LCFI5:
  82              		.cfi_def_cfa_register 7
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
  83              		.loc 2 1750 45
  84 0004 044B     		ldr	r3, .L7
  85 0006 5B6A     		ldr	r3, [r3, #36]
  86              		.loc 2 1750 10
  87 0008 03F44033 		and	r3, r3, #196608
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
  88              		.loc 2 1751 1
  89 000c 1846     		mov	r0, r3
  90 000e BD46     		mov	sp, r7
  91              	.LCFI6:
  92              		.cfi_def_cfa_register 13
  93              		@ sp needed
  94 0010 5DF8047B 		ldr	r7, [sp], #4
  95              	.LCFI7:
  96              		.cfi_restore 7
  97              		.cfi_def_cfa_offset 0
  98 0014 7047     		bx	lr
  99              	.L8:
 100 0016 00BF     		.align	2
 101              	.L7:
 102 0018 00460050 		.word	1342195200
 103              		.cfi_endproc
 104              	.LFE130:
 106              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockSource,"ax",%progbits
 107              		.align	1
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	XMC_SCU_CLOCK_GetExternalOutputClockSource:
 113              	.LFB133:
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 114              		.loc 2 1878 1
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119 0000 80B4     		push	{r7}
 120              	.LCFI8:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 7, -4
 123 0002 00AF     		add	r7, sp, #0
 124              	.LCFI9:
 125              		.cfi_def_cfa_register 7
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 126              		.loc 2 1879 48
 127 0004 054B     		ldr	r3, .L11
 128 0006 9B6A     		ldr	r3, [r3, #40]
 129              		.loc 2 1879 10
 130 0008 DBB2     		uxtb	r3, r3
 131 000a 03F00303 		and	r3, r3, #3
 132 000e DBB2     		uxtb	r3, r3
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 133              		.loc 2 1880 1
 134 0010 1846     		mov	r0, r3
 135 0012 BD46     		mov	sp, r7
 136              	.LCFI10:
 137              		.cfi_def_cfa_register 13
 138              		@ sp needed
 139 0014 5DF8047B 		ldr	r7, [sp], #4
 140              	.LCFI11:
 141              		.cfi_restore 7
 142              		.cfi_def_cfa_offset 0
 143 0018 7047     		bx	lr
 144              	.L12:
 145 001a 00BF     		.align	2
 146              	.L11:
 147 001c 00460050 		.word	1342195200
 148              		.cfi_endproc
 149              	.LFE133:
 151              		.section	.text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 152              		.align	1
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 158              	.LFB143:
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                       ((uint32_t)source);
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 to 256.
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * decremented by 1 before configuring.
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 to 255.
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 8.
2099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 7.
2115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
2130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 64.
2134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 63.
2149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 256.
2166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 255.
2183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the divider value.
2189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 512.
2201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 511.
2219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
2232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 4.
2236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring.
2243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 3.
2252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
2262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external clock input.
2273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external oscillator. 
2287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of high performance oscillator
2295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * are handled internally.
2348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of low power oscillator
2372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            and the configured values of dividers.
2428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 159              		.loc 2 2486 1
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 0
 162              		@ frame_needed = 1, uses_anonymous_args = 0
 163              		@ link register save eliminated.
 164 0000 80B4     		push	{r7}
 165              	.LCFI12:
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 7, -4
 168 0002 00AF     		add	r7, sp, #0
 169              	.LCFI13:
 170              		.cfi_def_cfa_register 7
2487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 171              		.loc 2 2487 26
 172 0004 064B     		ldr	r3, .L15
 173 0006 1A68     		ldr	r2, [r3]
 174              		.loc 2 2487 38
 175 0008 064B     		ldr	r3, .L15+4
 176 000a 1B69     		ldr	r3, [r3, #16]
 177              		.loc 2 2487 80
 178 000c 03F00103 		and	r3, r3, #1
 179              		.loc 2 2487 26
 180 0010 02FA03F3 		lsl	r3, r2, r3
2488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 181              		.loc 2 2488 1
 182 0014 1846     		mov	r0, r3
 183 0016 BD46     		mov	sp, r7
 184              	.LCFI14:
 185              		.cfi_def_cfa_register 13
 186              		@ sp needed
 187 0018 5DF8047B 		ldr	r7, [sp], #4
 188              	.LCFI15:
 189              		.cfi_restore 7
 190              		.cfi_def_cfa_offset 0
 191 001c 7047     		bx	lr
 192              	.L16:
 193 001e 00BF     		.align	2
 194              	.L15:
 195 0020 00000000 		.word	SystemCoreClock
 196 0024 00460050 		.word	1342195200
 197              		.cfi_endproc
 198              	.LFE143:
 200              		.section	.text.XMC_SCU_CLOCK_GetCpuClockFrequency,"ax",%progbits
 201              		.align	1
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	XMC_SCU_CLOCK_GetCpuClockFrequency:
 207              	.LFB160:
 208              		.file 3 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @file xmc_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @date 2016-03-09
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-11-30:
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2016-03-09:
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Optimization of write only registers
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @endcond 
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifndef XMC_SCU_H
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #define XMC_SCU_H
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * HEADER FILES
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc_common.h>
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup SCU
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU provides the following features,
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Power control
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4 
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Hibernate control 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Reset control
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Clock control
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock driver features:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Reset driver features:
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif <br>
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Interrupt driver features:
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Hibernate driver features:
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Trap driver features:
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Parity driver features:
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Power driver features:
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Miscellaneous features:
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * MACROS
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * ENUMS
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   processing another request. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DATA TYPES
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DEVICE EXTENSIONS
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc1_scu.h>
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc4_scu.h>
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #else
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #error "Unspecified chipset"
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * API Prototypes
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifdef __cplusplus
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** extern "C" {
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                parameters of clock setup.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the cause of reset. 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 209              		.loc 3 426 1
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 1, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214 0000 80B4     		push	{r7}
 215              	.LCFI16:
 216              		.cfi_def_cfa_offset 4
 217              		.cfi_offset 7, -4
 218 0002 00AF     		add	r7, sp, #0
 219              	.LCFI17:
 220              		.cfi_def_cfa_register 7
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return SystemCoreClock;
 221              		.loc 3 427 10
 222 0004 034B     		ldr	r3, .L19
 223 0006 1B68     		ldr	r3, [r3]
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 224              		.loc 3 428 1
 225 0008 1846     		mov	r0, r3
 226 000a BD46     		mov	sp, r7
 227              	.LCFI18:
 228              		.cfi_def_cfa_register 13
 229              		@ sp needed
 230 000c 5DF8047B 		ldr	r7, [sp], #4
 231              	.LCFI19:
 232              		.cfi_restore 7
 233              		.cfi_def_cfa_offset 0
 234 0010 7047     		bx	lr
 235              	.L20:
 236 0012 00BF     		.align	2
 237              	.L19:
 238 0014 00000000 		.word	SystemCoreClock
 239              		.cfi_endproc
 240              	.LFE160:
 242              		.section	.text.XMC_SCU_GetMirrorStatus,"ax",%progbits
 243              		.align	1
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	XMC_SCU_GetMirrorStatus:
 249              	.LFB161:
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of peripheral clock frequency in Hertz.
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of clock frequency at which the peripherals are working.\n\n
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is derived from the CPU frequency. \b Range: Value is of type uint32_t. It is represen
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockFrequency(),XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void); 
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if(UC_SERIES != XMC45)
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral The peripheral for which the clock has to be gated. \b Range: Use type @ref X
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral clock to be gated.
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Blocks the supply of clock to the selected peripheral.\n\n
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock gating helps in reducing the power consumption. User can selectively gate the clocks of un
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling the \a SCU_CGAT
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * register bit field. Every bit in \a SCU_CGATSET0 register is protected by the bit protection sch
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * bit fields are handled internally.
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling one of the \a
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATSET0, \a SCU_CGATSET1 or \a SCU_CGATSET2 register bitfields.
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: Clock gating shall not be activated unless the module is in reset state. So use \a
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated() API before enabling the gating of any peripheral.
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_UngatePeripheralClock() \n\n\n
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the clock has to be ungated. \b Range: Use type @re
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral.
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the supply of clock to the selected peripheral.\n\n
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * By default when the device powers on, the peripheral clock will be gated for the 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * peripherals that support clock gating.
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The peripheral clock should be enabled before using it for any functionality.
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate.
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting respective bit
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * in the \a SCU_CGATCLR0 register.
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate.
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting the respective
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATCLR0, \a SCU_CGATCLR1 or \a SCU_CGATCLR2 registers.
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the check for clock gating has to be done. 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_PERIPHERAL_CLOCK_t to identify the peripheral
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return bool Status of the peripheral clock gating. \b Range: true if the peripheral clock is ga
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *              false if the peripheral clock ungated(gate de-asserted).
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Gives the status of peripheral clock gating.\n\n
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using the register CGATSTAT0.
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using one of CGATSTAT0, CGATSTAT1 or CGATSTAT2 regi
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is recommended to use this API before
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * enabling the gating of any peripherals through \a XMC_SCU_CLOCK_GatePeripheralClock() API.
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_UngatePeripheralClock(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return  uint32_t  Status of the register mirror update.\n
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use the bit mask of the SCU_GENERAL_MIRRSTS register for the mirror
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    interest. e.g.: SCU_GENERAL_MIRRSTS_RTC_CTR_Msk. Multiple update events can b
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    using \a OR operation.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of hibernate domain register update, when the respective mirror registers ar
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The hibernate domain is connected to the core domain via SPI serial communication. MIRRSTS is a 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * representing the communication of changed value of a mirror register to its corresponding regist
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * hibernate domain. The bit fields of the register indicate
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * that a corresponding register of the hibernate domain is ready to accept a write or that the com
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * is busy with executing the previous operation.\n
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpos
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 250              		.loc 3 544 1
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 1, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255 0000 80B4     		push	{r7}
 256              	.LCFI20:
 257              		.cfi_def_cfa_offset 4
 258              		.cfi_offset 7, -4
 259 0002 00AF     		add	r7, sp, #0
 260              	.LCFI21:
 261              		.cfi_def_cfa_register 7
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return(SCU_GENERAL->MIRRSTS);
 262              		.loc 3 545 21
 263 0004 034B     		ldr	r3, .L23
 264 0006 D3F8C430 		ldr	r3, [r3, #196]
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 265              		.loc 3 546 1
 266 000a 1846     		mov	r0, r3
 267 000c BD46     		mov	sp, r7
 268              	.LCFI22:
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 000e 5DF8047B 		ldr	r7, [sp], #4
 272              	.LCFI23:
 273              		.cfi_restore 7
 274              		.cfi_def_cfa_offset 0
 275 0012 7047     		bx	lr
 276              	.L24:
 277              		.align	2
 278              	.L23:
 279 0014 00400050 		.word	1342193664
 280              		.cfi_endproc
 281              	.LFE161:
 283              		.global	event_handler_list
 284              		.bss
 285              		.align	2
 288              	event_handler_list:
 289 0000 00000000 		.space	128
 289      00000000 
 289      00000000 
 289      00000000 
 289      00000000 
 290              		.section	.text.XMC_SCU_lDelay,"ax",%progbits
 291              		.align	1
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	XMC_SCU_lDelay:
 297              	.LFB162:
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *      
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 298              		.loc 1 209 1
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 16
 301              		@ frame_needed = 1, uses_anonymous_args = 0
 302 0000 80B5     		push	{r7, lr}
 303              	.LCFI24:
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 7, -8
 306              		.cfi_offset 14, -4
 307 0002 84B0     		sub	sp, sp, #16
 308              	.LCFI25:
 309              		.cfi_def_cfa_offset 24
 310 0004 00AF     		add	r7, sp, #0
 311              	.LCFI26:
 312              		.cfi_def_cfa_register 7
 313 0006 7860     		str	r0, [r7, #4]
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 314              		.loc 1 212 3
 315 0008 FFF7FEFF 		bl	SystemCoreClockUpdate
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 316              		.loc 1 213 20
 317 000c 0C4B     		ldr	r3, .L28
 318 000e 1B68     		ldr	r3, [r3]
 319 0010 0C4A     		ldr	r2, .L28+4
 320 0012 A2FB0323 		umull	r2, r3, r2, r3
 321 0016 9A0C     		lsrs	r2, r3, #18
 322              		.loc 1 213 9
 323 0018 7B68     		ldr	r3, [r7, #4]
 324 001a 02FB03F3 		mul	r3, r2, r3
 325 001e 7B60     		str	r3, [r7, #4]
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 326              		.loc 1 215 10
 327 0020 0023     		movs	r3, #0
 328 0022 FB60     		str	r3, [r7, #12]
 329              		.loc 1 215 3
 330 0024 03E0     		b	.L26
 331              	.L27:
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     __NOP();
 332              		.loc 1 217 5
 333              		.syntax unified
 334              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 335 0026 00BF     		nop
 336              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337              		.loc 1 215 27 discriminator 3
 338              		.thumb
 339              		.syntax unified
 340 0028 FB68     		ldr	r3, [r7, #12]
 341 002a 0133     		adds	r3, r3, #1
 342 002c FB60     		str	r3, [r7, #12]
 343              	.L26:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 344              		.loc 1 215 18 discriminator 1
 345 002e FA68     		ldr	r2, [r7, #12]
 346 0030 7B68     		ldr	r3, [r7, #4]
 347 0032 9A42     		cmp	r2, r3
 348 0034 F7D3     		bcc	.L27
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 349              		.loc 1 219 1
 350 0036 00BF     		nop
 351 0038 00BF     		nop
 352 003a 1037     		adds	r7, r7, #16
 353              	.LCFI27:
 354              		.cfi_def_cfa_offset 8
 355 003c BD46     		mov	sp, r7
 356              	.LCFI28:
 357              		.cfi_def_cfa_register 13
 358              		@ sp needed
 359 003e 80BD     		pop	{r7, pc}
 360              	.L29:
 361              		.align	2
 362              	.L28:
 363 0040 00000000 		.word	SystemCoreClock
 364 0044 83DE1B43 		.word	1125899907
 365              		.cfi_endproc
 366              	.LFE162:
 368              		.section	.text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
 369              		.align	1
 370              		.global	XMC_SCU_INTERRUPT_EnableEvent
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	XMC_SCU_INTERRUPT_EnableEvent:
 376              	.LFB163:
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 377              		.loc 1 223 1
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 8
 380              		@ frame_needed = 1, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 382 0000 80B4     		push	{r7}
 383              	.LCFI29:
 384              		.cfi_def_cfa_offset 4
 385              		.cfi_offset 7, -4
 386 0002 83B0     		sub	sp, sp, #12
 387              	.LCFI30:
 388              		.cfi_def_cfa_offset 16
 389 0004 00AF     		add	r7, sp, #0
 390              	.LCFI31:
 391              		.cfi_def_cfa_register 7
 392 0006 7860     		str	r0, [r7, #4]
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 393              		.loc 1 224 16
 394 0008 054B     		ldr	r3, .L31
 395 000a 9A68     		ldr	r2, [r3, #8]
 396 000c 0449     		ldr	r1, .L31
 397              		.loc 1 224 24
 398 000e 7B68     		ldr	r3, [r7, #4]
 399 0010 1343     		orrs	r3, r3, r2
 400 0012 8B60     		str	r3, [r1, #8]
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 401              		.loc 1 225 1
 402 0014 00BF     		nop
 403 0016 0C37     		adds	r7, r7, #12
 404              	.LCFI32:
 405              		.cfi_def_cfa_offset 4
 406 0018 BD46     		mov	sp, r7
 407              	.LCFI33:
 408              		.cfi_def_cfa_register 13
 409              		@ sp needed
 410 001a 5DF8047B 		ldr	r7, [sp], #4
 411              	.LCFI34:
 412              		.cfi_restore 7
 413              		.cfi_def_cfa_offset 0
 414 001e 7047     		bx	lr
 415              	.L32:
 416              		.align	2
 417              	.L31:
 418 0020 74400050 		.word	1342193780
 419              		.cfi_endproc
 420              	.LFE163:
 422              		.section	.text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 423              		.align	1
 424              		.global	XMC_SCU_INTERRUPT_DisableEvent
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	XMC_SCU_INTERRUPT_DisableEvent:
 430              	.LFB164:
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 431              		.loc 1 229 1
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 8
 434              		@ frame_needed = 1, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 436 0000 80B4     		push	{r7}
 437              	.LCFI35:
 438              		.cfi_def_cfa_offset 4
 439              		.cfi_offset 7, -4
 440 0002 83B0     		sub	sp, sp, #12
 441              	.LCFI36:
 442              		.cfi_def_cfa_offset 16
 443 0004 00AF     		add	r7, sp, #0
 444              	.LCFI37:
 445              		.cfi_def_cfa_register 7
 446 0006 7860     		str	r0, [r7, #4]
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 447              		.loc 1 230 16
 448 0008 064B     		ldr	r3, .L34
 449 000a 9A68     		ldr	r2, [r3, #8]
 450              		.loc 1 230 27
 451 000c 7B68     		ldr	r3, [r7, #4]
 452 000e DB43     		mvns	r3, r3
 453              		.loc 1 230 16
 454 0010 0449     		ldr	r1, .L34
 455              		.loc 1 230 24
 456 0012 1340     		ands	r3, r3, r2
 457 0014 8B60     		str	r3, [r1, #8]
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 458              		.loc 1 231 1
 459 0016 00BF     		nop
 460 0018 0C37     		adds	r7, r7, #12
 461              	.LCFI38:
 462              		.cfi_def_cfa_offset 4
 463 001a BD46     		mov	sp, r7
 464              	.LCFI39:
 465              		.cfi_def_cfa_register 13
 466              		@ sp needed
 467 001c 5DF8047B 		ldr	r7, [sp], #4
 468              	.LCFI40:
 469              		.cfi_restore 7
 470              		.cfi_def_cfa_offset 0
 471 0020 7047     		bx	lr
 472              	.L35:
 473 0022 00BF     		.align	2
 474              	.L34:
 475 0024 74400050 		.word	1342193780
 476              		.cfi_endproc
 477              	.LFE164:
 479              		.section	.text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 480              		.align	1
 481              		.global	XMC_SCU_INTERRUPT_TriggerEvent
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	XMC_SCU_INTERRUPT_TriggerEvent:
 487              	.LFB165:
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 488              		.loc 1 235 1
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 493 0000 80B4     		push	{r7}
 494              	.LCFI41:
 495              		.cfi_def_cfa_offset 4
 496              		.cfi_offset 7, -4
 497 0002 83B0     		sub	sp, sp, #12
 498              	.LCFI42:
 499              		.cfi_def_cfa_offset 16
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI43:
 502              		.cfi_def_cfa_register 7
 503 0006 7860     		str	r0, [r7, #4]
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 504              		.loc 1 236 16
 505 0008 054B     		ldr	r3, .L37
 506 000a 1A69     		ldr	r2, [r3, #16]
 507 000c 0449     		ldr	r1, .L37
 508              		.loc 1 236 24
 509 000e 7B68     		ldr	r3, [r7, #4]
 510 0010 1343     		orrs	r3, r3, r2
 511 0012 0B61     		str	r3, [r1, #16]
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 512              		.loc 1 237 1
 513 0014 00BF     		nop
 514 0016 0C37     		adds	r7, r7, #12
 515              	.LCFI44:
 516              		.cfi_def_cfa_offset 4
 517 0018 BD46     		mov	sp, r7
 518              	.LCFI45:
 519              		.cfi_def_cfa_register 13
 520              		@ sp needed
 521 001a 5DF8047B 		ldr	r7, [sp], #4
 522              	.LCFI46:
 523              		.cfi_restore 7
 524              		.cfi_def_cfa_offset 0
 525 001e 7047     		bx	lr
 526              	.L38:
 527              		.align	2
 528              	.L37:
 529 0020 74400050 		.word	1342193780
 530              		.cfi_endproc
 531              	.LFE165:
 533              		.section	.text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 534              		.align	1
 535              		.global	XMC_SCU_INTERUPT_GetEventStatus
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 540              	XMC_SCU_INTERUPT_GetEventStatus:
 541              	.LFB166:
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 542              		.loc 1 241 1
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 1, uses_anonymous_args = 0
 546              		@ link register save eliminated.
 547 0000 80B4     		push	{r7}
 548              	.LCFI47:
 549              		.cfi_def_cfa_offset 4
 550              		.cfi_offset 7, -4
 551 0002 00AF     		add	r7, sp, #0
 552              	.LCFI48:
 553              		.cfi_def_cfa_register 7
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 554              		.loc 1 242 24
 555 0004 034B     		ldr	r3, .L41
 556 0006 5B68     		ldr	r3, [r3, #4]
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 557              		.loc 1 243 1
 558 0008 1846     		mov	r0, r3
 559 000a BD46     		mov	sp, r7
 560              	.LCFI49:
 561              		.cfi_def_cfa_register 13
 562              		@ sp needed
 563 000c 5DF8047B 		ldr	r7, [sp], #4
 564              	.LCFI50:
 565              		.cfi_restore 7
 566              		.cfi_def_cfa_offset 0
 567 0010 7047     		bx	lr
 568              	.L42:
 569 0012 00BF     		.align	2
 570              	.L41:
 571 0014 74400050 		.word	1342193780
 572              		.cfi_endproc
 573              	.LFE166:
 575              		.section	.text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 576              		.align	1
 577              		.global	XMC_SCU_INTERRUPT_ClearEventStatus
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 582              	XMC_SCU_INTERRUPT_ClearEventStatus:
 583              	.LFB167:
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 584              		.loc 1 247 1
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 8
 587              		@ frame_needed = 1, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 589 0000 80B4     		push	{r7}
 590              	.LCFI51:
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 7, -4
 593 0002 83B0     		sub	sp, sp, #12
 594              	.LCFI52:
 595              		.cfi_def_cfa_offset 16
 596 0004 00AF     		add	r7, sp, #0
 597              	.LCFI53:
 598              		.cfi_def_cfa_register 7
 599 0006 7860     		str	r0, [r7, #4]
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 600              		.loc 1 248 16
 601 0008 044A     		ldr	r2, .L44
 602              		.loc 1 248 24
 603 000a 7B68     		ldr	r3, [r7, #4]
 604 000c D360     		str	r3, [r2, #12]
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 605              		.loc 1 249 1
 606 000e 00BF     		nop
 607 0010 0C37     		adds	r7, r7, #12
 608              	.LCFI54:
 609              		.cfi_def_cfa_offset 4
 610 0012 BD46     		mov	sp, r7
 611              	.LCFI55:
 612              		.cfi_def_cfa_register 13
 613              		@ sp needed
 614 0014 5DF8047B 		ldr	r7, [sp], #4
 615              	.LCFI56:
 616              		.cfi_restore 7
 617              		.cfi_def_cfa_offset 0
 618 0018 7047     		bx	lr
 619              	.L45:
 620 001a 00BF     		.align	2
 621              	.L44:
 622 001c 74400050 		.word	1342193780
 623              		.cfi_endproc
 624              	.LFE167:
 626              		.section	.text.XMC_SCU_GetBootMode,"ax",%progbits
 627              		.align	1
 628              		.global	XMC_SCU_GetBootMode
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	XMC_SCU_GetBootMode:
 634              	.LFB168:
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 635              		.loc 1 254 1
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 0
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 640 0000 80B4     		push	{r7}
 641              	.LCFI57:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 7, -4
 644 0002 00AF     		add	r7, sp, #0
 645              	.LCFI58:
 646              		.cfi_def_cfa_register 7
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 647              		.loc 1 255 32
 648 0004 044B     		ldr	r3, .L48
 649 0006 1B69     		ldr	r3, [r3, #16]
 650              		.loc 1 255 10
 651 0008 03F47063 		and	r3, r3, #3840
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 652              		.loc 1 256 1
 653 000c 1846     		mov	r0, r3
 654 000e BD46     		mov	sp, r7
 655              	.LCFI59:
 656              		.cfi_def_cfa_register 13
 657              		@ sp needed
 658 0010 5DF8047B 		ldr	r7, [sp], #4
 659              	.LCFI60:
 660              		.cfi_restore 7
 661              		.cfi_def_cfa_offset 0
 662 0014 7047     		bx	lr
 663              	.L49:
 664 0016 00BF     		.align	2
 665              	.L48:
 666 0018 00400050 		.word	1342193664
 667              		.cfi_endproc
 668              	.LFE168:
 670              		.section	.text.XMC_SCU_SetBootMode,"ax",%progbits
 671              		.align	1
 672              		.global	XMC_SCU_SetBootMode
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	XMC_SCU_SetBootMode:
 678              	.LFB169:
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 679              		.loc 1 260 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              	.LCFI61:
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 7, -4
 688 0002 83B0     		sub	sp, sp, #12
 689              	.LCFI62:
 690              		.cfi_def_cfa_offset 16
 691 0004 00AF     		add	r7, sp, #0
 692              	.LCFI63:
 693              		.cfi_def_cfa_register 7
 694 0006 0346     		mov	r3, r0
 695 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 696              		.loc 1 261 14
 697 000a 044A     		ldr	r2, .L51
 698              		.loc 1 261 24
 699 000c FB88     		ldrh	r3, [r7, #6]
 700              		.loc 1 261 22
 701 000e 1361     		str	r3, [r2, #16]
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 702              		.loc 1 262 1
 703 0010 00BF     		nop
 704 0012 0C37     		adds	r7, r7, #12
 705              	.LCFI64:
 706              		.cfi_def_cfa_offset 4
 707 0014 BD46     		mov	sp, r7
 708              	.LCFI65:
 709              		.cfi_def_cfa_register 13
 710              		@ sp needed
 711 0016 5DF8047B 		ldr	r7, [sp], #4
 712              	.LCFI66:
 713              		.cfi_restore 7
 714              		.cfi_def_cfa_offset 0
 715 001a 7047     		bx	lr
 716              	.L52:
 717              		.align	2
 718              	.L51:
 719 001c 00400050 		.word	1342193664
 720              		.cfi_endproc
 721              	.LFE169:
 723              		.section	.text.XMC_SCU_ReadGPR,"ax",%progbits
 724              		.align	1
 725              		.global	XMC_SCU_ReadGPR
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 730              	XMC_SCU_ReadGPR:
 731              	.LFB170:
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 732              		.loc 1 266 1
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 8
 735              		@ frame_needed = 1, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 737 0000 80B4     		push	{r7}
 738              	.LCFI67:
 739              		.cfi_def_cfa_offset 4
 740              		.cfi_offset 7, -4
 741 0002 83B0     		sub	sp, sp, #12
 742              	.LCFI68:
 743              		.cfi_def_cfa_offset 16
 744 0004 00AF     		add	r7, sp, #0
 745              	.LCFI69:
 746              		.cfi_def_cfa_register 7
 747 0006 7860     		str	r0, [r7, #4]
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 748              		.loc 1 267 22
 749 0008 054A     		ldr	r2, .L55
 750              		.loc 1 267 27
 751 000a 7B68     		ldr	r3, [r7, #4]
 752 000c 0A33     		adds	r3, r3, #10
 753 000e 9B00     		lsls	r3, r3, #2
 754 0010 1344     		add	r3, r3, r2
 755 0012 5B68     		ldr	r3, [r3, #4]
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 756              		.loc 1 268 1
 757 0014 1846     		mov	r0, r3
 758 0016 0C37     		adds	r7, r7, #12
 759              	.LCFI70:
 760              		.cfi_def_cfa_offset 4
 761 0018 BD46     		mov	sp, r7
 762              	.LCFI71:
 763              		.cfi_def_cfa_register 13
 764              		@ sp needed
 765 001a 5DF8047B 		ldr	r7, [sp], #4
 766              	.LCFI72:
 767              		.cfi_restore 7
 768              		.cfi_def_cfa_offset 0
 769 001e 7047     		bx	lr
 770              	.L56:
 771              		.align	2
 772              	.L55:
 773 0020 00400050 		.word	1342193664
 774              		.cfi_endproc
 775              	.LFE170:
 777              		.section	.text.XMC_SCU_WriteGPR,"ax",%progbits
 778              		.align	1
 779              		.global	XMC_SCU_WriteGPR
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	XMC_SCU_WriteGPR:
 785              	.LFB171:
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 786              		.loc 1 272 1
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 8
 789              		@ frame_needed = 1, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 791 0000 80B4     		push	{r7}
 792              	.LCFI73:
 793              		.cfi_def_cfa_offset 4
 794              		.cfi_offset 7, -4
 795 0002 83B0     		sub	sp, sp, #12
 796              	.LCFI74:
 797              		.cfi_def_cfa_offset 16
 798 0004 00AF     		add	r7, sp, #0
 799              	.LCFI75:
 800              		.cfi_def_cfa_register 7
 801 0006 7860     		str	r0, [r7, #4]
 802 0008 3960     		str	r1, [r7]
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 803              		.loc 1 273 14
 804 000a 064A     		ldr	r2, .L58
 805              		.loc 1 273 27
 806 000c 7B68     		ldr	r3, [r7, #4]
 807 000e 0A33     		adds	r3, r3, #10
 808 0010 9B00     		lsls	r3, r3, #2
 809 0012 1344     		add	r3, r3, r2
 810 0014 3A68     		ldr	r2, [r7]
 811 0016 5A60     		str	r2, [r3, #4]
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 812              		.loc 1 274 1
 813 0018 00BF     		nop
 814 001a 0C37     		adds	r7, r7, #12
 815              	.LCFI76:
 816              		.cfi_def_cfa_offset 4
 817 001c BD46     		mov	sp, r7
 818              	.LCFI77:
 819              		.cfi_def_cfa_register 13
 820              		@ sp needed
 821 001e 5DF8047B 		ldr	r7, [sp], #4
 822              	.LCFI78:
 823              		.cfi_restore 7
 824              		.cfi_def_cfa_offset 0
 825 0022 7047     		bx	lr
 826              	.L59:
 827              		.align	2
 828              	.L58:
 829 0024 00400050 		.word	1342193664
 830              		.cfi_endproc
 831              	.LFE171:
 833              		.section	.text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 834              		.align	1
 835              		.global	XMC_SCU_EnableOutOfRangeComparator
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 840              	XMC_SCU_EnableOutOfRangeComparator:
 841              	.LFB172:
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 842              		.loc 1 278 1
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 8
 845              		@ frame_needed = 1, uses_anonymous_args = 0
 846              		@ link register save eliminated.
 847 0000 80B4     		push	{r7}
 848              	.LCFI79:
 849              		.cfi_def_cfa_offset 4
 850              		.cfi_offset 7, -4
 851 0002 83B0     		sub	sp, sp, #12
 852              	.LCFI80:
 853              		.cfi_def_cfa_offset 16
 854 0004 00AF     		add	r7, sp, #0
 855              	.LCFI81:
 856              		.cfi_def_cfa_register 7
 857 0006 7860     		str	r0, [r7, #4]
 858 0008 3960     		str	r1, [r7]
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 859              		.loc 1 282 14
 860 000a 0A4A     		ldr	r2, .L61
 861              		.loc 1 282 22
 862 000c 7B68     		ldr	r3, [r7, #4]
 863 000e 2833     		adds	r3, r3, #40
 864 0010 52F82320 		ldr	r2, [r2, r3, lsl #2]
 865              		.loc 1 282 33
 866 0014 0121     		movs	r1, #1
 867 0016 3B68     		ldr	r3, [r7]
 868 0018 01FA03F3 		lsl	r3, r1, r3
 869              		.loc 1 282 14
 870 001c 0549     		ldr	r1, .L61
 871              		.loc 1 282 30
 872 001e 1A43     		orrs	r2, r2, r3
 873 0020 7B68     		ldr	r3, [r7, #4]
 874 0022 2833     		adds	r3, r3, #40
 875 0024 41F82320 		str	r2, [r1, r3, lsl #2]
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 876              		.loc 1 283 1
 877 0028 00BF     		nop
 878 002a 0C37     		adds	r7, r7, #12
 879              	.LCFI82:
 880              		.cfi_def_cfa_offset 4
 881 002c BD46     		mov	sp, r7
 882              	.LCFI83:
 883              		.cfi_def_cfa_register 13
 884              		@ sp needed
 885 002e 5DF8047B 		ldr	r7, [sp], #4
 886              	.LCFI84:
 887              		.cfi_restore 7
 888              		.cfi_def_cfa_offset 0
 889 0032 7047     		bx	lr
 890              	.L62:
 891              		.align	2
 892              	.L61:
 893 0034 00400050 		.word	1342193664
 894              		.cfi_endproc
 895              	.LFE172:
 897              		.section	.text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 898              		.align	1
 899              		.global	XMC_SCU_DisableOutOfRangeComparator
 900              		.syntax unified
 901              		.thumb
 902              		.thumb_func
 904              	XMC_SCU_DisableOutOfRangeComparator:
 905              	.LFB173:
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 906              		.loc 1 287 1
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 8
 909              		@ frame_needed = 1, uses_anonymous_args = 0
 910              		@ link register save eliminated.
 911 0000 80B4     		push	{r7}
 912              	.LCFI85:
 913              		.cfi_def_cfa_offset 4
 914              		.cfi_offset 7, -4
 915 0002 83B0     		sub	sp, sp, #12
 916              	.LCFI86:
 917              		.cfi_def_cfa_offset 16
 918 0004 00AF     		add	r7, sp, #0
 919              	.LCFI87:
 920              		.cfi_def_cfa_register 7
 921 0006 7860     		str	r0, [r7, #4]
 922 0008 3960     		str	r1, [r7]
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 923              		.loc 1 291 14
 924 000a 0B4A     		ldr	r2, .L64
 925              		.loc 1 291 22
 926 000c 7B68     		ldr	r3, [r7, #4]
 927 000e 2833     		adds	r3, r3, #40
 928 0010 52F82320 		ldr	r2, [r2, r3, lsl #2]
 929              		.loc 1 291 49
 930 0014 0121     		movs	r1, #1
 931 0016 3B68     		ldr	r3, [r7]
 932 0018 01FA03F3 		lsl	r3, r1, r3
 933              		.loc 1 291 33
 934 001c DB43     		mvns	r3, r3
 935              		.loc 1 291 14
 936 001e 0649     		ldr	r1, .L64
 937              		.loc 1 291 30
 938 0020 1A40     		ands	r2, r2, r3
 939 0022 7B68     		ldr	r3, [r7, #4]
 940 0024 2833     		adds	r3, r3, #40
 941 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 942              		.loc 1 292 1
 943 002a 00BF     		nop
 944 002c 0C37     		adds	r7, r7, #12
 945              	.LCFI88:
 946              		.cfi_def_cfa_offset 4
 947 002e BD46     		mov	sp, r7
 948              	.LCFI89:
 949              		.cfi_def_cfa_register 13
 950              		@ sp needed
 951 0030 5DF8047B 		ldr	r7, [sp], #4
 952              	.LCFI90:
 953              		.cfi_restore 7
 954              		.cfi_def_cfa_offset 0
 955 0034 7047     		bx	lr
 956              	.L65:
 957 0036 00BF     		.align	2
 958              	.L64:
 959 0038 00400050 		.word	1342193664
 960              		.cfi_endproc
 961              	.LFE173:
 963              		.section	.text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 964              		.align	1
 965              		.global	XMC_SCU_CalibrateTemperatureSensor
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 970              	XMC_SCU_CalibrateTemperatureSensor:
 971              	.LFB174:
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 972              		.loc 1 296 1
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 8
 975              		@ frame_needed = 1, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 977 0000 80B4     		push	{r7}
 978              	.LCFI91:
 979              		.cfi_def_cfa_offset 4
 980              		.cfi_offset 7, -4
 981 0002 83B0     		sub	sp, sp, #12
 982              	.LCFI92:
 983              		.cfi_def_cfa_offset 16
 984 0004 00AF     		add	r7, sp, #0
 985              	.LCFI93:
 986              		.cfi_def_cfa_register 7
 987 0006 7860     		str	r0, [r7, #4]
 988 0008 3960     		str	r1, [r7]
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 989              		.loc 1 297 26
 990 000a 7B68     		ldr	r3, [r7, #4]
 991 000c 1A01     		lsls	r2, r3, #4
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 992              		.loc 1 298 25
 993 000e 3B68     		ldr	r3, [r7]
 994 0010 DB02     		lsls	r3, r3, #11
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 995              		.loc 1 297 78
 996 0012 1343     		orrs	r3, r3, r2
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 997              		.loc 1 297 14
 998 0014 054A     		ldr	r2, .L67
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 999              		.loc 1 299 77
 1000 0016 43F40803 		orr	r3, r3, #8912896
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 1001              		.loc 1 297 23
 1002 001a C2F88C30 		str	r3, [r2, #140]
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1003              		.loc 1 301 1
 1004 001e 00BF     		nop
 1005 0020 0C37     		adds	r7, r7, #12
 1006              	.LCFI94:
 1007              		.cfi_def_cfa_offset 4
 1008 0022 BD46     		mov	sp, r7
 1009              	.LCFI95:
 1010              		.cfi_def_cfa_register 13
 1011              		@ sp needed
 1012 0024 5DF8047B 		ldr	r7, [sp], #4
 1013              	.LCFI96:
 1014              		.cfi_restore 7
 1015              		.cfi_def_cfa_offset 0
 1016 0028 7047     		bx	lr
 1017              	.L68:
 1018 002a 00BF     		.align	2
 1019              	.L67:
 1020 002c 00400050 		.word	1342193664
 1021              		.cfi_endproc
 1022              	.LFE174:
 1024              		.section	.text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 1025              		.align	1
 1026              		.global	XMC_SCU_EnableTemperatureSensor
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1031              	XMC_SCU_EnableTemperatureSensor:
 1032              	.LFB175:
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1033              		.loc 1 304 1
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 0
 1036              		@ frame_needed = 1, uses_anonymous_args = 0
 1037              		@ link register save eliminated.
 1038 0000 80B4     		push	{r7}
 1039              	.LCFI97:
 1040              		.cfi_def_cfa_offset 4
 1041              		.cfi_offset 7, -4
 1042 0002 00AF     		add	r7, sp, #0
 1043              	.LCFI98:
 1044              		.cfi_def_cfa_register 7
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 1045              		.loc 1 305 14
 1046 0004 064B     		ldr	r3, .L70
 1047 0006 D3F88C30 		ldr	r3, [r3, #140]
 1048 000a 054A     		ldr	r2, .L70
 1049              		.loc 1 305 23
 1050 000c 23F00103 		bic	r3, r3, #1
 1051 0010 C2F88C30 		str	r3, [r2, #140]
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1052              		.loc 1 306 1
 1053 0014 00BF     		nop
 1054 0016 BD46     		mov	sp, r7
 1055              	.LCFI99:
 1056              		.cfi_def_cfa_register 13
 1057              		@ sp needed
 1058 0018 5DF8047B 		ldr	r7, [sp], #4
 1059              	.LCFI100:
 1060              		.cfi_restore 7
 1061              		.cfi_def_cfa_offset 0
 1062 001c 7047     		bx	lr
 1063              	.L71:
 1064 001e 00BF     		.align	2
 1065              	.L70:
 1066 0020 00400050 		.word	1342193664
 1067              		.cfi_endproc
 1068              	.LFE175:
 1070              		.section	.text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 1071              		.align	1
 1072              		.global	XMC_SCU_DisableTemperatureSensor
 1073              		.syntax unified
 1074              		.thumb
 1075              		.thumb_func
 1077              	XMC_SCU_DisableTemperatureSensor:
 1078              	.LFB176:
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1079              		.loc 1 310 1
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 1, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 1084 0000 80B4     		push	{r7}
 1085              	.LCFI101:
 1086              		.cfi_def_cfa_offset 4
 1087              		.cfi_offset 7, -4
 1088 0002 00AF     		add	r7, sp, #0
 1089              	.LCFI102:
 1090              		.cfi_def_cfa_register 7
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 1091              		.loc 1 311 14
 1092 0004 064B     		ldr	r3, .L73
 1093 0006 D3F88C30 		ldr	r3, [r3, #140]
 1094 000a 054A     		ldr	r2, .L73
 1095              		.loc 1 311 23
 1096 000c 43F00103 		orr	r3, r3, #1
 1097 0010 C2F88C30 		str	r3, [r2, #140]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1098              		.loc 1 312 1
 1099 0014 00BF     		nop
 1100 0016 BD46     		mov	sp, r7
 1101              	.LCFI103:
 1102              		.cfi_def_cfa_register 13
 1103              		@ sp needed
 1104 0018 5DF8047B 		ldr	r7, [sp], #4
 1105              	.LCFI104:
 1106              		.cfi_restore 7
 1107              		.cfi_def_cfa_offset 0
 1108 001c 7047     		bx	lr
 1109              	.L74:
 1110 001e 00BF     		.align	2
 1111              	.L73:
 1112 0020 00400050 		.word	1342193664
 1113              		.cfi_endproc
 1114              	.LFE176:
 1116              		.section	.text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 1117              		.align	1
 1118              		.global	XMC_SCU_IsTemperatureSensorEnabled
 1119              		.syntax unified
 1120              		.thumb
 1121              		.thumb_func
 1123              	XMC_SCU_IsTemperatureSensorEnabled:
 1124              	.LFB177:
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1125              		.loc 1 316 1
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 1, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
 1130 0000 80B4     		push	{r7}
 1131              	.LCFI105:
 1132              		.cfi_def_cfa_offset 4
 1133              		.cfi_offset 7, -4
 1134 0002 00AF     		add	r7, sp, #0
 1135              	.LCFI106:
 1136              		.cfi_def_cfa_register 7
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 1137              		.loc 1 317 23
 1138 0004 074B     		ldr	r3, .L77
 1139 0006 D3F88C30 		ldr	r3, [r3, #140]
 1140              		.loc 1 317 32
 1141 000a 03F00103 		and	r3, r3, #1
 1142              		.loc 1 317 62
 1143 000e 002B     		cmp	r3, #0
 1144 0010 0CBF     		ite	eq
 1145 0012 0123     		moveq	r3, #1
 1146 0014 0023     		movne	r3, #0
 1147 0016 DBB2     		uxtb	r3, r3
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1148              		.loc 1 318 1
 1149 0018 1846     		mov	r0, r3
 1150 001a BD46     		mov	sp, r7
 1151              	.LCFI107:
 1152              		.cfi_def_cfa_register 13
 1153              		@ sp needed
 1154 001c 5DF8047B 		ldr	r7, [sp], #4
 1155              	.LCFI108:
 1156              		.cfi_restore 7
 1157              		.cfi_def_cfa_offset 0
 1158 0020 7047     		bx	lr
 1159              	.L78:
 1160 0022 00BF     		.align	2
 1161              	.L77:
 1162 0024 00400050 		.word	1342193664
 1163              		.cfi_endproc
 1164              	.LFE177:
 1166              		.section	.text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 1167              		.align	1
 1168              		.global	XMC_SCU_IsTemperatureSensorReady
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1173              	XMC_SCU_IsTemperatureSensorReady:
 1174              	.LFB178:
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1175              		.loc 1 322 1
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 1, uses_anonymous_args = 0
 1179              		@ link register save eliminated.
 1180 0000 80B4     		push	{r7}
 1181              	.LCFI109:
 1182              		.cfi_def_cfa_offset 4
 1183              		.cfi_offset 7, -4
 1184 0002 00AF     		add	r7, sp, #0
 1185              	.LCFI110:
 1186              		.cfi_def_cfa_register 7
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 1187              		.loc 1 323 23
 1188 0004 074B     		ldr	r3, .L81
 1189 0006 D3F89030 		ldr	r3, [r3, #144]
 1190              		.loc 1 323 33
 1191 000a 03F48043 		and	r3, r3, #16384
 1192              		.loc 1 323 64
 1193 000e 002B     		cmp	r3, #0
 1194 0010 14BF     		ite	ne
 1195 0012 0123     		movne	r3, #1
 1196 0014 0023     		moveq	r3, #0
 1197 0016 DBB2     		uxtb	r3, r3
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1198              		.loc 1 324 1
 1199 0018 1846     		mov	r0, r3
 1200 001a BD46     		mov	sp, r7
 1201              	.LCFI111:
 1202              		.cfi_def_cfa_register 13
 1203              		@ sp needed
 1204 001c 5DF8047B 		ldr	r7, [sp], #4
 1205              	.LCFI112:
 1206              		.cfi_restore 7
 1207              		.cfi_def_cfa_offset 0
 1208 0020 7047     		bx	lr
 1209              	.L82:
 1210 0022 00BF     		.align	2
 1211              	.L81:
 1212 0024 00400050 		.word	1342193664
 1213              		.cfi_endproc
 1214              	.LFE178:
 1216              		.section	.text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 1217              		.align	1
 1218              		.global	XMC_SCU_StartTemperatureMeasurement
 1219              		.syntax unified
 1220              		.thumb
 1221              		.thumb_func
 1223              	XMC_SCU_StartTemperatureMeasurement:
 1224              	.LFB179:
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1225              		.loc 1 327 1
 1226              		.cfi_startproc
 1227              		@ args = 0, pretend = 0, frame = 8
 1228              		@ frame_needed = 1, uses_anonymous_args = 0
 1229 0000 80B5     		push	{r7, lr}
 1230              	.LCFI113:
 1231              		.cfi_def_cfa_offset 8
 1232              		.cfi_offset 7, -8
 1233              		.cfi_offset 14, -4
 1234 0002 82B0     		sub	sp, sp, #8
 1235              	.LCFI114:
 1236              		.cfi_def_cfa_offset 16
 1237 0004 00AF     		add	r7, sp, #0
 1238              	.LCFI115:
 1239              		.cfi_def_cfa_register 7
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 1240              		.loc 1 328 20
 1241 0006 0023     		movs	r3, #0
 1242 0008 FB71     		strb	r3, [r7, #7]
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1243              		.loc 1 330 7
 1244 000a FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 1245 000e 0346     		mov	r3, r0
 1246              		.loc 1 330 44 discriminator 1
 1247 0010 83F00103 		eor	r3, r3, #1
 1248 0014 DBB2     		uxtb	r3, r3
 1249              		.loc 1 330 6 discriminator 1
 1250 0016 002B     		cmp	r3, #0
 1251 0018 01D0     		beq	.L84
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 1252              		.loc 1 332 12
 1253 001a 0123     		movs	r3, #1
 1254 001c FB71     		strb	r3, [r7, #7]
 1255              	.L84:
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 1256              		.loc 1 335 7
 1257 001e FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorBusy
 1258 0022 0346     		mov	r3, r0
 1259              		.loc 1 335 6 discriminator 1
 1260 0024 002B     		cmp	r3, #0
 1261 0026 01D0     		beq	.L85
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 1262              		.loc 1 337 12
 1263 0028 0223     		movs	r3, #2
 1264 002a FB71     		strb	r3, [r7, #7]
 1265              	.L85:
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 1266              		.loc 1 341 14
 1267 002c 064B     		ldr	r3, .L87
 1268 002e D3F88C30 		ldr	r3, [r3, #140]
 1269 0032 054A     		ldr	r2, .L87
 1270              		.loc 1 341 23
 1271 0034 43F00203 		orr	r3, r3, #2
 1272 0038 C2F88C30 		str	r3, [r2, #140]
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 1273              		.loc 1 343 10
 1274 003c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1275              		.loc 1 344 1
 1276 003e 1846     		mov	r0, r3
 1277 0040 0837     		adds	r7, r7, #8
 1278              	.LCFI116:
 1279              		.cfi_def_cfa_offset 8
 1280 0042 BD46     		mov	sp, r7
 1281              	.LCFI117:
 1282              		.cfi_def_cfa_register 13
 1283              		@ sp needed
 1284 0044 80BD     		pop	{r7, pc}
 1285              	.L88:
 1286 0046 00BF     		.align	2
 1287              	.L87:
 1288 0048 00400050 		.word	1342193664
 1289              		.cfi_endproc
 1290              	.LFE179:
 1292              		.section	.text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 1293              		.align	1
 1294              		.global	XMC_SCU_GetTemperatureMeasurement
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1299              	XMC_SCU_GetTemperatureMeasurement:
 1300              	.LFB180:
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1301              		.loc 1 348 1
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 8
 1304              		@ frame_needed = 1, uses_anonymous_args = 0
 1305 0000 80B5     		push	{r7, lr}
 1306              	.LCFI118:
 1307              		.cfi_def_cfa_offset 8
 1308              		.cfi_offset 7, -8
 1309              		.cfi_offset 14, -4
 1310 0002 82B0     		sub	sp, sp, #8
 1311              	.LCFI119:
 1312              		.cfi_def_cfa_offset 16
 1313 0004 00AF     		add	r7, sp, #0
 1314              	.LCFI120:
 1315              		.cfi_def_cfa_register 7
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1316              		.loc 1 351 7
 1317 0006 FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 1318 000a 0346     		mov	r3, r0
 1319              		.loc 1 351 44 discriminator 1
 1320 000c 83F00103 		eor	r3, r3, #1
 1321 0010 DBB2     		uxtb	r3, r3
 1322              		.loc 1 351 6 discriminator 1
 1323 0012 002B     		cmp	r3, #0
 1324 0014 03D0     		beq	.L90
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 1325              		.loc 1 353 17
 1326 0016 6FF00043 		mvn	r3, #-2147483648
 1327 001a 7B60     		str	r3, [r7, #4]
 1328 001c 05E0     		b	.L91
 1329              	.L90:
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 1330              		.loc 1 357 42
 1331 001e 054B     		ldr	r3, .L93
 1332 0020 D3F89030 		ldr	r3, [r3, #144]
 1333              		.loc 1 357 17
 1334 0024 C3F30903 		ubfx	r3, r3, #0, #10
 1335 0028 7B60     		str	r3, [r7, #4]
 1336              	.L91:
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 1337              		.loc 1 360 11
 1338 002a 7B68     		ldr	r3, [r7, #4]
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1339              		.loc 1 361 1
 1340 002c 1846     		mov	r0, r3
 1341 002e 0837     		adds	r7, r7, #8
 1342              	.LCFI121:
 1343              		.cfi_def_cfa_offset 8
 1344 0030 BD46     		mov	sp, r7
 1345              	.LCFI122:
 1346              		.cfi_def_cfa_register 13
 1347              		@ sp needed
 1348 0032 80BD     		pop	{r7, pc}
 1349              	.L94:
 1350              		.align	2
 1351              	.L93:
 1352 0034 00400050 		.word	1342193664
 1353              		.cfi_endproc
 1354              	.LFE180:
 1356              		.section	.text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 1357              		.align	1
 1358              		.global	XMC_SCU_IsTemperatureSensorBusy
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1363              	XMC_SCU_IsTemperatureSensorBusy:
 1364              	.LFB181:
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1365              		.loc 1 365 1
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 1, uses_anonymous_args = 0
 1369              		@ link register save eliminated.
 1370 0000 80B4     		push	{r7}
 1371              	.LCFI123:
 1372              		.cfi_def_cfa_offset 4
 1373              		.cfi_offset 7, -4
 1374 0002 00AF     		add	r7, sp, #0
 1375              	.LCFI124:
 1376              		.cfi_def_cfa_register 7
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 1377              		.loc 1 366 23
 1378 0004 074B     		ldr	r3, .L97
 1379 0006 D3F89030 		ldr	r3, [r3, #144]
 1380              		.loc 1 366 33
 1381 000a 03F40043 		and	r3, r3, #32768
 1382              		.loc 1 366 65
 1383 000e 002B     		cmp	r3, #0
 1384 0010 14BF     		ite	ne
 1385 0012 0123     		movne	r3, #1
 1386 0014 0023     		moveq	r3, #0
 1387 0016 DBB2     		uxtb	r3, r3
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1388              		.loc 1 367 1
 1389 0018 1846     		mov	r0, r3
 1390 001a BD46     		mov	sp, r7
 1391              	.LCFI125:
 1392              		.cfi_def_cfa_register 13
 1393              		@ sp needed
 1394 001c 5DF8047B 		ldr	r7, [sp], #4
 1395              	.LCFI126:
 1396              		.cfi_restore 7
 1397              		.cfi_def_cfa_offset 0
 1398 0020 7047     		bx	lr
 1399              	.L98:
 1400 0022 00BF     		.align	2
 1401              	.L97:
 1402 0024 00400050 		.word	1342193664
 1403              		.cfi_endproc
 1404              	.LFE181:
 1406              		.section	.text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 1407              		.align	1
 1408              		.global	XMC_SCU_WriteToRetentionMemory
 1409              		.syntax unified
 1410              		.thumb
 1411              		.thumb_func
 1413              	XMC_SCU_WriteToRetentionMemory:
 1414              	.LFB182:
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1415              		.loc 1 455 1
 1416              		.cfi_startproc
 1417              		@ args = 0, pretend = 0, frame = 16
 1418              		@ frame_needed = 1, uses_anonymous_args = 0
 1419              		@ link register save eliminated.
 1420 0000 80B4     		push	{r7}
 1421              	.LCFI127:
 1422              		.cfi_def_cfa_offset 4
 1423              		.cfi_offset 7, -4
 1424 0002 85B0     		sub	sp, sp, #20
 1425              	.LCFI128:
 1426              		.cfi_def_cfa_offset 24
 1427 0004 00AF     		add	r7, sp, #0
 1428              	.LCFI129:
 1429              		.cfi_def_cfa_register 7
 1430 0006 7860     		str	r0, [r7, #4]
 1431 0008 3960     		str	r1, [r7]
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1432              		.loc 1 459 31
 1433 000a 7B68     		ldr	r3, [r7, #4]
 1434 000c 1B04     		lsls	r3, r3, #16
 1435              		.loc 1 459 9
 1436 000e 03F47023 		and	r3, r3, #983040
 1437 0012 FB60     		str	r3, [r7, #12]
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1438              		.loc 1 462 9
 1439 0014 FB68     		ldr	r3, [r7, #12]
 1440 0016 43F00103 		orr	r3, r3, #1
 1441 001a FB60     		str	r3, [r7, #12]
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 1442              		.loc 1 465 14
 1443 001c 0B4A     		ldr	r2, .L101
 1444              		.loc 1 465 23
 1445 001e 3B68     		ldr	r3, [r7]
 1446 0020 C2F8CC30 		str	r3, [r2, #204]
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1447              		.loc 1 468 14
 1448 0024 094A     		ldr	r2, .L101
 1449              		.loc 1 468 22
 1450 0026 FB68     		ldr	r3, [r7, #12]
 1451 0028 C2F8C830 		str	r3, [r2, #200]
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1452              		.loc 1 471 8
 1453 002c 00BF     		nop
 1454              	.L100:
 1455              		.loc 1 471 21 discriminator 1
 1456 002e 074B     		ldr	r3, .L101
 1457 0030 D3F8C430 		ldr	r3, [r3, #196]
 1458              		.loc 1 471 32 discriminator 1
 1459 0034 03F40053 		and	r3, r3, #8192
 1460              		.loc 1 471 9 discriminator 1
 1461 0038 002B     		cmp	r3, #0
 1462 003a F8D1     		bne	.L100
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1463              		.loc 1 474 1
 1464 003c 00BF     		nop
 1465 003e 00BF     		nop
 1466 0040 1437     		adds	r7, r7, #20
 1467              	.LCFI130:
 1468              		.cfi_def_cfa_offset 4
 1469 0042 BD46     		mov	sp, r7
 1470              	.LCFI131:
 1471              		.cfi_def_cfa_register 13
 1472              		@ sp needed
 1473 0044 5DF8047B 		ldr	r7, [sp], #4
 1474              	.LCFI132:
 1475              		.cfi_restore 7
 1476              		.cfi_def_cfa_offset 0
 1477 0048 7047     		bx	lr
 1478              	.L102:
 1479 004a 00BF     		.align	2
 1480              	.L101:
 1481 004c 00400050 		.word	1342193664
 1482              		.cfi_endproc
 1483              	.LFE182:
 1485              		.section	.text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 1486              		.align	1
 1487              		.global	XMC_SCU_ReadFromRetentionMemory
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1492              	XMC_SCU_ReadFromRetentionMemory:
 1493              	.LFB183:
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1494              		.loc 1 478 1
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 16
 1497              		@ frame_needed = 1, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
 1499 0000 80B4     		push	{r7}
 1500              	.LCFI133:
 1501              		.cfi_def_cfa_offset 4
 1502              		.cfi_offset 7, -4
 1503 0002 85B0     		sub	sp, sp, #20
 1504              	.LCFI134:
 1505              		.cfi_def_cfa_offset 24
 1506 0004 00AF     		add	r7, sp, #0
 1507              	.LCFI135:
 1508              		.cfi_def_cfa_register 7
 1509 0006 7860     		str	r0, [r7, #4]
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1510              		.loc 1 482 12
 1511 0008 7B68     		ldr	r3, [r7, #4]
 1512 000a 1B04     		lsls	r3, r3, #16
 1513              		.loc 1 482 9
 1514 000c 03F47023 		and	r3, r3, #983040
 1515 0010 FB60     		str	r3, [r7, #12]
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 1516              		.loc 1 485 9
 1517 0012 FB68     		ldr	r3, [r7, #12]
 1518 0014 23F00103 		bic	r3, r3, #1
 1519 0018 FB60     		str	r3, [r7, #12]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1520              		.loc 1 488 14
 1521 001a 0A4A     		ldr	r2, .L106
 1522              		.loc 1 488 22
 1523 001c FB68     		ldr	r3, [r7, #12]
 1524 001e C2F8C830 		str	r3, [r2, #200]
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1525              		.loc 1 491 8
 1526 0022 00BF     		nop
 1527              	.L104:
 1528              		.loc 1 491 21 discriminator 1
 1529 0024 074B     		ldr	r3, .L106
 1530 0026 D3F8C430 		ldr	r3, [r3, #196]
 1531              		.loc 1 491 32 discriminator 1
 1532 002a 03F40053 		and	r3, r3, #8192
 1533              		.loc 1 491 9 discriminator 1
 1534 002e 002B     		cmp	r3, #0
 1535 0030 F8D1     		bne	.L104
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 1536              		.loc 1 495 22
 1537 0032 044B     		ldr	r3, .L106
 1538 0034 D3F8CC30 		ldr	r3, [r3, #204]
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1539              		.loc 1 496 1
 1540 0038 1846     		mov	r0, r3
 1541 003a 1437     		adds	r7, r7, #20
 1542              	.LCFI136:
 1543              		.cfi_def_cfa_offset 4
 1544 003c BD46     		mov	sp, r7
 1545              	.LCFI137:
 1546              		.cfi_def_cfa_register 13
 1547              		@ sp needed
 1548 003e 5DF8047B 		ldr	r7, [sp], #4
 1549              	.LCFI138:
 1550              		.cfi_restore 7
 1551              		.cfi_def_cfa_offset 0
 1552 0042 7047     		bx	lr
 1553              	.L107:
 1554              		.align	2
 1555              	.L106:
 1556 0044 00400050 		.word	1342193664
 1557              		.cfi_endproc
 1558              	.LFE183:
 1560              		.section	.text.XMC_SCU_CLOCK_Init,"ax",%progbits
 1561              		.align	1
 1562              		.global	XMC_SCU_CLOCK_Init
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1567              	XMC_SCU_CLOCK_Init:
 1568              	.LFB184:
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1569              		.loc 1 500 1
 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 8
 1572              		@ frame_needed = 1, uses_anonymous_args = 0
 1573 0000 90B5     		push	{r4, r7, lr}
 1574              	.LCFI139:
 1575              		.cfi_def_cfa_offset 12
 1576              		.cfi_offset 4, -12
 1577              		.cfi_offset 7, -8
 1578              		.cfi_offset 14, -4
 1579 0002 85B0     		sub	sp, sp, #20
 1580              	.LCFI140:
 1581              		.cfi_def_cfa_offset 32
 1582 0004 02AF     		add	r7, sp, #8
 1583              	.LCFI141:
 1584              		.cfi_def_cfa 7, 24
 1585 0006 7860     		str	r0, [r7, #4]
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 1586              		.loc 1 523 3
 1587 0008 0020     		movs	r0, #0
 1588 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 1589              		.loc 1 525 3
 1590 000e FFF7FEFF 		bl	XMC_SCU_HIB_EnableHibernateDomain
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 1591              		.loc 1 527 13
 1592 0012 7B68     		ldr	r3, [r7, #4]
 1593 0014 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 1594              		.loc 1 527 6
 1595 0016 002B     		cmp	r3, #0
 1596 0018 0AD0     		beq	.L109
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 1597              		.loc 1 529 5
 1598 001a FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableLowPowerOscillator
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 1599              		.loc 1 530 11
 1600 001e 00BF     		nop
 1601              	.L110:
 1602              		.loc 1 530 12 discriminator 1
 1603 0020 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 1604 0024 0346     		mov	r3, r0
 1605              		.loc 1 530 55 discriminator 1
 1606 0026 83F00103 		eor	r3, r3, #1
 1607 002a DBB2     		uxtb	r3, r3
 1608 002c 002B     		cmp	r3, #0
 1609 002e F7D1     		bne	.L110
 1610              	.L109:
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 1611              		.loc 1 533 43
 1612 0030 7B68     		ldr	r3, [r7, #4]
 1613 0032 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1614              		.loc 1 533 3
 1615 0034 1846     		mov	r0, r3
 1616 0036 FFF7FEFF 		bl	XMC_SCU_HIB_SetStandbyClockSource
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 1617              		.loc 1 534 9
 1618 003a 00BF     		nop
 1619              	.L111:
 1620              		.loc 1 534 10 discriminator 1
 1621 003c FFF7FEFF 		bl	XMC_SCU_GetMirrorStatus
 1622 0040 0346     		mov	r3, r0
 1623              		.loc 1 534 36 discriminator 1
 1624 0042 002B     		cmp	r3, #0
 1625 0044 FAD1     		bne	.L111
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 1626              		.loc 1 539 53
 1627 0046 7B68     		ldr	r3, [r7, #4]
 1628 0048 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1629              		.loc 1 539 3
 1630 004a 1846     		mov	r0, r3
 1631 004c FFF7FEFF 		bl	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 1632              		.loc 1 541 55
 1633 0050 7B68     		ldr	r3, [r7, #4]
 1634 0052 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1635              		.loc 1 541 3
 1636 0054 1846     		mov	r0, r3
 1637 0056 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockDivider
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 1638              		.loc 1 542 52
 1639 005a 7B68     		ldr	r3, [r7, #4]
 1640 005c 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 1641              		.loc 1 542 3
 1642 005e 1846     		mov	r0, r3
 1643 0060 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCpuClockDivider
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 1644              		.loc 1 543 52
 1645 0064 7B68     		ldr	r3, [r7, #4]
 1646 0066 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1647              		.loc 1 543 3
 1648 0068 1846     		mov	r0, r3
 1649 006a FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCcuClockDivider
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 1650              		.loc 1 544 59
 1651 006e 7B68     		ldr	r3, [r7, #4]
 1652 0070 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 1653              		.loc 1 544 3
 1654 0072 1846     		mov	r0, r3
 1655 0074 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetPeripheralClockDivider
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 1656              		.loc 1 546 13
 1657 0078 7B68     		ldr	r3, [r7, #4]
 1658 007a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1659              		.loc 1 546 6
 1660 007c 002B     		cmp	r3, #0
 1661 007e 0AD0     		beq	.L112
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 1662              		.loc 1 548 5
 1663 0080 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 1664              		.loc 1 549 10
 1665 0084 00BF     		nop
 1666              	.L113:
 1667              		.loc 1 549 11 discriminator 1
 1668 0086 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 1669 008a 0346     		mov	r3, r0
 1670              		.loc 1 549 61 discriminator 1
 1671 008c 83F00103 		eor	r3, r3, #1
 1672 0090 DBB2     		uxtb	r3, r3
 1673 0092 002B     		cmp	r3, #0
 1674 0094 F7D1     		bne	.L113
 1675              	.L112:
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 1676              		.loc 1 552 28
 1677 0096 7B68     		ldr	r3, [r7, #4]
 1678 0098 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1679              		.loc 1 552 6
 1680 009a 002B     		cmp	r3, #0
 1681 009c 02D1     		bne	.L114
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 1682              		.loc 1 554 5
 1683 009e FFF7FEFF 		bl	XMC_SCU_CLOCK_DisableSystemPll
 1684 00a2 11E0     		b	.L115
 1685              	.L114:
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 1686              		.loc 1 559 5
 1687 00a4 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableSystemPll
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1688              		.loc 1 560 55
 1689 00a8 7B68     		ldr	r3, [r7, #4]
 1690 00aa 9888     		ldrh	r0, [r3, #4]
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1691              		.loc 1 561 55
 1692 00ac 7B68     		ldr	r3, [r7, #4]
 1693 00ae D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 1694              		.loc 1 562 65
 1695 00b0 7B68     		ldr	r3, [r7, #4]
 1696 00b2 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1697              		.loc 1 560 5
 1698 00b4 1A46     		mov	r2, r3
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 1699              		.loc 1 563 65
 1700 00b6 7B68     		ldr	r3, [r7, #4]
 1701 00b8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1702              		.loc 1 560 5
 1703 00ba 1C46     		mov	r4, r3
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 1704              		.loc 1 564 65
 1705 00bc 7B68     		ldr	r3, [r7, #4]
 1706 00be 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1707              		.loc 1 560 5
 1708 00c0 0093     		str	r3, [sp]
 1709 00c2 2346     		mov	r3, r4
 1710 00c4 FFF7FEFF 		bl	XMC_SCU_CLOCK_StartSystemPll
 1711              	.L115:
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 1712              		.loc 1 568 13
 1713 00c8 7B68     		ldr	r3, [r7, #4]
 1714 00ca DB68     		ldr	r3, [r3, #12]
 1715              		.loc 1 568 6
 1716 00cc B3F5803F 		cmp	r3, #65536
 1717 00d0 03D1     		bne	.L116
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 1718              		.loc 1 570 5
 1719 00d2 4FF48030 		mov	r0, #65536
 1720 00d6 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 1721              	.L116:
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 1722              		.loc 1 572 3
 1723 00da FFF7FEFF 		bl	SystemCoreClockUpdate
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1724              		.loc 1 573 1
 1725 00de 00BF     		nop
 1726 00e0 0C37     		adds	r7, r7, #12
 1727              	.LCFI142:
 1728              		.cfi_def_cfa_offset 12
 1729 00e2 BD46     		mov	sp, r7
 1730              	.LCFI143:
 1731              		.cfi_def_cfa_register 13
 1732              		@ sp needed
 1733 00e4 90BD     		pop	{r4, r7, pc}
 1734              		.cfi_endproc
 1735              	.LFE184:
 1737              		.section	.text.XMC_SCU_TRAP_Enable,"ax",%progbits
 1738              		.align	1
 1739              		.global	XMC_SCU_TRAP_Enable
 1740              		.syntax unified
 1741              		.thumb
 1742              		.thumb_func
 1744              	XMC_SCU_TRAP_Enable:
 1745              	.LFB185:
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1746              		.loc 1 577 1
 1747              		.cfi_startproc
 1748              		@ args = 0, pretend = 0, frame = 8
 1749              		@ frame_needed = 1, uses_anonymous_args = 0
 1750              		@ link register save eliminated.
 1751 0000 80B4     		push	{r7}
 1752              	.LCFI144:
 1753              		.cfi_def_cfa_offset 4
 1754              		.cfi_offset 7, -4
 1755 0002 83B0     		sub	sp, sp, #12
 1756              	.LCFI145:
 1757              		.cfi_def_cfa_offset 16
 1758 0004 00AF     		add	r7, sp, #0
 1759              	.LCFI146:
 1760              		.cfi_def_cfa_register 7
 1761 0006 7860     		str	r0, [r7, #4]
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 1762              		.loc 1 578 11
 1763 0008 064B     		ldr	r3, .L118
 1764 000a 9A68     		ldr	r2, [r3, #8]
 1765              		.loc 1 578 24
 1766 000c 7B68     		ldr	r3, [r7, #4]
 1767 000e DB43     		mvns	r3, r3
 1768              		.loc 1 578 11
 1769 0010 0449     		ldr	r1, .L118
 1770              		.loc 1 578 21
 1771 0012 1340     		ands	r3, r3, r2
 1772 0014 8B60     		str	r3, [r1, #8]
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1773              		.loc 1 579 1
 1774 0016 00BF     		nop
 1775 0018 0C37     		adds	r7, r7, #12
 1776              	.LCFI147:
 1777              		.cfi_def_cfa_offset 4
 1778 001a BD46     		mov	sp, r7
 1779              	.LCFI148:
 1780              		.cfi_def_cfa_register 13
 1781              		@ sp needed
 1782 001c 5DF8047B 		ldr	r7, [sp], #4
 1783              	.LCFI149:
 1784              		.cfi_restore 7
 1785              		.cfi_def_cfa_offset 0
 1786 0020 7047     		bx	lr
 1787              	.L119:
 1788 0022 00BF     		.align	2
 1789              	.L118:
 1790 0024 60410050 		.word	1342194016
 1791              		.cfi_endproc
 1792              	.LFE185:
 1794              		.section	.text.XMC_SCU_TRAP_Disable,"ax",%progbits
 1795              		.align	1
 1796              		.global	XMC_SCU_TRAP_Disable
 1797              		.syntax unified
 1798              		.thumb
 1799              		.thumb_func
 1801              	XMC_SCU_TRAP_Disable:
 1802              	.LFB186:
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1803              		.loc 1 583 1
 1804              		.cfi_startproc
 1805              		@ args = 0, pretend = 0, frame = 8
 1806              		@ frame_needed = 1, uses_anonymous_args = 0
 1807              		@ link register save eliminated.
 1808 0000 80B4     		push	{r7}
 1809              	.LCFI150:
 1810              		.cfi_def_cfa_offset 4
 1811              		.cfi_offset 7, -4
 1812 0002 83B0     		sub	sp, sp, #12
 1813              	.LCFI151:
 1814              		.cfi_def_cfa_offset 16
 1815 0004 00AF     		add	r7, sp, #0
 1816              	.LCFI152:
 1817              		.cfi_def_cfa_register 7
 1818 0006 7860     		str	r0, [r7, #4]
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 1819              		.loc 1 584 11
 1820 0008 054B     		ldr	r3, .L121
 1821 000a 9A68     		ldr	r2, [r3, #8]
 1822 000c 0449     		ldr	r1, .L121
 1823              		.loc 1 584 21
 1824 000e 7B68     		ldr	r3, [r7, #4]
 1825 0010 1343     		orrs	r3, r3, r2
 1826 0012 8B60     		str	r3, [r1, #8]
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1827              		.loc 1 585 1
 1828 0014 00BF     		nop
 1829 0016 0C37     		adds	r7, r7, #12
 1830              	.LCFI153:
 1831              		.cfi_def_cfa_offset 4
 1832 0018 BD46     		mov	sp, r7
 1833              	.LCFI154:
 1834              		.cfi_def_cfa_register 13
 1835              		@ sp needed
 1836 001a 5DF8047B 		ldr	r7, [sp], #4
 1837              	.LCFI155:
 1838              		.cfi_restore 7
 1839              		.cfi_def_cfa_offset 0
 1840 001e 7047     		bx	lr
 1841              	.L122:
 1842              		.align	2
 1843              	.L121:
 1844 0020 60410050 		.word	1342194016
 1845              		.cfi_endproc
 1846              	.LFE186:
 1848              		.section	.text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 1849              		.align	1
 1850              		.global	XMC_SCU_TRAP_GetStatus
 1851              		.syntax unified
 1852              		.thumb
 1853              		.thumb_func
 1855              	XMC_SCU_TRAP_GetStatus:
 1856              	.LFB187:
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1857              		.loc 1 589 1
 1858              		.cfi_startproc
 1859              		@ args = 0, pretend = 0, frame = 0
 1860              		@ frame_needed = 1, uses_anonymous_args = 0
 1861              		@ link register save eliminated.
 1862 0000 80B4     		push	{r7}
 1863              	.LCFI156:
 1864              		.cfi_def_cfa_offset 4
 1865              		.cfi_offset 7, -4
 1866 0002 00AF     		add	r7, sp, #0
 1867              	.LCFI157:
 1868              		.cfi_def_cfa_register 7
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 1869              		.loc 1 590 19
 1870 0004 034B     		ldr	r3, .L125
 1871 0006 5B68     		ldr	r3, [r3, #4]
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1872              		.loc 1 591 1
 1873 0008 1846     		mov	r0, r3
 1874 000a BD46     		mov	sp, r7
 1875              	.LCFI158:
 1876              		.cfi_def_cfa_register 13
 1877              		@ sp needed
 1878 000c 5DF8047B 		ldr	r7, [sp], #4
 1879              	.LCFI159:
 1880              		.cfi_restore 7
 1881              		.cfi_def_cfa_offset 0
 1882 0010 7047     		bx	lr
 1883              	.L126:
 1884 0012 00BF     		.align	2
 1885              	.L125:
 1886 0014 60410050 		.word	1342194016
 1887              		.cfi_endproc
 1888              	.LFE187:
 1890              		.section	.text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 1891              		.align	1
 1892              		.global	XMC_SCU_TRAP_Trigger
 1893              		.syntax unified
 1894              		.thumb
 1895              		.thumb_func
 1897              	XMC_SCU_TRAP_Trigger:
 1898              	.LFB188:
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1899              		.loc 1 595 1
 1900              		.cfi_startproc
 1901              		@ args = 0, pretend = 0, frame = 8
 1902              		@ frame_needed = 1, uses_anonymous_args = 0
 1903              		@ link register save eliminated.
 1904 0000 80B4     		push	{r7}
 1905              	.LCFI160:
 1906              		.cfi_def_cfa_offset 4
 1907              		.cfi_offset 7, -4
 1908 0002 83B0     		sub	sp, sp, #12
 1909              	.LCFI161:
 1910              		.cfi_def_cfa_offset 16
 1911 0004 00AF     		add	r7, sp, #0
 1912              	.LCFI162:
 1913              		.cfi_def_cfa_register 7
 1914 0006 7860     		str	r0, [r7, #4]
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 1915              		.loc 1 596 11
 1916 0008 044A     		ldr	r2, .L128
 1917              		.loc 1 596 21
 1918 000a 7B68     		ldr	r3, [r7, #4]
 1919 000c 1361     		str	r3, [r2, #16]
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1920              		.loc 1 597 1
 1921 000e 00BF     		nop
 1922 0010 0C37     		adds	r7, r7, #12
 1923              	.LCFI163:
 1924              		.cfi_def_cfa_offset 4
 1925 0012 BD46     		mov	sp, r7
 1926              	.LCFI164:
 1927              		.cfi_def_cfa_register 13
 1928              		@ sp needed
 1929 0014 5DF8047B 		ldr	r7, [sp], #4
 1930              	.LCFI165:
 1931              		.cfi_restore 7
 1932              		.cfi_def_cfa_offset 0
 1933 0018 7047     		bx	lr
 1934              	.L129:
 1935 001a 00BF     		.align	2
 1936              	.L128:
 1937 001c 60410050 		.word	1342194016
 1938              		.cfi_endproc
 1939              	.LFE188:
 1941              		.section	.text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 1942              		.align	1
 1943              		.global	XMC_SCU_TRAP_ClearStatus
 1944              		.syntax unified
 1945              		.thumb
 1946              		.thumb_func
 1948              	XMC_SCU_TRAP_ClearStatus:
 1949              	.LFB189:
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1950              		.loc 1 601 1
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 8
 1953              		@ frame_needed = 1, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
 1955 0000 80B4     		push	{r7}
 1956              	.LCFI166:
 1957              		.cfi_def_cfa_offset 4
 1958              		.cfi_offset 7, -4
 1959 0002 83B0     		sub	sp, sp, #12
 1960              	.LCFI167:
 1961              		.cfi_def_cfa_offset 16
 1962 0004 00AF     		add	r7, sp, #0
 1963              	.LCFI168:
 1964              		.cfi_def_cfa_register 7
 1965 0006 7860     		str	r0, [r7, #4]
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 1966              		.loc 1 602 11
 1967 0008 044A     		ldr	r2, .L131
 1968              		.loc 1 602 21
 1969 000a 7B68     		ldr	r3, [r7, #4]
 1970 000c D360     		str	r3, [r2, #12]
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1971              		.loc 1 603 1
 1972 000e 00BF     		nop
 1973 0010 0C37     		adds	r7, r7, #12
 1974              	.LCFI169:
 1975              		.cfi_def_cfa_offset 4
 1976 0012 BD46     		mov	sp, r7
 1977              	.LCFI170:
 1978              		.cfi_def_cfa_register 13
 1979              		@ sp needed
 1980 0014 5DF8047B 		ldr	r7, [sp], #4
 1981              	.LCFI171:
 1982              		.cfi_restore 7
 1983              		.cfi_def_cfa_offset 0
 1984 0018 7047     		bx	lr
 1985              	.L132:
 1986 001a 00BF     		.align	2
 1987              	.L131:
 1988 001c 60410050 		.word	1342194016
 1989              		.cfi_endproc
 1990              	.LFE189:
 1992              		.section	.text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 1993              		.align	1
 1994              		.global	XMC_SCU_PARITY_ClearStatus
 1995              		.syntax unified
 1996              		.thumb
 1997              		.thumb_func
 1999              	XMC_SCU_PARITY_ClearStatus:
 2000              	.LFB190:
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2001              		.loc 1 607 1
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 8
 2004              		@ frame_needed = 1, uses_anonymous_args = 0
 2005              		@ link register save eliminated.
 2006 0000 80B4     		push	{r7}
 2007              	.LCFI172:
 2008              		.cfi_def_cfa_offset 4
 2009              		.cfi_offset 7, -4
 2010 0002 83B0     		sub	sp, sp, #12
 2011              	.LCFI173:
 2012              		.cfi_def_cfa_offset 16
 2013 0004 00AF     		add	r7, sp, #0
 2014              	.LCFI174:
 2015              		.cfi_def_cfa_register 7
 2016 0006 7860     		str	r0, [r7, #4]
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 2017              		.loc 1 608 13
 2018 0008 054B     		ldr	r3, .L134
 2019 000a 5A69     		ldr	r2, [r3, #20]
 2020 000c 0449     		ldr	r1, .L134
 2021              		.loc 1 608 22
 2022 000e 7B68     		ldr	r3, [r7, #4]
 2023 0010 1343     		orrs	r3, r3, r2
 2024 0012 4B61     		str	r3, [r1, #20]
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2025              		.loc 1 609 1
 2026 0014 00BF     		nop
 2027 0016 0C37     		adds	r7, r7, #12
 2028              	.LCFI175:
 2029              		.cfi_def_cfa_offset 4
 2030 0018 BD46     		mov	sp, r7
 2031              	.LCFI176:
 2032              		.cfi_def_cfa_register 13
 2033              		@ sp needed
 2034 001a 5DF8047B 		ldr	r7, [sp], #4
 2035              	.LCFI177:
 2036              		.cfi_restore 7
 2037              		.cfi_def_cfa_offset 0
 2038 001e 7047     		bx	lr
 2039              	.L135:
 2040              		.align	2
 2041              	.L134:
 2042 0020 3C410050 		.word	1342193980
 2043              		.cfi_endproc
 2044              	.LFE190:
 2046              		.section	.text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 2047              		.align	1
 2048              		.global	XMC_SCU_PARITY_GetStatus
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2053              	XMC_SCU_PARITY_GetStatus:
 2054              	.LFB191:
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2055              		.loc 1 613 1
 2056              		.cfi_startproc
 2057              		@ args = 0, pretend = 0, frame = 0
 2058              		@ frame_needed = 1, uses_anonymous_args = 0
 2059              		@ link register save eliminated.
 2060 0000 80B4     		push	{r7}
 2061              	.LCFI178:
 2062              		.cfi_def_cfa_offset 4
 2063              		.cfi_offset 7, -4
 2064 0002 00AF     		add	r7, sp, #0
 2065              	.LCFI179:
 2066              		.cfi_def_cfa_register 7
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 2067              		.loc 1 614 21
 2068 0004 034B     		ldr	r3, .L138
 2069 0006 5B69     		ldr	r3, [r3, #20]
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** } 
 2070              		.loc 1 615 1
 2071 0008 1846     		mov	r0, r3
 2072 000a BD46     		mov	sp, r7
 2073              	.LCFI180:
 2074              		.cfi_def_cfa_register 13
 2075              		@ sp needed
 2076 000c 5DF8047B 		ldr	r7, [sp], #4
 2077              	.LCFI181:
 2078              		.cfi_restore 7
 2079              		.cfi_def_cfa_offset 0
 2080 0010 7047     		bx	lr
 2081              	.L139:
 2082 0012 00BF     		.align	2
 2083              	.L138:
 2084 0014 3C410050 		.word	1342193980
 2085              		.cfi_endproc
 2086              	.LFE191:
 2088              		.section	.text.XMC_SCU_PARITY_Enable,"ax",%progbits
 2089              		.align	1
 2090              		.global	XMC_SCU_PARITY_Enable
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
 2095              	XMC_SCU_PARITY_Enable:
 2096              	.LFB192:
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2097              		.loc 1 619 1
 2098              		.cfi_startproc
 2099              		@ args = 0, pretend = 0, frame = 8
 2100              		@ frame_needed = 1, uses_anonymous_args = 0
 2101              		@ link register save eliminated.
 2102 0000 80B4     		push	{r7}
 2103              	.LCFI182:
 2104              		.cfi_def_cfa_offset 4
 2105              		.cfi_offset 7, -4
 2106 0002 83B0     		sub	sp, sp, #12
 2107              	.LCFI183:
 2108              		.cfi_def_cfa_offset 16
 2109 0004 00AF     		add	r7, sp, #0
 2110              	.LCFI184:
 2111              		.cfi_def_cfa_register 7
 2112 0006 7860     		str	r0, [r7, #4]
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 2113              		.loc 1 620 13
 2114 0008 054B     		ldr	r3, .L141
 2115 000a 1A68     		ldr	r2, [r3]
 2116 000c 0449     		ldr	r1, .L141
 2117              		.loc 1 620 20
 2118 000e 7B68     		ldr	r3, [r7, #4]
 2119 0010 1343     		orrs	r3, r3, r2
 2120 0012 0B60     		str	r3, [r1]
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2121              		.loc 1 621 1
 2122 0014 00BF     		nop
 2123 0016 0C37     		adds	r7, r7, #12
 2124              	.LCFI185:
 2125              		.cfi_def_cfa_offset 4
 2126 0018 BD46     		mov	sp, r7
 2127              	.LCFI186:
 2128              		.cfi_def_cfa_register 13
 2129              		@ sp needed
 2130 001a 5DF8047B 		ldr	r7, [sp], #4
 2131              	.LCFI187:
 2132              		.cfi_restore 7
 2133              		.cfi_def_cfa_offset 0
 2134 001e 7047     		bx	lr
 2135              	.L142:
 2136              		.align	2
 2137              	.L141:
 2138 0020 3C410050 		.word	1342193980
 2139              		.cfi_endproc
 2140              	.LFE192:
 2142              		.section	.text.XMC_SCU_PARITY_Disable,"ax",%progbits
 2143              		.align	1
 2144              		.global	XMC_SCU_PARITY_Disable
 2145              		.syntax unified
 2146              		.thumb
 2147              		.thumb_func
 2149              	XMC_SCU_PARITY_Disable:
 2150              	.LFB193:
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2151              		.loc 1 625 1
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 8
 2154              		@ frame_needed = 1, uses_anonymous_args = 0
 2155              		@ link register save eliminated.
 2156 0000 80B4     		push	{r7}
 2157              	.LCFI188:
 2158              		.cfi_def_cfa_offset 4
 2159              		.cfi_offset 7, -4
 2160 0002 83B0     		sub	sp, sp, #12
 2161              	.LCFI189:
 2162              		.cfi_def_cfa_offset 16
 2163 0004 00AF     		add	r7, sp, #0
 2164              	.LCFI190:
 2165              		.cfi_def_cfa_register 7
 2166 0006 7860     		str	r0, [r7, #4]
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 2167              		.loc 1 626 13
 2168 0008 064B     		ldr	r3, .L144
 2169 000a 1A68     		ldr	r2, [r3]
 2170              		.loc 1 626 23
 2171 000c 7B68     		ldr	r3, [r7, #4]
 2172 000e DB43     		mvns	r3, r3
 2173              		.loc 1 626 13
 2174 0010 0449     		ldr	r1, .L144
 2175              		.loc 1 626 20
 2176 0012 1340     		ands	r3, r3, r2
 2177 0014 0B60     		str	r3, [r1]
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2178              		.loc 1 627 1
 2179 0016 00BF     		nop
 2180 0018 0C37     		adds	r7, r7, #12
 2181              	.LCFI191:
 2182              		.cfi_def_cfa_offset 4
 2183 001a BD46     		mov	sp, r7
 2184              	.LCFI192:
 2185              		.cfi_def_cfa_register 13
 2186              		@ sp needed
 2187 001c 5DF8047B 		ldr	r7, [sp], #4
 2188              	.LCFI193:
 2189              		.cfi_restore 7
 2190              		.cfi_def_cfa_offset 0
 2191 0020 7047     		bx	lr
 2192              	.L145:
 2193 0022 00BF     		.align	2
 2194              	.L144:
 2195 0024 3C410050 		.word	1342193980
 2196              		.cfi_endproc
 2197              	.LFE193:
 2199              		.section	.text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 2200              		.align	1
 2201              		.global	XMC_SCU_PARITY_EnableTrapGeneration
 2202              		.syntax unified
 2203              		.thumb
 2204              		.thumb_func
 2206              	XMC_SCU_PARITY_EnableTrapGeneration:
 2207              	.LFB194:
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2208              		.loc 1 631 1
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 8
 2211              		@ frame_needed = 1, uses_anonymous_args = 0
 2212              		@ link register save eliminated.
 2213 0000 80B4     		push	{r7}
 2214              	.LCFI194:
 2215              		.cfi_def_cfa_offset 4
 2216              		.cfi_offset 7, -4
 2217 0002 83B0     		sub	sp, sp, #12
 2218              	.LCFI195:
 2219              		.cfi_def_cfa_offset 16
 2220 0004 00AF     		add	r7, sp, #0
 2221              	.LCFI196:
 2222              		.cfi_def_cfa_register 7
 2223 0006 7860     		str	r0, [r7, #4]
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 2224              		.loc 1 632 13
 2225 0008 054B     		ldr	r3, .L147
 2226 000a 9A68     		ldr	r2, [r3, #8]
 2227 000c 0449     		ldr	r1, .L147
 2228              		.loc 1 632 20
 2229 000e 7B68     		ldr	r3, [r7, #4]
 2230 0010 1343     		orrs	r3, r3, r2
 2231 0012 8B60     		str	r3, [r1, #8]
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2232              		.loc 1 633 1
 2233 0014 00BF     		nop
 2234 0016 0C37     		adds	r7, r7, #12
 2235              	.LCFI197:
 2236              		.cfi_def_cfa_offset 4
 2237 0018 BD46     		mov	sp, r7
 2238              	.LCFI198:
 2239              		.cfi_def_cfa_register 13
 2240              		@ sp needed
 2241 001a 5DF8047B 		ldr	r7, [sp], #4
 2242              	.LCFI199:
 2243              		.cfi_restore 7
 2244              		.cfi_def_cfa_offset 0
 2245 001e 7047     		bx	lr
 2246              	.L148:
 2247              		.align	2
 2248              	.L147:
 2249 0020 3C410050 		.word	1342193980
 2250              		.cfi_endproc
 2251              	.LFE194:
 2253              		.section	.text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 2254              		.align	1
 2255              		.global	XMC_SCU_PARITY_DisableTrapGeneration
 2256              		.syntax unified
 2257              		.thumb
 2258              		.thumb_func
 2260              	XMC_SCU_PARITY_DisableTrapGeneration:
 2261              	.LFB195:
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2262              		.loc 1 637 1
 2263              		.cfi_startproc
 2264              		@ args = 0, pretend = 0, frame = 8
 2265              		@ frame_needed = 1, uses_anonymous_args = 0
 2266              		@ link register save eliminated.
 2267 0000 80B4     		push	{r7}
 2268              	.LCFI200:
 2269              		.cfi_def_cfa_offset 4
 2270              		.cfi_offset 7, -4
 2271 0002 83B0     		sub	sp, sp, #12
 2272              	.LCFI201:
 2273              		.cfi_def_cfa_offset 16
 2274 0004 00AF     		add	r7, sp, #0
 2275              	.LCFI202:
 2276              		.cfi_def_cfa_register 7
 2277 0006 7860     		str	r0, [r7, #4]
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 2278              		.loc 1 638 13
 2279 0008 064B     		ldr	r3, .L150
 2280 000a 9A68     		ldr	r2, [r3, #8]
 2281              		.loc 1 638 23
 2282 000c 7B68     		ldr	r3, [r7, #4]
 2283 000e DB43     		mvns	r3, r3
 2284              		.loc 1 638 13
 2285 0010 0449     		ldr	r1, .L150
 2286              		.loc 1 638 20
 2287 0012 1340     		ands	r3, r3, r2
 2288 0014 8B60     		str	r3, [r1, #8]
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2289              		.loc 1 639 1
 2290 0016 00BF     		nop
 2291 0018 0C37     		adds	r7, r7, #12
 2292              	.LCFI203:
 2293              		.cfi_def_cfa_offset 4
 2294 001a BD46     		mov	sp, r7
 2295              	.LCFI204:
 2296              		.cfi_def_cfa_register 13
 2297              		@ sp needed
 2298 001c 5DF8047B 		ldr	r7, [sp], #4
 2299              	.LCFI205:
 2300              		.cfi_restore 7
 2301              		.cfi_def_cfa_offset 0
 2302 0020 7047     		bx	lr
 2303              	.L151:
 2304 0022 00BF     		.align	2
 2305              	.L150:
 2306 0024 3C410050 		.word	1342193980
 2307              		.cfi_endproc
 2308              	.LFE195:
 2310              		.section	.text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 2311              		.align	1
 2312              		.global	XMC_SCU_INTERRUPT_EnableNmiRequest
 2313              		.syntax unified
 2314              		.thumb
 2315              		.thumb_func
 2317              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 2318              	.LFB196:
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2319              		.loc 1 643 1
 2320              		.cfi_startproc
 2321              		@ args = 0, pretend = 0, frame = 8
 2322              		@ frame_needed = 1, uses_anonymous_args = 0
 2323              		@ link register save eliminated.
 2324 0000 80B4     		push	{r7}
 2325              	.LCFI206:
 2326              		.cfi_def_cfa_offset 4
 2327              		.cfi_offset 7, -4
 2328 0002 83B0     		sub	sp, sp, #12
 2329              	.LCFI207:
 2330              		.cfi_def_cfa_offset 16
 2331 0004 00AF     		add	r7, sp, #0
 2332              	.LCFI208:
 2333              		.cfi_def_cfa_register 7
 2334 0006 7860     		str	r0, [r7, #4]
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 2335              		.loc 1 644 16
 2336 0008 054B     		ldr	r3, .L153
 2337 000a 5A69     		ldr	r2, [r3, #20]
 2338 000c 0449     		ldr	r1, .L153
 2339              		.loc 1 644 27
 2340 000e 7B68     		ldr	r3, [r7, #4]
 2341 0010 1343     		orrs	r3, r3, r2
 2342 0012 4B61     		str	r3, [r1, #20]
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2343              		.loc 1 645 1
 2344 0014 00BF     		nop
 2345 0016 0C37     		adds	r7, r7, #12
 2346              	.LCFI209:
 2347              		.cfi_def_cfa_offset 4
 2348 0018 BD46     		mov	sp, r7
 2349              	.LCFI210:
 2350              		.cfi_def_cfa_register 13
 2351              		@ sp needed
 2352 001a 5DF8047B 		ldr	r7, [sp], #4
 2353              	.LCFI211:
 2354              		.cfi_restore 7
 2355              		.cfi_def_cfa_offset 0
 2356 001e 7047     		bx	lr
 2357              	.L154:
 2358              		.align	2
 2359              	.L153:
 2360 0020 74400050 		.word	1342193780
 2361              		.cfi_endproc
 2362              	.LFE196:
 2364              		.section	.text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 2365              		.align	1
 2366              		.global	XMC_SCU_INTERRUPT_DisableNmiRequest
 2367              		.syntax unified
 2368              		.thumb
 2369              		.thumb_func
 2371              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 2372              	.LFB197:
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2373              		.loc 1 649 1
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 8
 2376              		@ frame_needed = 1, uses_anonymous_args = 0
 2377              		@ link register save eliminated.
 2378 0000 80B4     		push	{r7}
 2379              	.LCFI212:
 2380              		.cfi_def_cfa_offset 4
 2381              		.cfi_offset 7, -4
 2382 0002 83B0     		sub	sp, sp, #12
 2383              	.LCFI213:
 2384              		.cfi_def_cfa_offset 16
 2385 0004 00AF     		add	r7, sp, #0
 2386              	.LCFI214:
 2387              		.cfi_def_cfa_register 7
 2388 0006 7860     		str	r0, [r7, #4]
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 2389              		.loc 1 650 16
 2390 0008 064B     		ldr	r3, .L156
 2391 000a 5A69     		ldr	r2, [r3, #20]
 2392              		.loc 1 650 30
 2393 000c 7B68     		ldr	r3, [r7, #4]
 2394 000e DB43     		mvns	r3, r3
 2395              		.loc 1 650 16
 2396 0010 0449     		ldr	r1, .L156
 2397              		.loc 1 650 27
 2398 0012 1340     		ands	r3, r3, r2
 2399 0014 4B61     		str	r3, [r1, #20]
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2400              		.loc 1 651 1
 2401 0016 00BF     		nop
 2402 0018 0C37     		adds	r7, r7, #12
 2403              	.LCFI215:
 2404              		.cfi_def_cfa_offset 4
 2405 001a BD46     		mov	sp, r7
 2406              	.LCFI216:
 2407              		.cfi_def_cfa_register 13
 2408              		@ sp needed
 2409 001c 5DF8047B 		ldr	r7, [sp], #4
 2410              	.LCFI217:
 2411              		.cfi_restore 7
 2412              		.cfi_def_cfa_offset 0
 2413 0020 7047     		bx	lr
 2414              	.L157:
 2415 0022 00BF     		.align	2
 2416              	.L156:
 2417 0024 74400050 		.word	1342193780
 2418              		.cfi_endproc
 2419              	.LFE197:
 2421              		.section	.text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 2422              		.align	1
 2423              		.global	XMC_SCU_RESET_AssertPeripheralReset
 2424              		.syntax unified
 2425              		.thumb
 2426              		.thumb_func
 2428              	XMC_SCU_RESET_AssertPeripheralReset:
 2429              	.LFB198:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2430              		.loc 1 655 1
 2431              		.cfi_startproc
 2432              		@ args = 0, pretend = 0, frame = 16
 2433              		@ frame_needed = 1, uses_anonymous_args = 0
 2434              		@ link register save eliminated.
 2435 0000 80B4     		push	{r7}
 2436              	.LCFI218:
 2437              		.cfi_def_cfa_offset 4
 2438              		.cfi_offset 7, -4
 2439 0002 85B0     		sub	sp, sp, #20
 2440              	.LCFI219:
 2441              		.cfi_def_cfa_offset 24
 2442 0004 00AF     		add	r7, sp, #0
 2443              	.LCFI220:
 2444              		.cfi_def_cfa_register 7
 2445 0006 7860     		str	r0, [r7, #4]
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2446              		.loc 1 656 12
 2447 0008 7B68     		ldr	r3, [r7, #4]
 2448 000a 1B0F     		lsrs	r3, r3, #28
 2449 000c FB60     		str	r3, [r7, #12]
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2450              		.loc 1 657 12
 2451 000e 7B68     		ldr	r3, [r7, #4]
 2452 0010 23F07043 		bic	r3, r3, #-268435456
 2453 0014 BB60     		str	r3, [r7, #8]
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 2454              		.loc 1 659 38
 2455 0016 FA68     		ldr	r2, [r7, #12]
 2456 0018 1346     		mov	r3, r2
 2457 001a 5B00     		lsls	r3, r3, #1
 2458 001c 1344     		add	r3, r3, r2
 2459 001e 9B00     		lsls	r3, r3, #2
 2460 0020 1A46     		mov	r2, r3
 2461 0022 054B     		ldr	r3, .L159
 2462 0024 1344     		add	r3, r3, r2
 2463              		.loc 1 659 54
 2464 0026 BA68     		ldr	r2, [r7, #8]
 2465 0028 1A60     		str	r2, [r3]
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2466              		.loc 1 660 1
 2467 002a 00BF     		nop
 2468 002c 1437     		adds	r7, r7, #20
 2469              	.LCFI221:
 2470              		.cfi_def_cfa_offset 4
 2471 002e BD46     		mov	sp, r7
 2472              	.LCFI222:
 2473              		.cfi_def_cfa_register 13
 2474              		@ sp needed
 2475 0030 5DF8047B 		ldr	r7, [sp], #4
 2476              	.LCFI223:
 2477              		.cfi_restore 7
 2478              		.cfi_def_cfa_offset 0
 2479 0034 7047     		bx	lr
 2480              	.L160:
 2481 0036 00BF     		.align	2
 2482              	.L159:
 2483 0038 10440050 		.word	1342194704
 2484              		.cfi_endproc
 2485              	.LFE198:
 2487              		.section	.text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 2488              		.align	1
 2489              		.global	XMC_SCU_RESET_DeassertPeripheralReset
 2490              		.syntax unified
 2491              		.thumb
 2492              		.thumb_func
 2494              	XMC_SCU_RESET_DeassertPeripheralReset:
 2495              	.LFB199:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2496              		.loc 1 664 1
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 16
 2499              		@ frame_needed = 1, uses_anonymous_args = 0
 2500              		@ link register save eliminated.
 2501 0000 80B4     		push	{r7}
 2502              	.LCFI224:
 2503              		.cfi_def_cfa_offset 4
 2504              		.cfi_offset 7, -4
 2505 0002 85B0     		sub	sp, sp, #20
 2506              	.LCFI225:
 2507              		.cfi_def_cfa_offset 24
 2508 0004 00AF     		add	r7, sp, #0
 2509              	.LCFI226:
 2510              		.cfi_def_cfa_register 7
 2511 0006 7860     		str	r0, [r7, #4]
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2512              		.loc 1 665 12
 2513 0008 7B68     		ldr	r3, [r7, #4]
 2514 000a 1B0F     		lsrs	r3, r3, #28
 2515 000c FB60     		str	r3, [r7, #12]
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2516              		.loc 1 666 12
 2517 000e 7B68     		ldr	r3, [r7, #4]
 2518 0010 23F07043 		bic	r3, r3, #-268435456
 2519 0014 BB60     		str	r3, [r7, #8]
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 2520              		.loc 1 668 38
 2521 0016 FA68     		ldr	r2, [r7, #12]
 2522 0018 1346     		mov	r3, r2
 2523 001a 5B00     		lsls	r3, r3, #1
 2524 001c 1344     		add	r3, r3, r2
 2525 001e 9B00     		lsls	r3, r3, #2
 2526 0020 1A46     		mov	r2, r3
 2527 0022 054B     		ldr	r3, .L162
 2528 0024 1344     		add	r3, r3, r2
 2529              		.loc 1 668 54
 2530 0026 BA68     		ldr	r2, [r7, #8]
 2531 0028 1A60     		str	r2, [r3]
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2532              		.loc 1 669 1
 2533 002a 00BF     		nop
 2534 002c 1437     		adds	r7, r7, #20
 2535              	.LCFI227:
 2536              		.cfi_def_cfa_offset 4
 2537 002e BD46     		mov	sp, r7
 2538              	.LCFI228:
 2539              		.cfi_def_cfa_register 13
 2540              		@ sp needed
 2541 0030 5DF8047B 		ldr	r7, [sp], #4
 2542              	.LCFI229:
 2543              		.cfi_restore 7
 2544              		.cfi_def_cfa_offset 0
 2545 0034 7047     		bx	lr
 2546              	.L163:
 2547 0036 00BF     		.align	2
 2548              	.L162:
 2549 0038 14440050 		.word	1342194708
 2550              		.cfi_endproc
 2551              	.LFE199:
 2553              		.section	.text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 2554              		.align	1
 2555              		.global	XMC_SCU_RESET_IsPeripheralResetAsserted
 2556              		.syntax unified
 2557              		.thumb
 2558              		.thumb_func
 2560              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 2561              	.LFB200:
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2562              		.loc 1 673 1
 2563              		.cfi_startproc
 2564              		@ args = 0, pretend = 0, frame = 16
 2565              		@ frame_needed = 1, uses_anonymous_args = 0
 2566              		@ link register save eliminated.
 2567 0000 80B4     		push	{r7}
 2568              	.LCFI230:
 2569              		.cfi_def_cfa_offset 4
 2570              		.cfi_offset 7, -4
 2571 0002 85B0     		sub	sp, sp, #20
 2572              	.LCFI231:
 2573              		.cfi_def_cfa_offset 24
 2574 0004 00AF     		add	r7, sp, #0
 2575              	.LCFI232:
 2576              		.cfi_def_cfa_register 7
 2577 0006 7860     		str	r0, [r7, #4]
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2578              		.loc 1 674 12
 2579 0008 7B68     		ldr	r3, [r7, #4]
 2580 000a 1B0F     		lsrs	r3, r3, #28
 2581 000c FB60     		str	r3, [r7, #12]
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2582              		.loc 1 675 12
 2583 000e 7B68     		ldr	r3, [r7, #4]
 2584 0010 23F07043 		bic	r3, r3, #-268435456
 2585 0014 BB60     		str	r3, [r7, #8]
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 2586              		.loc 1 677 48
 2587 0016 FA68     		ldr	r2, [r7, #12]
 2588 0018 1346     		mov	r3, r2
 2589 001a 5B00     		lsls	r3, r3, #1
 2590 001c 1344     		add	r3, r3, r2
 2591 001e 9B00     		lsls	r3, r3, #2
 2592 0020 1A46     		mov	r2, r3
 2593 0022 084B     		ldr	r3, .L166
 2594 0024 1344     		add	r3, r3, r2
 2595              		.loc 1 677 12
 2596 0026 1A68     		ldr	r2, [r3]
 2597              		.loc 1 677 64
 2598 0028 BB68     		ldr	r3, [r7, #8]
 2599 002a 1340     		ands	r3, r3, r2
 2600              		.loc 1 677 72
 2601 002c 002B     		cmp	r3, #0
 2602 002e 14BF     		ite	ne
 2603 0030 0123     		movne	r3, #1
 2604 0032 0023     		moveq	r3, #0
 2605 0034 DBB2     		uxtb	r3, r3
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2606              		.loc 1 678 1
 2607 0036 1846     		mov	r0, r3
 2608 0038 1437     		adds	r7, r7, #20
 2609              	.LCFI233:
 2610              		.cfi_def_cfa_offset 4
 2611 003a BD46     		mov	sp, r7
 2612              	.LCFI234:
 2613              		.cfi_def_cfa_register 13
 2614              		@ sp needed
 2615 003c 5DF8047B 		ldr	r7, [sp], #4
 2616              	.LCFI235:
 2617              		.cfi_restore 7
 2618              		.cfi_def_cfa_offset 0
 2619 0040 7047     		bx	lr
 2620              	.L167:
 2621 0042 00BF     		.align	2
 2622              	.L166:
 2623 0044 0C440050 		.word	1342194700
 2624              		.cfi_endproc
 2625              	.LFE200:
 2627              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 2628              		.align	1
 2629              		.global	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2630              		.syntax unified
 2631              		.thumb
 2632              		.thumb_func
 2634              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 2635              	.LFB201:
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2636              		.loc 1 684 1
 2637              		.cfi_startproc
 2638              		@ args = 0, pretend = 0, frame = 16
 2639              		@ frame_needed = 1, uses_anonymous_args = 0
 2640 0000 80B5     		push	{r7, lr}
 2641              	.LCFI236:
 2642              		.cfi_def_cfa_offset 8
 2643              		.cfi_offset 7, -8
 2644              		.cfi_offset 14, -4
 2645 0002 84B0     		sub	sp, sp, #16
 2646              	.LCFI237:
 2647              		.cfi_def_cfa_offset 24
 2648 0004 00AF     		add	r7, sp, #0
 2649              	.LCFI238:
 2650              		.cfi_def_cfa_register 7
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 2651              		.loc 1 690 21
 2652 0006 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2653 000a F860     		str	r0, [r7, #12]
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 2654              		.loc 1 691 13
 2655 000c 1A4B     		ldr	r3, .L172
 2656 000e 1B68     		ldr	r3, [r3]
 2657              		.loc 1 691 23
 2658 0010 03F00103 		and	r3, r3, #1
 2659              		.loc 1 691 5
 2660 0014 002B     		cmp	r3, #0
 2661 0016 09D0     		beq	.L169
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2662              		.loc 1 695 34
 2663 0018 174B     		ldr	r3, .L172
 2664 001a 9B68     		ldr	r3, [r3, #8]
 2665              		.loc 1 695 74
 2666 001c 03F07F03 		and	r3, r3, #127
 2667              		.loc 1 695 104
 2668 0020 0133     		adds	r3, r3, #1
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2669              		.loc 1 694 21
 2670 0022 FA68     		ldr	r2, [r7, #12]
 2671 0024 B2FBF3F3 		udiv	r3, r2, r3
 2672 0028 FB60     		str	r3, [r7, #12]
 2673 002a 1FE0     		b	.L170
 2674              	.L169:
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 2675              		.loc 1 699 35
 2676 002c 124B     		ldr	r3, .L172
 2677 002e 9B68     		ldr	r3, [r3, #8]
 2678              		.loc 1 699 74
 2679 0030 1B0E     		lsrs	r3, r3, #24
 2680 0032 03F00F03 		and	r3, r3, #15
 2681              		.loc 1 699 12
 2682 0036 0133     		adds	r3, r3, #1
 2683 0038 BB60     		str	r3, [r7, #8]
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 2684              		.loc 1 700 35
 2685 003a 0F4B     		ldr	r3, .L172
 2686 003c 9B68     		ldr	r3, [r3, #8]
 2687              		.loc 1 700 74
 2688 003e 1B0A     		lsrs	r3, r3, #8
 2689 0040 03F07F03 		and	r3, r3, #127
 2690              		.loc 1 700 12
 2691 0044 0133     		adds	r3, r3, #1
 2692 0046 7B60     		str	r3, [r7, #4]
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 2693              		.loc 1 701 35
 2694 0048 0B4B     		ldr	r3, .L172
 2695 004a 9B68     		ldr	r3, [r3, #8]
 2696              		.loc 1 701 75
 2697 004c 1B0C     		lsrs	r3, r3, #16
 2698 004e 03F07F03 		and	r3, r3, #127
 2699              		.loc 1 701 12
 2700 0052 0133     		adds	r3, r3, #1
 2701 0054 3B60     		str	r3, [r7]
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 2702              		.loc 1 703 40
 2703 0056 FB68     		ldr	r3, [r7, #12]
 2704 0058 7A68     		ldr	r2, [r7, #4]
 2705 005a 03FB02F2 		mul	r2, r3, r2
 2706              		.loc 1 703 58
 2707 005e BB68     		ldr	r3, [r7, #8]
 2708 0060 3968     		ldr	r1, [r7]
 2709 0062 01FB03F3 		mul	r3, r1, r3
 2710              		.loc 1 703 21
 2711 0066 B2FBF3F3 		udiv	r3, r2, r3
 2712 006a FB60     		str	r3, [r7, #12]
 2713              	.L170:
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2714              		.loc 1 706 10
 2715 006c FB68     		ldr	r3, [r7, #12]
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2716              		.loc 1 707 1
 2717 006e 1846     		mov	r0, r3
 2718 0070 1037     		adds	r7, r7, #16
 2719              	.LCFI239:
 2720              		.cfi_def_cfa_offset 8
 2721 0072 BD46     		mov	sp, r7
 2722              	.LCFI240:
 2723              		.cfi_def_cfa_register 13
 2724              		@ sp needed
 2725 0074 80BD     		pop	{r7, pc}
 2726              	.L173:
 2727 0076 00BF     		.align	2
 2728              	.L172:
 2729 0078 10470050 		.word	1342195472
 2730              		.cfi_endproc
 2731              	.LFE201:
 2733              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 2734              		.align	1
 2735              		.global	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2736              		.syntax unified
 2737              		.thumb
 2738              		.thumb_func
 2740              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 2741              	.LFB202:
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2742              		.loc 1 713 1
 2743              		.cfi_startproc
 2744              		@ args = 0, pretend = 0, frame = 8
 2745              		@ frame_needed = 1, uses_anonymous_args = 0
 2746 0000 80B5     		push	{r7, lr}
 2747              	.LCFI241:
 2748              		.cfi_def_cfa_offset 8
 2749              		.cfi_offset 7, -8
 2750              		.cfi_offset 14, -4
 2751 0002 82B0     		sub	sp, sp, #8
 2752              	.LCFI242:
 2753              		.cfi_def_cfa_offset 16
 2754 0004 00AF     		add	r7, sp, #0
 2755              	.LCFI243:
 2756              		.cfi_def_cfa_register 7
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 2757              		.loc 1 717 14
 2758 0006 084B     		ldr	r3, .L178
 2759 0008 DB68     		ldr	r3, [r3, #12]
 2760              		.loc 1 717 24
 2761 000a 03F00103 		and	r3, r3, #1
 2762              		.loc 1 717 5
 2763 000e 002B     		cmp	r3, #0
 2764 0010 03D1     		bne	.L175
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 2765              		.loc 1 719 23
 2766 0012 FFF7FEFF 		bl	OSCHP_GetFrequency
 2767 0016 7860     		str	r0, [r7, #4]
 2768 0018 01E0     		b	.L176
 2769              	.L175:
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 2770              		.loc 1 723 21
 2771 001a 044B     		ldr	r3, .L178+4
 2772 001c 7B60     		str	r3, [r7, #4]
 2773              	.L176:
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2774              		.loc 1 726 10
 2775 001e 7B68     		ldr	r3, [r7, #4]
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2776              		.loc 1 727 1
 2777 0020 1846     		mov	r0, r3
 2778 0022 0837     		adds	r7, r7, #8
 2779              	.LCFI244:
 2780              		.cfi_def_cfa_offset 8
 2781 0024 BD46     		mov	sp, r7
 2782              	.LCFI245:
 2783              		.cfi_def_cfa_register 13
 2784              		@ sp needed
 2785 0026 80BD     		pop	{r7, pc}
 2786              	.L179:
 2787              		.align	2
 2788              	.L178:
 2789 0028 10470050 		.word	1342195472
 2790 002c 00366E01 		.word	24000000
 2791              		.cfi_endproc
 2792              	.LFE202:
 2794              		.section	.text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 2795              		.align	1
 2796              		.global	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2797              		.syntax unified
 2798              		.thumb
 2799              		.thumb_func
 2801              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 2802              	.LFB203:
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2803              		.loc 1 733 1
 2804              		.cfi_startproc
 2805              		@ args = 0, pretend = 0, frame = 16
 2806              		@ frame_needed = 1, uses_anonymous_args = 0
 2807 0000 80B5     		push	{r7, lr}
 2808              	.LCFI246:
 2809              		.cfi_def_cfa_offset 8
 2810              		.cfi_offset 7, -8
 2811              		.cfi_offset 14, -4
 2812 0002 84B0     		sub	sp, sp, #16
 2813              	.LCFI247:
 2814              		.cfi_def_cfa_offset 24
 2815 0004 00AF     		add	r7, sp, #0
 2816              	.LCFI248:
 2817              		.cfi_def_cfa_register 7
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 2818              		.loc 1 738 21
 2819 0006 FFF7FEFF 		bl	OSCHP_GetFrequency
 2820 000a F860     		str	r0, [r7, #12]
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 2821              		.loc 1 739 14
 2822 000c 104B     		ldr	r3, .L183
 2823 000e 1B69     		ldr	r3, [r3, #16]
 2824              		.loc 1 739 27
 2825 0010 03F00103 		and	r3, r3, #1
 2826              		.loc 1 739 5
 2827 0014 002B     		cmp	r3, #0
 2828 0016 16D1     		bne	.L181
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 2829              		.loc 1 742 34
 2830 0018 0D4B     		ldr	r3, .L183
 2831 001a 5B69     		ldr	r3, [r3, #20]
 2832              		.loc 1 742 77
 2833 001c 1B0A     		lsrs	r3, r3, #8
 2834 001e 03F07F03 		and	r3, r3, #127
 2835              		.loc 1 742 11
 2836 0022 0133     		adds	r3, r3, #1
 2837 0024 BB60     		str	r3, [r7, #8]
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 2838              		.loc 1 743 34
 2839 0026 0A4B     		ldr	r3, .L183
 2840 0028 5B69     		ldr	r3, [r3, #20]
 2841              		.loc 1 743 77
 2842 002a 1B0E     		lsrs	r3, r3, #24
 2843 002c 03F00F03 		and	r3, r3, #15
 2844              		.loc 1 743 11
 2845 0030 0133     		adds	r3, r3, #1
 2846 0032 7B60     		str	r3, [r7, #4]
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 2847              		.loc 1 744 51
 2848 0034 FB68     		ldr	r3, [r7, #12]
 2849 0036 BA68     		ldr	r2, [r7, #8]
 2850 0038 03FB02F2 		mul	r2, r3, r2
 2851              		.loc 1 744 61
 2852 003c 7B68     		ldr	r3, [r7, #4]
 2853 003e 5B00     		lsls	r3, r3, #1
 2854              		.loc 1 744 21
 2855 0040 B2FBF3F3 		udiv	r3, r2, r3
 2856 0044 FB60     		str	r3, [r7, #12]
 2857              	.L181:
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2858              		.loc 1 746 10
 2859 0046 FB68     		ldr	r3, [r7, #12]
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2860              		.loc 1 747 1
 2861 0048 1846     		mov	r0, r3
 2862 004a 1037     		adds	r7, r7, #16
 2863              	.LCFI249:
 2864              		.cfi_def_cfa_offset 8
 2865 004c BD46     		mov	sp, r7
 2866              	.LCFI250:
 2867              		.cfi_def_cfa_register 13
 2868              		@ sp needed
 2869 004e 80BD     		pop	{r7, pc}
 2870              	.L184:
 2871              		.align	2
 2872              	.L183:
 2873 0050 10470050 		.word	1342195472
 2874              		.cfi_endproc
 2875              	.LFE203:
 2877              		.section	.text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 2878              		.align	1
 2879              		.global	XMC_SCU_CLOCK_GetCcuClockFrequency
 2880              		.syntax unified
 2881              		.thumb
 2882              		.thumb_func
 2884              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 2885              	.LFB204:
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2886              		.loc 1 753 1
 2887              		.cfi_startproc
 2888              		@ args = 0, pretend = 0, frame = 8
 2889              		@ frame_needed = 1, uses_anonymous_args = 0
 2890 0000 80B5     		push	{r7, lr}
 2891              	.LCFI251:
 2892              		.cfi_def_cfa_offset 8
 2893              		.cfi_offset 7, -8
 2894              		.cfi_offset 14, -4
 2895 0002 82B0     		sub	sp, sp, #8
 2896              	.LCFI252:
 2897              		.cfi_def_cfa_offset 16
 2898 0004 00AF     		add	r7, sp, #0
 2899              	.LCFI253:
 2900              		.cfi_def_cfa_register 7
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2901              		.loc 1 754 12
 2902 0006 0023     		movs	r3, #0
 2903 0008 7B60     		str	r3, [r7, #4]
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2904              		.loc 1 755 15
 2905 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemClockFrequency
 2906 000e 7860     		str	r0, [r7, #4]
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 2907              		.loc 1 757 54
 2908 0010 054B     		ldr	r3, .L187
 2909 0012 1B6A     		ldr	r3, [r3, #32]
 2910              		.loc 1 757 35
 2911 0014 03F00103 		and	r3, r3, #1
 2912              		.loc 1 757 10
 2913 0018 7A68     		ldr	r2, [r7, #4]
 2914 001a 22FA03F3 		lsr	r3, r2, r3
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2915              		.loc 1 759 1
 2916 001e 1846     		mov	r0, r3
 2917 0020 0837     		adds	r7, r7, #8
 2918              	.LCFI254:
 2919              		.cfi_def_cfa_offset 8
 2920 0022 BD46     		mov	sp, r7
 2921              	.LCFI255:
 2922              		.cfi_def_cfa_register 13
 2923              		@ sp needed
 2924 0024 80BD     		pop	{r7, pc}
 2925              	.L188:
 2926 0026 00BF     		.align	2
 2927              	.L187:
 2928 0028 00460050 		.word	1342195200
 2929              		.cfi_endproc
 2930              	.LFE204:
 2932              		.section	.text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 2933              		.align	1
 2934              		.global	XMC_SCU_CLOCK_GetUsbClockFrequency
 2935              		.syntax unified
 2936              		.thumb
 2937              		.thumb_func
 2939              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 2940              	.LFB205:
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2941              		.loc 1 765 1
 2942              		.cfi_startproc
 2943              		@ args = 0, pretend = 0, frame = 8
 2944              		@ frame_needed = 1, uses_anonymous_args = 0
 2945 0000 80B5     		push	{r7, lr}
 2946              	.LCFI256:
 2947              		.cfi_def_cfa_offset 8
 2948              		.cfi_offset 7, -8
 2949              		.cfi_offset 14, -4
 2950 0002 82B0     		sub	sp, sp, #8
 2951              	.LCFI257:
 2952              		.cfi_def_cfa_offset 16
 2953 0004 00AF     		add	r7, sp, #0
 2954              	.LCFI258:
 2955              		.cfi_def_cfa_register 7
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2956              		.loc 1 766 12
 2957 0006 0023     		movs	r3, #0
 2958 0008 7B60     		str	r3, [r7, #4]
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 2959              		.loc 1 769 12
 2960 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbClockSource
 2961 000e 3860     		str	r0, [r7]
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 2962              		.loc 1 771 6
 2963 0010 3B68     		ldr	r3, [r7]
 2964 0012 B3F5803F 		cmp	r3, #65536
 2965 0016 03D1     		bne	.L190
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2966              		.loc 1 773 17
 2967 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2968 001c 7860     		str	r0, [r7, #4]
 2969 001e 05E0     		b	.L191
 2970              	.L190:
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 2971              		.loc 1 775 11
 2972 0020 3B68     		ldr	r3, [r7]
 2973 0022 002B     		cmp	r3, #0
 2974 0024 02D1     		bne	.L191
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2975              		.loc 1 777 17
 2976 0026 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2977 002a 7860     		str	r0, [r7, #4]
 2978              	.L191:
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 2979              		.loc 1 783 43
 2980 002c 054B     		ldr	r3, .L193
 2981 002e 9B69     		ldr	r3, [r3, #24]
 2982              		.loc 1 783 85
 2983 0030 03F00703 		and	r3, r3, #7
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2984              		.loc 1 784 65
 2985 0034 0133     		adds	r3, r3, #1
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2986              		.loc 1 783 10
 2987 0036 7A68     		ldr	r2, [r7, #4]
 2988 0038 B2FBF3F3 		udiv	r3, r2, r3
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2989              		.loc 1 785 1
 2990 003c 1846     		mov	r0, r3
 2991 003e 0837     		adds	r7, r7, #8
 2992              	.LCFI259:
 2993              		.cfi_def_cfa_offset 8
 2994 0040 BD46     		mov	sp, r7
 2995              	.LCFI260:
 2996              		.cfi_def_cfa_register 13
 2997              		@ sp needed
 2998 0042 80BD     		pop	{r7, pc}
 2999              	.L194:
 3000              		.align	2
 3001              	.L193:
 3002 0044 00460050 		.word	1342195200
 3003              		.cfi_endproc
 3004              	.LFE205:
 3006              		.section	.text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 3007              		.align	1
 3008              		.global	XMC_SCU_CLOCK_GetEbuClockFrequency
 3009              		.syntax unified
 3010              		.thumb
 3011              		.thumb_func
 3013              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 3014              	.LFB206:
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3015              		.loc 1 792 1
 3016              		.cfi_startproc
 3017              		@ args = 0, pretend = 0, frame = 8
 3018              		@ frame_needed = 1, uses_anonymous_args = 0
 3019 0000 80B5     		push	{r7, lr}
 3020              	.LCFI261:
 3021              		.cfi_def_cfa_offset 8
 3022              		.cfi_offset 7, -8
 3023              		.cfi_offset 14, -4
 3024 0002 82B0     		sub	sp, sp, #8
 3025              	.LCFI262:
 3026              		.cfi_def_cfa_offset 16
 3027 0004 00AF     		add	r7, sp, #0
 3028              	.LCFI263:
 3029              		.cfi_def_cfa_register 7
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3030              		.loc 1 793 24
 3031 0006 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3032 000a 7860     		str	r0, [r7, #4]
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 3033              		.loc 1 795 43
 3034 000c 054B     		ldr	r3, .L197
 3035 000e DB69     		ldr	r3, [r3, #28]
 3036              		.loc 1 795 85
 3037 0010 03F03F03 		and	r3, r3, #63
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 3038              		.loc 1 796 65
 3039 0014 0133     		adds	r3, r3, #1
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 3040              		.loc 1 795 10
 3041 0016 7A68     		ldr	r2, [r7, #4]
 3042 0018 B2FBF3F3 		udiv	r3, r2, r3
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3043              		.loc 1 797 1
 3044 001c 1846     		mov	r0, r3
 3045 001e 0837     		adds	r7, r7, #8
 3046              	.LCFI264:
 3047              		.cfi_def_cfa_offset 8
 3048 0020 BD46     		mov	sp, r7
 3049              	.LCFI265:
 3050              		.cfi_def_cfa_register 13
 3051              		@ sp needed
 3052 0022 80BD     		pop	{r7, pc}
 3053              	.L198:
 3054              		.align	2
 3055              	.L197:
 3056 0024 00460050 		.word	1342195200
 3057              		.cfi_endproc
 3058              	.LFE206:
 3060              		.section	.text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 3061              		.align	1
 3062              		.global	XMC_SCU_CLOCK_GetWdtClockFrequency
 3063              		.syntax unified
 3064              		.thumb
 3065              		.thumb_func
 3067              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 3068              	.LFB207:
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3069              		.loc 1 825 1
 3070              		.cfi_startproc
 3071              		@ args = 0, pretend = 0, frame = 8
 3072              		@ frame_needed = 1, uses_anonymous_args = 0
 3073 0000 80B5     		push	{r7, lr}
 3074              	.LCFI266:
 3075              		.cfi_def_cfa_offset 8
 3076              		.cfi_offset 7, -8
 3077              		.cfi_offset 14, -4
 3078 0002 82B0     		sub	sp, sp, #8
 3079              	.LCFI267:
 3080              		.cfi_def_cfa_offset 16
 3081 0004 00AF     		add	r7, sp, #0
 3082              	.LCFI268:
 3083              		.cfi_def_cfa_register 7
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3084              		.loc 1 826 12
 3085 0006 0023     		movs	r3, #0
 3086 0008 7B60     		str	r3, [r7, #4]
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 3087              		.loc 1 829 12
 3088 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetWdtClockSource
 3089 000e 3860     		str	r0, [r7]
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 3090              		.loc 1 831 6
 3091 0010 3B68     		ldr	r3, [r7]
 3092 0012 B3F5003F 		cmp	r3, #131072
 3093 0016 03D1     		bne	.L200
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3094              		.loc 1 833 17
 3095 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3096 001c 7860     		str	r0, [r7, #4]
 3097 001e 0CE0     		b	.L201
 3098              	.L200:
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 3099              		.loc 1 835 11
 3100 0020 3B68     		ldr	r3, [r7]
 3101 0022 002B     		cmp	r3, #0
 3102 0024 02D1     		bne	.L202
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 3103              		.loc 1 837 15
 3104 0026 0A4B     		ldr	r3, .L204
 3105 0028 7B60     		str	r3, [r7, #4]
 3106 002a 06E0     		b	.L201
 3107              	.L202:
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 3108              		.loc 1 839 11
 3109 002c 3B68     		ldr	r3, [r7]
 3110 002e B3F5803F 		cmp	r3, #65536
 3111 0032 02D1     		bne	.L201
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 3112              		.loc 1 841 15
 3113 0034 4FF40043 		mov	r3, #32768
 3114 0038 7B60     		str	r3, [r7, #4]
 3115              	.L201:
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 3116              		.loc 1 848 44
 3117 003a 064B     		ldr	r3, .L204+4
 3118 003c 5B6A     		ldr	r3, [r3, #36]
 3119              		.loc 1 848 86
 3120 003e DBB2     		uxtb	r3, r3
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3121              		.loc 1 849 66
 3122 0040 0133     		adds	r3, r3, #1
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3123              		.loc 1 848 10
 3124 0042 7A68     		ldr	r2, [r7, #4]
 3125 0044 B2FBF3F3 		udiv	r3, r2, r3
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3126              		.loc 1 850 1
 3127 0048 1846     		mov	r0, r3
 3128 004a 0837     		adds	r7, r7, #8
 3129              	.LCFI269:
 3130              		.cfi_def_cfa_offset 8
 3131 004c BD46     		mov	sp, r7
 3132              	.LCFI270:
 3133              		.cfi_def_cfa_register 13
 3134              		@ sp needed
 3135 004e 80BD     		pop	{r7, pc}
 3136              	.L205:
 3137              		.align	2
 3138              	.L204:
 3139 0050 00366E01 		.word	24000000
 3140 0054 00460050 		.word	1342195200
 3141              		.cfi_endproc
 3142              	.LFE207:
 3144              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 3145              		.align	1
 3146              		.global	XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 3147              		.syntax unified
 3148              		.thumb
 3149              		.thumb_func
 3151              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 3152              	.LFB208:
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3153              		.loc 1 857 1
 3154              		.cfi_startproc
 3155              		@ args = 0, pretend = 0, frame = 8
 3156              		@ frame_needed = 1, uses_anonymous_args = 0
 3157 0000 80B5     		push	{r7, lr}
 3158              	.LCFI271:
 3159              		.cfi_def_cfa_offset 8
 3160              		.cfi_offset 7, -8
 3161              		.cfi_offset 14, -4
 3162 0002 82B0     		sub	sp, sp, #8
 3163              	.LCFI272:
 3164              		.cfi_def_cfa_offset 16
 3165 0004 00AF     		add	r7, sp, #0
 3166              	.LCFI273:
 3167              		.cfi_def_cfa_register 7
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3168              		.loc 1 858 12
 3169 0006 0023     		movs	r3, #0
 3170 0008 7B60     		str	r3, [r7, #4]
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 3171              		.loc 1 861 12
 3172 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetExternalOutputClockSource
 3173 000e 0346     		mov	r3, r0
 3174 0010 FB70     		strb	r3, [r7, #3]
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 3175              		.loc 1 863 6
 3176 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3177 0014 032B     		cmp	r3, #3
 3178 0016 0DD1     		bne	.L207
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3179              		.loc 1 865 17
 3180 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3181 001c 7860     		str	r0, [r7, #4]
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3182              		.loc 1 867 52
 3183 001e 134B     		ldr	r3, .L211
 3184 0020 9B6A     		ldr	r3, [r3, #40]
 3185              		.loc 1 867 95
 3186 0022 1B0C     		lsrs	r3, r3, #16
 3187 0024 C3F30803 		ubfx	r3, r3, #0, #9
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3188              		.loc 1 868 46
 3189 0028 0133     		adds	r3, r3, #1
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3190              		.loc 1 867 15
 3191 002a 7A68     		ldr	r2, [r7, #4]
 3192 002c B2FBF3F3 		udiv	r3, r2, r3
 3193 0030 7B60     		str	r3, [r7, #4]
 3194 0032 16E0     		b	.L208
 3195              	.L207:
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 3196              		.loc 1 870 11
 3197 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3198 0036 002B     		cmp	r3, #0
 3199 0038 03D1     		bne	.L209
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 3200              		.loc 1 872 17
 3201 003a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemClockFrequency
 3202 003e 7860     		str	r0, [r7, #4]
 3203 0040 0FE0     		b	.L208
 3204              	.L209:
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 3205              		.loc 1 874 11
 3206 0042 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3207 0044 022B     		cmp	r3, #2
 3208 0046 0CD1     		bne	.L208
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 3209              		.loc 1 876 17
 3210 0048 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 3211 004c 7860     		str	r0, [r7, #4]
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3212              		.loc 1 878 52
 3213 004e 074B     		ldr	r3, .L211
 3214 0050 9B6A     		ldr	r3, [r3, #40]
 3215              		.loc 1 878 95
 3216 0052 1B0C     		lsrs	r3, r3, #16
 3217 0054 C3F30803 		ubfx	r3, r3, #0, #9
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3218              		.loc 1 879 46
 3219 0058 0133     		adds	r3, r3, #1
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3220              		.loc 1 878 15
 3221 005a 7A68     		ldr	r2, [r7, #4]
 3222 005c B2FBF3F3 		udiv	r3, r2, r3
 3223 0060 7B60     		str	r3, [r7, #4]
 3224              	.L208:
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (frequency);
 3225              		.loc 1 886 10
 3226 0062 7B68     		ldr	r3, [r7, #4]
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3227              		.loc 1 887 1
 3228 0064 1846     		mov	r0, r3
 3229 0066 0837     		adds	r7, r7, #8
 3230              	.LCFI274:
 3231              		.cfi_def_cfa_offset 8
 3232 0068 BD46     		mov	sp, r7
 3233              	.LCFI275:
 3234              		.cfi_def_cfa_register 13
 3235              		@ sp needed
 3236 006a 80BD     		pop	{r7, pc}
 3237              	.L212:
 3238              		.align	2
 3239              	.L211:
 3240 006c 00460050 		.word	1342195200
 3241              		.cfi_endproc
 3242              	.LFE208:
 3244              		.section	.text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 3245              		.align	1
 3246              		.global	XMC_SCU_CLOCK_GetPeripheralClockFrequency
 3247              		.syntax unified
 3248              		.thumb
 3249              		.thumb_func
 3251              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 3252              	.LFB209:
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3253              		.loc 1 893 1
 3254              		.cfi_startproc
 3255              		@ args = 0, pretend = 0, frame = 0
 3256              		@ frame_needed = 1, uses_anonymous_args = 0
 3257 0000 80B5     		push	{r7, lr}
 3258              	.LCFI276:
 3259              		.cfi_def_cfa_offset 8
 3260              		.cfi_offset 7, -8
 3261              		.cfi_offset 14, -4
 3262 0002 00AF     		add	r7, sp, #0
 3263              	.LCFI277:
 3264              		.cfi_def_cfa_register 7
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3265              		.loc 1 894 21
 3266 0004 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetCpuClockFrequency
 3267 0008 0246     		mov	r2, r0
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 3268              		.loc 1 895 19
 3269 000a 044B     		ldr	r3, .L215
 3270 000c 5B69     		ldr	r3, [r3, #20]
 3271              		.loc 1 895 58
 3272 000e 03F00103 		and	r3, r3, #1
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3273              		.loc 1 894 10
 3274 0012 22FA03F3 		lsr	r3, r2, r3
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3275              		.loc 1 896 1
 3276 0016 1846     		mov	r0, r3
 3277 0018 80BD     		pop	{r7, pc}
 3278              	.L216:
 3279 001a 00BF     		.align	2
 3280              	.L215:
 3281 001c 00460050 		.word	1342195200
 3282              		.cfi_endproc
 3283              	.LFE209:
 3285              		.section	.text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 3286              		.align	1
 3287              		.global	XMC_SCU_CLOCK_SetSystemClockSource
 3288              		.syntax unified
 3289              		.thumb
 3290              		.thumb_func
 3292              	XMC_SCU_CLOCK_SetSystemClockSource:
 3293              	.LFB210:
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3294              		.loc 1 900 1
 3295              		.cfi_startproc
 3296              		@ args = 0, pretend = 0, frame = 8
 3297              		@ frame_needed = 1, uses_anonymous_args = 0
 3298              		@ link register save eliminated.
 3299 0000 80B4     		push	{r7}
 3300              	.LCFI278:
 3301              		.cfi_def_cfa_offset 4
 3302              		.cfi_offset 7, -4
 3303 0002 83B0     		sub	sp, sp, #12
 3304              	.LCFI279:
 3305              		.cfi_def_cfa_offset 16
 3306 0004 00AF     		add	r7, sp, #0
 3307              	.LCFI280:
 3308              		.cfi_def_cfa_register 7
 3309 0006 7860     		str	r0, [r7, #4]
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 3310              		.loc 1 901 31
 3311 0008 064B     		ldr	r3, .L218
 3312 000a DB68     		ldr	r3, [r3, #12]
 3313              		.loc 1 901 42
 3314 000c 23F48032 		bic	r2, r3, #65536
 3315              		.loc 1 901 10
 3316 0010 0449     		ldr	r1, .L218
 3317              		.loc 1 901 86
 3318 0012 7B68     		ldr	r3, [r7, #4]
 3319 0014 1343     		orrs	r3, r3, r2
 3320              		.loc 1 901 21
 3321 0016 CB60     		str	r3, [r1, #12]
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3322              		.loc 1 903 1
 3323 0018 00BF     		nop
 3324 001a 0C37     		adds	r7, r7, #12
 3325              	.LCFI281:
 3326              		.cfi_def_cfa_offset 4
 3327 001c BD46     		mov	sp, r7
 3328              	.LCFI282:
 3329              		.cfi_def_cfa_register 13
 3330              		@ sp needed
 3331 001e 5DF8047B 		ldr	r7, [sp], #4
 3332              	.LCFI283:
 3333              		.cfi_restore 7
 3334              		.cfi_def_cfa_offset 0
 3335 0022 7047     		bx	lr
 3336              	.L219:
 3337              		.align	2
 3338              	.L218:
 3339 0024 00460050 		.word	1342195200
 3340              		.cfi_endproc
 3341              	.LFE210:
 3343              		.section	.text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 3344              		.align	1
 3345              		.global	XMC_SCU_CLOCK_SetUsbClockSource
 3346              		.syntax unified
 3347              		.thumb
 3348              		.thumb_func
 3350              	XMC_SCU_CLOCK_SetUsbClockSource:
 3351              	.LFB211:
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3352              		.loc 1 907 1
 3353              		.cfi_startproc
 3354              		@ args = 0, pretend = 0, frame = 8
 3355              		@ frame_needed = 1, uses_anonymous_args = 0
 3356              		@ link register save eliminated.
 3357 0000 80B4     		push	{r7}
 3358              	.LCFI284:
 3359              		.cfi_def_cfa_offset 4
 3360              		.cfi_offset 7, -4
 3361 0002 83B0     		sub	sp, sp, #12
 3362              	.LCFI285:
 3363              		.cfi_def_cfa_offset 16
 3364 0004 00AF     		add	r7, sp, #0
 3365              	.LCFI286:
 3366              		.cfi_def_cfa_register 7
 3367 0006 7860     		str	r0, [r7, #4]
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 3368              		.loc 1 908 31
 3369 0008 064B     		ldr	r3, .L221
 3370 000a 9B69     		ldr	r3, [r3, #24]
 3371              		.loc 1 908 42
 3372 000c 23F48032 		bic	r2, r3, #65536
 3373              		.loc 1 908 10
 3374 0010 0449     		ldr	r1, .L221
 3375              		.loc 1 908 86
 3376 0012 7B68     		ldr	r3, [r7, #4]
 3377 0014 1343     		orrs	r3, r3, r2
 3378              		.loc 1 908 21
 3379 0016 8B61     		str	r3, [r1, #24]
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3380              		.loc 1 910 1
 3381 0018 00BF     		nop
 3382 001a 0C37     		adds	r7, r7, #12
 3383              	.LCFI287:
 3384              		.cfi_def_cfa_offset 4
 3385 001c BD46     		mov	sp, r7
 3386              	.LCFI288:
 3387              		.cfi_def_cfa_register 13
 3388              		@ sp needed
 3389 001e 5DF8047B 		ldr	r7, [sp], #4
 3390              	.LCFI289:
 3391              		.cfi_restore 7
 3392              		.cfi_def_cfa_offset 0
 3393 0022 7047     		bx	lr
 3394              	.L222:
 3395              		.align	2
 3396              	.L221:
 3397 0024 00460050 		.word	1342195200
 3398              		.cfi_endproc
 3399              	.LFE211:
 3401              		.section	.text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 3402              		.align	1
 3403              		.global	XMC_SCU_CLOCK_SetWdtClockSource
 3404              		.syntax unified
 3405              		.thumb
 3406              		.thumb_func
 3408              	XMC_SCU_CLOCK_SetWdtClockSource:
 3409              	.LFB212:
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3410              		.loc 1 914 1
 3411              		.cfi_startproc
 3412              		@ args = 0, pretend = 0, frame = 8
 3413              		@ frame_needed = 1, uses_anonymous_args = 0
 3414              		@ link register save eliminated.
 3415 0000 80B4     		push	{r7}
 3416              	.LCFI290:
 3417              		.cfi_def_cfa_offset 4
 3418              		.cfi_offset 7, -4
 3419 0002 83B0     		sub	sp, sp, #12
 3420              	.LCFI291:
 3421              		.cfi_def_cfa_offset 16
 3422 0004 00AF     		add	r7, sp, #0
 3423              	.LCFI292:
 3424              		.cfi_def_cfa_register 7
 3425 0006 7860     		str	r0, [r7, #4]
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 3426              		.loc 1 915 31
 3427 0008 064B     		ldr	r3, .L224
 3428 000a 5B6A     		ldr	r3, [r3, #36]
 3429              		.loc 1 915 42
 3430 000c 23F44032 		bic	r2, r3, #196608
 3431              		.loc 1 915 10
 3432 0010 0449     		ldr	r1, .L224
 3433              		.loc 1 915 86
 3434 0012 7B68     		ldr	r3, [r7, #4]
 3435 0014 1343     		orrs	r3, r3, r2
 3436              		.loc 1 915 21
 3437 0016 4B62     		str	r3, [r1, #36]
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3438              		.loc 1 917 1
 3439 0018 00BF     		nop
 3440 001a 0C37     		adds	r7, r7, #12
 3441              	.LCFI293:
 3442              		.cfi_def_cfa_offset 4
 3443 001c BD46     		mov	sp, r7
 3444              	.LCFI294:
 3445              		.cfi_def_cfa_register 13
 3446              		@ sp needed
 3447 001e 5DF8047B 		ldr	r7, [sp], #4
 3448              	.LCFI295:
 3449              		.cfi_restore 7
 3450              		.cfi_def_cfa_offset 0
 3451 0022 7047     		bx	lr
 3452              	.L225:
 3453              		.align	2
 3454              	.L224:
 3455 0024 00460050 		.word	1342195200
 3456              		.cfi_endproc
 3457              	.LFE212:
 3459              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 3460              		.align	1
 3461              		.global	XMC_SCU_CLOCK_SetExternalOutputClockSource
 3462              		.syntax unified
 3463              		.thumb
 3464              		.thumb_func
 3466              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 3467              	.LFB213:
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3468              		.loc 1 921 1
 3469              		.cfi_startproc
 3470              		@ args = 0, pretend = 0, frame = 8
 3471              		@ frame_needed = 1, uses_anonymous_args = 0
 3472              		@ link register save eliminated.
 3473 0000 80B4     		push	{r7}
 3474              	.LCFI296:
 3475              		.cfi_def_cfa_offset 4
 3476              		.cfi_offset 7, -4
 3477 0002 83B0     		sub	sp, sp, #12
 3478              	.LCFI297:
 3479              		.cfi_def_cfa_offset 16
 3480 0004 00AF     		add	r7, sp, #0
 3481              	.LCFI298:
 3482              		.cfi_def_cfa_register 7
 3483 0006 0346     		mov	r3, r0
 3484 0008 FB71     		strb	r3, [r7, #7]
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3485              		.loc 1 922 31
 3486 000a 074B     		ldr	r3, .L227
 3487 000c 9B6A     		ldr	r3, [r3, #40]
 3488              		.loc 1 922 42
 3489 000e 23F00302 		bic	r2, r3, #3
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 3490              		.loc 1 923 24
 3491 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3492              		.loc 1 922 10
 3493 0014 0449     		ldr	r1, .L227
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3494              		.loc 1 922 86
 3495 0016 1343     		orrs	r3, r3, r2
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3496              		.loc 1 922 21
 3497 0018 8B62     		str	r3, [r1, #40]
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3498              		.loc 1 924 1
 3499 001a 00BF     		nop
 3500 001c 0C37     		adds	r7, r7, #12
 3501              	.LCFI299:
 3502              		.cfi_def_cfa_offset 4
 3503 001e BD46     		mov	sp, r7
 3504              	.LCFI300:
 3505              		.cfi_def_cfa_register 13
 3506              		@ sp needed
 3507 0020 5DF8047B 		ldr	r7, [sp], #4
 3508              	.LCFI301:
 3509              		.cfi_restore 7
 3510              		.cfi_def_cfa_offset 0
 3511 0024 7047     		bx	lr
 3512              	.L228:
 3513 0026 00BF     		.align	2
 3514              	.L227:
 3515 0028 00460050 		.word	1342195200
 3516              		.cfi_endproc
 3517              	.LFE213:
 3519              		.section	.text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 3520              		.align	1
 3521              		.global	XMC_SCU_CLOCK_SetSystemPllClockSource
 3522              		.syntax unified
 3523              		.thumb
 3524              		.thumb_func
 3526              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 3527              	.LFB214:
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3528              		.loc 1 928 1
 3529              		.cfi_startproc
 3530              		@ args = 0, pretend = 0, frame = 8
 3531              		@ frame_needed = 1, uses_anonymous_args = 0
 3532              		@ link register save eliminated.
 3533 0000 80B4     		push	{r7}
 3534              	.LCFI302:
 3535              		.cfi_def_cfa_offset 4
 3536              		.cfi_offset 7, -4
 3537 0002 83B0     		sub	sp, sp, #12
 3538              	.LCFI303:
 3539              		.cfi_def_cfa_offset 16
 3540 0004 00AF     		add	r7, sp, #0
 3541              	.LCFI304:
 3542              		.cfi_def_cfa_register 7
 3543 0006 0346     		mov	r3, r0
 3544 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 3545              		.loc 1 930 6
 3546 000a FB88     		ldrh	r3, [r7, #6]
 3547 000c 002B     		cmp	r3, #0
 3548 000e 08D1     		bne	.L230
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3549              		.loc 1 932 12
 3550 0010 0B4B     		ldr	r3, .L233
 3551 0012 DB68     		ldr	r3, [r3, #12]
 3552 0014 0A4A     		ldr	r2, .L233
 3553              		.loc 1 932 22
 3554 0016 23F48073 		bic	r3, r3, #256
 3555 001a 23F00103 		bic	r3, r3, #1
 3556 001e D360     		str	r3, [r2, #12]
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3557              		.loc 1 938 1
 3558 0020 07E0     		b	.L232
 3559              	.L230:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3560              		.loc 1 936 12
 3561 0022 074B     		ldr	r3, .L233
 3562 0024 DB68     		ldr	r3, [r3, #12]
 3563 0026 064A     		ldr	r2, .L233
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3564              		.loc 1 936 22
 3565 0028 43F48073 		orr	r3, r3, #256
 3566 002c 43F00103 		orr	r3, r3, #1
 3567 0030 D360     		str	r3, [r2, #12]
 3568              	.L232:
 3569              		.loc 1 938 1
 3570 0032 00BF     		nop
 3571 0034 0C37     		adds	r7, r7, #12
 3572              	.LCFI305:
 3573              		.cfi_def_cfa_offset 4
 3574 0036 BD46     		mov	sp, r7
 3575              	.LCFI306:
 3576              		.cfi_def_cfa_register 13
 3577              		@ sp needed
 3578 0038 5DF8047B 		ldr	r7, [sp], #4
 3579              	.LCFI307:
 3580              		.cfi_restore 7
 3581              		.cfi_def_cfa_offset 0
 3582 003c 7047     		bx	lr
 3583              	.L234:
 3584 003e 00BF     		.align	2
 3585              	.L233:
 3586 0040 10470050 		.word	1342195472
 3587              		.cfi_endproc
 3588              	.LFE214:
 3590              		.section	.text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 3591              		.align	1
 3592              		.global	XMC_SCU_HIB_SetRtcClockSource
 3593              		.syntax unified
 3594              		.thumb
 3595              		.thumb_func
 3597              	XMC_SCU_HIB_SetRtcClockSource:
 3598              	.LFB215:
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** { 
 3599              		.loc 1 942 1
 3600              		.cfi_startproc
 3601              		@ args = 0, pretend = 0, frame = 8
 3602              		@ frame_needed = 1, uses_anonymous_args = 0
 3603              		@ link register save eliminated.
 3604 0000 80B4     		push	{r7}
 3605              	.LCFI308:
 3606              		.cfi_def_cfa_offset 4
 3607              		.cfi_offset 7, -4
 3608 0002 83B0     		sub	sp, sp, #12
 3609              	.LCFI309:
 3610              		.cfi_def_cfa_offset 16
 3611 0004 00AF     		add	r7, sp, #0
 3612              	.LCFI310:
 3613              		.cfi_def_cfa_register 7
 3614 0006 0346     		mov	r3, r0
 3615 0008 FB71     		strb	r3, [r7, #7]
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3616              		.loc 1 944 8
 3617 000a 00BF     		nop
 3618              	.L236:
 3619              		.loc 1 944 21 discriminator 1
 3620 000c 0A4B     		ldr	r3, .L237
 3621 000e D3F8C430 		ldr	r3, [r3, #196]
 3622              		.loc 1 944 32 discriminator 1
 3623 0012 03F00803 		and	r3, r3, #8
 3624              		.loc 1 944 9 discriminator 1
 3625 0016 002B     		cmp	r3, #0
 3626 0018 F8D1     		bne	.L236
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 3627              		.loc 1 948 39
 3628 001a 084B     		ldr	r3, .L237+4
 3629 001c DB68     		ldr	r3, [r3, #12]
 3630              		.loc 1 948 46
 3631 001e 23F04002 		bic	r2, r3, #64
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3632              		.loc 1 949 26
 3633 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3634              		.loc 1 948 16
 3635 0024 0549     		ldr	r1, .L237+4
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3636              		.loc 1 948 89
 3637 0026 1343     		orrs	r3, r3, r2
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3638              		.loc 1 948 23
 3639 0028 CB60     		str	r3, [r1, #12]
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3640              		.loc 1 950 1
 3641 002a 00BF     		nop
 3642 002c 0C37     		adds	r7, r7, #12
 3643              	.LCFI311:
 3644              		.cfi_def_cfa_offset 4
 3645 002e BD46     		mov	sp, r7
 3646              	.LCFI312:
 3647              		.cfi_def_cfa_register 13
 3648              		@ sp needed
 3649 0030 5DF8047B 		ldr	r7, [sp], #4
 3650              	.LCFI313:
 3651              		.cfi_restore 7
 3652              		.cfi_def_cfa_offset 0
 3653 0034 7047     		bx	lr
 3654              	.L238:
 3655 0036 00BF     		.align	2
 3656              	.L237:
 3657 0038 00400050 		.word	1342193664
 3658 003c 00430050 		.word	1342194432
 3659              		.cfi_endproc
 3660              	.LFE215:
 3662              		.section	.text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 3663              		.align	1
 3664              		.global	XMC_SCU_HIB_SetStandbyClockSource
 3665              		.syntax unified
 3666              		.thumb
 3667              		.thumb_func
 3669              	XMC_SCU_HIB_SetStandbyClockSource:
 3670              	.LFB216:
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3671              		.loc 1 954 1
 3672              		.cfi_startproc
 3673              		@ args = 0, pretend = 0, frame = 8
 3674              		@ frame_needed = 1, uses_anonymous_args = 0
 3675              		@ link register save eliminated.
 3676 0000 80B4     		push	{r7}
 3677              	.LCFI314:
 3678              		.cfi_def_cfa_offset 4
 3679              		.cfi_offset 7, -4
 3680 0002 83B0     		sub	sp, sp, #12
 3681              	.LCFI315:
 3682              		.cfi_def_cfa_offset 16
 3683 0004 00AF     		add	r7, sp, #0
 3684              	.LCFI316:
 3685              		.cfi_def_cfa_register 7
 3686 0006 0346     		mov	r3, r0
 3687 0008 FB71     		strb	r3, [r7, #7]
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3688              		.loc 1 955 8
 3689 000a 00BF     		nop
 3690              	.L240:
 3691              		.loc 1 955 21 discriminator 1
 3692 000c 0A4B     		ldr	r3, .L241
 3693 000e D3F8C430 		ldr	r3, [r3, #196]
 3694              		.loc 1 955 32 discriminator 1
 3695 0012 03F00803 		and	r3, r3, #8
 3696              		.loc 1 955 9 discriminator 1
 3697 0016 002B     		cmp	r3, #0
 3698 0018 F8D1     		bne	.L240
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 3699              		.loc 1 959 39
 3700 001a 084B     		ldr	r3, .L241+4
 3701 001c DB68     		ldr	r3, [r3, #12]
 3702              		.loc 1 959 46
 3703 001e 23F08002 		bic	r2, r3, #128
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3704              		.loc 1 960 26
 3705 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3706              		.loc 1 959 16
 3707 0024 0549     		ldr	r1, .L241+4
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3708              		.loc 1 959 94
 3709 0026 1343     		orrs	r3, r3, r2
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3710              		.loc 1 959 23
 3711 0028 CB60     		str	r3, [r1, #12]
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3712              		.loc 1 961 1
 3713 002a 00BF     		nop
 3714 002c 0C37     		adds	r7, r7, #12
 3715              	.LCFI317:
 3716              		.cfi_def_cfa_offset 4
 3717 002e BD46     		mov	sp, r7
 3718              	.LCFI318:
 3719              		.cfi_def_cfa_register 13
 3720              		@ sp needed
 3721 0030 5DF8047B 		ldr	r7, [sp], #4
 3722              	.LCFI319:
 3723              		.cfi_restore 7
 3724              		.cfi_def_cfa_offset 0
 3725 0034 7047     		bx	lr
 3726              	.L242:
 3727 0036 00BF     		.align	2
 3728              	.L241:
 3729 0038 00400050 		.word	1342193664
 3730 003c 00430050 		.word	1342194432
 3731              		.cfi_endproc
 3732              	.LFE216:
 3734              		.section	.text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 3735              		.align	1
 3736              		.global	XMC_SCU_CLOCK_SetSystemClockDivider
 3737              		.syntax unified
 3738              		.thumb
 3739              		.thumb_func
 3741              	XMC_SCU_CLOCK_SetSystemClockDivider:
 3742              	.LFB217:
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3743              		.loc 1 965 1
 3744              		.cfi_startproc
 3745              		@ args = 0, pretend = 0, frame = 8
 3746              		@ frame_needed = 1, uses_anonymous_args = 0
 3747              		@ link register save eliminated.
 3748 0000 80B4     		push	{r7}
 3749              	.LCFI320:
 3750              		.cfi_def_cfa_offset 4
 3751              		.cfi_offset 7, -4
 3752 0002 83B0     		sub	sp, sp, #12
 3753              	.LCFI321:
 3754              		.cfi_def_cfa_offset 16
 3755 0004 00AF     		add	r7, sp, #0
 3756              	.LCFI322:
 3757              		.cfi_def_cfa_register 7
 3758 0006 7860     		str	r0, [r7, #4]
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 3759              		.loc 1 969 31
 3760 0008 074B     		ldr	r3, .L244
 3761 000a DB68     		ldr	r3, [r3, #12]
 3762              		.loc 1 969 42
 3763 000c 23F0FF02 		bic	r2, r3, #255
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3764              		.loc 1 970 24
 3765 0010 7B68     		ldr	r3, [r7, #4]
 3766 0012 013B     		subs	r3, r3, #1
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3767              		.loc 1 969 10
 3768 0014 0449     		ldr	r1, .L244
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3769              		.loc 1 969 86
 3770 0016 1343     		orrs	r3, r3, r2
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3771              		.loc 1 969 21
 3772 0018 CB60     		str	r3, [r1, #12]
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3773              		.loc 1 971 1
 3774 001a 00BF     		nop
 3775 001c 0C37     		adds	r7, r7, #12
 3776              	.LCFI323:
 3777              		.cfi_def_cfa_offset 4
 3778 001e BD46     		mov	sp, r7
 3779              	.LCFI324:
 3780              		.cfi_def_cfa_register 13
 3781              		@ sp needed
 3782 0020 5DF8047B 		ldr	r7, [sp], #4
 3783              	.LCFI325:
 3784              		.cfi_restore 7
 3785              		.cfi_def_cfa_offset 0
 3786 0024 7047     		bx	lr
 3787              	.L245:
 3788 0026 00BF     		.align	2
 3789              	.L244:
 3790 0028 00460050 		.word	1342195200
 3791              		.cfi_endproc
 3792              	.LFE217:
 3794              		.section	.text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 3795              		.align	1
 3796              		.global	XMC_SCU_CLOCK_SetCcuClockDivider
 3797              		.syntax unified
 3798              		.thumb
 3799              		.thumb_func
 3801              	XMC_SCU_CLOCK_SetCcuClockDivider:
 3802              	.LFB218:
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3803              		.loc 1 975 1
 3804              		.cfi_startproc
 3805              		@ args = 0, pretend = 0, frame = 8
 3806              		@ frame_needed = 1, uses_anonymous_args = 0
 3807              		@ link register save eliminated.
 3808 0000 80B4     		push	{r7}
 3809              	.LCFI326:
 3810              		.cfi_def_cfa_offset 4
 3811              		.cfi_offset 7, -4
 3812 0002 83B0     		sub	sp, sp, #12
 3813              	.LCFI327:
 3814              		.cfi_def_cfa_offset 16
 3815 0004 00AF     		add	r7, sp, #0
 3816              	.LCFI328:
 3817              		.cfi_def_cfa_register 7
 3818 0006 7860     		str	r0, [r7, #4]
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 3819              		.loc 1 978 31
 3820 0008 074B     		ldr	r3, .L247
 3821 000a 1B6A     		ldr	r3, [r3, #32]
 3822              		.loc 1 978 42
 3823 000c 23F00102 		bic	r2, r3, #1
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3824              		.loc 1 979 23
 3825 0010 7B68     		ldr	r3, [r7, #4]
 3826 0012 013B     		subs	r3, r3, #1
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3827              		.loc 1 978 10
 3828 0014 0449     		ldr	r1, .L247
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3829              		.loc 1 978 86
 3830 0016 1343     		orrs	r3, r3, r2
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3831              		.loc 1 978 21
 3832 0018 0B62     		str	r3, [r1, #32]
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3833              		.loc 1 980 1
 3834 001a 00BF     		nop
 3835 001c 0C37     		adds	r7, r7, #12
 3836              	.LCFI329:
 3837              		.cfi_def_cfa_offset 4
 3838 001e BD46     		mov	sp, r7
 3839              	.LCFI330:
 3840              		.cfi_def_cfa_register 13
 3841              		@ sp needed
 3842 0020 5DF8047B 		ldr	r7, [sp], #4
 3843              	.LCFI331:
 3844              		.cfi_restore 7
 3845              		.cfi_def_cfa_offset 0
 3846 0024 7047     		bx	lr
 3847              	.L248:
 3848 0026 00BF     		.align	2
 3849              	.L247:
 3850 0028 00460050 		.word	1342195200
 3851              		.cfi_endproc
 3852              	.LFE218:
 3854              		.section	.text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 3855              		.align	1
 3856              		.global	XMC_SCU_CLOCK_SetCpuClockDivider
 3857              		.syntax unified
 3858              		.thumb
 3859              		.thumb_func
 3861              	XMC_SCU_CLOCK_SetCpuClockDivider:
 3862              	.LFB219:
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3863              		.loc 1 984 1
 3864              		.cfi_startproc
 3865              		@ args = 0, pretend = 0, frame = 8
 3866              		@ frame_needed = 1, uses_anonymous_args = 0
 3867              		@ link register save eliminated.
 3868 0000 80B4     		push	{r7}
 3869              	.LCFI332:
 3870              		.cfi_def_cfa_offset 4
 3871              		.cfi_offset 7, -4
 3872 0002 83B0     		sub	sp, sp, #12
 3873              	.LCFI333:
 3874              		.cfi_def_cfa_offset 16
 3875 0004 00AF     		add	r7, sp, #0
 3876              	.LCFI334:
 3877              		.cfi_def_cfa_register 7
 3878 0006 7860     		str	r0, [r7, #4]
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 3879              		.loc 1 987 31
 3880 0008 074B     		ldr	r3, .L250
 3881 000a 1B69     		ldr	r3, [r3, #16]
 3882              		.loc 1 987 42
 3883 000c 23F00102 		bic	r2, r3, #1
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3884              		.loc 1 988 23
 3885 0010 7B68     		ldr	r3, [r7, #4]
 3886 0012 013B     		subs	r3, r3, #1
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3887              		.loc 1 987 10
 3888 0014 0449     		ldr	r1, .L250
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3889              		.loc 1 987 86
 3890 0016 1343     		orrs	r3, r3, r2
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3891              		.loc 1 987 21
 3892 0018 0B61     		str	r3, [r1, #16]
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3893              		.loc 1 989 1
 3894 001a 00BF     		nop
 3895 001c 0C37     		adds	r7, r7, #12
 3896              	.LCFI335:
 3897              		.cfi_def_cfa_offset 4
 3898 001e BD46     		mov	sp, r7
 3899              	.LCFI336:
 3900              		.cfi_def_cfa_register 13
 3901              		@ sp needed
 3902 0020 5DF8047B 		ldr	r7, [sp], #4
 3903              	.LCFI337:
 3904              		.cfi_restore 7
 3905              		.cfi_def_cfa_offset 0
 3906 0024 7047     		bx	lr
 3907              	.L251:
 3908 0026 00BF     		.align	2
 3909              	.L250:
 3910 0028 00460050 		.word	1342195200
 3911              		.cfi_endproc
 3912              	.LFE219:
 3914              		.section	.text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 3915              		.align	1
 3916              		.global	XMC_SCU_CLOCK_SetPeripheralClockDivider
 3917              		.syntax unified
 3918              		.thumb
 3919              		.thumb_func
 3921              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 3922              	.LFB220:
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3923              		.loc 1 993 1
 3924              		.cfi_startproc
 3925              		@ args = 0, pretend = 0, frame = 8
 3926              		@ frame_needed = 1, uses_anonymous_args = 0
 3927              		@ link register save eliminated.
 3928 0000 80B4     		push	{r7}
 3929              	.LCFI338:
 3930              		.cfi_def_cfa_offset 4
 3931              		.cfi_offset 7, -4
 3932 0002 83B0     		sub	sp, sp, #12
 3933              	.LCFI339:
 3934              		.cfi_def_cfa_offset 16
 3935 0004 00AF     		add	r7, sp, #0
 3936              	.LCFI340:
 3937              		.cfi_def_cfa_register 7
 3938 0006 7860     		str	r0, [r7, #4]
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 3939              		.loc 1 996 30
 3940 0008 074B     		ldr	r3, .L253
 3941 000a 5B69     		ldr	r3, [r3, #20]
 3942              		.loc 1 996 40
 3943 000c 23F00102 		bic	r2, r3, #1
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3944              		.loc 1 997 23
 3945 0010 7B68     		ldr	r3, [r7, #4]
 3946 0012 013B     		subs	r3, r3, #1
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3947              		.loc 1 996 10
 3948 0014 0449     		ldr	r1, .L253
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3949              		.loc 1 996 82
 3950 0016 1343     		orrs	r3, r3, r2
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3951              		.loc 1 996 20
 3952 0018 4B61     		str	r3, [r1, #20]
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3953              		.loc 1 998 1
 3954 001a 00BF     		nop
 3955 001c 0C37     		adds	r7, r7, #12
 3956              	.LCFI341:
 3957              		.cfi_def_cfa_offset 4
 3958 001e BD46     		mov	sp, r7
 3959              	.LCFI342:
 3960              		.cfi_def_cfa_register 13
 3961              		@ sp needed
 3962 0020 5DF8047B 		ldr	r7, [sp], #4
 3963              	.LCFI343:
 3964              		.cfi_restore 7
 3965              		.cfi_def_cfa_offset 0
 3966 0024 7047     		bx	lr
 3967              	.L254:
 3968 0026 00BF     		.align	2
 3969              	.L253:
 3970 0028 00460050 		.word	1342195200
 3971              		.cfi_endproc
 3972              	.LFE220:
 3974              		.section	.text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 3975              		.align	1
 3976              		.global	XMC_SCU_CLOCK_SetUsbClockDivider
 3977              		.syntax unified
 3978              		.thumb
 3979              		.thumb_func
 3981              	XMC_SCU_CLOCK_SetUsbClockDivider:
 3982              	.LFB221:
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3983              		.loc 1 1002 1
 3984              		.cfi_startproc
 3985              		@ args = 0, pretend = 0, frame = 8
 3986              		@ frame_needed = 1, uses_anonymous_args = 0
 3987              		@ link register save eliminated.
 3988 0000 80B4     		push	{r7}
 3989              	.LCFI344:
 3990              		.cfi_def_cfa_offset 4
 3991              		.cfi_offset 7, -4
 3992 0002 83B0     		sub	sp, sp, #12
 3993              	.LCFI345:
 3994              		.cfi_def_cfa_offset 16
 3995 0004 00AF     		add	r7, sp, #0
 3996              	.LCFI346:
 3997              		.cfi_def_cfa_register 7
 3998 0006 7860     		str	r0, [r7, #4]
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 3999              		.loc 1 1006 31
 4000 0008 074B     		ldr	r3, .L256
 4001 000a 9B69     		ldr	r3, [r3, #24]
 4002              		.loc 1 1006 42
 4003 000c 23F00702 		bic	r2, r3, #7
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4004              		.loc 1 1007 23
 4005 0010 7B68     		ldr	r3, [r7, #4]
 4006 0012 013B     		subs	r3, r3, #1
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4007              		.loc 1 1006 10
 4008 0014 0449     		ldr	r1, .L256
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4009              		.loc 1 1006 86
 4010 0016 1343     		orrs	r3, r3, r2
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4011              		.loc 1 1006 21
 4012 0018 8B61     		str	r3, [r1, #24]
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4013              		.loc 1 1008 1
 4014 001a 00BF     		nop
 4015 001c 0C37     		adds	r7, r7, #12
 4016              	.LCFI347:
 4017              		.cfi_def_cfa_offset 4
 4018 001e BD46     		mov	sp, r7
 4019              	.LCFI348:
 4020              		.cfi_def_cfa_register 13
 4021              		@ sp needed
 4022 0020 5DF8047B 		ldr	r7, [sp], #4
 4023              	.LCFI349:
 4024              		.cfi_restore 7
 4025              		.cfi_def_cfa_offset 0
 4026 0024 7047     		bx	lr
 4027              	.L257:
 4028 0026 00BF     		.align	2
 4029              	.L256:
 4030 0028 00460050 		.word	1342195200
 4031              		.cfi_endproc
 4032              	.LFE221:
 4034              		.section	.text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 4035              		.align	1
 4036              		.global	XMC_SCU_CLOCK_SetEbuClockDivider
 4037              		.syntax unified
 4038              		.thumb
 4039              		.thumb_func
 4041              	XMC_SCU_CLOCK_SetEbuClockDivider:
 4042              	.LFB222:
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4043              		.loc 1 1013 1
 4044              		.cfi_startproc
 4045              		@ args = 0, pretend = 0, frame = 8
 4046              		@ frame_needed = 1, uses_anonymous_args = 0
 4047              		@ link register save eliminated.
 4048 0000 80B4     		push	{r7}
 4049              	.LCFI350:
 4050              		.cfi_def_cfa_offset 4
 4051              		.cfi_offset 7, -4
 4052 0002 83B0     		sub	sp, sp, #12
 4053              	.LCFI351:
 4054              		.cfi_def_cfa_offset 16
 4055 0004 00AF     		add	r7, sp, #0
 4056              	.LCFI352:
 4057              		.cfi_def_cfa_register 7
 4058 0006 7860     		str	r0, [r7, #4]
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 4059              		.loc 1 1017 31
 4060 0008 074B     		ldr	r3, .L259
 4061 000a DB69     		ldr	r3, [r3, #28]
 4062              		.loc 1 1017 42
 4063 000c 23F03F02 		bic	r2, r3, #63
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4064              		.loc 1 1018 23
 4065 0010 7B68     		ldr	r3, [r7, #4]
 4066 0012 013B     		subs	r3, r3, #1
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4067              		.loc 1 1017 10
 4068 0014 0449     		ldr	r1, .L259
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4069              		.loc 1 1017 86
 4070 0016 1343     		orrs	r3, r3, r2
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4071              		.loc 1 1017 21
 4072 0018 CB61     		str	r3, [r1, #28]
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4073              		.loc 1 1019 1
 4074 001a 00BF     		nop
 4075 001c 0C37     		adds	r7, r7, #12
 4076              	.LCFI353:
 4077              		.cfi_def_cfa_offset 4
 4078 001e BD46     		mov	sp, r7
 4079              	.LCFI354:
 4080              		.cfi_def_cfa_register 13
 4081              		@ sp needed
 4082 0020 5DF8047B 		ldr	r7, [sp], #4
 4083              	.LCFI355:
 4084              		.cfi_restore 7
 4085              		.cfi_def_cfa_offset 0
 4086 0024 7047     		bx	lr
 4087              	.L260:
 4088 0026 00BF     		.align	2
 4089              	.L259:
 4090 0028 00460050 		.word	1342195200
 4091              		.cfi_endproc
 4092              	.LFE222:
 4094              		.section	.text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 4095              		.align	1
 4096              		.global	XMC_SCU_CLOCK_SetWdtClockDivider
 4097              		.syntax unified
 4098              		.thumb
 4099              		.thumb_func
 4101              	XMC_SCU_CLOCK_SetWdtClockDivider:
 4102              	.LFB223:
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4103              		.loc 1 1024 1
 4104              		.cfi_startproc
 4105              		@ args = 0, pretend = 0, frame = 8
 4106              		@ frame_needed = 1, uses_anonymous_args = 0
 4107              		@ link register save eliminated.
 4108 0000 80B4     		push	{r7}
 4109              	.LCFI356:
 4110              		.cfi_def_cfa_offset 4
 4111              		.cfi_offset 7, -4
 4112 0002 83B0     		sub	sp, sp, #12
 4113              	.LCFI357:
 4114              		.cfi_def_cfa_offset 16
 4115 0004 00AF     		add	r7, sp, #0
 4116              	.LCFI358:
 4117              		.cfi_def_cfa_register 7
 4118 0006 7860     		str	r0, [r7, #4]
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 4119              		.loc 1 1028 31
 4120 0008 074B     		ldr	r3, .L262
 4121 000a 5B6A     		ldr	r3, [r3, #36]
 4122              		.loc 1 1028 42
 4123 000c 23F0FF02 		bic	r2, r3, #255
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4124              		.loc 1 1029 23
 4125 0010 7B68     		ldr	r3, [r7, #4]
 4126 0012 013B     		subs	r3, r3, #1
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4127              		.loc 1 1028 10
 4128 0014 0449     		ldr	r1, .L262
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4129              		.loc 1 1028 86
 4130 0016 1343     		orrs	r3, r3, r2
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4131              		.loc 1 1028 21
 4132 0018 4B62     		str	r3, [r1, #36]
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4133              		.loc 1 1030 1
 4134 001a 00BF     		nop
 4135 001c 0C37     		adds	r7, r7, #12
 4136              	.LCFI359:
 4137              		.cfi_def_cfa_offset 4
 4138 001e BD46     		mov	sp, r7
 4139              	.LCFI360:
 4140              		.cfi_def_cfa_register 13
 4141              		@ sp needed
 4142 0020 5DF8047B 		ldr	r7, [sp], #4
 4143              	.LCFI361:
 4144              		.cfi_restore 7
 4145              		.cfi_def_cfa_offset 0
 4146 0024 7047     		bx	lr
 4147              	.L263:
 4148 0026 00BF     		.align	2
 4149              	.L262:
 4150 0028 00460050 		.word	1342195200
 4151              		.cfi_endproc
 4152              	.LFE223:
 4154              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 4155              		.align	1
 4156              		.global	XMC_SCU_CLOCK_SetExternalOutputClockDivider
 4157              		.syntax unified
 4158              		.thumb
 4159              		.thumb_func
 4161              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 4162              	.LFB224:
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4163              		.loc 1 1034 1
 4164              		.cfi_startproc
 4165              		@ args = 0, pretend = 0, frame = 8
 4166              		@ frame_needed = 1, uses_anonymous_args = 0
 4167              		@ link register save eliminated.
 4168 0000 80B4     		push	{r7}
 4169              	.LCFI362:
 4170              		.cfi_def_cfa_offset 4
 4171              		.cfi_offset 7, -4
 4172 0002 83B0     		sub	sp, sp, #12
 4173              	.LCFI363:
 4174              		.cfi_def_cfa_offset 16
 4175 0004 00AF     		add	r7, sp, #0
 4176              	.LCFI364:
 4177              		.cfi_def_cfa_register 7
 4178 0006 7860     		str	r0, [r7, #4]
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 4179              		.loc 1 1038 31
 4180 0008 084B     		ldr	r3, .L265
 4181 000a 9B6A     		ldr	r3, [r3, #40]
 4182              		.loc 1 1038 42
 4183 000c 23F0FF73 		bic	r3, r3, #33423360
 4184 0010 23F48033 		bic	r3, r3, #65536
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4185              		.loc 1 1039 35
 4186 0014 7A68     		ldr	r2, [r7, #4]
 4187 0016 013A     		subs	r2, r2, #1
 4188              		.loc 1 1039 23
 4189 0018 1204     		lsls	r2, r2, #16
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4190              		.loc 1 1038 10
 4191 001a 0449     		ldr	r1, .L265
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4192              		.loc 1 1038 86
 4193 001c 1343     		orrs	r3, r3, r2
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4194              		.loc 1 1038 21
 4195 001e 8B62     		str	r3, [r1, #40]
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4196              		.loc 1 1040 1
 4197 0020 00BF     		nop
 4198 0022 0C37     		adds	r7, r7, #12
 4199              	.LCFI365:
 4200              		.cfi_def_cfa_offset 4
 4201 0024 BD46     		mov	sp, r7
 4202              	.LCFI366:
 4203              		.cfi_def_cfa_register 13
 4204              		@ sp needed
 4205 0026 5DF8047B 		ldr	r7, [sp], #4
 4206              	.LCFI367:
 4207              		.cfi_restore 7
 4208              		.cfi_def_cfa_offset 0
 4209 002a 7047     		bx	lr
 4210              	.L266:
 4211              		.align	2
 4212              	.L265:
 4213 002c 00460050 		.word	1342195200
 4214              		.cfi_endproc
 4215              	.LFE224:
 4217              		.section	.text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 4218              		.align	1
 4219              		.global	XMC_SCU_CLOCK_EnableClock
 4220              		.syntax unified
 4221              		.thumb
 4222              		.thumb_func
 4224              	XMC_SCU_CLOCK_EnableClock:
 4225              	.LFB225:
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4226              		.loc 1 1053 1
 4227              		.cfi_startproc
 4228              		@ args = 0, pretend = 0, frame = 8
 4229              		@ frame_needed = 1, uses_anonymous_args = 0
 4230              		@ link register save eliminated.
 4231 0000 80B4     		push	{r7}
 4232              	.LCFI368:
 4233              		.cfi_def_cfa_offset 4
 4234              		.cfi_offset 7, -4
 4235 0002 83B0     		sub	sp, sp, #12
 4236              	.LCFI369:
 4237              		.cfi_def_cfa_offset 16
 4238 0004 00AF     		add	r7, sp, #0
 4239              	.LCFI370:
 4240              		.cfi_def_cfa_register 7
 4241 0006 0346     		mov	r3, r0
 4242 0008 FB71     		strb	r3, [r7, #7]
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 4243              		.loc 1 1054 10
 4244 000a 044A     		ldr	r2, .L268
 4245              		.loc 1 1054 22
 4246 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4247              		.loc 1 1054 19
 4248 000e 5360     		str	r3, [r2, #4]
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4249              		.loc 1 1055 1
 4250 0010 00BF     		nop
 4251 0012 0C37     		adds	r7, r7, #12
 4252              	.LCFI371:
 4253              		.cfi_def_cfa_offset 4
 4254 0014 BD46     		mov	sp, r7
 4255              	.LCFI372:
 4256              		.cfi_def_cfa_register 13
 4257              		@ sp needed
 4258 0016 5DF8047B 		ldr	r7, [sp], #4
 4259              	.LCFI373:
 4260              		.cfi_restore 7
 4261              		.cfi_def_cfa_offset 0
 4262 001a 7047     		bx	lr
 4263              	.L269:
 4264              		.align	2
 4265              	.L268:
 4266 001c 00460050 		.word	1342195200
 4267              		.cfi_endproc
 4268              	.LFE225:
 4270              		.section	.text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 4271              		.align	1
 4272              		.global	XMC_SCU_CLOCK_DisableClock
 4273              		.syntax unified
 4274              		.thumb
 4275              		.thumb_func
 4277              	XMC_SCU_CLOCK_DisableClock:
 4278              	.LFB226:
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4279              		.loc 1 1059 1
 4280              		.cfi_startproc
 4281              		@ args = 0, pretend = 0, frame = 8
 4282              		@ frame_needed = 1, uses_anonymous_args = 0
 4283              		@ link register save eliminated.
 4284 0000 80B4     		push	{r7}
 4285              	.LCFI374:
 4286              		.cfi_def_cfa_offset 4
 4287              		.cfi_offset 7, -4
 4288 0002 83B0     		sub	sp, sp, #12
 4289              	.LCFI375:
 4290              		.cfi_def_cfa_offset 16
 4291 0004 00AF     		add	r7, sp, #0
 4292              	.LCFI376:
 4293              		.cfi_def_cfa_register 7
 4294 0006 0346     		mov	r3, r0
 4295 0008 FB71     		strb	r3, [r7, #7]
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 4296              		.loc 1 1060 10
 4297 000a 044A     		ldr	r2, .L271
 4298              		.loc 1 1060 22
 4299 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4300              		.loc 1 1060 19
 4301 000e 9360     		str	r3, [r2, #8]
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4302              		.loc 1 1061 1
 4303 0010 00BF     		nop
 4304 0012 0C37     		adds	r7, r7, #12
 4305              	.LCFI377:
 4306              		.cfi_def_cfa_offset 4
 4307 0014 BD46     		mov	sp, r7
 4308              	.LCFI378:
 4309              		.cfi_def_cfa_register 13
 4310              		@ sp needed
 4311 0016 5DF8047B 		ldr	r7, [sp], #4
 4312              	.LCFI379:
 4313              		.cfi_restore 7
 4314              		.cfi_def_cfa_offset 0
 4315 001a 7047     		bx	lr
 4316              	.L272:
 4317              		.align	2
 4318              	.L271:
 4319 001c 00460050 		.word	1342195200
 4320              		.cfi_endproc
 4321              	.LFE226:
 4323              		.section	.text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 4324              		.align	1
 4325              		.global	XMC_SCU_CLOCK_IsClockEnabled
 4326              		.syntax unified
 4327              		.thumb
 4328              		.thumb_func
 4330              	XMC_SCU_CLOCK_IsClockEnabled:
 4331              	.LFB227:
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4332              		.loc 1 1065 1
 4333              		.cfi_startproc
 4334              		@ args = 0, pretend = 0, frame = 8
 4335              		@ frame_needed = 1, uses_anonymous_args = 0
 4336              		@ link register save eliminated.
 4337 0000 80B4     		push	{r7}
 4338              	.LCFI380:
 4339              		.cfi_def_cfa_offset 4
 4340              		.cfi_offset 7, -4
 4341 0002 83B0     		sub	sp, sp, #12
 4342              	.LCFI381:
 4343              		.cfi_def_cfa_offset 16
 4344 0004 00AF     		add	r7, sp, #0
 4345              	.LCFI382:
 4346              		.cfi_def_cfa_register 7
 4347 0006 0346     		mov	r3, r0
 4348 0008 FB71     		strb	r3, [r7, #7]
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 4349              		.loc 1 1066 24
 4350 000a 074B     		ldr	r3, .L275
 4351 000c 1A68     		ldr	r2, [r3]
 4352              		.loc 1 1066 37
 4353 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4354              		.loc 1 1066 34
 4355 0010 1340     		ands	r3, r3, r2
 4356              		.loc 1 1066 10
 4357 0012 002B     		cmp	r3, #0
 4358 0014 14BF     		ite	ne
 4359 0016 0123     		movne	r3, #1
 4360 0018 0023     		moveq	r3, #0
 4361 001a DBB2     		uxtb	r3, r3
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4362              		.loc 1 1067 1
 4363 001c 1846     		mov	r0, r3
 4364 001e 0C37     		adds	r7, r7, #12
 4365              	.LCFI383:
 4366              		.cfi_def_cfa_offset 4
 4367 0020 BD46     		mov	sp, r7
 4368              	.LCFI384:
 4369              		.cfi_def_cfa_register 13
 4370              		@ sp needed
 4371 0022 5DF8047B 		ldr	r7, [sp], #4
 4372              	.LCFI385:
 4373              		.cfi_restore 7
 4374              		.cfi_def_cfa_offset 0
 4375 0026 7047     		bx	lr
 4376              	.L276:
 4377              		.align	2
 4378              	.L275:
 4379 0028 00460050 		.word	1342195200
 4380              		.cfi_endproc
 4381              	.LFE227:
 4383              		.section	.text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 4384              		.align	1
 4385              		.global	XMC_SCU_POWER_GetEVR13Voltage
 4386              		.syntax unified
 4387              		.thumb
 4388              		.thumb_func
 4390              	XMC_SCU_POWER_GetEVR13Voltage:
 4391              	.LFB228:
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4392              		.loc 1 1099 1
 4393              		.cfi_startproc
 4394              		@ args = 0, pretend = 0, frame = 0
 4395              		@ frame_needed = 1, uses_anonymous_args = 0
 4396              		@ link register save eliminated.
 4397 0000 80B4     		push	{r7}
 4398              	.LCFI386:
 4399              		.cfi_def_cfa_offset 4
 4400              		.cfi_offset 7, -4
 4401 0002 00AF     		add	r7, sp, #0
 4402              	.LCFI387:
 4403              		.cfi_def_cfa_register 7
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 4404              		.loc 1 1100 20
 4405 0004 084B     		ldr	r3, .L279
 4406 0006 5B69     		ldr	r3, [r3, #20]
 4407              		.loc 1 1100 34
 4408 0008 DBB2     		uxtb	r3, r3
 4409              		.loc 1 1100 71
 4410 000a 07EE903A 		vmov	s15, r3	@ int
 4411 000e F8EE677A 		vcvt.f32.u32	s15, s15
 4412 0012 9FED067A 		vldr.32	s14, .L279+4
 4413 0016 67EE877A 		vmul.f32	s15, s15, s14
 4414              		.loc 1 1100 71 is_stmt 0 discriminator 1
 4415 001a 17EE903A 		vmov	r3, s15
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4416              		.loc 1 1101 1 is_stmt 1
 4417 001e 1846     		mov	r0, r3	@ float
 4418 0020 BD46     		mov	sp, r7
 4419              	.LCFI388:
 4420              		.cfi_def_cfa_register 13
 4421              		@ sp needed
 4422 0022 5DF8047B 		ldr	r7, [sp], #4
 4423              	.LCFI389:
 4424              		.cfi_restore 7
 4425              		.cfi_def_cfa_offset 0
 4426 0026 7047     		bx	lr
 4427              	.L280:
 4428              		.align	2
 4429              	.L279:
 4430 0028 00420050 		.word	1342194176
 4431 002c ED0DBE3B 		.word	1002311149
 4432              		.cfi_endproc
 4433              	.LFE228:
 4435              		.section	.text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 4436              		.align	1
 4437              		.global	XMC_SCU_POWER_GetEVR33Voltage
 4438              		.syntax unified
 4439              		.thumb
 4440              		.thumb_func
 4442              	XMC_SCU_POWER_GetEVR33Voltage:
 4443              	.LFB229:
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4444              		.loc 1 1104 1
 4445              		.cfi_startproc
 4446              		@ args = 0, pretend = 0, frame = 0
 4447              		@ frame_needed = 1, uses_anonymous_args = 0
 4448              		@ link register save eliminated.
 4449 0000 80B4     		push	{r7}
 4450              	.LCFI390:
 4451              		.cfi_def_cfa_offset 4
 4452              		.cfi_offset 7, -4
 4453 0002 00AF     		add	r7, sp, #0
 4454              	.LCFI391:
 4455              		.cfi_def_cfa_register 7
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 4456              		.loc 1 1105 21
 4457 0004 094B     		ldr	r3, .L283
 4458 0006 5B69     		ldr	r3, [r3, #20]
 4459              		.loc 1 1105 72
 4460 0008 1B0A     		lsrs	r3, r3, #8
 4461 000a DBB2     		uxtb	r3, r3
 4462              		.loc 1 1105 110
 4463 000c 07EE903A 		vmov	s15, r3	@ int
 4464 0010 F8EE677A 		vcvt.f32.u32	s15, s15
 4465 0014 9FED067A 		vldr.32	s14, .L283+4
 4466 0018 67EE877A 		vmul.f32	s15, s15, s14
 4467              		.loc 1 1105 110 is_stmt 0 discriminator 1
 4468 001c 17EE903A 		vmov	r3, s15
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4469              		.loc 1 1106 1 is_stmt 1
 4470 0020 1846     		mov	r0, r3	@ float
 4471 0022 BD46     		mov	sp, r7
 4472              	.LCFI392:
 4473              		.cfi_def_cfa_register 13
 4474              		@ sp needed
 4475 0024 5DF8047B 		ldr	r7, [sp], #4
 4476              	.LCFI393:
 4477              		.cfi_restore 7
 4478              		.cfi_def_cfa_offset 0
 4479 0028 7047     		bx	lr
 4480              	.L284:
 4481 002a 00BF     		.align	2
 4482              	.L283:
 4483 002c 00420050 		.word	1342194176
 4484 0030 EC51B83C 		.word	1018712556
 4485              		.cfi_endproc
 4486              	.LFE229:
 4488              		.section	.text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 4489              		.align	1
 4490              		.global	XMC_SCU_CLOCK_EnableUsbPll
 4491              		.syntax unified
 4492              		.thumb
 4493              		.thumb_func
 4495              	XMC_SCU_CLOCK_EnableUsbPll:
 4496              	.LFB230:
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4497              		.loc 1 1110 1
 4498              		.cfi_startproc
 4499              		@ args = 0, pretend = 0, frame = 0
 4500              		@ frame_needed = 1, uses_anonymous_args = 0
 4501              		@ link register save eliminated.
 4502 0000 80B4     		push	{r7}
 4503              	.LCFI394:
 4504              		.cfi_def_cfa_offset 4
 4505              		.cfi_offset 7, -4
 4506 0002 00AF     		add	r7, sp, #0
 4507              	.LCFI395:
 4508              		.cfi_def_cfa_register 7
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4509              		.loc 1 1111 10
 4510 0004 064B     		ldr	r3, .L286
 4511 0006 5B69     		ldr	r3, [r3, #20]
 4512 0008 054A     		ldr	r2, .L286
 4513              		.loc 1 1111 22
 4514 000a 23F48033 		bic	r3, r3, #65536
 4515 000e 23F00203 		bic	r3, r3, #2
 4516 0012 5361     		str	r3, [r2, #20]
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4517              		.loc 1 1112 1
 4518 0014 00BF     		nop
 4519 0016 BD46     		mov	sp, r7
 4520              	.LCFI396:
 4521              		.cfi_def_cfa_register 13
 4522              		@ sp needed
 4523 0018 5DF8047B 		ldr	r7, [sp], #4
 4524              	.LCFI397:
 4525              		.cfi_restore 7
 4526              		.cfi_def_cfa_offset 0
 4527 001c 7047     		bx	lr
 4528              	.L287:
 4529 001e 00BF     		.align	2
 4530              	.L286:
 4531 0020 10470050 		.word	1342195472
 4532              		.cfi_endproc
 4533              	.LFE230:
 4535              		.section	.text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 4536              		.align	1
 4537              		.global	XMC_SCU_CLOCK_DisableUsbPll
 4538              		.syntax unified
 4539              		.thumb
 4540              		.thumb_func
 4542              	XMC_SCU_CLOCK_DisableUsbPll:
 4543              	.LFB231:
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4544              		.loc 1 1116 1
 4545              		.cfi_startproc
 4546              		@ args = 0, pretend = 0, frame = 0
 4547              		@ frame_needed = 1, uses_anonymous_args = 0
 4548              		@ link register save eliminated.
 4549 0000 80B4     		push	{r7}
 4550              	.LCFI398:
 4551              		.cfi_def_cfa_offset 4
 4552              		.cfi_offset 7, -4
 4553 0002 00AF     		add	r7, sp, #0
 4554              	.LCFI399:
 4555              		.cfi_def_cfa_register 7
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4556              		.loc 1 1117 10
 4557 0004 064B     		ldr	r3, .L289
 4558 0006 5B69     		ldr	r3, [r3, #20]
 4559 0008 054A     		ldr	r2, .L289
 4560              		.loc 1 1117 22
 4561 000a 43F48033 		orr	r3, r3, #65536
 4562 000e 43F00203 		orr	r3, r3, #2
 4563 0012 5361     		str	r3, [r2, #20]
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4564              		.loc 1 1118 1
 4565 0014 00BF     		nop
 4566 0016 BD46     		mov	sp, r7
 4567              	.LCFI400:
 4568              		.cfi_def_cfa_register 13
 4569              		@ sp needed
 4570 0018 5DF8047B 		ldr	r7, [sp], #4
 4571              	.LCFI401:
 4572              		.cfi_restore 7
 4573              		.cfi_def_cfa_offset 0
 4574 001c 7047     		bx	lr
 4575              	.L290:
 4576 001e 00BF     		.align	2
 4577              	.L289:
 4578 0020 10470050 		.word	1342195472
 4579              		.cfi_endproc
 4580              	.LFE231:
 4582              		.section	.text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 4583              		.align	1
 4584              		.global	XMC_SCU_CLOCK_StartUsbPll
 4585              		.syntax unified
 4586              		.thumb
 4587              		.thumb_func
 4589              	XMC_SCU_CLOCK_StartUsbPll:
 4590              	.LFB232:
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4591              		.loc 1 1122 1
 4592              		.cfi_startproc
 4593              		@ args = 0, pretend = 0, frame = 8
 4594              		@ frame_needed = 1, uses_anonymous_args = 0
 4595              		@ link register save eliminated.
 4596 0000 80B4     		push	{r7}
 4597              	.LCFI402:
 4598              		.cfi_def_cfa_offset 4
 4599              		.cfi_offset 7, -4
 4600 0002 83B0     		sub	sp, sp, #12
 4601              	.LCFI403:
 4602              		.cfi_def_cfa_offset 16
 4603 0004 00AF     		add	r7, sp, #0
 4604              	.LCFI404:
 4605              		.cfi_def_cfa_register 7
 4606 0006 7860     		str	r0, [r7, #4]
 4607 0008 3960     		str	r1, [r7]
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 4608              		.loc 1 1124 10
 4609 000a 1A4B     		ldr	r3, .L293
 4610 000c 5B69     		ldr	r3, [r3, #20]
 4611 000e 194A     		ldr	r2, .L293
 4612              		.loc 1 1124 22
 4613 0010 43F00103 		orr	r3, r3, #1
 4614 0014 5361     		str	r3, [r2, #20]
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 4615              		.loc 1 1127 10
 4616 0016 174B     		ldr	r3, .L293
 4617 0018 5B69     		ldr	r3, [r3, #20]
 4618 001a 164A     		ldr	r2, .L293
 4619              		.loc 1 1127 22
 4620 001c 43F01003 		orr	r3, r3, #16
 4621 0020 5361     		str	r3, [r2, #20]
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 4622              		.loc 1 1130 52
 4623 0022 3B68     		ldr	r3, [r7]
 4624 0024 013B     		subs	r3, r3, #1
 4625              		.loc 1 1130 35
 4626 0026 1A02     		lsls	r2, r3, #8
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4627              		.loc 1 1131 41
 4628 0028 7B68     		ldr	r3, [r7, #4]
 4629 002a 013B     		subs	r3, r3, #1
 4630              		.loc 1 1131 24
 4631 002c 1B06     		lsls	r3, r3, #24
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4632              		.loc 1 1130 10
 4633 002e 1149     		ldr	r1, .L293
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4634              		.loc 1 1130 24
 4635 0030 1343     		orrs	r3, r3, r2
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4636              		.loc 1 1130 22
 4637 0032 4B61     		str	r3, [r1, #20]
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 4638              		.loc 1 1134 10
 4639 0034 0F4B     		ldr	r3, .L293
 4640 0036 5B69     		ldr	r3, [r3, #20]
 4641 0038 0E4A     		ldr	r2, .L293
 4642              		.loc 1 1134 22
 4643 003a 43F04003 		orr	r3, r3, #64
 4644 003e 5361     		str	r3, [r2, #20]
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 4645              		.loc 1 1137 10
 4646 0040 0C4B     		ldr	r3, .L293
 4647 0042 5B69     		ldr	r3, [r3, #20]
 4648 0044 0B4A     		ldr	r2, .L293
 4649              		.loc 1 1137 22
 4650 0046 23F01003 		bic	r3, r3, #16
 4651 004a 5361     		str	r3, [r2, #20]
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 4652              		.loc 1 1140 10
 4653 004c 094B     		ldr	r3, .L293
 4654 004e 5B69     		ldr	r3, [r3, #20]
 4655 0050 084A     		ldr	r2, .L293
 4656              		.loc 1 1140 22
 4657 0052 43F48023 		orr	r3, r3, #262144
 4658 0056 5361     		str	r3, [r2, #20]
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 4659              		.loc 1 1142 9
 4660 0058 00BF     		nop
 4661              	.L292:
 4662              		.loc 1 1142 18 discriminator 1
 4663 005a 064B     		ldr	r3, .L293
 4664 005c 1B69     		ldr	r3, [r3, #16]
 4665              		.loc 1 1142 31 discriminator 1
 4666 005e 03F00403 		and	r3, r3, #4
 4667              		.loc 1 1142 65 discriminator 1
 4668 0062 002B     		cmp	r3, #0
 4669 0064 F9D0     		beq	.L292
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4670              		.loc 1 1147 1
 4671 0066 00BF     		nop
 4672 0068 00BF     		nop
 4673 006a 0C37     		adds	r7, r7, #12
 4674              	.LCFI405:
 4675              		.cfi_def_cfa_offset 4
 4676 006c BD46     		mov	sp, r7
 4677              	.LCFI406:
 4678              		.cfi_def_cfa_register 13
 4679              		@ sp needed
 4680 006e 5DF8047B 		ldr	r7, [sp], #4
 4681              	.LCFI407:
 4682              		.cfi_restore 7
 4683              		.cfi_def_cfa_offset 0
 4684 0072 7047     		bx	lr
 4685              	.L294:
 4686              		.align	2
 4687              	.L293:
 4688 0074 10470050 		.word	1342195472
 4689              		.cfi_endproc
 4690              	.LFE232:
 4692              		.section	.text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 4693              		.align	1
 4694              		.global	XMC_SCU_CLOCK_StopUsbPll
 4695              		.syntax unified
 4696              		.thumb
 4697              		.thumb_func
 4699              	XMC_SCU_CLOCK_StopUsbPll:
 4700              	.LFB233:
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4701              		.loc 1 1151 1
 4702              		.cfi_startproc
 4703              		@ args = 0, pretend = 0, frame = 0
 4704              		@ frame_needed = 1, uses_anonymous_args = 0
 4705              		@ link register save eliminated.
 4706 0000 80B4     		push	{r7}
 4707              	.LCFI408:
 4708              		.cfi_def_cfa_offset 4
 4709              		.cfi_offset 7, -4
 4710 0002 00AF     		add	r7, sp, #0
 4711              	.LCFI409:
 4712              		.cfi_def_cfa_register 7
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 4713              		.loc 1 1152 10
 4714 0004 034B     		ldr	r3, .L296
 4715              		.loc 1 1152 22
 4716 0006 044A     		ldr	r2, .L296+4
 4717 0008 5A61     		str	r2, [r3, #20]
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4718              		.loc 1 1154 1
 4719 000a 00BF     		nop
 4720 000c BD46     		mov	sp, r7
 4721              	.LCFI410:
 4722              		.cfi_def_cfa_register 13
 4723              		@ sp needed
 4724 000e 5DF8047B 		ldr	r7, [sp], #4
 4725              	.LCFI411:
 4726              		.cfi_restore 7
 4727              		.cfi_def_cfa_offset 0
 4728 0012 7047     		bx	lr
 4729              	.L297:
 4730              		.align	2
 4731              	.L296:
 4732 0014 10470050 		.word	1342195472
 4733 0018 03000100 		.word	65539
 4734              		.cfi_endproc
 4735              	.LFE233:
 4737              		.section	.text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 4738              		.align	1
 4739              		.global	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4740              		.syntax unified
 4741              		.thumb
 4742              		.thumb_func
 4744              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 4745              	.LFB234:
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4746              		.loc 1 1158 1
 4747              		.cfi_startproc
 4748              		@ args = 0, pretend = 0, frame = 8
 4749              		@ frame_needed = 1, uses_anonymous_args = 0
 4750 0000 80B5     		push	{r7, lr}
 4751              	.LCFI412:
 4752              		.cfi_def_cfa_offset 8
 4753              		.cfi_offset 7, -8
 4754              		.cfi_offset 14, -4
 4755 0002 82B0     		sub	sp, sp, #8
 4756              	.LCFI413:
 4757              		.cfi_def_cfa_offset 16
 4758 0004 00AF     		add	r7, sp, #0
 4759              	.LCFI414:
 4760              		.cfi_def_cfa_register 7
 4761 0006 0346     		mov	r3, r0
 4762 0008 FB71     		strb	r3, [r7, #7]
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 4763              		.loc 1 1160 10
 4764 000a 0F4B     		ldr	r3, .L300
 4765 000c 5B68     		ldr	r3, [r3, #4]
 4766 000e 0E4A     		ldr	r2, .L300
 4767              		.loc 1 1160 20
 4768 0010 43F48013 		orr	r3, r3, #1048576
 4769 0014 5360     		str	r3, [r2, #4]
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 4770              		.loc 1 1162 6
 4771 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4772 0018 012B     		cmp	r3, #1
 4773 001a 0ED1     		bne	.L299
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 4774              		.loc 1 1165 12
 4775 001c 0A4B     		ldr	r3, .L300
 4776 001e 5B68     		ldr	r3, [r3, #4]
 4777 0020 094A     		ldr	r2, .L300
 4778              		.loc 1 1165 22
 4779 0022 23F48013 		bic	r3, r3, #1048576
 4780 0026 5360     		str	r3, [r2, #4]
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 4781              		.loc 1 1166 5
 4782 0028 6420     		movs	r0, #100
 4783 002a FFF7FEFF 		bl	XMC_SCU_lDelay
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 4784              		.loc 1 1169 12
 4785 002e 064B     		ldr	r3, .L300
 4786 0030 5B68     		ldr	r3, [r3, #4]
 4787 0032 054A     		ldr	r2, .L300
 4788              		.loc 1 1169 22
 4789 0034 43F40023 		orr	r3, r3, #524288
 4790 0038 5360     		str	r3, [r2, #4]
 4791              	.L299:
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 4792              		.loc 1 1172 3
 4793 003a 6420     		movs	r0, #100
 4794 003c FFF7FEFF 		bl	XMC_SCU_lDelay
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4795              		.loc 1 1173 1
 4796 0040 00BF     		nop
 4797 0042 0837     		adds	r7, r7, #8
 4798              	.LCFI415:
 4799              		.cfi_def_cfa_offset 8
 4800 0044 BD46     		mov	sp, r7
 4801              	.LCFI416:
 4802              		.cfi_def_cfa_register 13
 4803              		@ sp needed
 4804 0046 80BD     		pop	{r7, pc}
 4805              	.L301:
 4806              		.align	2
 4807              	.L300:
 4808 0048 10470050 		.word	1342195472
 4809              		.cfi_endproc
 4810              	.LFE234:
 4812              		.section	.text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 4813              		.align	1
 4814              		.global	XMC_SCU_POWER_EnableUsb
 4815              		.syntax unified
 4816              		.thumb
 4817              		.thumb_func
 4819              	XMC_SCU_POWER_EnableUsb:
 4820              	.LFB235:
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4821              		.loc 1 1179 1
 4822              		.cfi_startproc
 4823              		@ args = 0, pretend = 0, frame = 0
 4824              		@ frame_needed = 1, uses_anonymous_args = 0
 4825              		@ link register save eliminated.
 4826 0000 80B4     		push	{r7}
 4827              	.LCFI417:
 4828              		.cfi_def_cfa_offset 4
 4829              		.cfi_offset 7, -4
 4830 0002 00AF     		add	r7, sp, #0
 4831              	.LCFI418:
 4832              		.cfi_def_cfa_register 7
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4833              		.loc 1 1181 12
 4834 0004 044B     		ldr	r3, .L303
 4835              		.loc 1 1181 21
 4836 0006 4FF44032 		mov	r2, #196608
 4837 000a 5A60     		str	r2, [r3, #4]
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4838              		.loc 1 1185 1
 4839 000c 00BF     		nop
 4840 000e BD46     		mov	sp, r7
 4841              	.LCFI419:
 4842              		.cfi_def_cfa_register 13
 4843              		@ sp needed
 4844 0010 5DF8047B 		ldr	r7, [sp], #4
 4845              	.LCFI420:
 4846              		.cfi_restore 7
 4847              		.cfi_def_cfa_offset 0
 4848 0014 7047     		bx	lr
 4849              	.L304:
 4850 0016 00BF     		.align	2
 4851              	.L303:
 4852 0018 00420050 		.word	1342194176
 4853              		.cfi_endproc
 4854              	.LFE235:
 4856              		.section	.text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 4857              		.align	1
 4858              		.global	XMC_SCU_POWER_DisableUsb
 4859              		.syntax unified
 4860              		.thumb
 4861              		.thumb_func
 4863              	XMC_SCU_POWER_DisableUsb:
 4864              	.LFB236:
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4865              		.loc 1 1189 1
 4866              		.cfi_startproc
 4867              		@ args = 0, pretend = 0, frame = 0
 4868              		@ frame_needed = 1, uses_anonymous_args = 0
 4869              		@ link register save eliminated.
 4870 0000 80B4     		push	{r7}
 4871              	.LCFI421:
 4872              		.cfi_def_cfa_offset 4
 4873              		.cfi_offset 7, -4
 4874 0002 00AF     		add	r7, sp, #0
 4875              	.LCFI422:
 4876              		.cfi_def_cfa_register 7
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4877              		.loc 1 1191 12
 4878 0004 044B     		ldr	r3, .L306
 4879              		.loc 1 1191 21
 4880 0006 4FF44032 		mov	r2, #196608
 4881 000a 9A60     		str	r2, [r3, #8]
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif    
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4882              		.loc 1 1195 1
 4883 000c 00BF     		nop
 4884 000e BD46     		mov	sp, r7
 4885              	.LCFI423:
 4886              		.cfi_def_cfa_register 13
 4887              		@ sp needed
 4888 0010 5DF8047B 		ldr	r7, [sp], #4
 4889              	.LCFI424:
 4890              		.cfi_restore 7
 4891              		.cfi_def_cfa_offset 0
 4892 0014 7047     		bx	lr
 4893              	.L307:
 4894 0016 00BF     		.align	2
 4895              	.L306:
 4896 0018 00420050 		.word	1342194176
 4897              		.cfi_endproc
 4898              	.LFE236:
 4900              		.section	.text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 4901              		.align	1
 4902              		.global	XMC_SCU_CLOCK_IsUsbPllLocked
 4903              		.syntax unified
 4904              		.thumb
 4905              		.thumb_func
 4907              	XMC_SCU_CLOCK_IsUsbPllLocked:
 4908              	.LFB237:
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4909              		.loc 1 1199 1
 4910              		.cfi_startproc
 4911              		@ args = 0, pretend = 0, frame = 0
 4912              		@ frame_needed = 1, uses_anonymous_args = 0
 4913              		@ link register save eliminated.
 4914 0000 80B4     		push	{r7}
 4915              	.LCFI425:
 4916              		.cfi_def_cfa_offset 4
 4917              		.cfi_offset 7, -4
 4918 0002 00AF     		add	r7, sp, #0
 4919              	.LCFI426:
 4920              		.cfi_def_cfa_register 7
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 4921              		.loc 1 1200 25
 4922 0004 064B     		ldr	r3, .L310
 4923 0006 1B69     		ldr	r3, [r3, #16]
 4924              		.loc 1 1200 38
 4925 0008 03F00403 		and	r3, r3, #4
 4926              		.loc 1 1200 10
 4927 000c 002B     		cmp	r3, #0
 4928 000e 14BF     		ite	ne
 4929 0010 0123     		movne	r3, #1
 4930 0012 0023     		moveq	r3, #0
 4931 0014 DBB2     		uxtb	r3, r3
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4932              		.loc 1 1201 1
 4933 0016 1846     		mov	r0, r3
 4934 0018 BD46     		mov	sp, r7
 4935              	.LCFI427:
 4936              		.cfi_def_cfa_register 13
 4937              		@ sp needed
 4938 001a 5DF8047B 		ldr	r7, [sp], #4
 4939              	.LCFI428:
 4940              		.cfi_restore 7
 4941              		.cfi_def_cfa_offset 0
 4942 001e 7047     		bx	lr
 4943              	.L311:
 4944              		.align	2
 4945              	.L310:
 4946 0020 10470050 		.word	1342195472
 4947              		.cfi_endproc
 4948              	.LFE237:
 4950              		.section	.text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 4951              		.align	1
 4952              		.global	XMC_SCU_HIB_EnableHibernateDomain
 4953              		.syntax unified
 4954              		.thumb
 4955              		.thumb_func
 4957              	XMC_SCU_HIB_EnableHibernateDomain:
 4958              	.LFB238:
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4959              		.loc 1 1205 1
 4960              		.cfi_startproc
 4961              		@ args = 0, pretend = 0, frame = 0
 4962              		@ frame_needed = 1, uses_anonymous_args = 0
 4963              		@ link register save eliminated.
 4964 0000 80B4     		push	{r7}
 4965              	.LCFI429:
 4966              		.cfi_def_cfa_offset 4
 4967              		.cfi_offset 7, -4
 4968 0002 00AF     		add	r7, sp, #0
 4969              	.LCFI430:
 4970              		.cfi_def_cfa_register 7
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4971              		.loc 1 1207 16
 4972 0004 124B     		ldr	r3, .L318
 4973 0006 1B68     		ldr	r3, [r3]
 4974              		.loc 1 1207 26
 4975 0008 03F00103 		and	r3, r3, #1
 4976              		.loc 1 1207 5
 4977 000c 002B     		cmp	r3, #0
 4978 000e 09D1     		bne	.L313
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 4979              		.loc 1 1209 14
 4980 0010 0F4B     		ldr	r3, .L318
 4981              		.loc 1 1209 23
 4982 0012 0122     		movs	r2, #1
 4983 0014 5A60     		str	r2, [r3, #4]
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4984              		.loc 1 1211 10
 4985 0016 00BF     		nop
 4986              	.L314:
 4987              		.loc 1 1211 21 discriminator 1
 4988 0018 0D4B     		ldr	r3, .L318
 4989 001a 1B68     		ldr	r3, [r3]
 4990              		.loc 1 1211 31 discriminator 1
 4991 001c 03F00103 		and	r3, r3, #1
 4992              		.loc 1 1211 62 discriminator 1
 4993 0020 002B     		cmp	r3, #0
 4994 0022 F9D0     		beq	.L314
 4995              	.L313:
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }    
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 4996              		.loc 1 1218 16
 4997 0024 0B4B     		ldr	r3, .L318+4
 4998 0026 1B68     		ldr	r3, [r3]
 4999              		.loc 1 1218 27
 5000 0028 03F40073 		and	r3, r3, #512
 5001              		.loc 1 1218 5
 5002 002c 002B     		cmp	r3, #0
 5003 002e 0AD0     		beq	.L317
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 5004              		.loc 1 1220 14
 5005 0030 084B     		ldr	r3, .L318+4
 5006              		.loc 1 1220 23
 5007 0032 4FF40072 		mov	r2, #512
 5008 0036 9A60     		str	r2, [r3, #8]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 5009              		.loc 1 1221 10
 5010 0038 00BF     		nop
 5011              	.L316:
 5012              		.loc 1 1221 21 discriminator 1
 5013 003a 064B     		ldr	r3, .L318+4
 5014 003c 1B68     		ldr	r3, [r3]
 5015              		.loc 1 1221 31 discriminator 1
 5016 003e 03F40073 		and	r3, r3, #512
 5017              		.loc 1 1221 62 discriminator 1
 5018 0042 002B     		cmp	r3, #0
 5019 0044 F9D1     		bne	.L316
 5020              	.L317:
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5021              		.loc 1 1226 1
 5022 0046 00BF     		nop
 5023 0048 BD46     		mov	sp, r7
 5024              	.LCFI431:
 5025              		.cfi_def_cfa_register 13
 5026              		@ sp needed
 5027 004a 5DF8047B 		ldr	r7, [sp], #4
 5028              	.LCFI432:
 5029              		.cfi_restore 7
 5030              		.cfi_def_cfa_offset 0
 5031 004e 7047     		bx	lr
 5032              	.L319:
 5033              		.align	2
 5034              	.L318:
 5035 0050 00420050 		.word	1342194176
 5036 0054 00440050 		.word	1342194688
 5037              		.cfi_endproc
 5038              	.LFE238:
 5040              		.section	.text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 5041              		.align	1
 5042              		.global	XMC_SCU_HIB_DisableHibernateDomain
 5043              		.syntax unified
 5044              		.thumb
 5045              		.thumb_func
 5047              	XMC_SCU_HIB_DisableHibernateDomain:
 5048              	.LFB239:
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5049              		.loc 1 1230 1
 5050              		.cfi_startproc
 5051              		@ args = 0, pretend = 0, frame = 0
 5052              		@ frame_needed = 1, uses_anonymous_args = 0
 5053              		@ link register save eliminated.
 5054 0000 80B4     		push	{r7}
 5055              	.LCFI433:
 5056              		.cfi_def_cfa_offset 4
 5057              		.cfi_offset 7, -4
 5058 0002 00AF     		add	r7, sp, #0
 5059              	.LCFI434:
 5060              		.cfi_def_cfa_register 7
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 5061              		.loc 1 1232 12
 5062 0004 054B     		ldr	r3, .L321
 5063              		.loc 1 1232 21
 5064 0006 0122     		movs	r2, #1
 5065 0008 9A60     		str	r2, [r3, #8]
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 5066              		.loc 1 1234 12
 5067 000a 054B     		ldr	r3, .L321+4
 5068              		.loc 1 1234 21
 5069 000c 4FF40072 		mov	r2, #512
 5070 0010 5A60     		str	r2, [r3, #4]
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5071              		.loc 1 1235 1
 5072 0012 00BF     		nop
 5073 0014 BD46     		mov	sp, r7
 5074              	.LCFI435:
 5075              		.cfi_def_cfa_register 13
 5076              		@ sp needed
 5077 0016 5DF8047B 		ldr	r7, [sp], #4
 5078              	.LCFI436:
 5079              		.cfi_restore 7
 5080              		.cfi_def_cfa_offset 0
 5081 001a 7047     		bx	lr
 5082              	.L322:
 5083              		.align	2
 5084              	.L321:
 5085 001c 00420050 		.word	1342194176
 5086 0020 00440050 		.word	1342194688
 5087              		.cfi_endproc
 5088              	.LFE239:
 5090              		.section	.text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 5091              		.align	1
 5092              		.global	XMC_SCU_HIB_IsHibernateDomainEnabled
 5093              		.syntax unified
 5094              		.thumb
 5095              		.thumb_func
 5097              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 5098              	.LFB240:
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5099              		.loc 1 1239 1
 5100              		.cfi_startproc
 5101              		@ args = 0, pretend = 0, frame = 0
 5102              		@ frame_needed = 1, uses_anonymous_args = 0
 5103              		@ link register save eliminated.
 5104 0000 80B4     		push	{r7}
 5105              	.LCFI437:
 5106              		.cfi_def_cfa_offset 4
 5107              		.cfi_offset 7, -4
 5108 0002 00AF     		add	r7, sp, #0
 5109              	.LCFI438:
 5110              		.cfi_def_cfa_register 7
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5111              		.loc 1 1240 27
 5112 0004 0B4B     		ldr	r3, .L327
 5113 0006 1B68     		ldr	r3, [r3]
 5114              		.loc 1 1240 37
 5115 0008 03F00103 		and	r3, r3, #1
 5116              		.loc 1 1240 68
 5117 000c 002B     		cmp	r3, #0
 5118 000e 07D0     		beq	.L324
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 5119              		.loc 1 1241 28
 5120 0010 094B     		ldr	r3, .L327+4
 5121 0012 1B68     		ldr	r3, [r3]
 5122              		.loc 1 1241 38
 5123 0014 03F40073 		and	r3, r3, #512
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5124              		.loc 1 1240 68 discriminator 1
 5125 0018 002B     		cmp	r3, #0
 5126 001a 01D1     		bne	.L324
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5127              		.loc 1 1240 68 is_stmt 0 discriminator 3
 5128 001c 0123     		movs	r3, #1
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5129              		.loc 1 1240 68
 5130 001e 00E0     		b	.L325
 5131              	.L324:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5132              		.loc 1 1240 68 discriminator 4
 5133 0020 0023     		movs	r3, #0
 5134              	.L325:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5135              		.loc 1 1240 68 discriminator 6
 5136 0022 03F00103 		and	r3, r3, #1
 5137 0026 DBB2     		uxtb	r3, r3
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5138              		.loc 1 1242 1 is_stmt 1
 5139 0028 1846     		mov	r0, r3
 5140 002a BD46     		mov	sp, r7
 5141              	.LCFI439:
 5142              		.cfi_def_cfa_register 13
 5143              		@ sp needed
 5144 002c 5DF8047B 		ldr	r7, [sp], #4
 5145              	.LCFI440:
 5146              		.cfi_restore 7
 5147              		.cfi_def_cfa_offset 0
 5148 0030 7047     		bx	lr
 5149              	.L328:
 5150 0032 00BF     		.align	2
 5151              	.L327:
 5152 0034 00420050 		.word	1342194176
 5153 0038 00440050 		.word	1342194688
 5154              		.cfi_endproc
 5155              	.LFE240:
 5157              		.section	.text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 5158              		.align	1
 5159              		.global	XMC_SCU_HIB_EnableInternalSlowClock
 5160              		.syntax unified
 5161              		.thumb
 5162              		.thumb_func
 5164              	XMC_SCU_HIB_EnableInternalSlowClock:
 5165              	.LFB241:
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5166              		.loc 1 1246 1
 5167              		.cfi_startproc
 5168              		@ args = 0, pretend = 0, frame = 0
 5169              		@ frame_needed = 1, uses_anonymous_args = 0
 5170              		@ link register save eliminated.
 5171 0000 80B4     		push	{r7}
 5172              	.LCFI441:
 5173              		.cfi_def_cfa_offset 4
 5174              		.cfi_offset 7, -4
 5175 0002 00AF     		add	r7, sp, #0
 5176              	.LCFI442:
 5177              		.cfi_def_cfa_register 7
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5178              		.loc 1 1247 8
 5179 0004 00BF     		nop
 5180              	.L330:
 5181              		.loc 1 1247 21 discriminator 1
 5182 0006 094B     		ldr	r3, .L331
 5183 0008 D3F8C430 		ldr	r3, [r3, #196]
 5184              		.loc 1 1247 32 discriminator 1
 5185 000c 03F02003 		and	r3, r3, #32
 5186              		.loc 1 1247 9 discriminator 1
 5187 0010 002B     		cmp	r3, #0
 5188 0012 F8D1     		bne	.L330
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 5189              		.loc 1 1251 16
 5190 0014 064B     		ldr	r3, .L331+4
 5191 0016 5B69     		ldr	r3, [r3, #20]
 5192 0018 054A     		ldr	r2, .L331+4
 5193              		.loc 1 1251 28
 5194 001a 23F00103 		bic	r3, r3, #1
 5195 001e 5361     		str	r3, [r2, #20]
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5196              		.loc 1 1252 1
 5197 0020 00BF     		nop
 5198 0022 BD46     		mov	sp, r7
 5199              	.LCFI443:
 5200              		.cfi_def_cfa_register 13
 5201              		@ sp needed
 5202 0024 5DF8047B 		ldr	r7, [sp], #4
 5203              	.LCFI444:
 5204              		.cfi_restore 7
 5205              		.cfi_def_cfa_offset 0
 5206 0028 7047     		bx	lr
 5207              	.L332:
 5208 002a 00BF     		.align	2
 5209              	.L331:
 5210 002c 00400050 		.word	1342193664
 5211 0030 00430050 		.word	1342194432
 5212              		.cfi_endproc
 5213              	.LFE241:
 5215              		.section	.text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 5216              		.align	1
 5217              		.global	XMC_SCU_HIB_DisableInternalSlowClock
 5218              		.syntax unified
 5219              		.thumb
 5220              		.thumb_func
 5222              	XMC_SCU_HIB_DisableInternalSlowClock:
 5223              	.LFB242:
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5224              		.loc 1 1256 1
 5225              		.cfi_startproc
 5226              		@ args = 0, pretend = 0, frame = 0
 5227              		@ frame_needed = 1, uses_anonymous_args = 0
 5228              		@ link register save eliminated.
 5229 0000 80B4     		push	{r7}
 5230              	.LCFI445:
 5231              		.cfi_def_cfa_offset 4
 5232              		.cfi_offset 7, -4
 5233 0002 00AF     		add	r7, sp, #0
 5234              	.LCFI446:
 5235              		.cfi_def_cfa_register 7
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5236              		.loc 1 1257 8
 5237 0004 00BF     		nop
 5238              	.L334:
 5239              		.loc 1 1257 21 discriminator 1
 5240 0006 094B     		ldr	r3, .L335
 5241 0008 D3F8C430 		ldr	r3, [r3, #196]
 5242              		.loc 1 1257 32 discriminator 1
 5243 000c 03F02003 		and	r3, r3, #32
 5244              		.loc 1 1257 9 discriminator 1
 5245 0010 002B     		cmp	r3, #0
 5246 0012 F8D1     		bne	.L334
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 5247              		.loc 1 1261 16
 5248 0014 064B     		ldr	r3, .L335+4
 5249 0016 5B69     		ldr	r3, [r3, #20]
 5250 0018 054A     		ldr	r2, .L335+4
 5251              		.loc 1 1261 28
 5252 001a 43F00103 		orr	r3, r3, #1
 5253 001e 5361     		str	r3, [r2, #20]
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5254              		.loc 1 1262 1
 5255 0020 00BF     		nop
 5256 0022 BD46     		mov	sp, r7
 5257              	.LCFI447:
 5258              		.cfi_def_cfa_register 13
 5259              		@ sp needed
 5260 0024 5DF8047B 		ldr	r7, [sp], #4
 5261              	.LCFI448:
 5262              		.cfi_restore 7
 5263              		.cfi_def_cfa_offset 0
 5264 0028 7047     		bx	lr
 5265              	.L336:
 5266 002a 00BF     		.align	2
 5267              	.L335:
 5268 002c 00400050 		.word	1342193664
 5269 0030 00430050 		.word	1342194432
 5270              		.cfi_endproc
 5271              	.LFE242:
 5273              		.section	.text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 5274              		.align	1
 5275              		.global	XMC_SCU_HIB_ClearEventStatus
 5276              		.syntax unified
 5277              		.thumb
 5278              		.thumb_func
 5280              	XMC_SCU_HIB_ClearEventStatus:
 5281              	.LFB243:
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5282              		.loc 1 1265 1
 5283              		.cfi_startproc
 5284              		@ args = 0, pretend = 0, frame = 8
 5285              		@ frame_needed = 1, uses_anonymous_args = 0
 5286              		@ link register save eliminated.
 5287 0000 80B4     		push	{r7}
 5288              	.LCFI449:
 5289              		.cfi_def_cfa_offset 4
 5290              		.cfi_offset 7, -4
 5291 0002 83B0     		sub	sp, sp, #12
 5292              	.LCFI450:
 5293              		.cfi_def_cfa_offset 16
 5294 0004 00AF     		add	r7, sp, #0
 5295              	.LCFI451:
 5296              		.cfi_def_cfa_register 7
 5297 0006 7860     		str	r0, [r7, #4]
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 5298              		.loc 1 1266 8
 5299 0008 00BF     		nop
 5300              	.L338:
 5301              		.loc 1 1266 21 discriminator 1
 5302 000a 084B     		ldr	r3, .L339
 5303 000c D3F8C430 		ldr	r3, [r3, #196]
 5304              		.loc 1 1266 32 discriminator 1
 5305 0010 03F00203 		and	r3, r3, #2
 5306              		.loc 1 1266 9 discriminator 1
 5307 0014 002B     		cmp	r3, #0
 5308 0016 F8D1     		bne	.L338
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 5309              		.loc 1 1270 16
 5310 0018 054A     		ldr	r2, .L339+4
 5311              		.loc 1 1270 24
 5312 001a 7B68     		ldr	r3, [r7, #4]
 5313 001c 5360     		str	r3, [r2, #4]
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5314              		.loc 1 1271 1
 5315 001e 00BF     		nop
 5316 0020 0C37     		adds	r7, r7, #12
 5317              	.LCFI452:
 5318              		.cfi_def_cfa_offset 4
 5319 0022 BD46     		mov	sp, r7
 5320              	.LCFI453:
 5321              		.cfi_def_cfa_register 13
 5322              		@ sp needed
 5323 0024 5DF8047B 		ldr	r7, [sp], #4
 5324              	.LCFI454:
 5325              		.cfi_restore 7
 5326              		.cfi_def_cfa_offset 0
 5327 0028 7047     		bx	lr
 5328              	.L340:
 5329 002a 00BF     		.align	2
 5330              	.L339:
 5331 002c 00400050 		.word	1342193664
 5332 0030 00430050 		.word	1342194432
 5333              		.cfi_endproc
 5334              	.LFE243:
 5336              		.section	.text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 5337              		.align	1
 5338              		.global	XMC_SCU_HIB_TriggerEvent
 5339              		.syntax unified
 5340              		.thumb
 5341              		.thumb_func
 5343              	XMC_SCU_HIB_TriggerEvent:
 5344              	.LFB244:
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5345              		.loc 1 1274 1
 5346              		.cfi_startproc
 5347              		@ args = 0, pretend = 0, frame = 8
 5348              		@ frame_needed = 1, uses_anonymous_args = 0
 5349              		@ link register save eliminated.
 5350 0000 80B4     		push	{r7}
 5351              	.LCFI455:
 5352              		.cfi_def_cfa_offset 4
 5353              		.cfi_offset 7, -4
 5354 0002 83B0     		sub	sp, sp, #12
 5355              	.LCFI456:
 5356              		.cfi_def_cfa_offset 16
 5357 0004 00AF     		add	r7, sp, #0
 5358              	.LCFI457:
 5359              		.cfi_def_cfa_register 7
 5360 0006 7860     		str	r0, [r7, #4]
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5361              		.loc 1 1275 8
 5362 0008 00BF     		nop
 5363              	.L342:
 5364              		.loc 1 1275 21 discriminator 1
 5365 000a 084B     		ldr	r3, .L343
 5366 000c D3F8C430 		ldr	r3, [r3, #196]
 5367              		.loc 1 1275 32 discriminator 1
 5368 0010 03F00403 		and	r3, r3, #4
 5369              		.loc 1 1275 9 discriminator 1
 5370 0014 002B     		cmp	r3, #0
 5371 0016 F8D1     		bne	.L342
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 5372              		.loc 1 1279 16
 5373 0018 054A     		ldr	r2, .L343+4
 5374              		.loc 1 1279 24
 5375 001a 7B68     		ldr	r3, [r7, #4]
 5376 001c 9360     		str	r3, [r2, #8]
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5377              		.loc 1 1280 1
 5378 001e 00BF     		nop
 5379 0020 0C37     		adds	r7, r7, #12
 5380              	.LCFI458:
 5381              		.cfi_def_cfa_offset 4
 5382 0022 BD46     		mov	sp, r7
 5383              	.LCFI459:
 5384              		.cfi_def_cfa_register 13
 5385              		@ sp needed
 5386 0024 5DF8047B 		ldr	r7, [sp], #4
 5387              	.LCFI460:
 5388              		.cfi_restore 7
 5389              		.cfi_def_cfa_offset 0
 5390 0028 7047     		bx	lr
 5391              	.L344:
 5392 002a 00BF     		.align	2
 5393              	.L343:
 5394 002c 00400050 		.word	1342193664
 5395 0030 00430050 		.word	1342194432
 5396              		.cfi_endproc
 5397              	.LFE244:
 5399              		.section	.text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 5400              		.align	1
 5401              		.global	XMC_SCU_HIB_EnableEvent
 5402              		.syntax unified
 5403              		.thumb
 5404              		.thumb_func
 5406              	XMC_SCU_HIB_EnableEvent:
 5407              	.LFB245:
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5408              		.loc 1 1283 1
 5409              		.cfi_startproc
 5410              		@ args = 0, pretend = 0, frame = 8
 5411              		@ frame_needed = 1, uses_anonymous_args = 0
 5412              		@ link register save eliminated.
 5413 0000 80B4     		push	{r7}
 5414              	.LCFI461:
 5415              		.cfi_def_cfa_offset 4
 5416              		.cfi_offset 7, -4
 5417 0002 83B0     		sub	sp, sp, #12
 5418              	.LCFI462:
 5419              		.cfi_def_cfa_offset 16
 5420 0004 00AF     		add	r7, sp, #0
 5421              	.LCFI463:
 5422              		.cfi_def_cfa_register 7
 5423 0006 7860     		str	r0, [r7, #4]
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5424              		.loc 1 1295 8
 5425 0008 00BF     		nop
 5426              	.L346:
 5427              		.loc 1 1295 21 discriminator 1
 5428 000a 094B     		ldr	r3, .L347
 5429 000c D3F8C430 		ldr	r3, [r3, #196]
 5430              		.loc 1 1295 32 discriminator 1
 5431 0010 03F00803 		and	r3, r3, #8
 5432              		.loc 1 1295 9 discriminator 1
 5433 0014 002B     		cmp	r3, #0
 5434 0016 F8D1     		bne	.L346
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 5435              		.loc 1 1299 16
 5436 0018 064B     		ldr	r3, .L347+4
 5437 001a DA68     		ldr	r2, [r3, #12]
 5438              		.loc 1 1299 23
 5439 001c 7B68     		ldr	r3, [r7, #4]
 5440              		.loc 1 1299 16
 5441 001e 0549     		ldr	r1, .L347+4
 5442              		.loc 1 1299 23
 5443 0020 1343     		orrs	r3, r3, r2
 5444 0022 CB60     		str	r3, [r1, #12]
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5445              		.loc 1 1300 1
 5446 0024 00BF     		nop
 5447 0026 0C37     		adds	r7, r7, #12
 5448              	.LCFI464:
 5449              		.cfi_def_cfa_offset 4
 5450 0028 BD46     		mov	sp, r7
 5451              	.LCFI465:
 5452              		.cfi_def_cfa_register 13
 5453              		@ sp needed
 5454 002a 5DF8047B 		ldr	r7, [sp], #4
 5455              	.LCFI466:
 5456              		.cfi_restore 7
 5457              		.cfi_def_cfa_offset 0
 5458 002e 7047     		bx	lr
 5459              	.L348:
 5460              		.align	2
 5461              	.L347:
 5462 0030 00400050 		.word	1342193664
 5463 0034 00430050 		.word	1342194432
 5464              		.cfi_endproc
 5465              	.LFE245:
 5467              		.section	.text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 5468              		.align	1
 5469              		.global	XMC_SCU_HIB_DisableEvent
 5470              		.syntax unified
 5471              		.thumb
 5472              		.thumb_func
 5474              	XMC_SCU_HIB_DisableEvent:
 5475              	.LFB246:
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5476              		.loc 1 1303 1
 5477              		.cfi_startproc
 5478              		@ args = 0, pretend = 0, frame = 8
 5479              		@ frame_needed = 1, uses_anonymous_args = 0
 5480              		@ link register save eliminated.
 5481 0000 80B4     		push	{r7}
 5482              	.LCFI467:
 5483              		.cfi_def_cfa_offset 4
 5484              		.cfi_offset 7, -4
 5485 0002 83B0     		sub	sp, sp, #12
 5486              	.LCFI468:
 5487              		.cfi_def_cfa_offset 16
 5488 0004 00AF     		add	r7, sp, #0
 5489              	.LCFI469:
 5490              		.cfi_def_cfa_register 7
 5491 0006 7860     		str	r0, [r7, #4]
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5492              		.loc 1 1315 8
 5493 0008 00BF     		nop
 5494              	.L350:
 5495              		.loc 1 1315 21 discriminator 1
 5496 000a 0A4B     		ldr	r3, .L351
 5497 000c D3F8C430 		ldr	r3, [r3, #196]
 5498              		.loc 1 1315 32 discriminator 1
 5499 0010 03F00803 		and	r3, r3, #8
 5500              		.loc 1 1315 9 discriminator 1
 5501 0014 002B     		cmp	r3, #0
 5502 0016 F8D1     		bne	.L350
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 5503              		.loc 1 1319 16
 5504 0018 074B     		ldr	r3, .L351+4
 5505 001a DB68     		ldr	r3, [r3, #12]
 5506              		.loc 1 1319 26
 5507 001c 7A68     		ldr	r2, [r7, #4]
 5508 001e D243     		mvns	r2, r2
 5509 0020 1146     		mov	r1, r2
 5510              		.loc 1 1319 16
 5511 0022 054A     		ldr	r2, .L351+4
 5512              		.loc 1 1319 23
 5513 0024 0B40     		ands	r3, r3, r1
 5514 0026 D360     		str	r3, [r2, #12]
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5515              		.loc 1 1320 1
 5516 0028 00BF     		nop
 5517 002a 0C37     		adds	r7, r7, #12
 5518              	.LCFI470:
 5519              		.cfi_def_cfa_offset 4
 5520 002c BD46     		mov	sp, r7
 5521              	.LCFI471:
 5522              		.cfi_def_cfa_register 13
 5523              		@ sp needed
 5524 002e 5DF8047B 		ldr	r7, [sp], #4
 5525              	.LCFI472:
 5526              		.cfi_restore 7
 5527              		.cfi_def_cfa_offset 0
 5528 0032 7047     		bx	lr
 5529              	.L352:
 5530              		.align	2
 5531              	.L351:
 5532 0034 00400050 		.word	1342193664
 5533 0038 00430050 		.word	1342194432
 5534              		.cfi_endproc
 5535              	.LFE246:
 5537              		.section	.text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 5538              		.align	1
 5539              		.global	XMC_SCU_HIB_EnterHibernateState
 5540              		.syntax unified
 5541              		.thumb
 5542              		.thumb_func
 5544              	XMC_SCU_HIB_EnterHibernateState:
 5545              	.LFB247:
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5546              		.loc 1 1323 1
 5547              		.cfi_startproc
 5548              		@ args = 0, pretend = 0, frame = 0
 5549              		@ frame_needed = 1, uses_anonymous_args = 0
 5550              		@ link register save eliminated.
 5551 0000 80B4     		push	{r7}
 5552              	.LCFI473:
 5553              		.cfi_def_cfa_offset 4
 5554              		.cfi_offset 7, -4
 5555 0002 00AF     		add	r7, sp, #0
 5556              	.LCFI474:
 5557              		.cfi_def_cfa_register 7
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5558              		.loc 1 1324 8
 5559 0004 00BF     		nop
 5560              	.L354:
 5561              		.loc 1 1324 21 discriminator 1
 5562 0006 094B     		ldr	r3, .L355
 5563 0008 D3F8C430 		ldr	r3, [r3, #196]
 5564              		.loc 1 1324 32 discriminator 1
 5565 000c 03F00803 		and	r3, r3, #8
 5566              		.loc 1 1324 9 discriminator 1
 5567 0010 002B     		cmp	r3, #0
 5568 0012 F8D1     		bne	.L354
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 5569              		.loc 1 1328 16
 5570 0014 064B     		ldr	r3, .L355+4
 5571 0016 DB68     		ldr	r3, [r3, #12]
 5572 0018 054A     		ldr	r2, .L355+4
 5573              		.loc 1 1328 23
 5574 001a 43F01003 		orr	r3, r3, #16
 5575 001e D360     		str	r3, [r2, #12]
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5576              		.loc 1 1329 1
 5577 0020 00BF     		nop
 5578 0022 BD46     		mov	sp, r7
 5579              	.LCFI475:
 5580              		.cfi_def_cfa_register 13
 5581              		@ sp needed
 5582 0024 5DF8047B 		ldr	r7, [sp], #4
 5583              	.LCFI476:
 5584              		.cfi_restore 7
 5585              		.cfi_def_cfa_offset 0
 5586 0028 7047     		bx	lr
 5587              	.L356:
 5588 002a 00BF     		.align	2
 5589              	.L355:
 5590 002c 00400050 		.word	1342193664
 5591 0030 00430050 		.word	1342194432
 5592              		.cfi_endproc
 5593              	.LFE247:
 5595              		.section	.text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 5596              		.align	1
 5597              		.global	XMC_SCU_HIB_EnterHibernateStateEx
 5598              		.syntax unified
 5599              		.thumb
 5600              		.thumb_func
 5602              	XMC_SCU_HIB_EnterHibernateStateEx:
 5603              	.LFB248:
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5604              		.loc 1 1332 1
 5605              		.cfi_startproc
 5606              		@ args = 0, pretend = 0, frame = 8
 5607              		@ frame_needed = 1, uses_anonymous_args = 0
 5608 0000 80B5     		push	{r7, lr}
 5609              	.LCFI477:
 5610              		.cfi_def_cfa_offset 8
 5611              		.cfi_offset 7, -8
 5612              		.cfi_offset 14, -4
 5613 0002 82B0     		sub	sp, sp, #8
 5614              	.LCFI478:
 5615              		.cfi_def_cfa_offset 16
 5616 0004 00AF     		add	r7, sp, #0
 5617              	.LCFI479:
 5618              		.cfi_def_cfa_register 7
 5619 0006 0346     		mov	r3, r0
 5620 0008 FB71     		strb	r3, [r7, #7]
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 5621              		.loc 1 1333 6
 5622 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5623 000c 002B     		cmp	r3, #0
 5624 000e 01D1     		bne	.L359
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
 5625              		.loc 1 1335 5
 5626 0010 FFF7FEFF 		bl	XMC_SCU_HIB_EnterHibernateState
 5627              	.L359:
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5628              		.loc 1 1347 1
 5629 0014 00BF     		nop
 5630 0016 0837     		adds	r7, r7, #8
 5631              	.LCFI480:
 5632              		.cfi_def_cfa_offset 8
 5633 0018 BD46     		mov	sp, r7
 5634              	.LCFI481:
 5635              		.cfi_def_cfa_register 13
 5636              		@ sp needed
 5637 001a 80BD     		pop	{r7, pc}
 5638              		.cfi_endproc
 5639              	.LFE248:
 5641              		.section	.text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 5642              		.align	1
 5643              		.global	XMC_SCU_HIB_SetWakeupTriggerInput
 5644              		.syntax unified
 5645              		.thumb
 5646              		.thumb_func
 5648              	XMC_SCU_HIB_SetWakeupTriggerInput:
 5649              	.LFB249:
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5650              		.loc 1 1350 1
 5651              		.cfi_startproc
 5652              		@ args = 0, pretend = 0, frame = 8
 5653              		@ frame_needed = 1, uses_anonymous_args = 0
 5654              		@ link register save eliminated.
 5655 0000 80B4     		push	{r7}
 5656              	.LCFI482:
 5657              		.cfi_def_cfa_offset 4
 5658              		.cfi_offset 7, -4
 5659 0002 83B0     		sub	sp, sp, #12
 5660              	.LCFI483:
 5661              		.cfi_def_cfa_offset 16
 5662 0004 00AF     		add	r7, sp, #0
 5663              	.LCFI484:
 5664              		.cfi_def_cfa_register 7
 5665 0006 0346     		mov	r3, r0
 5666 0008 FB71     		strb	r3, [r7, #7]
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5667              		.loc 1 1351 8
 5668 000a 00BF     		nop
 5669              	.L361:
 5670              		.loc 1 1351 21 discriminator 1
 5671 000c 0E4B     		ldr	r3, .L365
 5672 000e D3F8C430 		ldr	r3, [r3, #196]
 5673              		.loc 1 1351 32 discriminator 1
 5674 0012 03F00803 		and	r3, r3, #8
 5675              		.loc 1 1351 9 discriminator 1
 5676 0016 002B     		cmp	r3, #0
 5677 0018 F8D1     		bne	.L361
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5678              		.loc 1 1356 6
 5679 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5680 001c 002B     		cmp	r3, #0
 5681 001e 06D1     		bne	.L362
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 5682              		.loc 1 1358 18
 5683 0020 0A4B     		ldr	r3, .L365+4
 5684 0022 DB68     		ldr	r3, [r3, #12]
 5685 0024 094A     		ldr	r2, .L365+4
 5686              		.loc 1 1358 25
 5687 0026 43F48073 		orr	r3, r3, #256
 5688 002a D360     		str	r3, [r2, #12]
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5689              		.loc 1 1364 1
 5690 002c 05E0     		b	.L364
 5691              	.L362:
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5692              		.loc 1 1362 18
 5693 002e 074B     		ldr	r3, .L365+4
 5694 0030 DB68     		ldr	r3, [r3, #12]
 5695 0032 064A     		ldr	r2, .L365+4
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5696              		.loc 1 1362 25
 5697 0034 23F48073 		bic	r3, r3, #256
 5698 0038 D360     		str	r3, [r2, #12]
 5699              	.L364:
 5700              		.loc 1 1364 1
 5701 003a 00BF     		nop
 5702 003c 0C37     		adds	r7, r7, #12
 5703              	.LCFI485:
 5704              		.cfi_def_cfa_offset 4
 5705 003e BD46     		mov	sp, r7
 5706              	.LCFI486:
 5707              		.cfi_def_cfa_register 13
 5708              		@ sp needed
 5709 0040 5DF8047B 		ldr	r7, [sp], #4
 5710              	.LCFI487:
 5711              		.cfi_restore 7
 5712              		.cfi_def_cfa_offset 0
 5713 0044 7047     		bx	lr
 5714              	.L366:
 5715 0046 00BF     		.align	2
 5716              	.L365:
 5717 0048 00400050 		.word	1342193664
 5718 004c 00430050 		.word	1342194432
 5719              		.cfi_endproc
 5720              	.LFE249:
 5722              		.section	.text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 5723              		.align	1
 5724              		.global	XMC_SCU_HIB_SetPinMode
 5725              		.syntax unified
 5726              		.thumb
 5727              		.thumb_func
 5729              	XMC_SCU_HIB_SetPinMode:
 5730              	.LFB250:
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5731              		.loc 1 1367 1
 5732              		.cfi_startproc
 5733              		@ args = 0, pretend = 0, frame = 8
 5734              		@ frame_needed = 1, uses_anonymous_args = 0
 5735              		@ link register save eliminated.
 5736 0000 80B4     		push	{r7}
 5737              	.LCFI488:
 5738              		.cfi_def_cfa_offset 4
 5739              		.cfi_offset 7, -4
 5740 0002 83B0     		sub	sp, sp, #12
 5741              	.LCFI489:
 5742              		.cfi_def_cfa_offset 16
 5743 0004 00AF     		add	r7, sp, #0
 5744              	.LCFI490:
 5745              		.cfi_def_cfa_register 7
 5746 0006 0346     		mov	r3, r0
 5747 0008 3960     		str	r1, [r7]
 5748 000a FB71     		strb	r3, [r7, #7]
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5749              		.loc 1 1368 8
 5750 000c 00BF     		nop
 5751              	.L368:
 5752              		.loc 1 1368 21 discriminator 1
 5753 000e 0F4B     		ldr	r3, .L369
 5754 0010 D3F8C430 		ldr	r3, [r3, #196]
 5755              		.loc 1 1368 32 discriminator 1
 5756 0014 03F00803 		and	r3, r3, #8
 5757              		.loc 1 1368 9 discriminator 1
 5758 0018 002B     		cmp	r3, #0
 5759 001a F8D1     		bne	.L368
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 5760              		.loc 1 1372 39
 5761 001c 0C4B     		ldr	r3, .L369+4
 5762 001e DA68     		ldr	r2, [r3, #12]
 5763              		.loc 1 1372 120
 5764 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5765 0022 9B00     		lsls	r3, r3, #2
 5766              		.loc 1 1372 83
 5767 0024 4FF47021 		mov	r1, #983040
 5768 0028 01FA03F3 		lsl	r3, r1, r3
 5769              		.loc 1 1372 48
 5770 002c DB43     		mvns	r3, r3
 5771              		.loc 1 1372 46
 5772 002e 1A40     		ands	r2, r2, r3
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5773              		.loc 1 1373 68
 5774 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5775 0032 9B00     		lsls	r3, r3, #2
 5776              		.loc 1 1373 31
 5777 0034 3968     		ldr	r1, [r7]
 5778 0036 01FA03F3 		lsl	r3, r1, r3
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5779              		.loc 1 1372 16
 5780 003a 0549     		ldr	r1, .L369+4
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5781              		.loc 1 1372 129
 5782 003c 1343     		orrs	r3, r3, r2
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5783              		.loc 1 1372 23
 5784 003e CB60     		str	r3, [r1, #12]
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5785              		.loc 1 1374 1
 5786 0040 00BF     		nop
 5787 0042 0C37     		adds	r7, r7, #12
 5788              	.LCFI491:
 5789              		.cfi_def_cfa_offset 4
 5790 0044 BD46     		mov	sp, r7
 5791              	.LCFI492:
 5792              		.cfi_def_cfa_register 13
 5793              		@ sp needed
 5794 0046 5DF8047B 		ldr	r7, [sp], #4
 5795              	.LCFI493:
 5796              		.cfi_restore 7
 5797              		.cfi_def_cfa_offset 0
 5798 004a 7047     		bx	lr
 5799              	.L370:
 5800              		.align	2
 5801              	.L369:
 5802 004c 00400050 		.word	1342193664
 5803 0050 00430050 		.word	1342194432
 5804              		.cfi_endproc
 5805              	.LFE250:
 5807              		.section	.text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 5808              		.align	1
 5809              		.global	XMC_SCU_HIB_SetPinOutputLevel
 5810              		.syntax unified
 5811              		.thumb
 5812              		.thumb_func
 5814              	XMC_SCU_HIB_SetPinOutputLevel:
 5815              	.LFB251:
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5816              		.loc 1 1377 1
 5817              		.cfi_startproc
 5818              		@ args = 0, pretend = 0, frame = 8
 5819              		@ frame_needed = 1, uses_anonymous_args = 0
 5820              		@ link register save eliminated.
 5821 0000 80B4     		push	{r7}
 5822              	.LCFI494:
 5823              		.cfi_def_cfa_offset 4
 5824              		.cfi_offset 7, -4
 5825 0002 83B0     		sub	sp, sp, #12
 5826              	.LCFI495:
 5827              		.cfi_def_cfa_offset 16
 5828 0004 00AF     		add	r7, sp, #0
 5829              	.LCFI496:
 5830              		.cfi_def_cfa_register 7
 5831 0006 0346     		mov	r3, r0
 5832 0008 0A46     		mov	r2, r1
 5833 000a FB71     		strb	r3, [r7, #7]
 5834 000c 1346     		mov	r3, r2	@ movhi
 5835 000e BB80     		strh	r3, [r7, #4]	@ movhi
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5836              		.loc 1 1378 8
 5837 0010 00BF     		nop
 5838              	.L372:
 5839              		.loc 1 1378 21 discriminator 1
 5840 0012 0F4B     		ldr	r3, .L373
 5841 0014 D3F8C430 		ldr	r3, [r3, #196]
 5842              		.loc 1 1378 32 discriminator 1
 5843 0018 03F00803 		and	r3, r3, #8
 5844              		.loc 1 1378 9 discriminator 1
 5845 001c 002B     		cmp	r3, #0
 5846 001e F8D1     		bne	.L372
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 5847              		.loc 1 1382 39
 5848 0020 0C4B     		ldr	r3, .L373+4
 5849 0022 DA68     		ldr	r2, [r3, #12]
 5850              		.loc 1 1382 83
 5851 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5852 0026 4FF48051 		mov	r1, #4096
 5853 002a 01FA03F3 		lsl	r3, r1, r3
 5854              		.loc 1 1382 48
 5855 002e DB43     		mvns	r3, r3
 5856              		.loc 1 1382 46
 5857 0030 1340     		ands	r3, r3, r2
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5858              		.loc 1 1383 32
 5859 0032 B988     		ldrh	r1, [r7, #4]
 5860 0034 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 5861 0036 01FA02F2 		lsl	r2, r1, r2
 5862 003a 1146     		mov	r1, r2
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5863              		.loc 1 1382 16
 5864 003c 054A     		ldr	r2, .L373+4
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5865              		.loc 1 1382 92
 5866 003e 0B43     		orrs	r3, r3, r1
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5867              		.loc 1 1382 23
 5868 0040 D360     		str	r3, [r2, #12]
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5869              		.loc 1 1384 1
 5870 0042 00BF     		nop
 5871 0044 0C37     		adds	r7, r7, #12
 5872              	.LCFI497:
 5873              		.cfi_def_cfa_offset 4
 5874 0046 BD46     		mov	sp, r7
 5875              	.LCFI498:
 5876              		.cfi_def_cfa_register 13
 5877              		@ sp needed
 5878 0048 5DF8047B 		ldr	r7, [sp], #4
 5879              	.LCFI499:
 5880              		.cfi_restore 7
 5881              		.cfi_def_cfa_offset 0
 5882 004c 7047     		bx	lr
 5883              	.L374:
 5884 004e 00BF     		.align	2
 5885              	.L373:
 5886 0050 00400050 		.word	1342193664
 5887 0054 00430050 		.word	1342194432
 5888              		.cfi_endproc
 5889              	.LFE251:
 5891              		.section	.text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 5892              		.align	1
 5893              		.global	XMC_SCU_HIB_SetInput0
 5894              		.syntax unified
 5895              		.thumb
 5896              		.thumb_func
 5898              	XMC_SCU_HIB_SetInput0:
 5899              	.LFB252:
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5900              		.loc 1 1387 1
 5901              		.cfi_startproc
 5902              		@ args = 0, pretend = 0, frame = 8
 5903              		@ frame_needed = 1, uses_anonymous_args = 0
 5904              		@ link register save eliminated.
 5905 0000 80B4     		push	{r7}
 5906              	.LCFI500:
 5907              		.cfi_def_cfa_offset 4
 5908              		.cfi_offset 7, -4
 5909 0002 83B0     		sub	sp, sp, #12
 5910              	.LCFI501:
 5911              		.cfi_def_cfa_offset 16
 5912 0004 00AF     		add	r7, sp, #0
 5913              	.LCFI502:
 5914              		.cfi_def_cfa_register 7
 5915 0006 0346     		mov	r3, r0
 5916 0008 FB71     		strb	r3, [r7, #7]
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5917              		.loc 1 1388 8
 5918 000a 00BF     		nop
 5919              	.L376:
 5920              		.loc 1 1388 21 discriminator 1
 5921 000c 0E4B     		ldr	r3, .L380
 5922 000e D3F8C430 		ldr	r3, [r3, #196]
 5923              		.loc 1 1388 32 discriminator 1
 5924 0012 03F00803 		and	r3, r3, #8
 5925              		.loc 1 1388 9 discriminator 1
 5926 0016 002B     		cmp	r3, #0
 5927 0018 F8D1     		bne	.L376
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5928              		.loc 1 1393 6
 5929 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5930 001c 002B     		cmp	r3, #0
 5931 001e 06D1     		bne	.L377
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 5932              		.loc 1 1395 18
 5933 0020 0A4B     		ldr	r3, .L380+4
 5934 0022 DB68     		ldr	r3, [r3, #12]
 5935 0024 094A     		ldr	r2, .L380+4
 5936              		.loc 1 1395 25
 5937 0026 43F48063 		orr	r3, r3, #1024
 5938 002a D360     		str	r3, [r2, #12]
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5939              		.loc 1 1401 1
 5940 002c 05E0     		b	.L379
 5941              	.L377:
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5942              		.loc 1 1399 18
 5943 002e 074B     		ldr	r3, .L380+4
 5944 0030 DB68     		ldr	r3, [r3, #12]
 5945 0032 064A     		ldr	r2, .L380+4
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5946              		.loc 1 1399 25
 5947 0034 23F48063 		bic	r3, r3, #1024
 5948 0038 D360     		str	r3, [r2, #12]
 5949              	.L379:
 5950              		.loc 1 1401 1
 5951 003a 00BF     		nop
 5952 003c 0C37     		adds	r7, r7, #12
 5953              	.LCFI503:
 5954              		.cfi_def_cfa_offset 4
 5955 003e BD46     		mov	sp, r7
 5956              	.LCFI504:
 5957              		.cfi_def_cfa_register 13
 5958              		@ sp needed
 5959 0040 5DF8047B 		ldr	r7, [sp], #4
 5960              	.LCFI505:
 5961              		.cfi_restore 7
 5962              		.cfi_def_cfa_offset 0
 5963 0044 7047     		bx	lr
 5964              	.L381:
 5965 0046 00BF     		.align	2
 5966              	.L380:
 5967 0048 00400050 		.word	1342193664
 5968 004c 00430050 		.word	1342194432
 5969              		.cfi_endproc
 5970              	.LFE252:
 5972              		.section	.text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 5973              		.align	1
 5974              		.global	XMC_SCU_HIB_SetSR0Input
 5975              		.syntax unified
 5976              		.thumb
 5977              		.thumb_func
 5979              	XMC_SCU_HIB_SetSR0Input:
 5980              	.LFB253:
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5981              		.loc 1 1404 1
 5982              		.cfi_startproc
 5983              		@ args = 0, pretend = 0, frame = 8
 5984              		@ frame_needed = 1, uses_anonymous_args = 0
 5985              		@ link register save eliminated.
 5986 0000 80B4     		push	{r7}
 5987              	.LCFI506:
 5988              		.cfi_def_cfa_offset 4
 5989              		.cfi_offset 7, -4
 5990 0002 83B0     		sub	sp, sp, #12
 5991              	.LCFI507:
 5992              		.cfi_def_cfa_offset 16
 5993 0004 00AF     		add	r7, sp, #0
 5994              	.LCFI508:
 5995              		.cfi_def_cfa_register 7
 5996 0006 0346     		mov	r3, r0
 5997 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5998              		.loc 1 1405 8
 5999 000a 00BF     		nop
 6000              	.L383:
 6001              		.loc 1 1405 21 discriminator 1
 6002 000c 0A4B     		ldr	r3, .L384
 6003 000e D3F8C430 		ldr	r3, [r3, #196]
 6004              		.loc 1 1405 32 discriminator 1
 6005 0012 03F00803 		and	r3, r3, #8
 6006              		.loc 1 1405 9 discriminator 1
 6007 0016 002B     		cmp	r3, #0
 6008 0018 F8D1     		bne	.L383
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 6009              		.loc 1 1412 39
 6010 001a 084B     		ldr	r3, .L384+4
 6011 001c DB68     		ldr	r3, [r3, #12]
 6012              		.loc 1 1412 46
 6013 001e 23F48062 		bic	r2, r3, #1024
 6014              		.loc 1 1412 93
 6015 0022 FB88     		ldrh	r3, [r7, #6]
 6016              		.loc 1 1412 16
 6017 0024 0549     		ldr	r1, .L384+4
 6018              		.loc 1 1412 93
 6019 0026 1343     		orrs	r3, r3, r2
 6020              		.loc 1 1412 23
 6021 0028 CB60     		str	r3, [r1, #12]
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6022              		.loc 1 1415 1
 6023 002a 00BF     		nop
 6024 002c 0C37     		adds	r7, r7, #12
 6025              	.LCFI509:
 6026              		.cfi_def_cfa_offset 4
 6027 002e BD46     		mov	sp, r7
 6028              	.LCFI510:
 6029              		.cfi_def_cfa_register 13
 6030              		@ sp needed
 6031 0030 5DF8047B 		ldr	r7, [sp], #4
 6032              	.LCFI511:
 6033              		.cfi_restore 7
 6034              		.cfi_def_cfa_offset 0
 6035 0034 7047     		bx	lr
 6036              	.L385:
 6037 0036 00BF     		.align	2
 6038              	.L384:
 6039 0038 00400050 		.word	1342193664
 6040 003c 00430050 		.word	1342194432
 6041              		.cfi_endproc
 6042              	.LFE253:
 6044              		.section	.text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 6045              		.align	1
 6046              		.global	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 6047              		.syntax unified
 6048              		.thumb
 6049              		.thumb_func
 6051              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 6052              	.LFB254:
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             input;
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             trigger;
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             config;
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6053              		.loc 1 1544 1
 6054              		.cfi_startproc
 6055              		@ args = 0, pretend = 0, frame = 0
 6056              		@ frame_needed = 1, uses_anonymous_args = 0
 6057              		@ link register save eliminated.
 6058 0000 80B4     		push	{r7}
 6059              	.LCFI512:
 6060              		.cfi_def_cfa_offset 4
 6061              		.cfi_offset 7, -4
 6062 0002 00AF     		add	r7, sp, #0
 6063              	.LCFI513:
 6064              		.cfi_def_cfa_register 7
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 6065              		.loc 1 1545 25
 6066 0004 064B     		ldr	r3, .L388
 6067 0006 1B68     		ldr	r3, [r3]
 6068              		.loc 1 1545 34
 6069 0008 03F00803 		and	r3, r3, #8
 6070              		.loc 1 1545 69
 6071 000c 002B     		cmp	r3, #0
 6072 000e 0CBF     		ite	eq
 6073 0010 0123     		moveq	r3, #1
 6074 0012 0023     		movne	r3, #0
 6075 0014 DBB2     		uxtb	r3, r3
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6076              		.loc 1 1546 1
 6077 0016 1846     		mov	r0, r3
 6078 0018 BD46     		mov	sp, r7
 6079              	.LCFI514:
 6080              		.cfi_def_cfa_register 13
 6081              		@ sp needed
 6082 001a 5DF8047B 		ldr	r7, [sp], #4
 6083              	.LCFI515:
 6084              		.cfi_restore 7
 6085              		.cfi_def_cfa_offset 0
 6086 001e 7047     		bx	lr
 6087              	.L389:
 6088              		.align	2
 6089              	.L388:
 6090 0020 00430050 		.word	1342194432
 6091              		.cfi_endproc
 6092              	.LFE254:
 6094              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 6095              		.align	1
 6096              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillator
 6097              		.syntax unified
 6098              		.thumb
 6099              		.thumb_func
 6101              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 6102              	.LFB255:
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6103              		.loc 1 1550 1
 6104              		.cfi_startproc
 6105              		@ args = 0, pretend = 0, frame = 0
 6106              		@ frame_needed = 1, uses_anonymous_args = 0
 6107 0000 80B5     		push	{r7, lr}
 6108              	.LCFI516:
 6109              		.cfi_def_cfa_offset 8
 6110              		.cfi_offset 7, -8
 6111              		.cfi_offset 14, -4
 6112 0002 00AF     		add	r7, sp, #0
 6113              	.LCFI517:
 6114              		.cfi_def_cfa_register 7
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6115              		.loc 1 1552 8
 6116 0004 00BF     		nop
 6117              	.L391:
 6118              		.loc 1 1552 21 discriminator 1
 6119 0006 174B     		ldr	r3, .L395
 6120 0008 D3F8C430 		ldr	r3, [r3, #196]
 6121              		.loc 1 1552 32 discriminator 1
 6122 000c 03F08003 		and	r3, r3, #128
 6123              		.loc 1 1552 9 discriminator 1
 6124 0010 002B     		cmp	r3, #0
 6125 0012 F8D1     		bne	.L391
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until no pending update to OSCULCTRL register in hibernate domain */
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6126              		.loc 1 1556 16
 6127 0014 144B     		ldr	r3, .L395+4
 6128 0016 DB69     		ldr	r3, [r3, #28]
 6129 0018 134A     		ldr	r2, .L395+4
 6130              		.loc 1 1556 28
 6131 001a 23F03003 		bic	r3, r3, #48
 6132 001e D361     		str	r3, [r2, #28]
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 6133              		.loc 1 1559 9
 6134 0020 00BF     		nop
 6135              	.L392:
 6136              		.loc 1 1559 21 discriminator 1
 6137 0022 104B     		ldr	r3, .L395
 6138 0024 D3F8C430 		ldr	r3, [r3, #196]
 6139              		.loc 1 1559 31 discriminator 1
 6140 0028 03F00803 		and	r3, r3, #8
 6141              		.loc 1 1559 10 discriminator 1
 6142 002c 002B     		cmp	r3, #0
 6143 002e F8D1     		bne	.L392
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 6144              		.loc 1 1563 16
 6145 0030 0D4B     		ldr	r3, .L395+4
 6146 0032 DB68     		ldr	r3, [r3, #12]
 6147 0034 0C4A     		ldr	r2, .L395+4
 6148              		.loc 1 1563 23
 6149 0036 43F00803 		orr	r3, r3, #8
 6150 003a D360     		str	r3, [r2, #12]
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 6151              		.loc 1 1566 9
 6152 003c 00BF     		nop
 6153              	.L393:
 6154              		.loc 1 1566 21 discriminator 1
 6155 003e 094B     		ldr	r3, .L395
 6156 0040 D3F8C430 		ldr	r3, [r3, #196]
 6157              		.loc 1 1566 31 discriminator 1
 6158 0044 03F00403 		and	r3, r3, #4
 6159              		.loc 1 1566 10 discriminator 1
 6160 0048 002B     		cmp	r3, #0
 6161 004a F8D1     		bne	.L393
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 6162              		.loc 1 1570 16
 6163 004c 064B     		ldr	r3, .L395+4
 6164              		.loc 1 1570 24
 6165 004e 0822     		movs	r2, #8
 6166 0050 9A60     		str	r2, [r3, #8]
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 6167              		.loc 1 1572 9
 6168 0052 00BF     		nop
 6169              	.L394:
 6170              		.loc 1 1572 10 discriminator 1
 6171 0054 FFF7FEFF 		bl	XMC_SCU_GetMirrorStatus
 6172 0058 0346     		mov	r3, r0
 6173              		.loc 1 1572 36 discriminator 1
 6174 005a 002B     		cmp	r3, #0
 6175 005c FAD1     		bne	.L394
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6176              		.loc 1 1576 1
 6177 005e 00BF     		nop
 6178 0060 00BF     		nop
 6179 0062 80BD     		pop	{r7, pc}
 6180              	.L396:
 6181              		.align	2
 6182              	.L395:
 6183 0064 00400050 		.word	1342193664
 6184 0068 00430050 		.word	1342194432
 6185              		.cfi_endproc
 6186              	.LFE255:
 6188              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 6189              		.align	1
 6190              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillator
 6191              		.syntax unified
 6192              		.thumb
 6193              		.thumb_func
 6195              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 6196              	.LFB256:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6197              		.loc 1 1580 1
 6198              		.cfi_startproc
 6199              		@ args = 0, pretend = 0, frame = 0
 6200              		@ frame_needed = 1, uses_anonymous_args = 0
 6201              		@ link register save eliminated.
 6202 0000 80B4     		push	{r7}
 6203              	.LCFI518:
 6204              		.cfi_def_cfa_offset 4
 6205              		.cfi_offset 7, -4
 6206 0002 00AF     		add	r7, sp, #0
 6207              	.LCFI519:
 6208              		.cfi_def_cfa_register 7
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6209              		.loc 1 1581 8
 6210 0004 00BF     		nop
 6211              	.L398:
 6212              		.loc 1 1581 21 discriminator 1
 6213 0006 094B     		ldr	r3, .L399
 6214 0008 D3F8C430 		ldr	r3, [r3, #196]
 6215              		.loc 1 1581 32 discriminator 1
 6216 000c 03F08003 		and	r3, r3, #128
 6217              		.loc 1 1581 9 discriminator 1
 6218 0010 002B     		cmp	r3, #0
 6219 0012 F8D1     		bne	.L398
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6220              		.loc 1 1585 16
 6221 0014 064B     		ldr	r3, .L399+4
 6222 0016 DB69     		ldr	r3, [r3, #28]
 6223 0018 054A     		ldr	r2, .L399+4
 6224              		.loc 1 1585 28
 6225 001a 43F03003 		orr	r3, r3, #48
 6226 001e D361     		str	r3, [r2, #28]
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6227              		.loc 1 1586 1
 6228 0020 00BF     		nop
 6229 0022 BD46     		mov	sp, r7
 6230              	.LCFI520:
 6231              		.cfi_def_cfa_register 13
 6232              		@ sp needed
 6233 0024 5DF8047B 		ldr	r7, [sp], #4
 6234              	.LCFI521:
 6235              		.cfi_restore 7
 6236              		.cfi_def_cfa_offset 0
 6237 0028 7047     		bx	lr
 6238              	.L400:
 6239 002a 00BF     		.align	2
 6240              	.L399:
 6241 002c 00400050 		.word	1342193664
 6242 0030 00430050 		.word	1342194432
 6243              		.cfi_endproc
 6244              	.LFE256:
 6246              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6247              		.align	1
 6248              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 6249              		.syntax unified
 6250              		.thumb
 6251              		.thumb_func
 6253              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 6254              	.LFB257:
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6255              		.loc 1 1589 1
 6256              		.cfi_startproc
 6257              		@ args = 0, pretend = 0, frame = 0
 6258              		@ frame_needed = 1, uses_anonymous_args = 0
 6259              		@ link register save eliminated.
 6260 0000 80B4     		push	{r7}
 6261              	.LCFI522:
 6262              		.cfi_def_cfa_offset 4
 6263              		.cfi_offset 7, -4
 6264 0002 00AF     		add	r7, sp, #0
 6265              	.LCFI523:
 6266              		.cfi_def_cfa_register 7
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6267              		.loc 1 1590 8
 6268 0004 00BF     		nop
 6269              	.L402:
 6270              		.loc 1 1590 21 discriminator 1
 6271 0006 094B     		ldr	r3, .L403
 6272 0008 D3F8C430 		ldr	r3, [r3, #196]
 6273              		.loc 1 1590 32 discriminator 1
 6274 000c 03F08003 		and	r3, r3, #128
 6275              		.loc 1 1590 9 discriminator 1
 6276 0010 002B     		cmp	r3, #0
 6277 0012 F8D1     		bne	.L402
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6278              		.loc 1 1594 16
 6279 0014 064B     		ldr	r3, .L403+4
 6280 0016 DB69     		ldr	r3, [r3, #28]
 6281 0018 054A     		ldr	r2, .L403+4
 6282              		.loc 1 1594 28
 6283 001a 43F03103 		orr	r3, r3, #49
 6284 001e D361     		str	r3, [r2, #28]
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6285              		.loc 1 1595 1
 6286 0020 00BF     		nop
 6287 0022 BD46     		mov	sp, r7
 6288              	.LCFI524:
 6289              		.cfi_def_cfa_register 13
 6290              		@ sp needed
 6291 0024 5DF8047B 		ldr	r7, [sp], #4
 6292              	.LCFI525:
 6293              		.cfi_restore 7
 6294              		.cfi_def_cfa_offset 0
 6295 0028 7047     		bx	lr
 6296              	.L404:
 6297 002a 00BF     		.align	2
 6298              	.L403:
 6299 002c 00400050 		.word	1342193664
 6300 0030 00430050 		.word	1342194432
 6301              		.cfi_endproc
 6302              	.LFE257:
 6304              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6305              		.align	1
 6306              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 6307              		.syntax unified
 6308              		.thumb
 6309              		.thumb_func
 6311              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 6312              	.LFB258:
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6313              		.loc 1 1598 1
 6314              		.cfi_startproc
 6315              		@ args = 0, pretend = 0, frame = 0
 6316              		@ frame_needed = 1, uses_anonymous_args = 0
 6317              		@ link register save eliminated.
 6318 0000 80B4     		push	{r7}
 6319              	.LCFI526:
 6320              		.cfi_def_cfa_offset 4
 6321              		.cfi_offset 7, -4
 6322 0002 00AF     		add	r7, sp, #0
 6323              	.LCFI527:
 6324              		.cfi_def_cfa_register 7
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6325              		.loc 1 1599 8
 6326 0004 00BF     		nop
 6327              	.L406:
 6328              		.loc 1 1599 21 discriminator 1
 6329 0006 0A4B     		ldr	r3, .L407
 6330 0008 D3F8C430 		ldr	r3, [r3, #196]
 6331              		.loc 1 1599 32 discriminator 1
 6332 000c 03F08003 		and	r3, r3, #128
 6333              		.loc 1 1599 9 discriminator 1
 6334 0010 002B     		cmp	r3, #0
 6335 0012 F8D1     		bne	.L406
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 6336              		.loc 1 1603 44
 6337 0014 074B     		ldr	r3, .L407+4
 6338 0016 DB69     		ldr	r3, [r3, #28]
 6339              		.loc 1 1603 56
 6340 0018 23F03103 		bic	r3, r3, #49
 6341              		.loc 1 1603 16
 6342 001c 054A     		ldr	r2, .L407+4
 6343              		.loc 1 1603 141
 6344 001e 43F02003 		orr	r3, r3, #32
 6345              		.loc 1 1603 28
 6346 0022 D361     		str	r3, [r2, #28]
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6347              		.loc 1 1605 1
 6348 0024 00BF     		nop
 6349 0026 BD46     		mov	sp, r7
 6350              	.LCFI528:
 6351              		.cfi_def_cfa_register 13
 6352              		@ sp needed
 6353 0028 5DF8047B 		ldr	r7, [sp], #4
 6354              	.LCFI529:
 6355              		.cfi_restore 7
 6356              		.cfi_def_cfa_offset 0
 6357 002c 7047     		bx	lr
 6358              	.L408:
 6359 002e 00BF     		.align	2
 6360              	.L407:
 6361 0030 00400050 		.word	1342193664
 6362 0034 00430050 		.word	1342194432
 6363              		.cfi_endproc
 6364              	.LFE258:
 6366              		.section	.text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6367              		.align	1
 6368              		.global	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 6369              		.syntax unified
 6370              		.thumb
 6371              		.thumb_func
 6373              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 6374              	.LFB259:
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6375              		.loc 1 1608 1
 6376              		.cfi_startproc
 6377              		@ args = 0, pretend = 0, frame = 0
 6378              		@ frame_needed = 1, uses_anonymous_args = 0
 6379              		@ link register save eliminated.
 6380 0000 80B4     		push	{r7}
 6381              	.LCFI530:
 6382              		.cfi_def_cfa_offset 4
 6383              		.cfi_offset 7, -4
 6384 0002 00AF     		add	r7, sp, #0
 6385              	.LCFI531:
 6386              		.cfi_def_cfa_register 7
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 6387              		.loc 1 1609 24
 6388 0004 044B     		ldr	r3, .L411
 6389 0006 9B69     		ldr	r3, [r3, #24]
 6390              		.loc 1 1609 36
 6391 0008 03F00103 		and	r3, r3, #1
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6392              		.loc 1 1610 1
 6393 000c 1846     		mov	r0, r3
 6394 000e BD46     		mov	sp, r7
 6395              	.LCFI532:
 6396              		.cfi_def_cfa_register 13
 6397              		@ sp needed
 6398 0010 5DF8047B 		ldr	r7, [sp], #4
 6399              	.LCFI533:
 6400              		.cfi_restore 7
 6401              		.cfi_def_cfa_offset 0
 6402 0014 7047     		bx	lr
 6403              	.L412:
 6404 0016 00BF     		.align	2
 6405              	.L411:
 6406 0018 00430050 		.word	1342194432
 6407              		.cfi_endproc
 6408              	.LFE259:
 6410              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 6411              		.align	1
 6412              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 6413              		.syntax unified
 6414              		.thumb
 6415              		.thumb_func
 6417              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 6418              	.LFB260:
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6419              		.loc 1 1614 1
 6420              		.cfi_startproc
 6421              		@ args = 0, pretend = 0, frame = 0
 6422              		@ frame_needed = 1, uses_anonymous_args = 0
 6423 0000 98B5     		push	{r3, r4, r7, lr}
 6424              	.LCFI534:
 6425              		.cfi_def_cfa_offset 16
 6426              		.cfi_offset 3, -16
 6427              		.cfi_offset 4, -12
 6428              		.cfi_offset 7, -8
 6429              		.cfi_offset 14, -4
 6430 0002 00AF     		add	r7, sp, #0
 6431              	.LCFI535:
 6432              		.cfi_def_cfa_register 7
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 6433              		.loc 1 1615 10
 6434 0004 0F4B     		ldr	r3, .L414
 6435 0006 5B68     		ldr	r3, [r3, #4]
 6436 0008 0E4A     		ldr	r2, .L414
 6437              		.loc 1 1615 20
 6438 000a 23F48033 		bic	r3, r3, #65536
 6439 000e 5360     		str	r3, [r2, #4]
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 6440              		.loc 1 1617 43
 6441 0010 0D4B     		ldr	r3, .L414+4
 6442 0012 5B68     		ldr	r3, [r3, #4]
 6443              		.loc 1 1617 55
 6444 0014 23F47024 		bic	r4, r3, #983040
 6445 0018 24F03004 		bic	r4, r4, #48
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6446              		.loc 1 1618 38
 6447 001c FFF7FEFF 		bl	OSCHP_GetFrequency
 6448 0020 0346     		mov	r3, r0
 6449              		.loc 1 1618 59 discriminator 1
 6450 0022 0A4A     		ldr	r2, .L414+8
 6451 0024 A2FB0323 		umull	r2, r3, r2, r3
 6452 0028 1B0D     		lsrs	r3, r3, #20
 6453              		.loc 1 1618 70 discriminator 1
 6454 002a 013B     		subs	r3, r3, #1
 6455              		.loc 1 1618 77 discriminator 1
 6456 002c 1B04     		lsls	r3, r3, #16
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6457              		.loc 1 1617 10
 6458 002e 064A     		ldr	r2, .L414+4
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6459              		.loc 1 1617 24
 6460 0030 2343     		orrs	r3, r3, r4
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6461              		.loc 1 1617 22
 6462 0032 5360     		str	r3, [r2, #4]
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 6463              		.loc 1 1621 10
 6464 0034 034B     		ldr	r3, .L414
 6465 0036 5B68     		ldr	r3, [r3, #4]
 6466 0038 024A     		ldr	r2, .L414
 6467              		.loc 1 1621 20
 6468 003a 23F40033 		bic	r3, r3, #131072
 6469 003e 5360     		str	r3, [r2, #4]
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6470              		.loc 1 1622 1
 6471 0040 00BF     		nop
 6472 0042 98BD     		pop	{r3, r4, r7, pc}
 6473              	.L415:
 6474              		.align	2
 6475              	.L414:
 6476 0044 10470050 		.word	1342195472
 6477 0048 00470050 		.word	1342195456
 6478 004c 6BCA5F6B 		.word	1801439851
 6479              		.cfi_endproc
 6480              	.LFE260:
 6482              		.section	.text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 6483              		.align	1
 6484              		.global	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 6485              		.syntax unified
 6486              		.thumb
 6487              		.thumb_func
 6489              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 6490              	.LFB261:
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6491              		.loc 1 1625 1
 6492              		.cfi_startproc
 6493              		@ args = 0, pretend = 0, frame = 0
 6494              		@ frame_needed = 1, uses_anonymous_args = 0
 6495              		@ link register save eliminated.
 6496 0000 80B4     		push	{r7}
 6497              	.LCFI536:
 6498              		.cfi_def_cfa_offset 4
 6499              		.cfi_offset 7, -4
 6500 0002 00AF     		add	r7, sp, #0
 6501              	.LCFI537:
 6502              		.cfi_def_cfa_register 7
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 6503              		.loc 1 1626 19
 6504 0004 074B     		ldr	r3, .L418
 6505 0006 1B68     		ldr	r3, [r3]
 6506              		.loc 1 1626 29
 6507 0008 03F46073 		and	r3, r3, #896
 6508              		.loc 1 1626 63
 6509 000c B3F5607F 		cmp	r3, #896
 6510 0010 0CBF     		ite	eq
 6511 0012 0123     		moveq	r3, #1
 6512 0014 0023     		movne	r3, #0
 6513 0016 DBB2     		uxtb	r3, r3
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6514              		.loc 1 1627 1
 6515 0018 1846     		mov	r0, r3
 6516 001a BD46     		mov	sp, r7
 6517              	.LCFI538:
 6518              		.cfi_def_cfa_register 13
 6519              		@ sp needed
 6520 001c 5DF8047B 		ldr	r7, [sp], #4
 6521              	.LCFI539:
 6522              		.cfi_restore 7
 6523              		.cfi_def_cfa_offset 0
 6524 0020 7047     		bx	lr
 6525              	.L419:
 6526 0022 00BF     		.align	2
 6527              	.L418:
 6528 0024 10470050 		.word	1342195472
 6529              		.cfi_endproc
 6530              	.LFE261:
 6532              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 6533              		.align	1
 6534              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 6535              		.syntax unified
 6536              		.thumb
 6537              		.thumb_func
 6539              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 6540              	.LFB262:
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6541              		.loc 1 1631 1
 6542              		.cfi_startproc
 6543              		@ args = 0, pretend = 0, frame = 0
 6544              		@ frame_needed = 1, uses_anonymous_args = 0
 6545              		@ link register save eliminated.
 6546 0000 80B4     		push	{r7}
 6547              	.LCFI540:
 6548              		.cfi_def_cfa_offset 4
 6549              		.cfi_offset 7, -4
 6550 0002 00AF     		add	r7, sp, #0
 6551              	.LCFI541:
 6552              		.cfi_def_cfa_register 7
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 6553              		.loc 1 1632 10
 6554 0004 054B     		ldr	r3, .L421
 6555 0006 5B68     		ldr	r3, [r3, #4]
 6556 0008 044A     		ldr	r2, .L421
 6557              		.loc 1 1632 22
 6558 000a 43F03003 		orr	r3, r3, #48
 6559 000e 5360     		str	r3, [r2, #4]
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6560              		.loc 1 1633 1
 6561 0010 00BF     		nop
 6562 0012 BD46     		mov	sp, r7
 6563              	.LCFI542:
 6564              		.cfi_def_cfa_register 13
 6565              		@ sp needed
 6566 0014 5DF8047B 		ldr	r7, [sp], #4
 6567              	.LCFI543:
 6568              		.cfi_restore 7
 6569              		.cfi_def_cfa_offset 0
 6570 0018 7047     		bx	lr
 6571              	.L422:
 6572 001a 00BF     		.align	2
 6573              	.L421:
 6574 001c 00470050 		.word	1342195456
 6575              		.cfi_endproc
 6576              	.LFE262:
 6578              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6579              		.align	1
 6580              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 6581              		.syntax unified
 6582              		.thumb
 6583              		.thumb_func
 6585              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 6586              	.LFB263:
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6587              		.loc 1 1636 1
 6588              		.cfi_startproc
 6589              		@ args = 0, pretend = 0, frame = 0
 6590              		@ frame_needed = 1, uses_anonymous_args = 0
 6591              		@ link register save eliminated.
 6592 0000 80B4     		push	{r7}
 6593              	.LCFI544:
 6594              		.cfi_def_cfa_offset 4
 6595              		.cfi_offset 7, -4
 6596 0002 00AF     		add	r7, sp, #0
 6597              	.LCFI545:
 6598              		.cfi_def_cfa_register 7
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6599              		.loc 1 1637 10
 6600 0004 054B     		ldr	r3, .L424
 6601 0006 5B68     		ldr	r3, [r3, #4]
 6602 0008 044A     		ldr	r2, .L424
 6603              		.loc 1 1637 22
 6604 000a 43F00103 		orr	r3, r3, #1
 6605 000e 5360     		str	r3, [r2, #4]
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6606              		.loc 1 1638 1
 6607 0010 00BF     		nop
 6608 0012 BD46     		mov	sp, r7
 6609              	.LCFI546:
 6610              		.cfi_def_cfa_register 13
 6611              		@ sp needed
 6612 0014 5DF8047B 		ldr	r7, [sp], #4
 6613              	.LCFI547:
 6614              		.cfi_restore 7
 6615              		.cfi_def_cfa_offset 0
 6616 0018 7047     		bx	lr
 6617              	.L425:
 6618 001a 00BF     		.align	2
 6619              	.L424:
 6620 001c 00470050 		.word	1342195456
 6621              		.cfi_endproc
 6622              	.LFE263:
 6624              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6625              		.align	1
 6626              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 6627              		.syntax unified
 6628              		.thumb
 6629              		.thumb_func
 6631              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 6632              	.LFB264:
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6633              		.loc 1 1641 1
 6634              		.cfi_startproc
 6635              		@ args = 0, pretend = 0, frame = 0
 6636              		@ frame_needed = 1, uses_anonymous_args = 0
 6637              		@ link register save eliminated.
 6638 0000 80B4     		push	{r7}
 6639              	.LCFI548:
 6640              		.cfi_def_cfa_offset 4
 6641              		.cfi_offset 7, -4
 6642 0002 00AF     		add	r7, sp, #0
 6643              	.LCFI549:
 6644              		.cfi_def_cfa_register 7
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6645              		.loc 1 1642 10
 6646 0004 054B     		ldr	r3, .L427
 6647 0006 5B68     		ldr	r3, [r3, #4]
 6648 0008 044A     		ldr	r2, .L427
 6649              		.loc 1 1642 22
 6650 000a 23F00103 		bic	r3, r3, #1
 6651 000e 5360     		str	r3, [r2, #4]
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6652              		.loc 1 1643 1
 6653 0010 00BF     		nop
 6654 0012 BD46     		mov	sp, r7
 6655              	.LCFI550:
 6656              		.cfi_def_cfa_register 13
 6657              		@ sp needed
 6658 0014 5DF8047B 		ldr	r7, [sp], #4
 6659              	.LCFI551:
 6660              		.cfi_restore 7
 6661              		.cfi_def_cfa_offset 0
 6662 0018 7047     		bx	lr
 6663              	.L428:
 6664 001a 00BF     		.align	2
 6665              	.L427:
 6666 001c 00470050 		.word	1342195456
 6667              		.cfi_endproc
 6668              	.LFE264:
 6670              		.section	.text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6671              		.align	1
 6672              		.global	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 6673              		.syntax unified
 6674              		.thumb
 6675              		.thumb_func
 6677              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 6678              	.LFB265:
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6679              		.loc 1 1646 1
 6680              		.cfi_startproc
 6681              		@ args = 0, pretend = 0, frame = 0
 6682              		@ frame_needed = 1, uses_anonymous_args = 0
 6683              		@ link register save eliminated.
 6684 0000 80B4     		push	{r7}
 6685              	.LCFI552:
 6686              		.cfi_def_cfa_offset 4
 6687              		.cfi_offset 7, -4
 6688 0002 00AF     		add	r7, sp, #0
 6689              	.LCFI553:
 6690              		.cfi_def_cfa_register 7
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 6691              		.loc 1 1647 18
 6692 0004 044B     		ldr	r3, .L431
 6693 0006 1B68     		ldr	r3, [r3]
 6694              		.loc 1 1647 30
 6695 0008 03F00103 		and	r3, r3, #1
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6696              		.loc 1 1648 1
 6697 000c 1846     		mov	r0, r3
 6698 000e BD46     		mov	sp, r7
 6699              	.LCFI554:
 6700              		.cfi_def_cfa_register 13
 6701              		@ sp needed
 6702 0010 5DF8047B 		ldr	r7, [sp], #4
 6703              	.LCFI555:
 6704              		.cfi_restore 7
 6705              		.cfi_def_cfa_offset 0
 6706 0014 7047     		bx	lr
 6707              	.L432:
 6708 0016 00BF     		.align	2
 6709              	.L431:
 6710 0018 00470050 		.word	1342195456
 6711              		.cfi_endproc
 6712              	.LFE265:
 6714              		.section	.text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 6715              		.align	1
 6716              		.global	XMC_SCU_CLOCK_EnableSystemPll
 6717              		.syntax unified
 6718              		.thumb
 6719              		.thumb_func
 6721              	XMC_SCU_CLOCK_EnableSystemPll:
 6722              	.LFB266:
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6723              		.loc 1 1652 1
 6724              		.cfi_startproc
 6725              		@ args = 0, pretend = 0, frame = 0
 6726              		@ frame_needed = 1, uses_anonymous_args = 0
 6727              		@ link register save eliminated.
 6728 0000 80B4     		push	{r7}
 6729              	.LCFI556:
 6730              		.cfi_def_cfa_offset 4
 6731              		.cfi_offset 7, -4
 6732 0002 00AF     		add	r7, sp, #0
 6733              	.LCFI557:
 6734              		.cfi_def_cfa_register 7
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6735              		.loc 1 1653 10
 6736 0004 064B     		ldr	r3, .L434
 6737 0006 5B68     		ldr	r3, [r3, #4]
 6738 0008 054A     		ldr	r2, .L434
 6739              		.loc 1 1653 20
 6740 000a 23F48033 		bic	r3, r3, #65536
 6741 000e 23F00203 		bic	r3, r3, #2
 6742 0012 5360     		str	r3, [r2, #4]
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6743              		.loc 1 1654 1
 6744 0014 00BF     		nop
 6745 0016 BD46     		mov	sp, r7
 6746              	.LCFI558:
 6747              		.cfi_def_cfa_register 13
 6748              		@ sp needed
 6749 0018 5DF8047B 		ldr	r7, [sp], #4
 6750              	.LCFI559:
 6751              		.cfi_restore 7
 6752              		.cfi_def_cfa_offset 0
 6753 001c 7047     		bx	lr
 6754              	.L435:
 6755 001e 00BF     		.align	2
 6756              	.L434:
 6757 0020 10470050 		.word	1342195472
 6758              		.cfi_endproc
 6759              	.LFE266:
 6761              		.section	.text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 6762              		.align	1
 6763              		.global	XMC_SCU_CLOCK_DisableSystemPll
 6764              		.syntax unified
 6765              		.thumb
 6766              		.thumb_func
 6768              	XMC_SCU_CLOCK_DisableSystemPll:
 6769              	.LFB267:
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6770              		.loc 1 1658 1
 6771              		.cfi_startproc
 6772              		@ args = 0, pretend = 0, frame = 0
 6773              		@ frame_needed = 1, uses_anonymous_args = 0
 6774              		@ link register save eliminated.
 6775 0000 80B4     		push	{r7}
 6776              	.LCFI560:
 6777              		.cfi_def_cfa_offset 4
 6778              		.cfi_offset 7, -4
 6779 0002 00AF     		add	r7, sp, #0
 6780              	.LCFI561:
 6781              		.cfi_def_cfa_register 7
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6782              		.loc 1 1659 10
 6783 0004 064B     		ldr	r3, .L437
 6784 0006 5B68     		ldr	r3, [r3, #4]
 6785 0008 054A     		ldr	r2, .L437
 6786              		.loc 1 1659 20
 6787 000a 43F48033 		orr	r3, r3, #65536
 6788 000e 43F00203 		orr	r3, r3, #2
 6789 0012 5360     		str	r3, [r2, #4]
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6790              		.loc 1 1660 1
 6791 0014 00BF     		nop
 6792 0016 BD46     		mov	sp, r7
 6793              	.LCFI562:
 6794              		.cfi_def_cfa_register 13
 6795              		@ sp needed
 6796 0018 5DF8047B 		ldr	r7, [sp], #4
 6797              	.LCFI563:
 6798              		.cfi_restore 7
 6799              		.cfi_def_cfa_offset 0
 6800 001c 7047     		bx	lr
 6801              	.L438:
 6802 001e 00BF     		.align	2
 6803              	.L437:
 6804 0020 10470050 		.word	1342195472
 6805              		.cfi_endproc
 6806              	.LFE267:
 6808              		.section	.text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 6809              		.align	1
 6810              		.global	XMC_SCU_CLOCK_StartSystemPll
 6811              		.syntax unified
 6812              		.thumb
 6813              		.thumb_func
 6815              	XMC_SCU_CLOCK_StartSystemPll:
 6816              	.LFB268:
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6817              		.loc 1 1668 1
 6818              		.cfi_startproc
 6819              		@ args = 4, pretend = 0, frame = 24
 6820              		@ frame_needed = 1, uses_anonymous_args = 0
 6821 0000 80B5     		push	{r7, lr}
 6822              	.LCFI564:
 6823              		.cfi_def_cfa_offset 8
 6824              		.cfi_offset 7, -8
 6825              		.cfi_offset 14, -4
 6826 0002 86B0     		sub	sp, sp, #24
 6827              	.LCFI565:
 6828              		.cfi_def_cfa_offset 32
 6829 0004 00AF     		add	r7, sp, #0
 6830              	.LCFI566:
 6831              		.cfi_def_cfa_register 7
 6832 0006 BA60     		str	r2, [r7, #8]
 6833 0008 7B60     		str	r3, [r7, #4]
 6834 000a 0346     		mov	r3, r0	@ movhi
 6835 000c FB81     		strh	r3, [r7, #14]	@ movhi
 6836 000e 0B46     		mov	r3, r1
 6837 0010 7B73     		strb	r3, [r7, #13]
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 6838              		.loc 1 1673 3
 6839 0012 FB89     		ldrh	r3, [r7, #14]
 6840 0014 1846     		mov	r0, r3
 6841 0016 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemPllClockSource
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 6842              		.loc 1 1675 6
 6843 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 6844 001c 012B     		cmp	r3, #1
 6845 001e 40F08480 		bne	.L440
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 6846              		.loc 1 1678 8
 6847 0022 FB89     		ldrh	r3, [r7, #14]
 6848 0024 002B     		cmp	r3, #0
 6849 0026 09D1     		bne	.L441
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 6850              		.loc 1 1680 24
 6851 0028 FFF7FEFF 		bl	OSCHP_GetFrequency
 6852 002c 0346     		mov	r3, r0
 6853              		.loc 1 1680 45 discriminator 1
 6854 002e 4C4A     		ldr	r2, .L450
 6855 0030 A2FB0323 		umull	r2, r3, r2, r3
 6856 0034 9B0C     		lsrs	r3, r3, #18
 6857              		.loc 1 1680 21 discriminator 1
 6858 0036 9B05     		lsls	r3, r3, #22
 6859 0038 7B61     		str	r3, [r7, #20]
 6860 003a 02E0     		b	.L442
 6861              	.L441:
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 6862              		.loc 1 1684 21
 6863 003c 4FF0C063 		mov	r3, #100663296
 6864 0040 7B61     		str	r3, [r7, #20]
 6865              	.L442:
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
 6866              		.loc 1 1686 37
 6867 0042 7B69     		ldr	r3, [r7, #20]
 6868 0044 7A68     		ldr	r2, [r7, #4]
 6869 0046 03FB02F2 		mul	r2, r3, r2
 6870              		.loc 1 1686 19
 6871 004a BB68     		ldr	r3, [r7, #8]
 6872 004c B2FBF3F3 		udiv	r3, r2, r3
 6873 0050 7B61     		str	r3, [r7, #20]
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 6874              		.loc 1 1687 32
 6875 0052 7B69     		ldr	r3, [r7, #20]
 6876 0054 434A     		ldr	r2, .L450+4
 6877 0056 A2FB0323 		umull	r2, r3, r2, r3
 6878 005a 1B09     		lsrs	r3, r3, #4
 6879              		.loc 1 1687 15
 6880 005c 9B0D     		lsrs	r3, r3, #22
 6881 005e 3B61     		str	r3, [r7, #16]
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6882              		.loc 1 1690 12
 6883 0060 414B     		ldr	r3, .L450+8
 6884 0062 5B68     		ldr	r3, [r3, #4]
 6885 0064 404A     		ldr	r2, .L450+8
 6886              		.loc 1 1690 22
 6887 0066 43F00103 		orr	r3, r3, #1
 6888 006a 5360     		str	r3, [r2, #4]
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 6889              		.loc 1 1693 12
 6890 006c 3E4B     		ldr	r3, .L450+8
 6891 006e 5B68     		ldr	r3, [r3, #4]
 6892 0070 3D4A     		ldr	r2, .L450+8
 6893              		.loc 1 1693 22
 6894 0072 43F01003 		orr	r3, r3, #16
 6895 0076 5360     		str	r3, [r2, #4]
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
 6896              		.loc 1 1696 43
 6897 0078 3B4B     		ldr	r3, .L450+8
 6898 007a 9A68     		ldr	r2, [r3, #8]
 6899              		.loc 1 1696 53
 6900 007c 3B4B     		ldr	r3, .L450+12
 6901 007e 1340     		ands	r3, r3, r2
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6902              		.loc 1 1697 72
 6903 0080 7A68     		ldr	r2, [r7, #4]
 6904 0082 013A     		subs	r2, r2, #1
 6905              		.loc 1 1697 79
 6906 0084 1202     		lsls	r2, r2, #8
 6907              		.loc 1 1697 63
 6908 0086 1A43     		orrs	r2, r2, r3
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 6909              		.loc 1 1698 48
 6910 0088 3B69     		ldr	r3, [r7, #16]
 6911 008a 013B     		subs	r3, r3, #1
 6912              		.loc 1 1698 55
 6913 008c 1B04     		lsls	r3, r3, #16
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6914              		.loc 1 1697 108
 6915 008e 1A43     		orrs	r2, r2, r3
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 6916              		.loc 1 1699 43
 6917 0090 BB68     		ldr	r3, [r7, #8]
 6918 0092 013B     		subs	r3, r3, #1
 6919              		.loc 1 1699 49
 6920 0094 1B06     		lsls	r3, r3, #24
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6921              		.loc 1 1696 12
 6922 0096 3449     		ldr	r1, .L450+8
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6923              		.loc 1 1696 24
 6924 0098 1343     		orrs	r3, r3, r2
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6925              		.loc 1 1696 22
 6926 009a 8B60     		str	r3, [r1, #8]
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 6927              		.loc 1 1702 12
 6928 009c 324B     		ldr	r3, .L450+8
 6929 009e 5B68     		ldr	r3, [r3, #4]
 6930 00a0 314A     		ldr	r2, .L450+8
 6931              		.loc 1 1702 22
 6932 00a2 43F04003 		orr	r3, r3, #64
 6933 00a6 5360     		str	r3, [r2, #4]
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 6934              		.loc 1 1705 12
 6935 00a8 2F4B     		ldr	r3, .L450+8
 6936 00aa 5B68     		ldr	r3, [r3, #4]
 6937 00ac 2E4A     		ldr	r2, .L450+8
 6938              		.loc 1 1705 22
 6939 00ae 23F01003 		bic	r3, r3, #16
 6940 00b2 5360     		str	r3, [r2, #4]
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 6941              		.loc 1 1708 12
 6942 00b4 2C4B     		ldr	r3, .L450+8
 6943 00b6 5B68     		ldr	r3, [r3, #4]
 6944 00b8 2B4A     		ldr	r2, .L450+8
 6945              		.loc 1 1708 22
 6946 00ba 43F48023 		orr	r3, r3, #262144
 6947 00be 5360     		str	r3, [r2, #4]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 6948              		.loc 1 1709 11
 6949 00c0 00BF     		nop
 6950              	.L443:
 6951              		.loc 1 1709 20 discriminator 1
 6952 00c2 294B     		ldr	r3, .L450+8
 6953 00c4 1B68     		ldr	r3, [r3]
 6954              		.loc 1 1709 30 discriminator 1
 6955 00c6 03F00403 		and	r3, r3, #4
 6956              		.loc 1 1709 61 discriminator 1
 6957 00ca 002B     		cmp	r3, #0
 6958 00cc F9D0     		beq	.L443
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 6959              		.loc 1 1715 12
 6960 00ce 264B     		ldr	r3, .L450+8
 6961 00d0 5B68     		ldr	r3, [r3, #4]
 6962 00d2 254A     		ldr	r2, .L450+8
 6963              		.loc 1 1715 22
 6964 00d4 23F00103 		bic	r3, r3, #1
 6965 00d8 5360     		str	r3, [r2, #4]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 6966              		.loc 1 1716 11
 6967 00da 00BF     		nop
 6968              	.L444:
 6969              		.loc 1 1716 20 discriminator 1
 6970 00dc 224B     		ldr	r3, .L450+8
 6971 00de 1B68     		ldr	r3, [r3]
 6972              		.loc 1 1716 30 discriminator 1
 6973 00e0 03F00103 		and	r3, r3, #1
 6974              		.loc 1 1716 61 discriminator 1
 6975 00e4 002B     		cmp	r3, #0
 6976 00e6 F9D1     		bne	.L444
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
 6977              		.loc 1 1722 32
 6978 00e8 7B69     		ldr	r3, [r7, #20]
 6979 00ea 214A     		ldr	r2, .L450+16
 6980 00ec A2FB0323 		umull	r2, r3, r2, r3
 6981 00f0 5B09     		lsrs	r3, r3, #5
 6982              		.loc 1 1722 15
 6983 00f2 9B0D     		lsrs	r3, r3, #22
 6984 00f4 3B61     		str	r3, [r7, #16]
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6985              		.loc 1 1723 8
 6986 00f6 3A6A     		ldr	r2, [r7, #32]
 6987 00f8 3B69     		ldr	r3, [r7, #16]
 6988 00fa 9A42     		cmp	r2, r3
 6989 00fc 02D2     		bcs	.L445
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6990              		.loc 1 1725 7
 6991 00fe 3869     		ldr	r0, [r7, #16]
 6992 0100 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 6993              	.L445:
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
 6994              		.loc 1 1728 32
 6995 0104 7B69     		ldr	r3, [r7, #20]
 6996 0106 5B08     		lsrs	r3, r3, #1
 6997 0108 1A4A     		ldr	r2, .L450+20
 6998 010a A2FB0323 		umull	r2, r3, r2, r3
 6999 010e 5B09     		lsrs	r3, r3, #5
 7000              		.loc 1 1728 15
 7001 0110 9B0D     		lsrs	r3, r3, #22
 7002 0112 3B61     		str	r3, [r7, #16]
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 7003              		.loc 1 1729 8
 7004 0114 3A6A     		ldr	r2, [r7, #32]
 7005 0116 3B69     		ldr	r3, [r7, #16]
 7006 0118 9A42     		cmp	r2, r3
 7007 011a 02D2     		bcs	.L446
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 7008              		.loc 1 1731 7
 7009 011c 3869     		ldr	r0, [r7, #16]
 7010 011e FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 7011              	.L446:
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 7012              		.loc 1 1734 5
 7013 0122 386A     		ldr	r0, [r7, #32]
 7014 0124 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7015              		.loc 1 1749 1
 7016 0128 15E0     		b	.L449
 7017              	.L440:
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7018              		.loc 1 1738 43
 7019 012a 0F4B     		ldr	r3, .L450+8
 7020 012c 9B68     		ldr	r3, [r3, #8]
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7021              		.loc 1 1738 53
 7022 012e 23F07F02 		bic	r2, r3, #127
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 7023              		.loc 1 1739 37
 7024 0132 3B6A     		ldr	r3, [r7, #32]
 7025 0134 013B     		subs	r3, r3, #1
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7026              		.loc 1 1738 12
 7027 0136 0C49     		ldr	r1, .L450+8
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7028              		.loc 1 1738 24
 7029 0138 1343     		orrs	r3, r3, r2
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7030              		.loc 1 1738 22
 7031 013a 8B60     		str	r3, [r1, #8]
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 7032              		.loc 1 1742 12
 7033 013c 0A4B     		ldr	r3, .L450+8
 7034 013e 5B68     		ldr	r3, [r3, #4]
 7035 0140 094A     		ldr	r2, .L450+8
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 7036              		.loc 1 1742 22
 7037 0142 43F00103 		orr	r3, r3, #1
 7038 0146 5360     		str	r3, [r2, #4]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7039              		.loc 1 1744 11
 7040 0148 00BF     		nop
 7041              	.L448:
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7042              		.loc 1 1744 20 discriminator 1
 7043 014a 074B     		ldr	r3, .L450+8
 7044 014c 1B68     		ldr	r3, [r3]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7045              		.loc 1 1744 30 discriminator 1
 7046 014e 03F00103 		and	r3, r3, #1
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7047              		.loc 1 1744 61 discriminator 1
 7048 0152 002B     		cmp	r3, #0
 7049 0154 F9D0     		beq	.L448
 7050              	.L449:
 7051              		.loc 1 1749 1
 7052 0156 00BF     		nop
 7053 0158 1837     		adds	r7, r7, #24
 7054              	.LCFI567:
 7055              		.cfi_def_cfa_offset 8
 7056 015a BD46     		mov	sp, r7
 7057              	.LCFI568:
 7058              		.cfi_def_cfa_register 13
 7059              		@ sp needed
 7060 015c 80BD     		pop	{r7, pc}
 7061              	.L451:
 7062 015e 00BF     		.align	2
 7063              	.L450:
 7064 0160 83DE1B43 		.word	1125899907
 7065 0164 ABAAAAAA 		.word	-1431655765
 7066 0168 10470050 		.word	1342195472
 7067 016c FF8080F0 		.word	-260013825
 7068 0170 89888888 		.word	-2004318071
 7069 0174 B7600BB6 		.word	-1240768329
 7070              		.cfi_endproc
 7071              	.LFE268:
 7073              		.section	.text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 7074              		.align	1
 7075              		.global	XMC_SCU_CLOCK_StopSystemPll
 7076              		.syntax unified
 7077              		.thumb
 7078              		.thumb_func
 7080              	XMC_SCU_CLOCK_StopSystemPll:
 7081              	.LFB269:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7082              		.loc 1 1753 1
 7083              		.cfi_startproc
 7084              		@ args = 0, pretend = 0, frame = 0
 7085              		@ frame_needed = 1, uses_anonymous_args = 0
 7086              		@ link register save eliminated.
 7087 0000 80B4     		push	{r7}
 7088              	.LCFI569:
 7089              		.cfi_def_cfa_offset 4
 7090              		.cfi_offset 7, -4
 7091 0002 00AF     		add	r7, sp, #0
 7092              	.LCFI570:
 7093              		.cfi_def_cfa_register 7
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 7094              		.loc 1 1754 10
 7095 0004 054B     		ldr	r3, .L453
 7096 0006 5B68     		ldr	r3, [r3, #4]
 7097 0008 044A     		ldr	r2, .L453
 7098              		.loc 1 1754 20
 7099 000a 43F48033 		orr	r3, r3, #65536
 7100 000e 5360     		str	r3, [r2, #4]
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7101              		.loc 1 1755 1
 7102 0010 00BF     		nop
 7103 0012 BD46     		mov	sp, r7
 7104              	.LCFI571:
 7105              		.cfi_def_cfa_register 13
 7106              		@ sp needed
 7107 0014 5DF8047B 		ldr	r7, [sp], #4
 7108              	.LCFI572:
 7109              		.cfi_restore 7
 7110              		.cfi_def_cfa_offset 0
 7111 0018 7047     		bx	lr
 7112              	.L454:
 7113 001a 00BF     		.align	2
 7114              	.L453:
 7115 001c 10470050 		.word	1342195472
 7116              		.cfi_endproc
 7117              	.LFE269:
 7119              		.section	.text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 7120              		.align	1
 7121              		.global	XMC_SCU_CLOCK_StepSystemPllFrequency
 7122              		.syntax unified
 7123              		.thumb
 7124              		.thumb_func
 7126              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 7127              	.LFB270:
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7128              		.loc 1 1759 1
 7129              		.cfi_startproc
 7130              		@ args = 0, pretend = 0, frame = 8
 7131              		@ frame_needed = 1, uses_anonymous_args = 0
 7132 0000 80B5     		push	{r7, lr}
 7133              	.LCFI573:
 7134              		.cfi_def_cfa_offset 8
 7135              		.cfi_offset 7, -8
 7136              		.cfi_offset 14, -4
 7137 0002 82B0     		sub	sp, sp, #8
 7138              	.LCFI574:
 7139              		.cfi_def_cfa_offset 16
 7140 0004 00AF     		add	r7, sp, #0
 7141              	.LCFI575:
 7142              		.cfi_def_cfa_register 7
 7143 0006 7860     		str	r0, [r7, #4]
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7144              		.loc 1 1760 41
 7145 0008 084B     		ldr	r3, .L456
 7146 000a 9B68     		ldr	r3, [r3, #8]
 7147              		.loc 1 1760 51
 7148 000c 23F4FE02 		bic	r2, r3, #8323072
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 7149              		.loc 1 1761 29
 7150 0010 7B68     		ldr	r3, [r7, #4]
 7151 0012 013B     		subs	r3, r3, #1
 7152              		.loc 1 1761 36
 7153 0014 1B04     		lsls	r3, r3, #16
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7154              		.loc 1 1760 10
 7155 0016 0549     		ldr	r1, .L456
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7156              		.loc 1 1760 22
 7157 0018 1343     		orrs	r3, r3, r2
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7158              		.loc 1 1760 20
 7159 001a 8B60     		str	r3, [r1, #8]
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 7160              		.loc 1 1763 3
 7161 001c 3220     		movs	r0, #50
 7162 001e FFF7FEFF 		bl	XMC_SCU_lDelay
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7163              		.loc 1 1764 1
 7164 0022 00BF     		nop
 7165 0024 0837     		adds	r7, r7, #8
 7166              	.LCFI576:
 7167              		.cfi_def_cfa_offset 8
 7168 0026 BD46     		mov	sp, r7
 7169              	.LCFI577:
 7170              		.cfi_def_cfa_register 13
 7171              		@ sp needed
 7172 0028 80BD     		pop	{r7, pc}
 7173              	.L457:
 7174 002a 00BF     		.align	2
 7175              	.L456:
 7176 002c 10470050 		.word	1342195472
 7177              		.cfi_endproc
 7178              	.LFE270:
 7180              		.section	.text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 7181              		.align	1
 7182              		.global	XMC_SCU_CLOCK_IsSystemPllLocked
 7183              		.syntax unified
 7184              		.thumb
 7185              		.thumb_func
 7187              	XMC_SCU_CLOCK_IsSystemPllLocked:
 7188              	.LFB271:
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7189              		.loc 1 1768 1
 7190              		.cfi_startproc
 7191              		@ args = 0, pretend = 0, frame = 0
 7192              		@ frame_needed = 1, uses_anonymous_args = 0
 7193              		@ link register save eliminated.
 7194 0000 80B4     		push	{r7}
 7195              	.LCFI578:
 7196              		.cfi_def_cfa_offset 4
 7197              		.cfi_offset 7, -4
 7198 0002 00AF     		add	r7, sp, #0
 7199              	.LCFI579:
 7200              		.cfi_def_cfa_register 7
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 7201              		.loc 1 1769 25
 7202 0004 064B     		ldr	r3, .L460
 7203 0006 1B68     		ldr	r3, [r3]
 7204              		.loc 1 1769 35
 7205 0008 03F00403 		and	r3, r3, #4
 7206              		.loc 1 1769 10
 7207 000c 002B     		cmp	r3, #0
 7208 000e 14BF     		ite	ne
 7209 0010 0123     		movne	r3, #1
 7210 0012 0023     		moveq	r3, #0
 7211 0014 DBB2     		uxtb	r3, r3
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7212              		.loc 1 1770 1
 7213 0016 1846     		mov	r0, r3
 7214 0018 BD46     		mov	sp, r7
 7215              	.LCFI580:
 7216              		.cfi_def_cfa_register 13
 7217              		@ sp needed
 7218 001a 5DF8047B 		ldr	r7, [sp], #4
 7219              	.LCFI581:
 7220              		.cfi_restore 7
 7221              		.cfi_def_cfa_offset 0
 7222 001e 7047     		bx	lr
 7223              	.L461:
 7224              		.align	2
 7225              	.L460:
 7226 0020 10470050 		.word	1342195472
 7227              		.cfi_endproc
 7228              	.LFE271:
 7230              		.section	.text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 7231              		.align	1
 7232              		.global	XMC_SCU_INTERRUPT_SetEventHandler
 7233              		.syntax unified
 7234              		.thumb
 7235              		.thumb_func
 7237              	XMC_SCU_INTERRUPT_SetEventHandler:
 7238              	.LFB272:
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7239              		.loc 1 1777 1
 7240              		.cfi_startproc
 7241              		@ args = 0, pretend = 0, frame = 16
 7242              		@ frame_needed = 1, uses_anonymous_args = 0
 7243              		@ link register save eliminated.
 7244 0000 80B4     		push	{r7}
 7245              	.LCFI582:
 7246              		.cfi_def_cfa_offset 4
 7247              		.cfi_offset 7, -4
 7248 0002 85B0     		sub	sp, sp, #20
 7249              	.LCFI583:
 7250              		.cfi_def_cfa_offset 24
 7251 0004 00AF     		add	r7, sp, #0
 7252              	.LCFI584:
 7253              		.cfi_def_cfa_register 7
 7254 0006 7860     		str	r0, [r7, #4]
 7255 0008 3960     		str	r1, [r7]
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7256              		.loc 1 1781 9
 7257 000a 0023     		movs	r3, #0
 7258 000c FB60     		str	r3, [r7, #12]
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7259              		.loc 1 1782 9
 7260 000e 02E0     		b	.L463
 7261              	.L465:
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;
 7262              		.loc 1 1784 10
 7263 0010 FB68     		ldr	r3, [r7, #12]
 7264 0012 0133     		adds	r3, r3, #1
 7265 0014 FB60     		str	r3, [r7, #12]
 7266              	.L463:
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7267              		.loc 1 1782 61
 7268 0016 7A68     		ldr	r2, [r7, #4]
 7269 0018 FB68     		ldr	r3, [r7, #12]
 7270 001a 22FA03F3 		lsr	r3, r2, r3
 7271 001e 03F00103 		and	r3, r3, #1
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7272              		.loc 1 1782 68
 7273 0022 002B     		cmp	r3, #0
 7274 0024 02D1     		bne	.L464
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7275              		.loc 1 1782 68 is_stmt 0 discriminator 1
 7276 0026 FB68     		ldr	r3, [r7, #12]
 7277 0028 1F2B     		cmp	r3, #31
 7278 002a F1D9     		bls	.L465
 7279              	.L464:
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 7280              		.loc 1 1787 6 is_stmt 1
 7281 002c FB68     		ldr	r3, [r7, #12]
 7282 002e 202B     		cmp	r3, #32
 7283 0030 02D1     		bne	.L466
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 7284              		.loc 1 1789 12
 7285 0032 0123     		movs	r3, #1
 7286 0034 FB72     		strb	r3, [r7, #11]
 7287 0036 06E0     		b	.L467
 7288              	.L466:
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 7289              		.loc 1 1793 31
 7290 0038 0649     		ldr	r1, .L469
 7291 003a FB68     		ldr	r3, [r7, #12]
 7292 003c 3A68     		ldr	r2, [r7]
 7293 003e 41F82320 		str	r2, [r1, r3, lsl #2]
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 7294              		.loc 1 1794 12
 7295 0042 0023     		movs	r3, #0
 7296 0044 FB72     		strb	r3, [r7, #11]
 7297              	.L467:
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 7298              		.loc 1 1797 10
 7299 0046 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7300              		.loc 1 1798 1
 7301 0048 1846     		mov	r0, r3
 7302 004a 1437     		adds	r7, r7, #20
 7303              	.LCFI585:
 7304              		.cfi_def_cfa_offset 4
 7305 004c BD46     		mov	sp, r7
 7306              	.LCFI586:
 7307              		.cfi_def_cfa_register 13
 7308              		@ sp needed
 7309 004e 5DF8047B 		ldr	r7, [sp], #4
 7310              	.LCFI587:
 7311              		.cfi_restore 7
 7312              		.cfi_def_cfa_offset 0
 7313 0052 7047     		bx	lr
 7314              	.L470:
 7315              		.align	2
 7316              	.L469:
 7317 0054 00000000 		.word	event_handler_list
 7318              		.cfi_endproc
 7319              	.LFE272:
 7321              		.section	.text.XMC_SCU_IRQHandler,"ax",%progbits
 7322              		.align	1
 7323              		.global	XMC_SCU_IRQHandler
 7324              		.syntax unified
 7325              		.thumb
 7326              		.thumb_func
 7328              	XMC_SCU_IRQHandler:
 7329              	.LFB273:
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7330              		.loc 1 1804 1
 7331              		.cfi_startproc
 7332              		@ args = 0, pretend = 0, frame = 24
 7333              		@ frame_needed = 1, uses_anonymous_args = 0
 7334 0000 80B5     		push	{r7, lr}
 7335              	.LCFI588:
 7336              		.cfi_def_cfa_offset 8
 7337              		.cfi_offset 7, -8
 7338              		.cfi_offset 14, -4
 7339 0002 86B0     		sub	sp, sp, #24
 7340              	.LCFI589:
 7341              		.cfi_def_cfa_offset 32
 7342 0004 00AF     		add	r7, sp, #0
 7343              	.LCFI590:
 7344              		.cfi_def_cfa_register 7
 7345 0006 7860     		str	r0, [r7, #4]
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7346              		.loc 1 1811 9
 7347 0008 0023     		movs	r3, #0
 7348 000a 7B61     		str	r3, [r7, #20]
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 7349              		.loc 1 1812 11
 7350 000c FFF7FEFF 		bl	XMC_SCU_INTERUPT_GetEventStatus
 7351 0010 3861     		str	r0, [r7, #16]
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 7352              		.loc 1 1813 9
 7353 0012 1CE0     		b	.L472
 7354              	.L476:
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 7355              		.loc 1 1815 59
 7356 0014 3A69     		ldr	r2, [r7, #16]
 7357 0016 7B69     		ldr	r3, [r7, #20]
 7358 0018 22FA03F3 		lsr	r3, r2, r3
 7359 001c 03F00103 		and	r3, r3, #1
 7360              		.loc 1 1815 8
 7361 0020 002B     		cmp	r3, #0
 7362 0022 11D0     		beq	.L473
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
 7363              		.loc 1 1817 21
 7364 0024 0E4A     		ldr	r2, .L477
 7365 0026 7B69     		ldr	r3, [r7, #20]
 7366 0028 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7367 002c FB60     		str	r3, [r7, #12]
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 7368              		.loc 1 1818 10
 7369 002e FB68     		ldr	r3, [r7, #12]
 7370 0030 002B     		cmp	r3, #0
 7371 0032 01D0     		beq	.L474
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           (event_handler)();
 7372              		.loc 1 1820 11
 7373 0034 FB68     		ldr	r3, [r7, #12]
 7374 0036 9847     		blx	r3
 7375              	.LVL0:
 7376              	.L474:
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 7377              		.loc 1 1823 7
 7378 0038 0122     		movs	r2, #1
 7379 003a 7B69     		ldr	r3, [r7, #20]
 7380 003c 02FA03F3 		lsl	r3, r2, r3
 7381 0040 1846     		mov	r0, r3
 7382 0042 FFF7FEFF 		bl	XMC_SCU_INTERRUPT_ClearEventStatus
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       break;
 7383              		.loc 1 1825 7
 7384 0046 06E0     		b	.L475
 7385              	.L473:
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }   
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;    
 7386              		.loc 1 1827 10
 7387 0048 7B69     		ldr	r3, [r7, #20]
 7388 004a 0133     		adds	r3, r3, #1
 7389 004c 7B61     		str	r3, [r7, #20]
 7390              	.L472:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
 7391              		.loc 1 1813 16
 7392 004e 7B69     		ldr	r3, [r7, #20]
 7393 0050 1F2B     		cmp	r3, #31
 7394 0052 DFD9     		bls	.L476
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7395              		.loc 1 1829 1
 7396 0054 00BF     		nop
 7397              	.L475:
 7398 0056 00BF     		nop
 7399 0058 1837     		adds	r7, r7, #24
 7400              	.LCFI591:
 7401              		.cfi_def_cfa_offset 8
 7402 005a BD46     		mov	sp, r7
 7403              	.LCFI592:
 7404              		.cfi_def_cfa_register 13
 7405              		@ sp needed
 7406 005c 80BD     		pop	{r7, pc}
 7407              	.L478:
 7408 005e 00BF     		.align	2
 7409              	.L477:
 7410 0060 00000000 		.word	event_handler_list
 7411              		.cfi_endproc
 7412              	.LFE273:
 7414              		.text
 7415              	.Letext0:
 7416              		.file 4 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 7417              		.file 5 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 7418              		.file 6 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500.
 7419              		.file 7 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_X
DEFINED SYMBOLS
                            *ABS*:00000000 xmc4_scu.c
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:20     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:25     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 XMC_SCU_CLOCK_GetUsbClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:59     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:64     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:69     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 XMC_SCU_CLOCK_GetWdtClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:102    .text.XMC_SCU_CLOCK_GetWdtClockSource:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:107    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:112    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_GetExternalOutputClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:147    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:152    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:157    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:195    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:201    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:206    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 XMC_SCU_CLOCK_GetCpuClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:238    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000014 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:243    .text.XMC_SCU_GetMirrorStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:248    .text.XMC_SCU_GetMirrorStatus:00000000 XMC_SCU_GetMirrorStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:279    .text.XMC_SCU_GetMirrorStatus:00000014 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:288    .bss:00000000 event_handler_list
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:285    .bss:00000000 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:291    .text.XMC_SCU_lDelay:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:296    .text.XMC_SCU_lDelay:00000000 XMC_SCU_lDelay
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:363    .text.XMC_SCU_lDelay:00000040 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:369    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:375    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 XMC_SCU_INTERRUPT_EnableEvent
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:418    .text.XMC_SCU_INTERRUPT_EnableEvent:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:423    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:429    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 XMC_SCU_INTERRUPT_DisableEvent
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:475    .text.XMC_SCU_INTERRUPT_DisableEvent:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:480    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:486    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 XMC_SCU_INTERRUPT_TriggerEvent
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:529    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:534    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:540    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 XMC_SCU_INTERUPT_GetEventStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:571    .text.XMC_SCU_INTERUPT_GetEventStatus:00000014 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:576    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:582    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 XMC_SCU_INTERRUPT_ClearEventStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:622    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:627    .text.XMC_SCU_GetBootMode:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:633    .text.XMC_SCU_GetBootMode:00000000 XMC_SCU_GetBootMode
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:666    .text.XMC_SCU_GetBootMode:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:671    .text.XMC_SCU_SetBootMode:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:677    .text.XMC_SCU_SetBootMode:00000000 XMC_SCU_SetBootMode
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:719    .text.XMC_SCU_SetBootMode:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:724    .text.XMC_SCU_ReadGPR:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:730    .text.XMC_SCU_ReadGPR:00000000 XMC_SCU_ReadGPR
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:773    .text.XMC_SCU_ReadGPR:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:778    .text.XMC_SCU_WriteGPR:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:784    .text.XMC_SCU_WriteGPR:00000000 XMC_SCU_WriteGPR
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:829    .text.XMC_SCU_WriteGPR:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:834    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:840    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 XMC_SCU_EnableOutOfRangeComparator
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:893    .text.XMC_SCU_EnableOutOfRangeComparator:00000034 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:898    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:904    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 XMC_SCU_DisableOutOfRangeComparator
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:959    .text.XMC_SCU_DisableOutOfRangeComparator:00000038 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:964    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:970    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 XMC_SCU_CalibrateTemperatureSensor
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1020   .text.XMC_SCU_CalibrateTemperatureSensor:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1025   .text.XMC_SCU_EnableTemperatureSensor:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1031   .text.XMC_SCU_EnableTemperatureSensor:00000000 XMC_SCU_EnableTemperatureSensor
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1066   .text.XMC_SCU_EnableTemperatureSensor:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1071   .text.XMC_SCU_DisableTemperatureSensor:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1077   .text.XMC_SCU_DisableTemperatureSensor:00000000 XMC_SCU_DisableTemperatureSensor
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1112   .text.XMC_SCU_DisableTemperatureSensor:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1117   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1123   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 XMC_SCU_IsTemperatureSensorEnabled
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1162   .text.XMC_SCU_IsTemperatureSensorEnabled:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1167   .text.XMC_SCU_IsTemperatureSensorReady:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1173   .text.XMC_SCU_IsTemperatureSensorReady:00000000 XMC_SCU_IsTemperatureSensorReady
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1212   .text.XMC_SCU_IsTemperatureSensorReady:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1217   .text.XMC_SCU_StartTemperatureMeasurement:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1223   .text.XMC_SCU_StartTemperatureMeasurement:00000000 XMC_SCU_StartTemperatureMeasurement
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1363   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 XMC_SCU_IsTemperatureSensorBusy
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1288   .text.XMC_SCU_StartTemperatureMeasurement:00000048 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1293   .text.XMC_SCU_GetTemperatureMeasurement:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1299   .text.XMC_SCU_GetTemperatureMeasurement:00000000 XMC_SCU_GetTemperatureMeasurement
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1352   .text.XMC_SCU_GetTemperatureMeasurement:00000034 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1357   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1402   .text.XMC_SCU_IsTemperatureSensorBusy:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1407   .text.XMC_SCU_WriteToRetentionMemory:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1413   .text.XMC_SCU_WriteToRetentionMemory:00000000 XMC_SCU_WriteToRetentionMemory
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1481   .text.XMC_SCU_WriteToRetentionMemory:0000004c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1486   .text.XMC_SCU_ReadFromRetentionMemory:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1492   .text.XMC_SCU_ReadFromRetentionMemory:00000000 XMC_SCU_ReadFromRetentionMemory
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1556   .text.XMC_SCU_ReadFromRetentionMemory:00000044 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1561   .text.XMC_SCU_CLOCK_Init:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1567   .text.XMC_SCU_CLOCK_Init:00000000 XMC_SCU_CLOCK_Init
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3292   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 XMC_SCU_CLOCK_SetSystemClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4957   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 XMC_SCU_HIB_EnableHibernateDomain
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6101   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6051   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3669   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 XMC_SCU_HIB_SetStandbyClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4744   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3741   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 XMC_SCU_CLOCK_SetSystemClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3861   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 XMC_SCU_CLOCK_SetCpuClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3801   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 XMC_SCU_CLOCK_SetCcuClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3921   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6417   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6489   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6768   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 XMC_SCU_CLOCK_DisableSystemPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6721   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 XMC_SCU_CLOCK_EnableSystemPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6815   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 XMC_SCU_CLOCK_StartSystemPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1738   .text.XMC_SCU_TRAP_Enable:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1744   .text.XMC_SCU_TRAP_Enable:00000000 XMC_SCU_TRAP_Enable
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1790   .text.XMC_SCU_TRAP_Enable:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1795   .text.XMC_SCU_TRAP_Disable:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1801   .text.XMC_SCU_TRAP_Disable:00000000 XMC_SCU_TRAP_Disable
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1844   .text.XMC_SCU_TRAP_Disable:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1849   .text.XMC_SCU_TRAP_GetStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1855   .text.XMC_SCU_TRAP_GetStatus:00000000 XMC_SCU_TRAP_GetStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1886   .text.XMC_SCU_TRAP_GetStatus:00000014 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1891   .text.XMC_SCU_TRAP_Trigger:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1897   .text.XMC_SCU_TRAP_Trigger:00000000 XMC_SCU_TRAP_Trigger
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1937   .text.XMC_SCU_TRAP_Trigger:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1942   .text.XMC_SCU_TRAP_ClearStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1948   .text.XMC_SCU_TRAP_ClearStatus:00000000 XMC_SCU_TRAP_ClearStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1988   .text.XMC_SCU_TRAP_ClearStatus:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1993   .text.XMC_SCU_PARITY_ClearStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:1999   .text.XMC_SCU_PARITY_ClearStatus:00000000 XMC_SCU_PARITY_ClearStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2042   .text.XMC_SCU_PARITY_ClearStatus:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2047   .text.XMC_SCU_PARITY_GetStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2053   .text.XMC_SCU_PARITY_GetStatus:00000000 XMC_SCU_PARITY_GetStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2084   .text.XMC_SCU_PARITY_GetStatus:00000014 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2089   .text.XMC_SCU_PARITY_Enable:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2095   .text.XMC_SCU_PARITY_Enable:00000000 XMC_SCU_PARITY_Enable
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2138   .text.XMC_SCU_PARITY_Enable:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2143   .text.XMC_SCU_PARITY_Disable:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2149   .text.XMC_SCU_PARITY_Disable:00000000 XMC_SCU_PARITY_Disable
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2195   .text.XMC_SCU_PARITY_Disable:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2200   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2206   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 XMC_SCU_PARITY_EnableTrapGeneration
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2249   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2254   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2260   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 XMC_SCU_PARITY_DisableTrapGeneration
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2306   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2311   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2317   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 XMC_SCU_INTERRUPT_EnableNmiRequest
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2360   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2365   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2371   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 XMC_SCU_INTERRUPT_DisableNmiRequest
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2417   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2422   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2428   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 XMC_SCU_RESET_AssertPeripheralReset
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2483   .text.XMC_SCU_RESET_AssertPeripheralReset:00000038 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2488   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2494   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 XMC_SCU_RESET_DeassertPeripheralReset
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2549   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000038 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2554   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2560   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 XMC_SCU_RESET_IsPeripheralResetAsserted
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2623   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000044 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2628   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2634   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2740   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2729   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000078 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2734   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2789   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2795   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2801   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2873   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000050 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2878   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2884   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 XMC_SCU_CLOCK_GetCcuClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2928   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2933   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:2939   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3002   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000044 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3007   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3013   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 XMC_SCU_CLOCK_GetEbuClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3056   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3061   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3067   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 XMC_SCU_CLOCK_GetWdtClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3139   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000050 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3145   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3151   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3240   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000006c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3245   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3251   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3281   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3286   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3339   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3344   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3350   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 XMC_SCU_CLOCK_SetUsbClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3397   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3402   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3408   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 XMC_SCU_CLOCK_SetWdtClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3455   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3460   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3466   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3515   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3520   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3526   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 XMC_SCU_CLOCK_SetSystemPllClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3586   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000040 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3591   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3597   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 XMC_SCU_HIB_SetRtcClockSource
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3657   .text.XMC_SCU_HIB_SetRtcClockSource:00000038 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3663   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3729   .text.XMC_SCU_HIB_SetStandbyClockSource:00000038 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3735   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3790   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3795   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3850   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3855   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3910   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3915   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3970   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3975   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:3981   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 XMC_SCU_CLOCK_SetUsbClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4030   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4035   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4041   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 XMC_SCU_CLOCK_SetEbuClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4090   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4095   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4101   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 XMC_SCU_CLOCK_SetWdtClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4150   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4155   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4161   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4213   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4218   .text.XMC_SCU_CLOCK_EnableClock:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4224   .text.XMC_SCU_CLOCK_EnableClock:00000000 XMC_SCU_CLOCK_EnableClock
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4266   .text.XMC_SCU_CLOCK_EnableClock:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4271   .text.XMC_SCU_CLOCK_DisableClock:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4277   .text.XMC_SCU_CLOCK_DisableClock:00000000 XMC_SCU_CLOCK_DisableClock
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4319   .text.XMC_SCU_CLOCK_DisableClock:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4324   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4330   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 XMC_SCU_CLOCK_IsClockEnabled
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4379   .text.XMC_SCU_CLOCK_IsClockEnabled:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4384   .text.XMC_SCU_POWER_GetEVR13Voltage:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4390   .text.XMC_SCU_POWER_GetEVR13Voltage:00000000 XMC_SCU_POWER_GetEVR13Voltage
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4430   .text.XMC_SCU_POWER_GetEVR13Voltage:00000028 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4436   .text.XMC_SCU_POWER_GetEVR33Voltage:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4442   .text.XMC_SCU_POWER_GetEVR33Voltage:00000000 XMC_SCU_POWER_GetEVR33Voltage
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4483   .text.XMC_SCU_POWER_GetEVR33Voltage:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4489   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4495   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 XMC_SCU_CLOCK_EnableUsbPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4531   .text.XMC_SCU_CLOCK_EnableUsbPll:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4536   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4542   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 XMC_SCU_CLOCK_DisableUsbPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4578   .text.XMC_SCU_CLOCK_DisableUsbPll:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4583   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4589   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 XMC_SCU_CLOCK_StartUsbPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4688   .text.XMC_SCU_CLOCK_StartUsbPll:00000074 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4693   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4699   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 XMC_SCU_CLOCK_StopUsbPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4732   .text.XMC_SCU_CLOCK_StopUsbPll:00000014 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4738   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4808   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000048 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4813   .text.XMC_SCU_POWER_EnableUsb:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4819   .text.XMC_SCU_POWER_EnableUsb:00000000 XMC_SCU_POWER_EnableUsb
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4852   .text.XMC_SCU_POWER_EnableUsb:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4857   .text.XMC_SCU_POWER_DisableUsb:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4863   .text.XMC_SCU_POWER_DisableUsb:00000000 XMC_SCU_POWER_DisableUsb
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4896   .text.XMC_SCU_POWER_DisableUsb:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4901   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4907   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 XMC_SCU_CLOCK_IsUsbPllLocked
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4946   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:4951   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5035   .text.XMC_SCU_HIB_EnableHibernateDomain:00000050 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5041   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5047   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 XMC_SCU_HIB_DisableHibernateDomain
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5085   .text.XMC_SCU_HIB_DisableHibernateDomain:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5091   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5097   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 XMC_SCU_HIB_IsHibernateDomainEnabled
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5152   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000034 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5158   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5164   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 XMC_SCU_HIB_EnableInternalSlowClock
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5210   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5216   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5222   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 XMC_SCU_HIB_DisableInternalSlowClock
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5268   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5274   .text.XMC_SCU_HIB_ClearEventStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5280   .text.XMC_SCU_HIB_ClearEventStatus:00000000 XMC_SCU_HIB_ClearEventStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5331   .text.XMC_SCU_HIB_ClearEventStatus:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5337   .text.XMC_SCU_HIB_TriggerEvent:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5343   .text.XMC_SCU_HIB_TriggerEvent:00000000 XMC_SCU_HIB_TriggerEvent
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5394   .text.XMC_SCU_HIB_TriggerEvent:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5400   .text.XMC_SCU_HIB_EnableEvent:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5406   .text.XMC_SCU_HIB_EnableEvent:00000000 XMC_SCU_HIB_EnableEvent
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5462   .text.XMC_SCU_HIB_EnableEvent:00000030 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5468   .text.XMC_SCU_HIB_DisableEvent:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5474   .text.XMC_SCU_HIB_DisableEvent:00000000 XMC_SCU_HIB_DisableEvent
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5532   .text.XMC_SCU_HIB_DisableEvent:00000034 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5538   .text.XMC_SCU_HIB_EnterHibernateState:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5544   .text.XMC_SCU_HIB_EnterHibernateState:00000000 XMC_SCU_HIB_EnterHibernateState
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5590   .text.XMC_SCU_HIB_EnterHibernateState:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5596   .text.XMC_SCU_HIB_EnterHibernateStateEx:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5602   .text.XMC_SCU_HIB_EnterHibernateStateEx:00000000 XMC_SCU_HIB_EnterHibernateStateEx
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5642   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5648   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000000 XMC_SCU_HIB_SetWakeupTriggerInput
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5717   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000048 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5723   .text.XMC_SCU_HIB_SetPinMode:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5729   .text.XMC_SCU_HIB_SetPinMode:00000000 XMC_SCU_HIB_SetPinMode
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5802   .text.XMC_SCU_HIB_SetPinMode:0000004c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5808   .text.XMC_SCU_HIB_SetPinOutputLevel:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5814   .text.XMC_SCU_HIB_SetPinOutputLevel:00000000 XMC_SCU_HIB_SetPinOutputLevel
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5886   .text.XMC_SCU_HIB_SetPinOutputLevel:00000050 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5892   .text.XMC_SCU_HIB_SetInput0:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5898   .text.XMC_SCU_HIB_SetInput0:00000000 XMC_SCU_HIB_SetInput0
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5967   .text.XMC_SCU_HIB_SetInput0:00000048 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5973   .text.XMC_SCU_HIB_SetSR0Input:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:5979   .text.XMC_SCU_HIB_SetSR0Input:00000000 XMC_SCU_HIB_SetSR0Input
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6039   .text.XMC_SCU_HIB_SetSR0Input:00000038 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6045   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6090   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6095   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6183   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000064 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6189   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6195   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6241   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6247   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6253   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6299   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6305   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6311   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6361   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000030 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6367   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6373   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6406   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6411   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6476   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000044 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6483   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6528   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000024 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6533   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6539   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6574   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6579   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6585   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6620   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6625   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6631   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6666   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6671   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6677   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6710   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000018 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6715   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6757   .text.XMC_SCU_CLOCK_EnableSystemPll:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6762   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6804   .text.XMC_SCU_CLOCK_DisableSystemPll:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:6809   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7126   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 XMC_SCU_CLOCK_StepSystemPllFrequency
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7064   .text.XMC_SCU_CLOCK_StartSystemPll:00000160 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7074   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7080   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 XMC_SCU_CLOCK_StopSystemPll
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7115   .text.XMC_SCU_CLOCK_StopSystemPll:0000001c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7120   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7176   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000002c $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7181   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7187   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 XMC_SCU_CLOCK_IsSystemPllLocked
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7226   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000020 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7231   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7237   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 XMC_SCU_INTERRUPT_SetEventHandler
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7317   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000054 $d
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7322   .text.XMC_SCU_IRQHandler:00000000 $t
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7328   .text.XMC_SCU_IRQHandler:00000000 XMC_SCU_IRQHandler
/var/folders/2l/6fxgnc996gd1v1jf5fy_8j5r0000gn/T//ccAYtWHx.s:7410   .text.XMC_SCU_IRQHandler:00000060 $d
                           .group:00000000 wm4.0.241ce140b5afdc8837fba2b44cc07f6b
                           .group:00000000 wm4.stddef.h.39.38eb7ec030421799c657b13be5aa21c7
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.00009458517f941082eec7afb4810922
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.61a77db5804869b1dadd307a77cf78c9
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.bafb023044e47a1dcdd854e4d6521f7d
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:00000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:00000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:00000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:00000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:00000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:00000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:00000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:00000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:00000000 wm4.xmc4_scu.h.106.b7d8d773976d331f6820948fe093a27d

UNDEFINED SYMBOLS
SystemCoreClock
SystemCoreClockUpdate
OSCHP_GetFrequency
