<stg><name>conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7></name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer7_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer6_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln24 = br void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i10 0, void %codeRepl, i10 %add_ln24, void %.split3

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln24 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %icmp_ln24 = icmp_eq  i10 %indvar_flatten, i10 961

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln24 = br i1 %icmp_ln24, void %.split3, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj4EEENS1_IS5_Lj2EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3:4 %layer6_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer6_out

]]></Node>
<StgValue><ssdm name="layer6_out_read"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
.split3:5 %trunc_ln145 = trunc i64 %layer6_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:6 %trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer6_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:7 %trunc_ln145_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer6_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:8 %trunc_ln145_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer6_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="31" st_id="9" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="32" st_id="10" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="33" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="34" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 961, i64 961, i64 961

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:2 %specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln144"/></StgValue>
</operation>

<operation id="36" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:3 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32">
<![CDATA[
.split3:9 %call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>

<operation id="38" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.split3:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="39" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj4EEENS1_IS5_Lj2EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit:0 %ret_ln79 = ret

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
