// Seed: 853133746
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2;
  id_3(
      .id_0(id_1), .id_1(id_1), .id_2(1), .id_3(), .id_4(id_2), .id_5(id_1), .id_6(id_4 < 1)
  );
  tri id_5;
  assign id_1 = 1;
  wire id_7;
  for (id_8 = 1; 1; id_5 = id_1) begin : LABEL_0
    wire id_9;
  end
  module_0 modCall_1 ();
  id_10 :
  assert property (@(posedge {1{id_8}}, id_4) id_8)
  else;
  assign id_7 = 1;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
