{
    "patent_id": "US-10872186-B2",
    "title": "Tool to create a reconfigurable interconnect framework ",
    "assignee": "Stmicroelectronics S.R.L., Stmicroelectronics International N.V.",
    "publication_date": "2020-12-22",
    "patent_link": "https://patents.google.com/patent/US10872186B2/en",
    "inventors": [
        "Thomas Boesch",
        "Giuseppe Desoli"
    ],
    "classifications": [
        "G06F30/327",
        "G06N3/063",
        "G06F30/34",
        "G06N20/00",
        "G06N20/10",
        "G06N3/045",
        "G06N3/0454",
        "G06N3/084",
        "G06T1/20",
        "G06F13/4022",
        "G06F15/7817",
        "G06F2115/08",
        "G06F9/44505",
        "G06N3/04",
        "G06N3/044",
        "G06N3/0445",
        "G06N3/047",
        "G06N3/0472",
        "G06N3/08",
        "G06N7/005",
        "G06N7/01"
    ],
    "abstract": "Embodiments are directed towards a method to create a reconfigurable interconnect framework in an integrated circuit. The method includes accessing a configuration template directed toward the reconfigurable interconnect framework, editing parameters of the configuration template, functionally combining the configuration template with a plurality of modules from an IP library to produce a register transfer level (RTL) circuit model, generating at least one automated test-bench function, and generating at least one logic synthesis script. Editing parameters of the configuration template includes confirming a first number of output ports of a reconfigurable stream switch and confirming a second number of input ports of the reconfigurable stream switch. Each output port and each input port has a respective architectural composition. The output port architectural composition is defined by a plurality of N data paths including A data outputs and B control outputs. The input port architectural composition is defined by a plurality of M data paths including A data inputs and B control inputs.",
    "claims": "\n1. A system, comprising:\na computing server;\na database communicatively coupled to the computing server; and\nat least one memory communicatively coupled to the computing server, the at least one memory storing a user-editable configuration template, the configuration template defining parameters including:\na first number of reconfigurable stream switch output ports, each output port having an output port architectural composition, wherein the output port architectural composition is defined by a plurality of N data paths, the plurality of N data paths including A data outputs and B control outputs, wherein N, A, and B are non-zero integers; and\na second number of reconfigurable stream switch input ports, each input port having an input port architectural composition, wherein the input port architectural composition is defined by a plurality of M data paths, the plurality of M data paths including A data inputs and B control inputs, wherein the computing server, in operation, generates a register transfer level (RTL) circuit model including a model of a reconfigurable interconnect framework based on the stored user-editable configuration template.\n2. The system of claim 1 wherein the computing server, in operation:\nsimulates circuitry based on the RTL circuit model.\n3. The system of claim 1 wherein the computing server, in operation:\ncombines the user-edited configuration template with a plurality of modules from a logic block (IP) library to produce the RTL circuit model.\n4. The system of claim 3, comprising:\nintegrated circuit fabrication machinery coupled to the computing server, wherein the integrated circuit fabrication machinery, in operation, fabricates a reconfigurable interconnect framework based on the RTL circuit model.\n5. The system of claim 3 wherein the user-editable configuration template defines parameters of an accelerator framework and the RTL circuit model includes a model of an accelerator framework based on the stored user-editable configuration template.\n6. The system of claim 5 wherein the accelerator framework is a kernel accelerator framework.\n7. The system of claim 5 wherein the accelerator framework is a pre-processing accelerator framework.\n8. The system of claim 5 wherein the accelerator framework is a neural accelerator framework.\n9. The system of claim 5 wherein the accelerator framework is a convolutional accelerator framework.\n10. The system of claim 1 wherein the RTL circuit model is a model of a system on a chip (SoC) including the reconfigurable interconnect framework model.\n11. The system of claim 10 wherein the SoC model includes a model of smartphone circuitry.\n12. A method, comprising:\naccessing, using processing circuitry, a configuration template of a reconfigurable interconnect framework;\nediting, using the processing circuitry, parameters of the configuration template, the editing including:\nsetting a first number of output ports of a reconfigurable stream switch, each output port having an output port architectural composition, wherein the output port architectural composition is defined by a plurality of N data paths, the plurality of N data paths including A data outputs and B control outputs, wherein N, A, and B are non-zero integers; and\nsetting a second number of input ports of the reconfigurable stream switch, each input port having an input port architectural composition, wherein the input port architectural composition is defined by a plurality of M data paths, the plurality of M data paths including A data inputs and B control inputs; and\nfunctionally combining, using the processing circuitry, the configuration template with a plurality of modules from a logic block (IP) library to produce a register transfer level (RTL) circuit model including a model of a reconfigurable interconnect framework.\n13. The method of claim 12 wherein the configuration template defines parameters of an accelerator framework, the editing includes setting the parameters of the accelerator framework, and the RTL circuit model includes a model of an accelerator framework.\n14. The method of claim 12 wherein the accelerator framework includes one or more of a kernel accelerator framework, a pre-processing accelerator framework, a neural accelerator framework or a convolutional accelerator framework.\n15. The method of claim 12 wherein editing parameters of the configuration template comprises:\nsetting a number of external device interfaces; and\nsetting a communication protocol for at least some of the selected number of external device interfaces.\n16. The method of claim 12 wherein editing parameters of the configuration template comprises:\nsetting a number of processing modules; and\nsetting operational parameter of at least some of the number of processing modules.\n17. The method of claim 12, comprising:\nperforming at least one automated test-bench function on the RTL circuit model.\n18. The method of claim 13, comprising:\nfabricating an integrated circuit including a reconfigurable interconnect framework and an accelerator framework based on the RTL circuit model.\n19. A non-transitory computer-readable medium storing computer-executable instructions, which when executed by one or more processing devices cause the one or more processing devices to perform a method, the method comprising:\naccessing a configuration template of a reconfigurable interconnect framework;\nediting parameters of the configuration template, the editing including:\nsetting a first number of output ports of a reconfigurable stream switch, each output port having an output port architectural composition, wherein the output port architectural composition is defined by a plurality of N data paths, the plurality of N data paths including A data outputs and B control outputs, wherein N, A, and B are non-zero integers; and\nsetting a second number of input ports of the reconfigurable stream switch, each input port having an input port architectural composition, wherein the input port architectural composition is defined by a plurality of M data paths, the plurality of M data paths including A data inputs and B control inputs; and\nfunctionally combining, using the processing circuitry, the configuration template with a plurality of modules from a logic block (IP) library to produce a register transfer level (RTL) circuit model including a model of a reconfigurable interconnect framework.\n20. The non-transitory computer-readable medium of claim 19 wherein the configuration template defines parameters of an accelerator framework, the editing includes setting the parameters of the accelerator framework, and the RTL circuit model includes a model of an accelerator framework.\n21. The non-transitory computer-readable medium of claim 20 wherein the method comprises:\nfabricating an integrated circuit including a reconfigurable interconnect framework and an accelerator framework based on the RTL circuit model.\n22. The system of claim 1 wherein the parameters of the configuration template include stream link configuration parameters, which define a reconfigurable stream switch output port associated with a stream link and one or more reconfigurable stream switch input ports associated with the stream link.\n23. The system of claim 22 wherein the stream link configuration parameters associated with the stream link define a number of communication paths of the stream link and a direction of each communication path.\n24. The method of claim 12 wherein the parameters of the configuration template include stream link configuration parameters, which define a reconfigurable stream switch output port associated with a stream link and one or more reconfigurable stream switch input ports associated with the stream link.\n25. The method of claim 24 wherein the stream link configuration parameters associated with the stream link define a number of communication paths of the stream link and a direction of each communication path."
}