\begin{center} %%%\begin{singlespace}

\lstinputlisting[language=VHDL, firstline=80]{design_files/addersubtractor2.vhd}  
Figure 14.  VHDL code for the circuit in Figure 3 (Part {\it c}).
\end{center}
