/*
Developer   - Sriram Venkata Krishna
Date        - 17-09-2025
Platform    - HDL Bits
*/

//090. D Flip Flop and Gate

module top_module 
    (
        input clk,
        input in, 
        output out
    );
    
    always @(posedge clk) begin
        out <= (in ^ out);
    end

endmodule
