{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685157943182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685157943189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:25:43 2023 " "Processing started: Sat May 27 11:25:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685157943189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157943189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157943189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685157944523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685157944523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/rocket.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/rocket.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rocketROM " "Found entity 1: rocketROM" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/cursor.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/cursor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cursorROM " "Found entity 1: cursorROM" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/arrow.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/arrow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arrowROM " "Found entity 1: arrowROM" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/strength.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/strength.sv" { { "Info" "ISGN_ENTITY_NAME" "1 strengthROM " "Found entity 1: strengthROM" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/charging.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/charging.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargingROM " "Found entity 1: chargingROM" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/repeo.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/repeo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 repeoROM " "Found entity 1: repeoROM" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/explode.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/explode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explodeROM " "Found entity 1: explodeROM" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/cracterrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/cracterrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cracterROM " "Found entity 1: cracterROM" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/cannonball.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/cannonball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cannonballROM " "Found entity 1: cannonballROM" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/blpeo.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/blpeo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blpeoROM " "Found entity 1: blpeoROM" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/blood.sv 1 1 " "Found 1 design units, including 1 entities, in source file roms/blood.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloodROM " "Found entity 1: bloodROM" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952828 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685157952834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952840 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685157952845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file ocm_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OCMModule " "Found entity 1: OCMModule" {  } { { "OCM_table.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/OCM_table.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/lab9_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/lab9_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc " "Found entity 1: lab9_soc" {  } { { "lab9_soc/synthesis/lab9_soc.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_irq_mapper " "Found entity 1: lab9_soc_irq_mapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0 " "Found entity 1: lab9_soc_mm_interconnect_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952985 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157952994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157952994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953060 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_004 " "Found entity 2: lab9_soc_mm_interconnect_0_router_004" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953071 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_002 " "Found entity 2: lab9_soc_mm_interconnect_0_router_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953083 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_001 " "Found entity 2: lab9_soc_mm_interconnect_0_router_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685157953089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953095 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router " "Found entity 2: lab9_soc_mm_interconnect_0_router" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sysid_qsys_0 " "Found entity 1: lab9_soc_sysid_qsys_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953183 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab9_soc_sdram_pll_stdsync_sv6" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953183 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab9_soc_sdram_pll_altpll_lqa2" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953183 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_sdram_pll " "Found entity 4: lab9_soc_sdram_pll" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_input_efifo_module " "Found entity 1: lab9_soc_sdram_input_efifo_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953197 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram " "Found entity 2: lab9_soc_sdram" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_data " "Found entity 1: lab9_soc_otg_hpi_data" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_cs " "Found entity 1: lab9_soc_otg_hpi_cs" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_address " "Found entity 1: lab9_soc_otg_hpi_address" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_ocm " "Found entity 1: lab9_soc_ocm" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_ocm.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_ocm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0 " "Found entity 1: lab9_soc_nios2_gen2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab9_soc_nios2_gen2_0_cpu " "Found entity 21: lab9_soc_nios2_gen2_0_cpu" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_keycode " "Found entity 1: lab9_soc_keycode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_keycode.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953415 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab9_soc_jtag_uart_0_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953415 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953415 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab9_soc_jtag_uart_0_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953415 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_jtag_uart_0 " "Found entity 5: lab9_soc_jtag_uart_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(117) " "Verilog HDL information at vga_text_avl_interface.sv(117): always construct contains both blocking and non-blocking assignments" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685157953422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(117) " "Verilog HDL information at vga_text_avl_interface.sv(117): always construct contains both blocking and non-blocking assignments" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/vga_text_avl_interface.sv" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685157953433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/vga_text_avl_interface.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157953473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157953473 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685157953550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685157953550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685157953550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685157953552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685157954780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab9.sv" "hpi_io_inst" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157954788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_sw_data_out_buffer hpi_io_intf.sv(14) " "Verilog HDL or VHDL warning at hpi_io_intf.sv(14): object \"from_sw_data_out_buffer\" assigned a value but never read" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/hpi_io_intf.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685157954790 "|lab9|hpi_io_intf:hpi_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc lab9_soc:u0 " "Elaborating entity \"lab9_soc\" for hierarchy \"lab9_soc:u0\"" {  } { { "lab9.sv" "u0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157954799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "vga_text_mode_controller_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157954817 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_1 vga_text_avl_interface.sv(686) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(686): variable \"color_index_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 686 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_1 vga_text_avl_interface.sv(688) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(688): variable \"color_index_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 688 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_6 vga_text_avl_interface.sv(690) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(690): variable \"color_index_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 690 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_6 vga_text_avl_interface.sv(691) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(691): variable \"color_index_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 691 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_5 vga_text_avl_interface.sv(693) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(693): variable \"color_index_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 693 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_5 vga_text_avl_interface.sv(694) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(694): variable \"color_index_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 694 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_2 vga_text_avl_interface.sv(696) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(696): variable \"color_index_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 696 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_2 vga_text_avl_interface.sv(697) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(697): variable \"color_index_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 697 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_4 vga_text_avl_interface.sv(699) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(699): variable \"color_index_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 699 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_4 vga_text_avl_interface.sv(700) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(700): variable \"color_index_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 700 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_3 vga_text_avl_interface.sv(702) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(702): variable \"color_index_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 702 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_index_3 vga_text_avl_interface.sv(703) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(703): variable \"color_index_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 703 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY vga_text_avl_interface.sv(707) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(707): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 707 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157955126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "table_color\[2..5\] 0 vga_text_avl_interface.sv(86) " "Net \"table_color\[2..5\]\" at vga_text_avl_interface.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157955168 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "table_color\[26\] 0 vga_text_avl_interface.sv(86) " "Net \"table_color\[26\]\" at vga_text_avl_interface.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157955168 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "table_color\[28..35\] 0 vga_text_avl_interface.sv(86) " "Net \"table_color\[28..35\]\" at vga_text_avl_interface.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157955168 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "table_exist\[2..5\] 0 vga_text_avl_interface.sv(87) " "Net \"table_exist\[2..5\]\" at vga_text_avl_interface.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157955168 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "table_exist\[26\] 0 vga_text_avl_interface.sv(87) " "Net \"table_exist\[26\]\" at vga_text_avl_interface.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157955169 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "table_exist\[28..35\] 0 vga_text_avl_interface.sv(87) " "Net \"table_exist\[28..35\]\" at vga_text_avl_interface.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157955169 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957359 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957359 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrowROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|arrowROM:arrow " "Elaborating entity \"arrowROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|arrowROM:arrow\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "arrow" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957366 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "81 0 90 arrow.sv(22) " "Verilog HDL warning at arrow.sv(22): number of words (81) in memory file does not match the number of elements in the address range \[0:90\]" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "81 0 90 arrow.sv(24) " "Verilog HDL warning at arrow.sv(24): number of words (81) in memory file does not match the number of elements in the address range \[0:90\]" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val arrow.sv(30) " "Verilog HDL Always Construct warning at arrow.sv(30): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val arrow.sv(32) " "Verilog HDL Always Construct warning at arrow.sv(32): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY arrow.sv(32) " "Verilog HDL Always Construct warning at arrow.sv(32): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY arrow.sv(34) " "Verilog HDL Always Construct warning at arrow.sv(34): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val arrow.sv(34) " "Verilog HDL Always Construct warning at arrow.sv(34): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY arrow.sv(36) " "Verilog HDL Always Construct warning at arrow.sv(36): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val arrow.sv(36) " "Verilog HDL Always Construct warning at arrow.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val arrow.sv(37) " "Verilog HDL Always Construct warning at arrow.sv(37): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arrow.data_a 0 arrow.sv(9) " "Net \"arrow.data_a\" at arrow.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arrow.waddr_a 0 arrow.sv(9) " "Net \"arrow.waddr_a\" at arrow.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arrow_co.waddr_a 0 arrow.sv(11) " "Net \"arrow_co.waddr_a\" at arrow.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arrow.we_a 0 arrow.sv(9) " "Net \"arrow.we_a\" at arrow.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arrow_co.data_a 0 arrow.sv(11) " "Net \"arrow_co.data_a\" at arrow.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arrow_co.we_a 0 arrow.sv(11) " "Net \"arrow_co.we_a\" at arrow.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/arrow.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957368 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|arrowROM:arrow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursorROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor " "Elaborating entity \"cursorROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "cursor" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957390 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "121 0 130 cursor.sv(22) " "Verilog HDL warning at cursor.sv(22): number of words (121) in memory file does not match the number of elements in the address range \[0:130\]" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "121 0 130 cursor.sv(24) " "Verilog HDL warning at cursor.sv(24): number of words (121) in memory file does not match the number of elements in the address range \[0:130\]" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cursor.sv(30) " "Verilog HDL Always Construct warning at cursor.sv(30): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cursor.sv(32) " "Verilog HDL Always Construct warning at cursor.sv(32): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cursor.sv(32) " "Verilog HDL Always Construct warning at cursor.sv(32): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cursor.sv(34) " "Verilog HDL Always Construct warning at cursor.sv(34): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cursor.sv(34) " "Verilog HDL Always Construct warning at cursor.sv(34): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cursor.sv(36) " "Verilog HDL Always Construct warning at cursor.sv(36): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cursor.sv(36) " "Verilog HDL Always Construct warning at cursor.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cursor.sv(37) " "Verilog HDL Always Construct warning at cursor.sv(37): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor.data_a 0 cursor.sv(9) " "Net \"cursor.data_a\" at cursor.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor.waddr_a 0 cursor.sv(9) " "Net \"cursor.waddr_a\" at cursor.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor_co.waddr_a 0 cursor.sv(11) " "Net \"cursor_co.waddr_a\" at cursor.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor.we_a 0 cursor.sv(9) " "Net \"cursor.we_a\" at cursor.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957392 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor_co.data_a 0 cursor.sv(11) " "Net \"cursor_co.data_a\" at cursor.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957393 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor_co.we_a 0 cursor.sv(11) " "Net \"cursor_co.we_a\" at cursor.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957393 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cursorROM:cursor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strengthROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[6\].strength_r " "Elaborating entity \"strengthROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[6\].strength_r\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "strength_loop\[6\].strength_r" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957415 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "512 0 550 strength.sv(22) " "Verilog HDL warning at strength.sv(22): number of words (512) in memory file does not match the number of elements in the address range \[0:550\]" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "512 0 550 strength.sv(23) " "Verilog HDL warning at strength.sv(23): number of words (512) in memory file does not match the number of elements in the address range \[0:550\]" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(28) " "Verilog HDL Always Construct warning at strength.sv(28): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(31) " "Verilog HDL Always Construct warning at strength.sv(31): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY strength.sv(31) " "Verilog HDL Always Construct warning at strength.sv(31): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY strength.sv(33) " "Verilog HDL Always Construct warning at strength.sv(33): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(33) " "Verilog HDL Always Construct warning at strength.sv(33): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY strength.sv(35) " "Verilog HDL Always Construct warning at strength.sv(35): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(35) " "Verilog HDL Always Construct warning at strength.sv(35): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(36) " "Verilog HDL Always Construct warning at strength.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(54) " "Verilog HDL Always Construct warning at strength.sv(54): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY strength.sv(54) " "Verilog HDL Always Construct warning at strength.sv(54): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY strength.sv(56) " "Verilog HDL Always Construct warning at strength.sv(56): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(56) " "Verilog HDL Always Construct warning at strength.sv(56): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY strength.sv(58) " "Verilog HDL Always Construct warning at strength.sv(58): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(58) " "Verilog HDL Always Construct warning at strength.sv(58): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val strength.sv(59) " "Verilog HDL Always Construct warning at strength.sv(59): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_strength.data_a 0 strength.sv(10) " "Net \"un_strength.data_a\" at strength.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_strength.waddr_a 0 strength.sv(10) " "Net \"un_strength.waddr_a\" at strength.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "strength_array.data_a 0 strength.sv(11) " "Net \"strength_array.data_a\" at strength.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "strength_array.waddr_a 0 strength.sv(11) " "Net \"strength_array.waddr_a\" at strength.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_strength.we_a 0 strength.sv(10) " "Net \"un_strength.we_a\" at strength.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "strength_array.we_a 0 strength.sv(11) " "Net \"strength_array.we_a\" at strength.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/strength.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|strengthROM:strength_loop[6].strength_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargingROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge " "Elaborating entity \"chargingROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "charging_loop\[16\].charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957541 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "825 0 840 charging.sv(22) " "Verilog HDL warning at charging.sv(22): number of words (825) in memory file does not match the number of elements in the address range \[0:840\]" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "825 0 840 charging.sv(23) " "Verilog HDL warning at charging.sv(23): number of words (825) in memory file does not match the number of elements in the address range \[0:840\]" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(28) " "Verilog HDL Always Construct warning at charging.sv(28): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(31) " "Verilog HDL Always Construct warning at charging.sv(31): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY charging.sv(31) " "Verilog HDL Always Construct warning at charging.sv(31): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY charging.sv(33) " "Verilog HDL Always Construct warning at charging.sv(33): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(33) " "Verilog HDL Always Construct warning at charging.sv(33): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY charging.sv(35) " "Verilog HDL Always Construct warning at charging.sv(35): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(35) " "Verilog HDL Always Construct warning at charging.sv(35): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(36) " "Verilog HDL Always Construct warning at charging.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(54) " "Verilog HDL Always Construct warning at charging.sv(54): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY charging.sv(54) " "Verilog HDL Always Construct warning at charging.sv(54): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY charging.sv(56) " "Verilog HDL Always Construct warning at charging.sv(56): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(56) " "Verilog HDL Always Construct warning at charging.sv(56): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY charging.sv(58) " "Verilog HDL Always Construct warning at charging.sv(58): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(58) " "Verilog HDL Always Construct warning at charging.sv(58): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val charging.sv(59) " "Verilog HDL Always Construct warning at charging.sv(59): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_charge.data_a 0 charging.sv(10) " "Net \"un_charge.data_a\" at charging.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_charge.waddr_a 0 charging.sv(10) " "Net \"un_charge.waddr_a\" at charging.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charge.data_a 0 charging.sv(11) " "Net \"charge.data_a\" at charging.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957543 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charge.waddr_a 0 charging.sv(11) " "Net \"charge.waddr_a\" at charging.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957544 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_charge.we_a 0 charging.sv(10) " "Net \"un_charge.we_a\" at charging.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957544 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charge.we_a 0 charging.sv(11) " "Net \"charge.we_a\" at charging.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957544 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|chargingROM:charging_loop[16].charge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rocketROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|rocketROM:Rocket " "Elaborating entity \"rocketROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|rocketROM:Rocket\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "Rocket" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957702 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "468 0 500 rocket.sv(21) " "Verilog HDL warning at rocket.sv(21): number of words (468) in memory file does not match the number of elements in the address range \[0:500\]" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "468 0 500 rocket.sv(22) " "Verilog HDL warning at rocket.sv(22): number of words (468) in memory file does not match the number of elements in the address range \[0:500\]" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val rocket.sv(29) " "Verilog HDL Always Construct warning at rocket.sv(29): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val rocket.sv(31) " "Verilog HDL Always Construct warning at rocket.sv(31): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY rocket.sv(31) " "Verilog HDL Always Construct warning at rocket.sv(31): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY rocket.sv(33) " "Verilog HDL Always Construct warning at rocket.sv(33): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val rocket.sv(33) " "Verilog HDL Always Construct warning at rocket.sv(33): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957703 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY rocket.sv(35) " "Verilog HDL Always Construct warning at rocket.sv(35): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val rocket.sv(35) " "Verilog HDL Always Construct warning at rocket.sv(35): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val rocket.sv(36) " "Verilog HDL Always Construct warning at rocket.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rocket.data_a 0 rocket.sv(10) " "Net \"rocket.data_a\" at rocket.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rocket.waddr_a 0 rocket.sv(10) " "Net \"rocket.waddr_a\" at rocket.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rocket_co.waddr_a 0 rocket.sv(12) " "Net \"rocket_co.waddr_a\" at rocket.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rocket.we_a 0 rocket.sv(10) " "Net \"rocket.we_a\" at rocket.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rocket_co.data_a 0 rocket.sv(12) " "Net \"rocket_co.data_a\" at rocket.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rocket_co.we_a 0 rocket.sv(12) " "Net \"rocket_co.we_a\" at rocket.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/rocket.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957704 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|rocketROM:Rocket"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloodROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood " "Elaborating entity \"bloodROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "blood_loop\[36\].blood" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957728 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "900 0 910 blood.sv(22) " "Verilog HDL warning at blood.sv(22): number of words (900) in memory file does not match the number of elements in the address range \[0:910\]" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957734 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "900 0 910 blood.sv(23) " "Verilog HDL warning at blood.sv(23): number of words (900) in memory file does not match the number of elements in the address range \[0:910\]" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957734 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "900 0 910 blood.sv(24) " "Verilog HDL warning at blood.sv(24): number of words (900) in memory file does not match the number of elements in the address range \[0:910\]" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957734 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(1) " "Verilog HDL assignment warning at healthUnitColide.txt(1): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957734 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(2) " "Verilog HDL assignment warning at healthUnitColide.txt(2): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(3) " "Verilog HDL assignment warning at healthUnitColide.txt(3): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(4) " "Verilog HDL assignment warning at healthUnitColide.txt(4): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(5) " "Verilog HDL assignment warning at healthUnitColide.txt(5): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(6) " "Verilog HDL assignment warning at healthUnitColide.txt(6): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(7) " "Verilog HDL assignment warning at healthUnitColide.txt(7): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(8) " "Verilog HDL assignment warning at healthUnitColide.txt(8): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(9) " "Verilog HDL assignment warning at healthUnitColide.txt(9): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(10) " "Verilog HDL assignment warning at healthUnitColide.txt(10): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(11) " "Verilog HDL assignment warning at healthUnitColide.txt(11): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(12) " "Verilog HDL assignment warning at healthUnitColide.txt(12): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(13) " "Verilog HDL assignment warning at healthUnitColide.txt(13): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(14) " "Verilog HDL assignment warning at healthUnitColide.txt(14): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(15) " "Verilog HDL assignment warning at healthUnitColide.txt(15): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(16) " "Verilog HDL assignment warning at healthUnitColide.txt(16): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(17) " "Verilog HDL assignment warning at healthUnitColide.txt(17): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(18) " "Verilog HDL assignment warning at healthUnitColide.txt(18): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(19) " "Verilog HDL assignment warning at healthUnitColide.txt(19): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(20) " "Verilog HDL assignment warning at healthUnitColide.txt(20): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(21) " "Verilog HDL assignment warning at healthUnitColide.txt(21): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(22) " "Verilog HDL assignment warning at healthUnitColide.txt(22): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(23) " "Verilog HDL assignment warning at healthUnitColide.txt(23): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(24) " "Verilog HDL assignment warning at healthUnitColide.txt(24): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(25) " "Verilog HDL assignment warning at healthUnitColide.txt(25): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(26) " "Verilog HDL assignment warning at healthUnitColide.txt(26): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(27) " "Verilog HDL assignment warning at healthUnitColide.txt(27): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(28) " "Verilog HDL assignment warning at healthUnitColide.txt(28): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(29) " "Verilog HDL assignment warning at healthUnitColide.txt(29): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(30) " "Verilog HDL assignment warning at healthUnitColide.txt(30): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(31) " "Verilog HDL assignment warning at healthUnitColide.txt(31): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(32) " "Verilog HDL assignment warning at healthUnitColide.txt(32): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(33) " "Verilog HDL assignment warning at healthUnitColide.txt(33): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(34) " "Verilog HDL assignment warning at healthUnitColide.txt(34): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(35) " "Verilog HDL assignment warning at healthUnitColide.txt(35): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(36) " "Verilog HDL assignment warning at healthUnitColide.txt(36): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(37) " "Verilog HDL assignment warning at healthUnitColide.txt(37): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(38) " "Verilog HDL assignment warning at healthUnitColide.txt(38): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(39) " "Verilog HDL assignment warning at healthUnitColide.txt(39): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(40) " "Verilog HDL assignment warning at healthUnitColide.txt(40): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(41) " "Verilog HDL assignment warning at healthUnitColide.txt(41): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(42) " "Verilog HDL assignment warning at healthUnitColide.txt(42): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(43) " "Verilog HDL assignment warning at healthUnitColide.txt(43): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(44) " "Verilog HDL assignment warning at healthUnitColide.txt(44): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(45) " "Verilog HDL assignment warning at healthUnitColide.txt(45): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(46) " "Verilog HDL assignment warning at healthUnitColide.txt(46): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(47) " "Verilog HDL assignment warning at healthUnitColide.txt(47): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(48) " "Verilog HDL assignment warning at healthUnitColide.txt(48): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957736 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(49) " "Verilog HDL assignment warning at healthUnitColide.txt(49): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(50) " "Verilog HDL assignment warning at healthUnitColide.txt(50): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(51) " "Verilog HDL assignment warning at healthUnitColide.txt(51): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(52) " "Verilog HDL assignment warning at healthUnitColide.txt(52): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(53) " "Verilog HDL assignment warning at healthUnitColide.txt(53): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(54) " "Verilog HDL assignment warning at healthUnitColide.txt(54): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(55) " "Verilog HDL assignment warning at healthUnitColide.txt(55): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(56) " "Verilog HDL assignment warning at healthUnitColide.txt(56): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(57) " "Verilog HDL assignment warning at healthUnitColide.txt(57): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(58) " "Verilog HDL assignment warning at healthUnitColide.txt(58): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(59) " "Verilog HDL assignment warning at healthUnitColide.txt(59): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(60) " "Verilog HDL assignment warning at healthUnitColide.txt(60): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(61) " "Verilog HDL assignment warning at healthUnitColide.txt(61): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(62) " "Verilog HDL assignment warning at healthUnitColide.txt(62): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(63) " "Verilog HDL assignment warning at healthUnitColide.txt(63): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(64) " "Verilog HDL assignment warning at healthUnitColide.txt(64): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(65) " "Verilog HDL assignment warning at healthUnitColide.txt(65): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(66) " "Verilog HDL assignment warning at healthUnitColide.txt(66): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(67) " "Verilog HDL assignment warning at healthUnitColide.txt(67): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(68) " "Verilog HDL assignment warning at healthUnitColide.txt(68): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(69) " "Verilog HDL assignment warning at healthUnitColide.txt(69): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(70) " "Verilog HDL assignment warning at healthUnitColide.txt(70): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(71) " "Verilog HDL assignment warning at healthUnitColide.txt(71): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(72) " "Verilog HDL assignment warning at healthUnitColide.txt(72): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(73) " "Verilog HDL assignment warning at healthUnitColide.txt(73): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(74) " "Verilog HDL assignment warning at healthUnitColide.txt(74): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(75) " "Verilog HDL assignment warning at healthUnitColide.txt(75): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(76) " "Verilog HDL assignment warning at healthUnitColide.txt(76): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(77) " "Verilog HDL assignment warning at healthUnitColide.txt(77): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(78) " "Verilog HDL assignment warning at healthUnitColide.txt(78): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(79) " "Verilog HDL assignment warning at healthUnitColide.txt(79): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(80) " "Verilog HDL assignment warning at healthUnitColide.txt(80): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(81) " "Verilog HDL assignment warning at healthUnitColide.txt(81): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(82) " "Verilog HDL assignment warning at healthUnitColide.txt(82): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(83) " "Verilog HDL assignment warning at healthUnitColide.txt(83): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(84) " "Verilog HDL assignment warning at healthUnitColide.txt(84): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(85) " "Verilog HDL assignment warning at healthUnitColide.txt(85): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(86) " "Verilog HDL assignment warning at healthUnitColide.txt(86): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(87) " "Verilog HDL assignment warning at healthUnitColide.txt(87): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(88) " "Verilog HDL assignment warning at healthUnitColide.txt(88): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(89) " "Verilog HDL assignment warning at healthUnitColide.txt(89): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(90) " "Verilog HDL assignment warning at healthUnitColide.txt(90): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(91) " "Verilog HDL assignment warning at healthUnitColide.txt(91): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(92) " "Verilog HDL assignment warning at healthUnitColide.txt(92): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(93) " "Verilog HDL assignment warning at healthUnitColide.txt(93): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(94) " "Verilog HDL assignment warning at healthUnitColide.txt(94): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(95) " "Verilog HDL assignment warning at healthUnitColide.txt(95): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(96) " "Verilog HDL assignment warning at healthUnitColide.txt(96): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(97) " "Verilog HDL assignment warning at healthUnitColide.txt(97): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(98) " "Verilog HDL assignment warning at healthUnitColide.txt(98): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(99) " "Verilog HDL assignment warning at healthUnitColide.txt(99): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(100) " "Verilog HDL assignment warning at healthUnitColide.txt(100): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(101) " "Verilog HDL assignment warning at healthUnitColide.txt(101): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(102) " "Verilog HDL assignment warning at healthUnitColide.txt(102): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(103) " "Verilog HDL assignment warning at healthUnitColide.txt(103): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(104) " "Verilog HDL assignment warning at healthUnitColide.txt(104): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(105) " "Verilog HDL assignment warning at healthUnitColide.txt(105): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(106) " "Verilog HDL assignment warning at healthUnitColide.txt(106): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(107) " "Verilog HDL assignment warning at healthUnitColide.txt(107): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(108) " "Verilog HDL assignment warning at healthUnitColide.txt(108): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(109) " "Verilog HDL assignment warning at healthUnitColide.txt(109): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(110) " "Verilog HDL assignment warning at healthUnitColide.txt(110): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(111) " "Verilog HDL assignment warning at healthUnitColide.txt(111): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(112) " "Verilog HDL assignment warning at healthUnitColide.txt(112): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(113) " "Verilog HDL assignment warning at healthUnitColide.txt(113): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(114) " "Verilog HDL assignment warning at healthUnitColide.txt(114): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(115) " "Verilog HDL assignment warning at healthUnitColide.txt(115): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(116) " "Verilog HDL assignment warning at healthUnitColide.txt(116): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(117) " "Verilog HDL assignment warning at healthUnitColide.txt(117): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(118) " "Verilog HDL assignment warning at healthUnitColide.txt(118): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(119) " "Verilog HDL assignment warning at healthUnitColide.txt(119): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957738 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(120) " "Verilog HDL assignment warning at healthUnitColide.txt(120): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(121) " "Verilog HDL assignment warning at healthUnitColide.txt(121): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(122) " "Verilog HDL assignment warning at healthUnitColide.txt(122): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(123) " "Verilog HDL assignment warning at healthUnitColide.txt(123): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(124) " "Verilog HDL assignment warning at healthUnitColide.txt(124): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(125) " "Verilog HDL assignment warning at healthUnitColide.txt(125): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(126) " "Verilog HDL assignment warning at healthUnitColide.txt(126): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(127) " "Verilog HDL assignment warning at healthUnitColide.txt(127): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(128) " "Verilog HDL assignment warning at healthUnitColide.txt(128): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(129) " "Verilog HDL assignment warning at healthUnitColide.txt(129): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(130) " "Verilog HDL assignment warning at healthUnitColide.txt(130): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(131) " "Verilog HDL assignment warning at healthUnitColide.txt(131): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(132) " "Verilog HDL assignment warning at healthUnitColide.txt(132): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(133) " "Verilog HDL assignment warning at healthUnitColide.txt(133): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(134) " "Verilog HDL assignment warning at healthUnitColide.txt(134): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(135) " "Verilog HDL assignment warning at healthUnitColide.txt(135): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957739 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(136) " "Verilog HDL assignment warning at healthUnitColide.txt(136): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(137) " "Verilog HDL assignment warning at healthUnitColide.txt(137): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(138) " "Verilog HDL assignment warning at healthUnitColide.txt(138): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(139) " "Verilog HDL assignment warning at healthUnitColide.txt(139): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(140) " "Verilog HDL assignment warning at healthUnitColide.txt(140): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(141) " "Verilog HDL assignment warning at healthUnitColide.txt(141): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(142) " "Verilog HDL assignment warning at healthUnitColide.txt(142): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(143) " "Verilog HDL assignment warning at healthUnitColide.txt(143): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(144) " "Verilog HDL assignment warning at healthUnitColide.txt(144): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(145) " "Verilog HDL assignment warning at healthUnitColide.txt(145): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(146) " "Verilog HDL assignment warning at healthUnitColide.txt(146): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(147) " "Verilog HDL assignment warning at healthUnitColide.txt(147): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(148) " "Verilog HDL assignment warning at healthUnitColide.txt(148): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(149) " "Verilog HDL assignment warning at healthUnitColide.txt(149): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(150) " "Verilog HDL assignment warning at healthUnitColide.txt(150): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(151) " "Verilog HDL assignment warning at healthUnitColide.txt(151): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(152) " "Verilog HDL assignment warning at healthUnitColide.txt(152): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(153) " "Verilog HDL assignment warning at healthUnitColide.txt(153): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(154) " "Verilog HDL assignment warning at healthUnitColide.txt(154): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(155) " "Verilog HDL assignment warning at healthUnitColide.txt(155): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(156) " "Verilog HDL assignment warning at healthUnitColide.txt(156): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(157) " "Verilog HDL assignment warning at healthUnitColide.txt(157): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(158) " "Verilog HDL assignment warning at healthUnitColide.txt(158): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(159) " "Verilog HDL assignment warning at healthUnitColide.txt(159): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(160) " "Verilog HDL assignment warning at healthUnitColide.txt(160): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(161) " "Verilog HDL assignment warning at healthUnitColide.txt(161): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(162) " "Verilog HDL assignment warning at healthUnitColide.txt(162): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(163) " "Verilog HDL assignment warning at healthUnitColide.txt(163): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(164) " "Verilog HDL assignment warning at healthUnitColide.txt(164): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(165) " "Verilog HDL assignment warning at healthUnitColide.txt(165): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(166) " "Verilog HDL assignment warning at healthUnitColide.txt(166): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(167) " "Verilog HDL assignment warning at healthUnitColide.txt(167): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(168) " "Verilog HDL assignment warning at healthUnitColide.txt(168): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(169) " "Verilog HDL assignment warning at healthUnitColide.txt(169): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(170) " "Verilog HDL assignment warning at healthUnitColide.txt(170): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(171) " "Verilog HDL assignment warning at healthUnitColide.txt(171): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957740 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(172) " "Verilog HDL assignment warning at healthUnitColide.txt(172): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(173) " "Verilog HDL assignment warning at healthUnitColide.txt(173): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(174) " "Verilog HDL assignment warning at healthUnitColide.txt(174): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(175) " "Verilog HDL assignment warning at healthUnitColide.txt(175): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(176) " "Verilog HDL assignment warning at healthUnitColide.txt(176): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(177) " "Verilog HDL assignment warning at healthUnitColide.txt(177): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(178) " "Verilog HDL assignment warning at healthUnitColide.txt(178): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(179) " "Verilog HDL assignment warning at healthUnitColide.txt(179): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(180) " "Verilog HDL assignment warning at healthUnitColide.txt(180): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(181) " "Verilog HDL assignment warning at healthUnitColide.txt(181): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(182) " "Verilog HDL assignment warning at healthUnitColide.txt(182): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(183) " "Verilog HDL assignment warning at healthUnitColide.txt(183): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(184) " "Verilog HDL assignment warning at healthUnitColide.txt(184): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(185) " "Verilog HDL assignment warning at healthUnitColide.txt(185): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(186) " "Verilog HDL assignment warning at healthUnitColide.txt(186): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(187) " "Verilog HDL assignment warning at healthUnitColide.txt(187): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957741 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(188) " "Verilog HDL assignment warning at healthUnitColide.txt(188): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(189) " "Verilog HDL assignment warning at healthUnitColide.txt(189): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(190) " "Verilog HDL assignment warning at healthUnitColide.txt(190): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(191) " "Verilog HDL assignment warning at healthUnitColide.txt(191): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(192) " "Verilog HDL assignment warning at healthUnitColide.txt(192): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(193) " "Verilog HDL assignment warning at healthUnitColide.txt(193): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(194) " "Verilog HDL assignment warning at healthUnitColide.txt(194): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(195) " "Verilog HDL assignment warning at healthUnitColide.txt(195): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(196) " "Verilog HDL assignment warning at healthUnitColide.txt(196): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(197) " "Verilog HDL assignment warning at healthUnitColide.txt(197): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(198) " "Verilog HDL assignment warning at healthUnitColide.txt(198): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(199) " "Verilog HDL assignment warning at healthUnitColide.txt(199): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(200) " "Verilog HDL assignment warning at healthUnitColide.txt(200): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957742 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(201) " "Verilog HDL assignment warning at healthUnitColide.txt(201): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(202) " "Verilog HDL assignment warning at healthUnitColide.txt(202): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(203) " "Verilog HDL assignment warning at healthUnitColide.txt(203): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(204) " "Verilog HDL assignment warning at healthUnitColide.txt(204): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(205) " "Verilog HDL assignment warning at healthUnitColide.txt(205): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(206) " "Verilog HDL assignment warning at healthUnitColide.txt(206): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(207) " "Verilog HDL assignment warning at healthUnitColide.txt(207): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(208) " "Verilog HDL assignment warning at healthUnitColide.txt(208): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(209) " "Verilog HDL assignment warning at healthUnitColide.txt(209): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(210) " "Verilog HDL assignment warning at healthUnitColide.txt(210): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(211) " "Verilog HDL assignment warning at healthUnitColide.txt(211): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(212) " "Verilog HDL assignment warning at healthUnitColide.txt(212): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(213) " "Verilog HDL assignment warning at healthUnitColide.txt(213): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(214) " "Verilog HDL assignment warning at healthUnitColide.txt(214): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(215) " "Verilog HDL assignment warning at healthUnitColide.txt(215): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(216) " "Verilog HDL assignment warning at healthUnitColide.txt(216): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(217) " "Verilog HDL assignment warning at healthUnitColide.txt(217): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(218) " "Verilog HDL assignment warning at healthUnitColide.txt(218): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(219) " "Verilog HDL assignment warning at healthUnitColide.txt(219): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(220) " "Verilog HDL assignment warning at healthUnitColide.txt(220): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(221) " "Verilog HDL assignment warning at healthUnitColide.txt(221): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(222) " "Verilog HDL assignment warning at healthUnitColide.txt(222): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(223) " "Verilog HDL assignment warning at healthUnitColide.txt(223): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(224) " "Verilog HDL assignment warning at healthUnitColide.txt(224): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(225) " "Verilog HDL assignment warning at healthUnitColide.txt(225): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(226) " "Verilog HDL assignment warning at healthUnitColide.txt(226): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(227) " "Verilog HDL assignment warning at healthUnitColide.txt(227): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(228) " "Verilog HDL assignment warning at healthUnitColide.txt(228): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(229) " "Verilog HDL assignment warning at healthUnitColide.txt(229): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(230) " "Verilog HDL assignment warning at healthUnitColide.txt(230): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(231) " "Verilog HDL assignment warning at healthUnitColide.txt(231): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(232) " "Verilog HDL assignment warning at healthUnitColide.txt(232): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(233) " "Verilog HDL assignment warning at healthUnitColide.txt(233): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(234) " "Verilog HDL assignment warning at healthUnitColide.txt(234): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(235) " "Verilog HDL assignment warning at healthUnitColide.txt(235): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(236) " "Verilog HDL assignment warning at healthUnitColide.txt(236): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(237) " "Verilog HDL assignment warning at healthUnitColide.txt(237): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(238) " "Verilog HDL assignment warning at healthUnitColide.txt(238): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(239) " "Verilog HDL assignment warning at healthUnitColide.txt(239): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(240) " "Verilog HDL assignment warning at healthUnitColide.txt(240): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(241) " "Verilog HDL assignment warning at healthUnitColide.txt(241): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(242) " "Verilog HDL assignment warning at healthUnitColide.txt(242): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957744 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(243) " "Verilog HDL assignment warning at healthUnitColide.txt(243): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(244) " "Verilog HDL assignment warning at healthUnitColide.txt(244): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(245) " "Verilog HDL assignment warning at healthUnitColide.txt(245): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(246) " "Verilog HDL assignment warning at healthUnitColide.txt(246): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(247) " "Verilog HDL assignment warning at healthUnitColide.txt(247): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(248) " "Verilog HDL assignment warning at healthUnitColide.txt(248): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(249) " "Verilog HDL assignment warning at healthUnitColide.txt(249): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(250) " "Verilog HDL assignment warning at healthUnitColide.txt(250): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(251) " "Verilog HDL assignment warning at healthUnitColide.txt(251): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(252) " "Verilog HDL assignment warning at healthUnitColide.txt(252): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(253) " "Verilog HDL assignment warning at healthUnitColide.txt(253): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(254) " "Verilog HDL assignment warning at healthUnitColide.txt(254): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(255) " "Verilog HDL assignment warning at healthUnitColide.txt(255): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(256) " "Verilog HDL assignment warning at healthUnitColide.txt(256): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(257) " "Verilog HDL assignment warning at healthUnitColide.txt(257): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(258) " "Verilog HDL assignment warning at healthUnitColide.txt(258): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(259) " "Verilog HDL assignment warning at healthUnitColide.txt(259): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(260) " "Verilog HDL assignment warning at healthUnitColide.txt(260): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(261) " "Verilog HDL assignment warning at healthUnitColide.txt(261): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(262) " "Verilog HDL assignment warning at healthUnitColide.txt(262): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(263) " "Verilog HDL assignment warning at healthUnitColide.txt(263): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957745 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(264) " "Verilog HDL assignment warning at healthUnitColide.txt(264): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(265) " "Verilog HDL assignment warning at healthUnitColide.txt(265): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(266) " "Verilog HDL assignment warning at healthUnitColide.txt(266): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(267) " "Verilog HDL assignment warning at healthUnitColide.txt(267): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(268) " "Verilog HDL assignment warning at healthUnitColide.txt(268): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(269) " "Verilog HDL assignment warning at healthUnitColide.txt(269): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(270) " "Verilog HDL assignment warning at healthUnitColide.txt(270): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(271) " "Verilog HDL assignment warning at healthUnitColide.txt(271): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(272) " "Verilog HDL assignment warning at healthUnitColide.txt(272): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(273) " "Verilog HDL assignment warning at healthUnitColide.txt(273): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(274) " "Verilog HDL assignment warning at healthUnitColide.txt(274): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(275) " "Verilog HDL assignment warning at healthUnitColide.txt(275): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(276) " "Verilog HDL assignment warning at healthUnitColide.txt(276): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(277) " "Verilog HDL assignment warning at healthUnitColide.txt(277): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(278) " "Verilog HDL assignment warning at healthUnitColide.txt(278): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(279) " "Verilog HDL assignment warning at healthUnitColide.txt(279): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(280) " "Verilog HDL assignment warning at healthUnitColide.txt(280): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(281) " "Verilog HDL assignment warning at healthUnitColide.txt(281): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(282) " "Verilog HDL assignment warning at healthUnitColide.txt(282): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(283) " "Verilog HDL assignment warning at healthUnitColide.txt(283): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(284) " "Verilog HDL assignment warning at healthUnitColide.txt(284): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(285) " "Verilog HDL assignment warning at healthUnitColide.txt(285): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(286) " "Verilog HDL assignment warning at healthUnitColide.txt(286): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(287) " "Verilog HDL assignment warning at healthUnitColide.txt(287): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(288) " "Verilog HDL assignment warning at healthUnitColide.txt(288): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(289) " "Verilog HDL assignment warning at healthUnitColide.txt(289): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(290) " "Verilog HDL assignment warning at healthUnitColide.txt(290): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(291) " "Verilog HDL assignment warning at healthUnitColide.txt(291): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(292) " "Verilog HDL assignment warning at healthUnitColide.txt(292): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(293) " "Verilog HDL assignment warning at healthUnitColide.txt(293): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(294) " "Verilog HDL assignment warning at healthUnitColide.txt(294): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(295) " "Verilog HDL assignment warning at healthUnitColide.txt(295): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(296) " "Verilog HDL assignment warning at healthUnitColide.txt(296): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(297) " "Verilog HDL assignment warning at healthUnitColide.txt(297): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(298) " "Verilog HDL assignment warning at healthUnitColide.txt(298): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(299) " "Verilog HDL assignment warning at healthUnitColide.txt(299): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(300) " "Verilog HDL assignment warning at healthUnitColide.txt(300): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(301) " "Verilog HDL assignment warning at healthUnitColide.txt(301): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(302) " "Verilog HDL assignment warning at healthUnitColide.txt(302): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(303) " "Verilog HDL assignment warning at healthUnitColide.txt(303): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(304) " "Verilog HDL assignment warning at healthUnitColide.txt(304): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957747 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(305) " "Verilog HDL assignment warning at healthUnitColide.txt(305): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(306) " "Verilog HDL assignment warning at healthUnitColide.txt(306): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(307) " "Verilog HDL assignment warning at healthUnitColide.txt(307): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(308) " "Verilog HDL assignment warning at healthUnitColide.txt(308): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(309) " "Verilog HDL assignment warning at healthUnitColide.txt(309): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(310) " "Verilog HDL assignment warning at healthUnitColide.txt(310): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(311) " "Verilog HDL assignment warning at healthUnitColide.txt(311): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(312) " "Verilog HDL assignment warning at healthUnitColide.txt(312): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(313) " "Verilog HDL assignment warning at healthUnitColide.txt(313): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(314) " "Verilog HDL assignment warning at healthUnitColide.txt(314): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(315) " "Verilog HDL assignment warning at healthUnitColide.txt(315): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(316) " "Verilog HDL assignment warning at healthUnitColide.txt(316): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(317) " "Verilog HDL assignment warning at healthUnitColide.txt(317): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(318) " "Verilog HDL assignment warning at healthUnitColide.txt(318): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(319) " "Verilog HDL assignment warning at healthUnitColide.txt(319): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(320) " "Verilog HDL assignment warning at healthUnitColide.txt(320): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(321) " "Verilog HDL assignment warning at healthUnitColide.txt(321): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(322) " "Verilog HDL assignment warning at healthUnitColide.txt(322): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(323) " "Verilog HDL assignment warning at healthUnitColide.txt(323): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(324) " "Verilog HDL assignment warning at healthUnitColide.txt(324): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(325) " "Verilog HDL assignment warning at healthUnitColide.txt(325): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957748 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(326) " "Verilog HDL assignment warning at healthUnitColide.txt(326): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(327) " "Verilog HDL assignment warning at healthUnitColide.txt(327): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(328) " "Verilog HDL assignment warning at healthUnitColide.txt(328): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(329) " "Verilog HDL assignment warning at healthUnitColide.txt(329): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(330) " "Verilog HDL assignment warning at healthUnitColide.txt(330): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(331) " "Verilog HDL assignment warning at healthUnitColide.txt(331): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(332) " "Verilog HDL assignment warning at healthUnitColide.txt(332): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(333) " "Verilog HDL assignment warning at healthUnitColide.txt(333): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(334) " "Verilog HDL assignment warning at healthUnitColide.txt(334): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(335) " "Verilog HDL assignment warning at healthUnitColide.txt(335): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(336) " "Verilog HDL assignment warning at healthUnitColide.txt(336): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(337) " "Verilog HDL assignment warning at healthUnitColide.txt(337): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(338) " "Verilog HDL assignment warning at healthUnitColide.txt(338): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(339) " "Verilog HDL assignment warning at healthUnitColide.txt(339): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(340) " "Verilog HDL assignment warning at healthUnitColide.txt(340): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(341) " "Verilog HDL assignment warning at healthUnitColide.txt(341): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(342) " "Verilog HDL assignment warning at healthUnitColide.txt(342): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(343) " "Verilog HDL assignment warning at healthUnitColide.txt(343): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(344) " "Verilog HDL assignment warning at healthUnitColide.txt(344): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(345) " "Verilog HDL assignment warning at healthUnitColide.txt(345): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(346) " "Verilog HDL assignment warning at healthUnitColide.txt(346): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(347) " "Verilog HDL assignment warning at healthUnitColide.txt(347): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(348) " "Verilog HDL assignment warning at healthUnitColide.txt(348): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(349) " "Verilog HDL assignment warning at healthUnitColide.txt(349): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(350) " "Verilog HDL assignment warning at healthUnitColide.txt(350): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(351) " "Verilog HDL assignment warning at healthUnitColide.txt(351): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(352) " "Verilog HDL assignment warning at healthUnitColide.txt(352): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(353) " "Verilog HDL assignment warning at healthUnitColide.txt(353): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(354) " "Verilog HDL assignment warning at healthUnitColide.txt(354): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(355) " "Verilog HDL assignment warning at healthUnitColide.txt(355): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(356) " "Verilog HDL assignment warning at healthUnitColide.txt(356): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(357) " "Verilog HDL assignment warning at healthUnitColide.txt(357): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(358) " "Verilog HDL assignment warning at healthUnitColide.txt(358): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(359) " "Verilog HDL assignment warning at healthUnitColide.txt(359): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(360) " "Verilog HDL assignment warning at healthUnitColide.txt(360): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(361) " "Verilog HDL assignment warning at healthUnitColide.txt(361): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(362) " "Verilog HDL assignment warning at healthUnitColide.txt(362): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(363) " "Verilog HDL assignment warning at healthUnitColide.txt(363): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(364) " "Verilog HDL assignment warning at healthUnitColide.txt(364): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(365) " "Verilog HDL assignment warning at healthUnitColide.txt(365): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(366) " "Verilog HDL assignment warning at healthUnitColide.txt(366): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(367) " "Verilog HDL assignment warning at healthUnitColide.txt(367): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(368) " "Verilog HDL assignment warning at healthUnitColide.txt(368): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(369) " "Verilog HDL assignment warning at healthUnitColide.txt(369): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(370) " "Verilog HDL assignment warning at healthUnitColide.txt(370): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(371) " "Verilog HDL assignment warning at healthUnitColide.txt(371): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(372) " "Verilog HDL assignment warning at healthUnitColide.txt(372): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(373) " "Verilog HDL assignment warning at healthUnitColide.txt(373): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(374) " "Verilog HDL assignment warning at healthUnitColide.txt(374): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(375) " "Verilog HDL assignment warning at healthUnitColide.txt(375): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(376) " "Verilog HDL assignment warning at healthUnitColide.txt(376): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(377) " "Verilog HDL assignment warning at healthUnitColide.txt(377): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(378) " "Verilog HDL assignment warning at healthUnitColide.txt(378): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(379) " "Verilog HDL assignment warning at healthUnitColide.txt(379): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(380) " "Verilog HDL assignment warning at healthUnitColide.txt(380): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(381) " "Verilog HDL assignment warning at healthUnitColide.txt(381): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(382) " "Verilog HDL assignment warning at healthUnitColide.txt(382): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(383) " "Verilog HDL assignment warning at healthUnitColide.txt(383): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(384) " "Verilog HDL assignment warning at healthUnitColide.txt(384): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(385) " "Verilog HDL assignment warning at healthUnitColide.txt(385): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(386) " "Verilog HDL assignment warning at healthUnitColide.txt(386): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(387) " "Verilog HDL assignment warning at healthUnitColide.txt(387): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(388) " "Verilog HDL assignment warning at healthUnitColide.txt(388): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957751 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(389) " "Verilog HDL assignment warning at healthUnitColide.txt(389): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(390) " "Verilog HDL assignment warning at healthUnitColide.txt(390): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(391) " "Verilog HDL assignment warning at healthUnitColide.txt(391): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(392) " "Verilog HDL assignment warning at healthUnitColide.txt(392): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(393) " "Verilog HDL assignment warning at healthUnitColide.txt(393): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(394) " "Verilog HDL assignment warning at healthUnitColide.txt(394): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(395) " "Verilog HDL assignment warning at healthUnitColide.txt(395): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(396) " "Verilog HDL assignment warning at healthUnitColide.txt(396): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(397) " "Verilog HDL assignment warning at healthUnitColide.txt(397): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(398) " "Verilog HDL assignment warning at healthUnitColide.txt(398): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(399) " "Verilog HDL assignment warning at healthUnitColide.txt(399): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(400) " "Verilog HDL assignment warning at healthUnitColide.txt(400): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(401) " "Verilog HDL assignment warning at healthUnitColide.txt(401): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(402) " "Verilog HDL assignment warning at healthUnitColide.txt(402): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(403) " "Verilog HDL assignment warning at healthUnitColide.txt(403): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(404) " "Verilog HDL assignment warning at healthUnitColide.txt(404): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(405) " "Verilog HDL assignment warning at healthUnitColide.txt(405): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(406) " "Verilog HDL assignment warning at healthUnitColide.txt(406): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(407) " "Verilog HDL assignment warning at healthUnitColide.txt(407): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(408) " "Verilog HDL assignment warning at healthUnitColide.txt(408): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(409) " "Verilog HDL assignment warning at healthUnitColide.txt(409): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(410) " "Verilog HDL assignment warning at healthUnitColide.txt(410): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957752 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(411) " "Verilog HDL assignment warning at healthUnitColide.txt(411): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(412) " "Verilog HDL assignment warning at healthUnitColide.txt(412): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(413) " "Verilog HDL assignment warning at healthUnitColide.txt(413): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(414) " "Verilog HDL assignment warning at healthUnitColide.txt(414): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(415) " "Verilog HDL assignment warning at healthUnitColide.txt(415): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(416) " "Verilog HDL assignment warning at healthUnitColide.txt(416): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(417) " "Verilog HDL assignment warning at healthUnitColide.txt(417): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(418) " "Verilog HDL assignment warning at healthUnitColide.txt(418): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(419) " "Verilog HDL assignment warning at healthUnitColide.txt(419): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(420) " "Verilog HDL assignment warning at healthUnitColide.txt(420): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(421) " "Verilog HDL assignment warning at healthUnitColide.txt(421): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(422) " "Verilog HDL assignment warning at healthUnitColide.txt(422): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(423) " "Verilog HDL assignment warning at healthUnitColide.txt(423): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(424) " "Verilog HDL assignment warning at healthUnitColide.txt(424): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(425) " "Verilog HDL assignment warning at healthUnitColide.txt(425): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(426) " "Verilog HDL assignment warning at healthUnitColide.txt(426): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(427) " "Verilog HDL assignment warning at healthUnitColide.txt(427): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(428) " "Verilog HDL assignment warning at healthUnitColide.txt(428): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(429) " "Verilog HDL assignment warning at healthUnitColide.txt(429): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(430) " "Verilog HDL assignment warning at healthUnitColide.txt(430): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957753 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(431) " "Verilog HDL assignment warning at healthUnitColide.txt(431): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(432) " "Verilog HDL assignment warning at healthUnitColide.txt(432): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(433) " "Verilog HDL assignment warning at healthUnitColide.txt(433): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(434) " "Verilog HDL assignment warning at healthUnitColide.txt(434): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(435) " "Verilog HDL assignment warning at healthUnitColide.txt(435): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(436) " "Verilog HDL assignment warning at healthUnitColide.txt(436): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(437) " "Verilog HDL assignment warning at healthUnitColide.txt(437): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(438) " "Verilog HDL assignment warning at healthUnitColide.txt(438): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(439) " "Verilog HDL assignment warning at healthUnitColide.txt(439): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(440) " "Verilog HDL assignment warning at healthUnitColide.txt(440): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(441) " "Verilog HDL assignment warning at healthUnitColide.txt(441): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(442) " "Verilog HDL assignment warning at healthUnitColide.txt(442): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(443) " "Verilog HDL assignment warning at healthUnitColide.txt(443): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(444) " "Verilog HDL assignment warning at healthUnitColide.txt(444): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(445) " "Verilog HDL assignment warning at healthUnitColide.txt(445): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(446) " "Verilog HDL assignment warning at healthUnitColide.txt(446): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(447) " "Verilog HDL assignment warning at healthUnitColide.txt(447): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(448) " "Verilog HDL assignment warning at healthUnitColide.txt(448): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(449) " "Verilog HDL assignment warning at healthUnitColide.txt(449): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(450) " "Verilog HDL assignment warning at healthUnitColide.txt(450): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(451) " "Verilog HDL assignment warning at healthUnitColide.txt(451): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(452) " "Verilog HDL assignment warning at healthUnitColide.txt(452): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957754 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(453) " "Verilog HDL assignment warning at healthUnitColide.txt(453): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(454) " "Verilog HDL assignment warning at healthUnitColide.txt(454): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(455) " "Verilog HDL assignment warning at healthUnitColide.txt(455): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(456) " "Verilog HDL assignment warning at healthUnitColide.txt(456): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(457) " "Verilog HDL assignment warning at healthUnitColide.txt(457): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(458) " "Verilog HDL assignment warning at healthUnitColide.txt(458): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(459) " "Verilog HDL assignment warning at healthUnitColide.txt(459): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(460) " "Verilog HDL assignment warning at healthUnitColide.txt(460): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(461) " "Verilog HDL assignment warning at healthUnitColide.txt(461): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(462) " "Verilog HDL assignment warning at healthUnitColide.txt(462): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(463) " "Verilog HDL assignment warning at healthUnitColide.txt(463): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(464) " "Verilog HDL assignment warning at healthUnitColide.txt(464): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(465) " "Verilog HDL assignment warning at healthUnitColide.txt(465): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(466) " "Verilog HDL assignment warning at healthUnitColide.txt(466): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(467) " "Verilog HDL assignment warning at healthUnitColide.txt(467): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(468) " "Verilog HDL assignment warning at healthUnitColide.txt(468): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(469) " "Verilog HDL assignment warning at healthUnitColide.txt(469): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(470) " "Verilog HDL assignment warning at healthUnitColide.txt(470): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(471) " "Verilog HDL assignment warning at healthUnitColide.txt(471): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(472) " "Verilog HDL assignment warning at healthUnitColide.txt(472): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(473) " "Verilog HDL assignment warning at healthUnitColide.txt(473): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957755 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(474) " "Verilog HDL assignment warning at healthUnitColide.txt(474): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(475) " "Verilog HDL assignment warning at healthUnitColide.txt(475): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(476) " "Verilog HDL assignment warning at healthUnitColide.txt(476): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(477) " "Verilog HDL assignment warning at healthUnitColide.txt(477): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(478) " "Verilog HDL assignment warning at healthUnitColide.txt(478): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(479) " "Verilog HDL assignment warning at healthUnitColide.txt(479): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(480) " "Verilog HDL assignment warning at healthUnitColide.txt(480): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(481) " "Verilog HDL assignment warning at healthUnitColide.txt(481): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(482) " "Verilog HDL assignment warning at healthUnitColide.txt(482): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(483) " "Verilog HDL assignment warning at healthUnitColide.txt(483): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(484) " "Verilog HDL assignment warning at healthUnitColide.txt(484): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(485) " "Verilog HDL assignment warning at healthUnitColide.txt(485): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(486) " "Verilog HDL assignment warning at healthUnitColide.txt(486): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(487) " "Verilog HDL assignment warning at healthUnitColide.txt(487): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(488) " "Verilog HDL assignment warning at healthUnitColide.txt(488): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(489) " "Verilog HDL assignment warning at healthUnitColide.txt(489): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(490) " "Verilog HDL assignment warning at healthUnitColide.txt(490): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(491) " "Verilog HDL assignment warning at healthUnitColide.txt(491): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(492) " "Verilog HDL assignment warning at healthUnitColide.txt(492): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(493) " "Verilog HDL assignment warning at healthUnitColide.txt(493): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(494) " "Verilog HDL assignment warning at healthUnitColide.txt(494): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957756 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(495) " "Verilog HDL assignment warning at healthUnitColide.txt(495): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(496) " "Verilog HDL assignment warning at healthUnitColide.txt(496): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(497) " "Verilog HDL assignment warning at healthUnitColide.txt(497): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(498) " "Verilog HDL assignment warning at healthUnitColide.txt(498): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(499) " "Verilog HDL assignment warning at healthUnitColide.txt(499): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(500) " "Verilog HDL assignment warning at healthUnitColide.txt(500): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(501) " "Verilog HDL assignment warning at healthUnitColide.txt(501): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(502) " "Verilog HDL assignment warning at healthUnitColide.txt(502): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(503) " "Verilog HDL assignment warning at healthUnitColide.txt(503): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(504) " "Verilog HDL assignment warning at healthUnitColide.txt(504): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(505) " "Verilog HDL assignment warning at healthUnitColide.txt(505): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(506) " "Verilog HDL assignment warning at healthUnitColide.txt(506): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(507) " "Verilog HDL assignment warning at healthUnitColide.txt(507): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(508) " "Verilog HDL assignment warning at healthUnitColide.txt(508): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(509) " "Verilog HDL assignment warning at healthUnitColide.txt(509): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(510) " "Verilog HDL assignment warning at healthUnitColide.txt(510): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(511) " "Verilog HDL assignment warning at healthUnitColide.txt(511): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(512) " "Verilog HDL assignment warning at healthUnitColide.txt(512): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(513) " "Verilog HDL assignment warning at healthUnitColide.txt(513): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(514) " "Verilog HDL assignment warning at healthUnitColide.txt(514): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(515) " "Verilog HDL assignment warning at healthUnitColide.txt(515): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957757 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(516) " "Verilog HDL assignment warning at healthUnitColide.txt(516): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(517) " "Verilog HDL assignment warning at healthUnitColide.txt(517): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(518) " "Verilog HDL assignment warning at healthUnitColide.txt(518): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(519) " "Verilog HDL assignment warning at healthUnitColide.txt(519): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(520) " "Verilog HDL assignment warning at healthUnitColide.txt(520): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(521) " "Verilog HDL assignment warning at healthUnitColide.txt(521): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(522) " "Verilog HDL assignment warning at healthUnitColide.txt(522): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(523) " "Verilog HDL assignment warning at healthUnitColide.txt(523): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(524) " "Verilog HDL assignment warning at healthUnitColide.txt(524): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(525) " "Verilog HDL assignment warning at healthUnitColide.txt(525): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(526) " "Verilog HDL assignment warning at healthUnitColide.txt(526): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(527) " "Verilog HDL assignment warning at healthUnitColide.txt(527): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(528) " "Verilog HDL assignment warning at healthUnitColide.txt(528): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(529) " "Verilog HDL assignment warning at healthUnitColide.txt(529): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(530) " "Verilog HDL assignment warning at healthUnitColide.txt(530): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(531) " "Verilog HDL assignment warning at healthUnitColide.txt(531): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(532) " "Verilog HDL assignment warning at healthUnitColide.txt(532): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(533) " "Verilog HDL assignment warning at healthUnitColide.txt(533): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(534) " "Verilog HDL assignment warning at healthUnitColide.txt(534): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(535) " "Verilog HDL assignment warning at healthUnitColide.txt(535): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(536) " "Verilog HDL assignment warning at healthUnitColide.txt(536): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(537) " "Verilog HDL assignment warning at healthUnitColide.txt(537): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957758 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(538) " "Verilog HDL assignment warning at healthUnitColide.txt(538): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(539) " "Verilog HDL assignment warning at healthUnitColide.txt(539): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(540) " "Verilog HDL assignment warning at healthUnitColide.txt(540): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(541) " "Verilog HDL assignment warning at healthUnitColide.txt(541): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(542) " "Verilog HDL assignment warning at healthUnitColide.txt(542): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(543) " "Verilog HDL assignment warning at healthUnitColide.txt(543): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(544) " "Verilog HDL assignment warning at healthUnitColide.txt(544): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(545) " "Verilog HDL assignment warning at healthUnitColide.txt(545): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(546) " "Verilog HDL assignment warning at healthUnitColide.txt(546): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(547) " "Verilog HDL assignment warning at healthUnitColide.txt(547): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(548) " "Verilog HDL assignment warning at healthUnitColide.txt(548): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(549) " "Verilog HDL assignment warning at healthUnitColide.txt(549): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(550) " "Verilog HDL assignment warning at healthUnitColide.txt(550): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(551) " "Verilog HDL assignment warning at healthUnitColide.txt(551): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(552) " "Verilog HDL assignment warning at healthUnitColide.txt(552): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(553) " "Verilog HDL assignment warning at healthUnitColide.txt(553): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(554) " "Verilog HDL assignment warning at healthUnitColide.txt(554): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(555) " "Verilog HDL assignment warning at healthUnitColide.txt(555): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(556) " "Verilog HDL assignment warning at healthUnitColide.txt(556): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(557) " "Verilog HDL assignment warning at healthUnitColide.txt(557): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(558) " "Verilog HDL assignment warning at healthUnitColide.txt(558): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(559) " "Verilog HDL assignment warning at healthUnitColide.txt(559): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(560) " "Verilog HDL assignment warning at healthUnitColide.txt(560): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(561) " "Verilog HDL assignment warning at healthUnitColide.txt(561): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(562) " "Verilog HDL assignment warning at healthUnitColide.txt(562): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(563) " "Verilog HDL assignment warning at healthUnitColide.txt(563): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(564) " "Verilog HDL assignment warning at healthUnitColide.txt(564): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(565) " "Verilog HDL assignment warning at healthUnitColide.txt(565): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(566) " "Verilog HDL assignment warning at healthUnitColide.txt(566): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(567) " "Verilog HDL assignment warning at healthUnitColide.txt(567): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(568) " "Verilog HDL assignment warning at healthUnitColide.txt(568): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(569) " "Verilog HDL assignment warning at healthUnitColide.txt(569): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(570) " "Verilog HDL assignment warning at healthUnitColide.txt(570): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(571) " "Verilog HDL assignment warning at healthUnitColide.txt(571): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(572) " "Verilog HDL assignment warning at healthUnitColide.txt(572): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(573) " "Verilog HDL assignment warning at healthUnitColide.txt(573): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(574) " "Verilog HDL assignment warning at healthUnitColide.txt(574): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(575) " "Verilog HDL assignment warning at healthUnitColide.txt(575): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(576) " "Verilog HDL assignment warning at healthUnitColide.txt(576): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(577) " "Verilog HDL assignment warning at healthUnitColide.txt(577): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(578) " "Verilog HDL assignment warning at healthUnitColide.txt(578): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(579) " "Verilog HDL assignment warning at healthUnitColide.txt(579): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(580) " "Verilog HDL assignment warning at healthUnitColide.txt(580): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(581) " "Verilog HDL assignment warning at healthUnitColide.txt(581): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(582) " "Verilog HDL assignment warning at healthUnitColide.txt(582): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(583) " "Verilog HDL assignment warning at healthUnitColide.txt(583): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(584) " "Verilog HDL assignment warning at healthUnitColide.txt(584): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(585) " "Verilog HDL assignment warning at healthUnitColide.txt(585): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(586) " "Verilog HDL assignment warning at healthUnitColide.txt(586): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(587) " "Verilog HDL assignment warning at healthUnitColide.txt(587): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(588) " "Verilog HDL assignment warning at healthUnitColide.txt(588): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(589) " "Verilog HDL assignment warning at healthUnitColide.txt(589): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(590) " "Verilog HDL assignment warning at healthUnitColide.txt(590): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(591) " "Verilog HDL assignment warning at healthUnitColide.txt(591): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957760 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(592) " "Verilog HDL assignment warning at healthUnitColide.txt(592): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(593) " "Verilog HDL assignment warning at healthUnitColide.txt(593): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(594) " "Verilog HDL assignment warning at healthUnitColide.txt(594): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(595) " "Verilog HDL assignment warning at healthUnitColide.txt(595): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(596) " "Verilog HDL assignment warning at healthUnitColide.txt(596): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(597) " "Verilog HDL assignment warning at healthUnitColide.txt(597): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(598) " "Verilog HDL assignment warning at healthUnitColide.txt(598): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(599) " "Verilog HDL assignment warning at healthUnitColide.txt(599): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(600) " "Verilog HDL assignment warning at healthUnitColide.txt(600): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(601) " "Verilog HDL assignment warning at healthUnitColide.txt(601): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(602) " "Verilog HDL assignment warning at healthUnitColide.txt(602): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(603) " "Verilog HDL assignment warning at healthUnitColide.txt(603): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(604) " "Verilog HDL assignment warning at healthUnitColide.txt(604): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(605) " "Verilog HDL assignment warning at healthUnitColide.txt(605): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(606) " "Verilog HDL assignment warning at healthUnitColide.txt(606): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(607) " "Verilog HDL assignment warning at healthUnitColide.txt(607): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(608) " "Verilog HDL assignment warning at healthUnitColide.txt(608): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(609) " "Verilog HDL assignment warning at healthUnitColide.txt(609): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(610) " "Verilog HDL assignment warning at healthUnitColide.txt(610): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(611) " "Verilog HDL assignment warning at healthUnitColide.txt(611): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(612) " "Verilog HDL assignment warning at healthUnitColide.txt(612): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(613) " "Verilog HDL assignment warning at healthUnitColide.txt(613): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(614) " "Verilog HDL assignment warning at healthUnitColide.txt(614): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(615) " "Verilog HDL assignment warning at healthUnitColide.txt(615): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(616) " "Verilog HDL assignment warning at healthUnitColide.txt(616): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(617) " "Verilog HDL assignment warning at healthUnitColide.txt(617): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(618) " "Verilog HDL assignment warning at healthUnitColide.txt(618): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(619) " "Verilog HDL assignment warning at healthUnitColide.txt(619): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(620) " "Verilog HDL assignment warning at healthUnitColide.txt(620): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(621) " "Verilog HDL assignment warning at healthUnitColide.txt(621): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(622) " "Verilog HDL assignment warning at healthUnitColide.txt(622): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(623) " "Verilog HDL assignment warning at healthUnitColide.txt(623): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(624) " "Verilog HDL assignment warning at healthUnitColide.txt(624): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(625) " "Verilog HDL assignment warning at healthUnitColide.txt(625): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(626) " "Verilog HDL assignment warning at healthUnitColide.txt(626): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(627) " "Verilog HDL assignment warning at healthUnitColide.txt(627): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(628) " "Verilog HDL assignment warning at healthUnitColide.txt(628): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(629) " "Verilog HDL assignment warning at healthUnitColide.txt(629): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(630) " "Verilog HDL assignment warning at healthUnitColide.txt(630): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(631) " "Verilog HDL assignment warning at healthUnitColide.txt(631): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(632) " "Verilog HDL assignment warning at healthUnitColide.txt(632): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(633) " "Verilog HDL assignment warning at healthUnitColide.txt(633): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(634) " "Verilog HDL assignment warning at healthUnitColide.txt(634): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(635) " "Verilog HDL assignment warning at healthUnitColide.txt(635): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(636) " "Verilog HDL assignment warning at healthUnitColide.txt(636): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(637) " "Verilog HDL assignment warning at healthUnitColide.txt(637): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(638) " "Verilog HDL assignment warning at healthUnitColide.txt(638): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(639) " "Verilog HDL assignment warning at healthUnitColide.txt(639): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(640) " "Verilog HDL assignment warning at healthUnitColide.txt(640): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(641) " "Verilog HDL assignment warning at healthUnitColide.txt(641): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(642) " "Verilog HDL assignment warning at healthUnitColide.txt(642): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(643) " "Verilog HDL assignment warning at healthUnitColide.txt(643): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(644) " "Verilog HDL assignment warning at healthUnitColide.txt(644): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(645) " "Verilog HDL assignment warning at healthUnitColide.txt(645): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(646) " "Verilog HDL assignment warning at healthUnitColide.txt(646): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(647) " "Verilog HDL assignment warning at healthUnitColide.txt(647): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(648) " "Verilog HDL assignment warning at healthUnitColide.txt(648): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(649) " "Verilog HDL assignment warning at healthUnitColide.txt(649): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(650) " "Verilog HDL assignment warning at healthUnitColide.txt(650): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(651) " "Verilog HDL assignment warning at healthUnitColide.txt(651): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(652) " "Verilog HDL assignment warning at healthUnitColide.txt(652): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(653) " "Verilog HDL assignment warning at healthUnitColide.txt(653): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(654) " "Verilog HDL assignment warning at healthUnitColide.txt(654): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(655) " "Verilog HDL assignment warning at healthUnitColide.txt(655): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(656) " "Verilog HDL assignment warning at healthUnitColide.txt(656): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(657) " "Verilog HDL assignment warning at healthUnitColide.txt(657): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(658) " "Verilog HDL assignment warning at healthUnitColide.txt(658): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(659) " "Verilog HDL assignment warning at healthUnitColide.txt(659): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(660) " "Verilog HDL assignment warning at healthUnitColide.txt(660): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(661) " "Verilog HDL assignment warning at healthUnitColide.txt(661): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(662) " "Verilog HDL assignment warning at healthUnitColide.txt(662): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(663) " "Verilog HDL assignment warning at healthUnitColide.txt(663): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(664) " "Verilog HDL assignment warning at healthUnitColide.txt(664): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(665) " "Verilog HDL assignment warning at healthUnitColide.txt(665): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(666) " "Verilog HDL assignment warning at healthUnitColide.txt(666): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(667) " "Verilog HDL assignment warning at healthUnitColide.txt(667): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(668) " "Verilog HDL assignment warning at healthUnitColide.txt(668): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(669) " "Verilog HDL assignment warning at healthUnitColide.txt(669): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(670) " "Verilog HDL assignment warning at healthUnitColide.txt(670): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(671) " "Verilog HDL assignment warning at healthUnitColide.txt(671): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(672) " "Verilog HDL assignment warning at healthUnitColide.txt(672): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(673) " "Verilog HDL assignment warning at healthUnitColide.txt(673): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(674) " "Verilog HDL assignment warning at healthUnitColide.txt(674): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(675) " "Verilog HDL assignment warning at healthUnitColide.txt(675): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(676) " "Verilog HDL assignment warning at healthUnitColide.txt(676): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(677) " "Verilog HDL assignment warning at healthUnitColide.txt(677): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(678) " "Verilog HDL assignment warning at healthUnitColide.txt(678): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(679) " "Verilog HDL assignment warning at healthUnitColide.txt(679): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(680) " "Verilog HDL assignment warning at healthUnitColide.txt(680): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(681) " "Verilog HDL assignment warning at healthUnitColide.txt(681): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(682) " "Verilog HDL assignment warning at healthUnitColide.txt(682): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(683) " "Verilog HDL assignment warning at healthUnitColide.txt(683): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(684) " "Verilog HDL assignment warning at healthUnitColide.txt(684): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(685) " "Verilog HDL assignment warning at healthUnitColide.txt(685): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(686) " "Verilog HDL assignment warning at healthUnitColide.txt(686): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957763 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(687) " "Verilog HDL assignment warning at healthUnitColide.txt(687): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(688) " "Verilog HDL assignment warning at healthUnitColide.txt(688): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(689) " "Verilog HDL assignment warning at healthUnitColide.txt(689): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(690) " "Verilog HDL assignment warning at healthUnitColide.txt(690): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(691) " "Verilog HDL assignment warning at healthUnitColide.txt(691): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(692) " "Verilog HDL assignment warning at healthUnitColide.txt(692): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(693) " "Verilog HDL assignment warning at healthUnitColide.txt(693): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(694) " "Verilog HDL assignment warning at healthUnitColide.txt(694): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(695) " "Verilog HDL assignment warning at healthUnitColide.txt(695): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(696) " "Verilog HDL assignment warning at healthUnitColide.txt(696): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(697) " "Verilog HDL assignment warning at healthUnitColide.txt(697): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(698) " "Verilog HDL assignment warning at healthUnitColide.txt(698): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(699) " "Verilog HDL assignment warning at healthUnitColide.txt(699): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(700) " "Verilog HDL assignment warning at healthUnitColide.txt(700): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(701) " "Verilog HDL assignment warning at healthUnitColide.txt(701): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(702) " "Verilog HDL assignment warning at healthUnitColide.txt(702): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(703) " "Verilog HDL assignment warning at healthUnitColide.txt(703): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(704) " "Verilog HDL assignment warning at healthUnitColide.txt(704): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(705) " "Verilog HDL assignment warning at healthUnitColide.txt(705): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(706) " "Verilog HDL assignment warning at healthUnitColide.txt(706): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(707) " "Verilog HDL assignment warning at healthUnitColide.txt(707): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(708) " "Verilog HDL assignment warning at healthUnitColide.txt(708): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(709) " "Verilog HDL assignment warning at healthUnitColide.txt(709): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(710) " "Verilog HDL assignment warning at healthUnitColide.txt(710): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(711) " "Verilog HDL assignment warning at healthUnitColide.txt(711): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(712) " "Verilog HDL assignment warning at healthUnitColide.txt(712): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(713) " "Verilog HDL assignment warning at healthUnitColide.txt(713): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(714) " "Verilog HDL assignment warning at healthUnitColide.txt(714): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(715) " "Verilog HDL assignment warning at healthUnitColide.txt(715): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(716) " "Verilog HDL assignment warning at healthUnitColide.txt(716): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(717) " "Verilog HDL assignment warning at healthUnitColide.txt(717): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(718) " "Verilog HDL assignment warning at healthUnitColide.txt(718): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(719) " "Verilog HDL assignment warning at healthUnitColide.txt(719): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(720) " "Verilog HDL assignment warning at healthUnitColide.txt(720): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(721) " "Verilog HDL assignment warning at healthUnitColide.txt(721): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(722) " "Verilog HDL assignment warning at healthUnitColide.txt(722): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(723) " "Verilog HDL assignment warning at healthUnitColide.txt(723): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(724) " "Verilog HDL assignment warning at healthUnitColide.txt(724): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(725) " "Verilog HDL assignment warning at healthUnitColide.txt(725): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(726) " "Verilog HDL assignment warning at healthUnitColide.txt(726): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(727) " "Verilog HDL assignment warning at healthUnitColide.txt(727): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(728) " "Verilog HDL assignment warning at healthUnitColide.txt(728): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(729) " "Verilog HDL assignment warning at healthUnitColide.txt(729): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(730) " "Verilog HDL assignment warning at healthUnitColide.txt(730): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(731) " "Verilog HDL assignment warning at healthUnitColide.txt(731): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(732) " "Verilog HDL assignment warning at healthUnitColide.txt(732): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(733) " "Verilog HDL assignment warning at healthUnitColide.txt(733): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(734) " "Verilog HDL assignment warning at healthUnitColide.txt(734): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(735) " "Verilog HDL assignment warning at healthUnitColide.txt(735): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(736) " "Verilog HDL assignment warning at healthUnitColide.txt(736): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(737) " "Verilog HDL assignment warning at healthUnitColide.txt(737): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(738) " "Verilog HDL assignment warning at healthUnitColide.txt(738): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(739) " "Verilog HDL assignment warning at healthUnitColide.txt(739): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(740) " "Verilog HDL assignment warning at healthUnitColide.txt(740): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(741) " "Verilog HDL assignment warning at healthUnitColide.txt(741): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(742) " "Verilog HDL assignment warning at healthUnitColide.txt(742): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(743) " "Verilog HDL assignment warning at healthUnitColide.txt(743): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(744) " "Verilog HDL assignment warning at healthUnitColide.txt(744): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(745) " "Verilog HDL assignment warning at healthUnitColide.txt(745): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(746) " "Verilog HDL assignment warning at healthUnitColide.txt(746): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(747) " "Verilog HDL assignment warning at healthUnitColide.txt(747): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(748) " "Verilog HDL assignment warning at healthUnitColide.txt(748): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(749) " "Verilog HDL assignment warning at healthUnitColide.txt(749): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(750) " "Verilog HDL assignment warning at healthUnitColide.txt(750): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(751) " "Verilog HDL assignment warning at healthUnitColide.txt(751): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(752) " "Verilog HDL assignment warning at healthUnitColide.txt(752): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(753) " "Verilog HDL assignment warning at healthUnitColide.txt(753): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(754) " "Verilog HDL assignment warning at healthUnitColide.txt(754): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(755) " "Verilog HDL assignment warning at healthUnitColide.txt(755): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(756) " "Verilog HDL assignment warning at healthUnitColide.txt(756): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(757) " "Verilog HDL assignment warning at healthUnitColide.txt(757): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(758) " "Verilog HDL assignment warning at healthUnitColide.txt(758): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(759) " "Verilog HDL assignment warning at healthUnitColide.txt(759): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(760) " "Verilog HDL assignment warning at healthUnitColide.txt(760): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(761) " "Verilog HDL assignment warning at healthUnitColide.txt(761): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(762) " "Verilog HDL assignment warning at healthUnitColide.txt(762): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(763) " "Verilog HDL assignment warning at healthUnitColide.txt(763): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(764) " "Verilog HDL assignment warning at healthUnitColide.txt(764): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(765) " "Verilog HDL assignment warning at healthUnitColide.txt(765): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(766) " "Verilog HDL assignment warning at healthUnitColide.txt(766): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(767) " "Verilog HDL assignment warning at healthUnitColide.txt(767): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(768) " "Verilog HDL assignment warning at healthUnitColide.txt(768): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(769) " "Verilog HDL assignment warning at healthUnitColide.txt(769): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(770) " "Verilog HDL assignment warning at healthUnitColide.txt(770): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(771) " "Verilog HDL assignment warning at healthUnitColide.txt(771): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(772) " "Verilog HDL assignment warning at healthUnitColide.txt(772): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(773) " "Verilog HDL assignment warning at healthUnitColide.txt(773): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(774) " "Verilog HDL assignment warning at healthUnitColide.txt(774): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(775) " "Verilog HDL assignment warning at healthUnitColide.txt(775): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(776) " "Verilog HDL assignment warning at healthUnitColide.txt(776): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(777) " "Verilog HDL assignment warning at healthUnitColide.txt(777): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(778) " "Verilog HDL assignment warning at healthUnitColide.txt(778): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(779) " "Verilog HDL assignment warning at healthUnitColide.txt(779): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(780) " "Verilog HDL assignment warning at healthUnitColide.txt(780): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(781) " "Verilog HDL assignment warning at healthUnitColide.txt(781): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(782) " "Verilog HDL assignment warning at healthUnitColide.txt(782): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(783) " "Verilog HDL assignment warning at healthUnitColide.txt(783): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(784) " "Verilog HDL assignment warning at healthUnitColide.txt(784): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(785) " "Verilog HDL assignment warning at healthUnitColide.txt(785): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(786) " "Verilog HDL assignment warning at healthUnitColide.txt(786): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(787) " "Verilog HDL assignment warning at healthUnitColide.txt(787): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(788) " "Verilog HDL assignment warning at healthUnitColide.txt(788): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(789) " "Verilog HDL assignment warning at healthUnitColide.txt(789): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(790) " "Verilog HDL assignment warning at healthUnitColide.txt(790): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(791) " "Verilog HDL assignment warning at healthUnitColide.txt(791): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(792) " "Verilog HDL assignment warning at healthUnitColide.txt(792): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(793) " "Verilog HDL assignment warning at healthUnitColide.txt(793): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(794) " "Verilog HDL assignment warning at healthUnitColide.txt(794): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(795) " "Verilog HDL assignment warning at healthUnitColide.txt(795): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(796) " "Verilog HDL assignment warning at healthUnitColide.txt(796): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(797) " "Verilog HDL assignment warning at healthUnitColide.txt(797): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(798) " "Verilog HDL assignment warning at healthUnitColide.txt(798): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(799) " "Verilog HDL assignment warning at healthUnitColide.txt(799): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(800) " "Verilog HDL assignment warning at healthUnitColide.txt(800): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(801) " "Verilog HDL assignment warning at healthUnitColide.txt(801): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(802) " "Verilog HDL assignment warning at healthUnitColide.txt(802): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(803) " "Verilog HDL assignment warning at healthUnitColide.txt(803): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(804) " "Verilog HDL assignment warning at healthUnitColide.txt(804): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(805) " "Verilog HDL assignment warning at healthUnitColide.txt(805): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(806) " "Verilog HDL assignment warning at healthUnitColide.txt(806): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(807) " "Verilog HDL assignment warning at healthUnitColide.txt(807): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(808) " "Verilog HDL assignment warning at healthUnitColide.txt(808): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(809) " "Verilog HDL assignment warning at healthUnitColide.txt(809): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(810) " "Verilog HDL assignment warning at healthUnitColide.txt(810): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(811) " "Verilog HDL assignment warning at healthUnitColide.txt(811): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(812) " "Verilog HDL assignment warning at healthUnitColide.txt(812): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(813) " "Verilog HDL assignment warning at healthUnitColide.txt(813): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(814) " "Verilog HDL assignment warning at healthUnitColide.txt(814): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(815) " "Verilog HDL assignment warning at healthUnitColide.txt(815): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(816) " "Verilog HDL assignment warning at healthUnitColide.txt(816): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(817) " "Verilog HDL assignment warning at healthUnitColide.txt(817): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(818) " "Verilog HDL assignment warning at healthUnitColide.txt(818): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(819) " "Verilog HDL assignment warning at healthUnitColide.txt(819): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(820) " "Verilog HDL assignment warning at healthUnitColide.txt(820): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(821) " "Verilog HDL assignment warning at healthUnitColide.txt(821): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957767 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(822) " "Verilog HDL assignment warning at healthUnitColide.txt(822): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(823) " "Verilog HDL assignment warning at healthUnitColide.txt(823): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(824) " "Verilog HDL assignment warning at healthUnitColide.txt(824): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(825) " "Verilog HDL assignment warning at healthUnitColide.txt(825): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(826) " "Verilog HDL assignment warning at healthUnitColide.txt(826): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(827) " "Verilog HDL assignment warning at healthUnitColide.txt(827): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(828) " "Verilog HDL assignment warning at healthUnitColide.txt(828): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(829) " "Verilog HDL assignment warning at healthUnitColide.txt(829): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(830) " "Verilog HDL assignment warning at healthUnitColide.txt(830): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(831) " "Verilog HDL assignment warning at healthUnitColide.txt(831): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(832) " "Verilog HDL assignment warning at healthUnitColide.txt(832): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(833) " "Verilog HDL assignment warning at healthUnitColide.txt(833): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(834) " "Verilog HDL assignment warning at healthUnitColide.txt(834): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(835) " "Verilog HDL assignment warning at healthUnitColide.txt(835): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(836) " "Verilog HDL assignment warning at healthUnitColide.txt(836): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(837) " "Verilog HDL assignment warning at healthUnitColide.txt(837): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(838) " "Verilog HDL assignment warning at healthUnitColide.txt(838): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(839) " "Verilog HDL assignment warning at healthUnitColide.txt(839): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(840) " "Verilog HDL assignment warning at healthUnitColide.txt(840): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(841) " "Verilog HDL assignment warning at healthUnitColide.txt(841): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(842) " "Verilog HDL assignment warning at healthUnitColide.txt(842): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(843) " "Verilog HDL assignment warning at healthUnitColide.txt(843): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957768 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(844) " "Verilog HDL assignment warning at healthUnitColide.txt(844): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(845) " "Verilog HDL assignment warning at healthUnitColide.txt(845): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(846) " "Verilog HDL assignment warning at healthUnitColide.txt(846): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(847) " "Verilog HDL assignment warning at healthUnitColide.txt(847): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(848) " "Verilog HDL assignment warning at healthUnitColide.txt(848): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(849) " "Verilog HDL assignment warning at healthUnitColide.txt(849): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(850) " "Verilog HDL assignment warning at healthUnitColide.txt(850): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(851) " "Verilog HDL assignment warning at healthUnitColide.txt(851): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(852) " "Verilog HDL assignment warning at healthUnitColide.txt(852): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(853) " "Verilog HDL assignment warning at healthUnitColide.txt(853): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(854) " "Verilog HDL assignment warning at healthUnitColide.txt(854): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(855) " "Verilog HDL assignment warning at healthUnitColide.txt(855): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(856) " "Verilog HDL assignment warning at healthUnitColide.txt(856): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(857) " "Verilog HDL assignment warning at healthUnitColide.txt(857): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(858) " "Verilog HDL assignment warning at healthUnitColide.txt(858): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(859) " "Verilog HDL assignment warning at healthUnitColide.txt(859): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(860) " "Verilog HDL assignment warning at healthUnitColide.txt(860): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(861) " "Verilog HDL assignment warning at healthUnitColide.txt(861): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(862) " "Verilog HDL assignment warning at healthUnitColide.txt(862): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(863) " "Verilog HDL assignment warning at healthUnitColide.txt(863): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(864) " "Verilog HDL assignment warning at healthUnitColide.txt(864): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(865) " "Verilog HDL assignment warning at healthUnitColide.txt(865): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(866) " "Verilog HDL assignment warning at healthUnitColide.txt(866): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(867) " "Verilog HDL assignment warning at healthUnitColide.txt(867): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(868) " "Verilog HDL assignment warning at healthUnitColide.txt(868): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(869) " "Verilog HDL assignment warning at healthUnitColide.txt(869): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(870) " "Verilog HDL assignment warning at healthUnitColide.txt(870): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(871) " "Verilog HDL assignment warning at healthUnitColide.txt(871): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(872) " "Verilog HDL assignment warning at healthUnitColide.txt(872): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(873) " "Verilog HDL assignment warning at healthUnitColide.txt(873): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(874) " "Verilog HDL assignment warning at healthUnitColide.txt(874): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(875) " "Verilog HDL assignment warning at healthUnitColide.txt(875): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(876) " "Verilog HDL assignment warning at healthUnitColide.txt(876): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(877) " "Verilog HDL assignment warning at healthUnitColide.txt(877): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(878) " "Verilog HDL assignment warning at healthUnitColide.txt(878): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(879) " "Verilog HDL assignment warning at healthUnitColide.txt(879): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(880) " "Verilog HDL assignment warning at healthUnitColide.txt(880): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(881) " "Verilog HDL assignment warning at healthUnitColide.txt(881): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(882) " "Verilog HDL assignment warning at healthUnitColide.txt(882): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(883) " "Verilog HDL assignment warning at healthUnitColide.txt(883): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(884) " "Verilog HDL assignment warning at healthUnitColide.txt(884): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(885) " "Verilog HDL assignment warning at healthUnitColide.txt(885): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(886) " "Verilog HDL assignment warning at healthUnitColide.txt(886): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(887) " "Verilog HDL assignment warning at healthUnitColide.txt(887): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(888) " "Verilog HDL assignment warning at healthUnitColide.txt(888): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(889) " "Verilog HDL assignment warning at healthUnitColide.txt(889): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(890) " "Verilog HDL assignment warning at healthUnitColide.txt(890): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(891) " "Verilog HDL assignment warning at healthUnitColide.txt(891): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(892) " "Verilog HDL assignment warning at healthUnitColide.txt(892): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(893) " "Verilog HDL assignment warning at healthUnitColide.txt(893): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(894) " "Verilog HDL assignment warning at healthUnitColide.txt(894): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(895) " "Verilog HDL assignment warning at healthUnitColide.txt(895): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(896) " "Verilog HDL assignment warning at healthUnitColide.txt(896): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(897) " "Verilog HDL assignment warning at healthUnitColide.txt(897): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(898) " "Verilog HDL assignment warning at healthUnitColide.txt(898): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(899) " "Verilog HDL assignment warning at healthUnitColide.txt(899): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 healthUnitColide.txt(900) " "Verilog HDL assignment warning at healthUnitColide.txt(900): truncated value with size 4 to match size of target (1)" {  } { { "sprite_bytes/healthUnitColide.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/healthUnitColide.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(29) " "Verilog HDL Always Construct warning at blood.sv(29): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(32) " "Verilog HDL Always Construct warning at blood.sv(32): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY blood.sv(32) " "Verilog HDL Always Construct warning at blood.sv(32): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY blood.sv(34) " "Verilog HDL Always Construct warning at blood.sv(34): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(34) " "Verilog HDL Always Construct warning at blood.sv(34): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY blood.sv(36) " "Verilog HDL Always Construct warning at blood.sv(36): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(36) " "Verilog HDL Always Construct warning at blood.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(37) " "Verilog HDL Always Construct warning at blood.sv(37): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(55) " "Verilog HDL Always Construct warning at blood.sv(55): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY blood.sv(55) " "Verilog HDL Always Construct warning at blood.sv(55): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY blood.sv(57) " "Verilog HDL Always Construct warning at blood.sv(57): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(57) " "Verilog HDL Always Construct warning at blood.sv(57): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY blood.sv(59) " "Verilog HDL Always Construct warning at blood.sv(59): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(59) " "Verilog HDL Always Construct warning at blood.sv(59): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val blood.sv(60) " "Verilog HDL Always Construct warning at blood.sv(60): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_Funit.data_a 0 blood.sv(10) " "Net \"un_Funit.data_a\" at blood.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_Funit.waddr_a 0 blood.sv(10) " "Net \"un_Funit.waddr_a\" at blood.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Funit.data_a 0 blood.sv(11) " "Net \"Funit.data_a\" at blood.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Funit.waddr_a 0 blood.sv(11) " "Net \"Funit.waddr_a\" at blood.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Funit_co.waddr_a 0 blood.sv(13) " "Net \"Funit_co.waddr_a\" at blood.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "un_Funit.we_a 0 blood.sv(10) " "Net \"un_Funit.we_a\" at blood.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Funit.we_a 0 blood.sv(11) " "Net \"Funit.we_a\" at blood.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Funit_co.data_a 0 blood.sv(13) " "Net \"Funit_co.data_a\" at blood.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Funit_co.we_a 0 blood.sv(13) " "Net \"Funit_co.we_a\" at blood.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/blood.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157957771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bloodROM:blood_loop[36].blood"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explodeROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode " "Elaborating entity \"explodeROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "explode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157957968 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "explode_co explode.sv(12) " "Verilog HDL warning at explode.sv(12): object explode_co used but never assigned" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685157957974 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6561 0 6600 explode.sv(22) " "Verilog HDL warning at explode.sv(22): number of words (6561) in memory file does not match the number of elements in the address range \[0:6600\]" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157957974 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(380) " "Verilog HDL assignment warning at explode.txt(380): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957974 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(381) " "Verilog HDL assignment warning at explode.txt(381): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(457) " "Verilog HDL assignment warning at explode.txt(457): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(458) " "Verilog HDL assignment warning at explode.txt(458): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(459) " "Verilog HDL assignment warning at explode.txt(459): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(460) " "Verilog HDL assignment warning at explode.txt(460): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(461) " "Verilog HDL assignment warning at explode.txt(461): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(462) " "Verilog HDL assignment warning at explode.txt(462): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(463) " "Verilog HDL assignment warning at explode.txt(463): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(464) " "Verilog HDL assignment warning at explode.txt(464): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(538) " "Verilog HDL assignment warning at explode.txt(538): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(539) " "Verilog HDL assignment warning at explode.txt(539): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(540) " "Verilog HDL assignment warning at explode.txt(540): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(541) " "Verilog HDL assignment warning at explode.txt(541): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(542) " "Verilog HDL assignment warning at explode.txt(542): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(543) " "Verilog HDL assignment warning at explode.txt(543): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(544) " "Verilog HDL assignment warning at explode.txt(544): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(618) " "Verilog HDL assignment warning at explode.txt(618): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(619) " "Verilog HDL assignment warning at explode.txt(619): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(620) " "Verilog HDL assignment warning at explode.txt(620): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(621) " "Verilog HDL assignment warning at explode.txt(621): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(622) " "Verilog HDL assignment warning at explode.txt(622): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(697) " "Verilog HDL assignment warning at explode.txt(697): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(698) " "Verilog HDL assignment warning at explode.txt(698): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(699) " "Verilog HDL assignment warning at explode.txt(699): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(700) " "Verilog HDL assignment warning at explode.txt(700): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(701) " "Verilog HDL assignment warning at explode.txt(701): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957975 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(775) " "Verilog HDL assignment warning at explode.txt(775): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(776) " "Verilog HDL assignment warning at explode.txt(776): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(777) " "Verilog HDL assignment warning at explode.txt(777): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(778) " "Verilog HDL assignment warning at explode.txt(778): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(779) " "Verilog HDL assignment warning at explode.txt(779): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(780) " "Verilog HDL assignment warning at explode.txt(780): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(781) " "Verilog HDL assignment warning at explode.txt(781): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(855) " "Verilog HDL assignment warning at explode.txt(855): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(856) " "Verilog HDL assignment warning at explode.txt(856): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(857) " "Verilog HDL assignment warning at explode.txt(857): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(858) " "Verilog HDL assignment warning at explode.txt(858): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(859) " "Verilog HDL assignment warning at explode.txt(859): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(860) " "Verilog HDL assignment warning at explode.txt(860): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(861) " "Verilog HDL assignment warning at explode.txt(861): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(862) " "Verilog HDL assignment warning at explode.txt(862): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(935) " "Verilog HDL assignment warning at explode.txt(935): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(936) " "Verilog HDL assignment warning at explode.txt(936): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(937) " "Verilog HDL assignment warning at explode.txt(937): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(938) " "Verilog HDL assignment warning at explode.txt(938): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(939) " "Verilog HDL assignment warning at explode.txt(939): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(940) " "Verilog HDL assignment warning at explode.txt(940): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(941) " "Verilog HDL assignment warning at explode.txt(941): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(942) " "Verilog HDL assignment warning at explode.txt(942): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(955) " "Verilog HDL assignment warning at explode.txt(955): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1016) " "Verilog HDL assignment warning at explode.txt(1016): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1017) " "Verilog HDL assignment warning at explode.txt(1017): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1018) " "Verilog HDL assignment warning at explode.txt(1018): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1019) " "Verilog HDL assignment warning at explode.txt(1019): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1020) " "Verilog HDL assignment warning at explode.txt(1020): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1021) " "Verilog HDL assignment warning at explode.txt(1021): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1022) " "Verilog HDL assignment warning at explode.txt(1022): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1036) " "Verilog HDL assignment warning at explode.txt(1036): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1093) " "Verilog HDL assignment warning at explode.txt(1093): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1094) " "Verilog HDL assignment warning at explode.txt(1094): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1095) " "Verilog HDL assignment warning at explode.txt(1095): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1096) " "Verilog HDL assignment warning at explode.txt(1096): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1097) " "Verilog HDL assignment warning at explode.txt(1097): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1098) " "Verilog HDL assignment warning at explode.txt(1098): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957976 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1099) " "Verilog HDL assignment warning at explode.txt(1099): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1100) " "Verilog HDL assignment warning at explode.txt(1100): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1101) " "Verilog HDL assignment warning at explode.txt(1101): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1102) " "Verilog HDL assignment warning at explode.txt(1102): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1103) " "Verilog HDL assignment warning at explode.txt(1103): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1119) " "Verilog HDL assignment warning at explode.txt(1119): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1120) " "Verilog HDL assignment warning at explode.txt(1120): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1173) " "Verilog HDL assignment warning at explode.txt(1173): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1174) " "Verilog HDL assignment warning at explode.txt(1174): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1175) " "Verilog HDL assignment warning at explode.txt(1175): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1176) " "Verilog HDL assignment warning at explode.txt(1176): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1177) " "Verilog HDL assignment warning at explode.txt(1177): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1178) " "Verilog HDL assignment warning at explode.txt(1178): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1179) " "Verilog HDL assignment warning at explode.txt(1179): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1180) " "Verilog HDL assignment warning at explode.txt(1180): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1181) " "Verilog HDL assignment warning at explode.txt(1181): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1182) " "Verilog HDL assignment warning at explode.txt(1182): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1183) " "Verilog HDL assignment warning at explode.txt(1183): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1184) " "Verilog HDL assignment warning at explode.txt(1184): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1201) " "Verilog HDL assignment warning at explode.txt(1201): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1202) " "Verilog HDL assignment warning at explode.txt(1202): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1254) " "Verilog HDL assignment warning at explode.txt(1254): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1255) " "Verilog HDL assignment warning at explode.txt(1255): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1256) " "Verilog HDL assignment warning at explode.txt(1256): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1257) " "Verilog HDL assignment warning at explode.txt(1257): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1258) " "Verilog HDL assignment warning at explode.txt(1258): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1259) " "Verilog HDL assignment warning at explode.txt(1259): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1260) " "Verilog HDL assignment warning at explode.txt(1260): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1261) " "Verilog HDL assignment warning at explode.txt(1261): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1262) " "Verilog HDL assignment warning at explode.txt(1262): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1263) " "Verilog HDL assignment warning at explode.txt(1263): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1264) " "Verilog HDL assignment warning at explode.txt(1264): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1265) " "Verilog HDL assignment warning at explode.txt(1265): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1283) " "Verilog HDL assignment warning at explode.txt(1283): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1284) " "Verilog HDL assignment warning at explode.txt(1284): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957977 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1335) " "Verilog HDL assignment warning at explode.txt(1335): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1336) " "Verilog HDL assignment warning at explode.txt(1336): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1337) " "Verilog HDL assignment warning at explode.txt(1337): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1338) " "Verilog HDL assignment warning at explode.txt(1338): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1339) " "Verilog HDL assignment warning at explode.txt(1339): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1340) " "Verilog HDL assignment warning at explode.txt(1340): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1341) " "Verilog HDL assignment warning at explode.txt(1341): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1342) " "Verilog HDL assignment warning at explode.txt(1342): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1343) " "Verilog HDL assignment warning at explode.txt(1343): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1344) " "Verilog HDL assignment warning at explode.txt(1344): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1345) " "Verilog HDL assignment warning at explode.txt(1345): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1346) " "Verilog HDL assignment warning at explode.txt(1346): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1347) " "Verilog HDL assignment warning at explode.txt(1347): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1348) " "Verilog HDL assignment warning at explode.txt(1348): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1349) " "Verilog HDL assignment warning at explode.txt(1349): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1350) " "Verilog HDL assignment warning at explode.txt(1350): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1351) " "Verilog HDL assignment warning at explode.txt(1351): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1352) " "Verilog HDL assignment warning at explode.txt(1352): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1365) " "Verilog HDL assignment warning at explode.txt(1365): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1366) " "Verilog HDL assignment warning at explode.txt(1366): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1416) " "Verilog HDL assignment warning at explode.txt(1416): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1417) " "Verilog HDL assignment warning at explode.txt(1417): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1418) " "Verilog HDL assignment warning at explode.txt(1418): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1419) " "Verilog HDL assignment warning at explode.txt(1419): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1420) " "Verilog HDL assignment warning at explode.txt(1420): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1421) " "Verilog HDL assignment warning at explode.txt(1421): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1422) " "Verilog HDL assignment warning at explode.txt(1422): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1423) " "Verilog HDL assignment warning at explode.txt(1423): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1424) " "Verilog HDL assignment warning at explode.txt(1424): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1425) " "Verilog HDL assignment warning at explode.txt(1425): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1431) " "Verilog HDL assignment warning at explode.txt(1431): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1432) " "Verilog HDL assignment warning at explode.txt(1432): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1446) " "Verilog HDL assignment warning at explode.txt(1446): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1447) " "Verilog HDL assignment warning at explode.txt(1447): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1497) " "Verilog HDL assignment warning at explode.txt(1497): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1498) " "Verilog HDL assignment warning at explode.txt(1498): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957978 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1499) " "Verilog HDL assignment warning at explode.txt(1499): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1500) " "Verilog HDL assignment warning at explode.txt(1500): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1501) " "Verilog HDL assignment warning at explode.txt(1501): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1502) " "Verilog HDL assignment warning at explode.txt(1502): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1503) " "Verilog HDL assignment warning at explode.txt(1503): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1504) " "Verilog HDL assignment warning at explode.txt(1504): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1505) " "Verilog HDL assignment warning at explode.txt(1505): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1527) " "Verilog HDL assignment warning at explode.txt(1527): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1528) " "Verilog HDL assignment warning at explode.txt(1528): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1578) " "Verilog HDL assignment warning at explode.txt(1578): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1579) " "Verilog HDL assignment warning at explode.txt(1579): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1580) " "Verilog HDL assignment warning at explode.txt(1580): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1581) " "Verilog HDL assignment warning at explode.txt(1581): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1582) " "Verilog HDL assignment warning at explode.txt(1582): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1583) " "Verilog HDL assignment warning at explode.txt(1583): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1584) " "Verilog HDL assignment warning at explode.txt(1584): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1585) " "Verilog HDL assignment warning at explode.txt(1585): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1609) " "Verilog HDL assignment warning at explode.txt(1609): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1659) " "Verilog HDL assignment warning at explode.txt(1659): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1660) " "Verilog HDL assignment warning at explode.txt(1660): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1661) " "Verilog HDL assignment warning at explode.txt(1661): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1662) " "Verilog HDL assignment warning at explode.txt(1662): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1663) " "Verilog HDL assignment warning at explode.txt(1663): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1664) " "Verilog HDL assignment warning at explode.txt(1664): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1665) " "Verilog HDL assignment warning at explode.txt(1665): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1740) " "Verilog HDL assignment warning at explode.txt(1740): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1741) " "Verilog HDL assignment warning at explode.txt(1741): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1742) " "Verilog HDL assignment warning at explode.txt(1742): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1743) " "Verilog HDL assignment warning at explode.txt(1743): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1744) " "Verilog HDL assignment warning at explode.txt(1744): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1745) " "Verilog HDL assignment warning at explode.txt(1745): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1818) " "Verilog HDL assignment warning at explode.txt(1818): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1819) " "Verilog HDL assignment warning at explode.txt(1819): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1820) " "Verilog HDL assignment warning at explode.txt(1820): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1821) " "Verilog HDL assignment warning at explode.txt(1821): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1822) " "Verilog HDL assignment warning at explode.txt(1822): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1823) " "Verilog HDL assignment warning at explode.txt(1823): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1824) " "Verilog HDL assignment warning at explode.txt(1824): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1825) " "Verilog HDL assignment warning at explode.txt(1825): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1826) " "Verilog HDL assignment warning at explode.txt(1826): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1898) " "Verilog HDL assignment warning at explode.txt(1898): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1899) " "Verilog HDL assignment warning at explode.txt(1899): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1900) " "Verilog HDL assignment warning at explode.txt(1900): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1901) " "Verilog HDL assignment warning at explode.txt(1901): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1902) " "Verilog HDL assignment warning at explode.txt(1902): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1903) " "Verilog HDL assignment warning at explode.txt(1903): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1904) " "Verilog HDL assignment warning at explode.txt(1904): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1905) " "Verilog HDL assignment warning at explode.txt(1905): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1906) " "Verilog HDL assignment warning at explode.txt(1906): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1935) " "Verilog HDL assignment warning at explode.txt(1935): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1936) " "Verilog HDL assignment warning at explode.txt(1936): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1979) " "Verilog HDL assignment warning at explode.txt(1979): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1980) " "Verilog HDL assignment warning at explode.txt(1980): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1981) " "Verilog HDL assignment warning at explode.txt(1981): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1982) " "Verilog HDL assignment warning at explode.txt(1982): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1983) " "Verilog HDL assignment warning at explode.txt(1983): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1984) " "Verilog HDL assignment warning at explode.txt(1984): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1985) " "Verilog HDL assignment warning at explode.txt(1985): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(1986) " "Verilog HDL assignment warning at explode.txt(1986): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 1986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2015) " "Verilog HDL assignment warning at explode.txt(2015): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2016) " "Verilog HDL assignment warning at explode.txt(2016): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2017) " "Verilog HDL assignment warning at explode.txt(2017): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2060) " "Verilog HDL assignment warning at explode.txt(2060): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2061) " "Verilog HDL assignment warning at explode.txt(2061): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2062) " "Verilog HDL assignment warning at explode.txt(2062): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2063) " "Verilog HDL assignment warning at explode.txt(2063): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2064) " "Verilog HDL assignment warning at explode.txt(2064): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2065) " "Verilog HDL assignment warning at explode.txt(2065): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2095) " "Verilog HDL assignment warning at explode.txt(2095): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2096) " "Verilog HDL assignment warning at explode.txt(2096): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2097) " "Verilog HDL assignment warning at explode.txt(2097): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2098) " "Verilog HDL assignment warning at explode.txt(2098): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2141) " "Verilog HDL assignment warning at explode.txt(2141): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2142) " "Verilog HDL assignment warning at explode.txt(2142): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2143) " "Verilog HDL assignment warning at explode.txt(2143): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957980 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2144) " "Verilog HDL assignment warning at explode.txt(2144): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2145) " "Verilog HDL assignment warning at explode.txt(2145): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2176) " "Verilog HDL assignment warning at explode.txt(2176): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2177) " "Verilog HDL assignment warning at explode.txt(2177): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2178) " "Verilog HDL assignment warning at explode.txt(2178): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2179) " "Verilog HDL assignment warning at explode.txt(2179): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2222) " "Verilog HDL assignment warning at explode.txt(2222): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2223) " "Verilog HDL assignment warning at explode.txt(2223): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2224) " "Verilog HDL assignment warning at explode.txt(2224): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2225) " "Verilog HDL assignment warning at explode.txt(2225): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2256) " "Verilog HDL assignment warning at explode.txt(2256): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2257) " "Verilog HDL assignment warning at explode.txt(2257): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2258) " "Verilog HDL assignment warning at explode.txt(2258): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2259) " "Verilog HDL assignment warning at explode.txt(2259): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2260) " "Verilog HDL assignment warning at explode.txt(2260): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2303) " "Verilog HDL assignment warning at explode.txt(2303): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2304) " "Verilog HDL assignment warning at explode.txt(2304): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2305) " "Verilog HDL assignment warning at explode.txt(2305): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2336) " "Verilog HDL assignment warning at explode.txt(2336): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2337) " "Verilog HDL assignment warning at explode.txt(2337): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2338) " "Verilog HDL assignment warning at explode.txt(2338): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2339) " "Verilog HDL assignment warning at explode.txt(2339): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2340) " "Verilog HDL assignment warning at explode.txt(2340): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2341) " "Verilog HDL assignment warning at explode.txt(2341): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2384) " "Verilog HDL assignment warning at explode.txt(2384): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2385) " "Verilog HDL assignment warning at explode.txt(2385): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2386) " "Verilog HDL assignment warning at explode.txt(2386): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2416) " "Verilog HDL assignment warning at explode.txt(2416): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2417) " "Verilog HDL assignment warning at explode.txt(2417): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2418) " "Verilog HDL assignment warning at explode.txt(2418): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2419) " "Verilog HDL assignment warning at explode.txt(2419): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2420) " "Verilog HDL assignment warning at explode.txt(2420): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2421) " "Verilog HDL assignment warning at explode.txt(2421): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2422) " "Verilog HDL assignment warning at explode.txt(2422): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2464) " "Verilog HDL assignment warning at explode.txt(2464): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2465) " "Verilog HDL assignment warning at explode.txt(2465): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2466) " "Verilog HDL assignment warning at explode.txt(2466): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2467) " "Verilog HDL assignment warning at explode.txt(2467): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957981 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2483) " "Verilog HDL assignment warning at explode.txt(2483): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2496) " "Verilog HDL assignment warning at explode.txt(2496): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2497) " "Verilog HDL assignment warning at explode.txt(2497): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2498) " "Verilog HDL assignment warning at explode.txt(2498): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2499) " "Verilog HDL assignment warning at explode.txt(2499): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2500) " "Verilog HDL assignment warning at explode.txt(2500): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2501) " "Verilog HDL assignment warning at explode.txt(2501): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2502) " "Verilog HDL assignment warning at explode.txt(2502): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2545) " "Verilog HDL assignment warning at explode.txt(2545): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2546) " "Verilog HDL assignment warning at explode.txt(2546): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2547) " "Verilog HDL assignment warning at explode.txt(2547): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2548) " "Verilog HDL assignment warning at explode.txt(2548): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2563) " "Verilog HDL assignment warning at explode.txt(2563): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2564) " "Verilog HDL assignment warning at explode.txt(2564): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2565) " "Verilog HDL assignment warning at explode.txt(2565): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2566) " "Verilog HDL assignment warning at explode.txt(2566): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2567) " "Verilog HDL assignment warning at explode.txt(2567): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2568) " "Verilog HDL assignment warning at explode.txt(2568): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2569) " "Verilog HDL assignment warning at explode.txt(2569): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2570) " "Verilog HDL assignment warning at explode.txt(2570): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2571) " "Verilog HDL assignment warning at explode.txt(2571): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2572) " "Verilog HDL assignment warning at explode.txt(2572): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2573) " "Verilog HDL assignment warning at explode.txt(2573): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2574) " "Verilog HDL assignment warning at explode.txt(2574): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2575) " "Verilog HDL assignment warning at explode.txt(2575): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2576) " "Verilog HDL assignment warning at explode.txt(2576): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2577) " "Verilog HDL assignment warning at explode.txt(2577): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2578) " "Verilog HDL assignment warning at explode.txt(2578): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2579) " "Verilog HDL assignment warning at explode.txt(2579): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2580) " "Verilog HDL assignment warning at explode.txt(2580): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2581) " "Verilog HDL assignment warning at explode.txt(2581): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2626) " "Verilog HDL assignment warning at explode.txt(2626): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2627) " "Verilog HDL assignment warning at explode.txt(2627): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2628) " "Verilog HDL assignment warning at explode.txt(2628): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2629) " "Verilog HDL assignment warning at explode.txt(2629): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2643) " "Verilog HDL assignment warning at explode.txt(2643): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2644) " "Verilog HDL assignment warning at explode.txt(2644): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2645) " "Verilog HDL assignment warning at explode.txt(2645): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2646) " "Verilog HDL assignment warning at explode.txt(2646): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2647) " "Verilog HDL assignment warning at explode.txt(2647): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2648) " "Verilog HDL assignment warning at explode.txt(2648): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2649) " "Verilog HDL assignment warning at explode.txt(2649): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2650) " "Verilog HDL assignment warning at explode.txt(2650): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2651) " "Verilog HDL assignment warning at explode.txt(2651): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2652) " "Verilog HDL assignment warning at explode.txt(2652): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2653) " "Verilog HDL assignment warning at explode.txt(2653): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2654) " "Verilog HDL assignment warning at explode.txt(2654): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2655) " "Verilog HDL assignment warning at explode.txt(2655): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2656) " "Verilog HDL assignment warning at explode.txt(2656): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2657) " "Verilog HDL assignment warning at explode.txt(2657): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2658) " "Verilog HDL assignment warning at explode.txt(2658): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2659) " "Verilog HDL assignment warning at explode.txt(2659): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2660) " "Verilog HDL assignment warning at explode.txt(2660): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2661) " "Verilog HDL assignment warning at explode.txt(2661): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2707) " "Verilog HDL assignment warning at explode.txt(2707): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2708) " "Verilog HDL assignment warning at explode.txt(2708): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2709) " "Verilog HDL assignment warning at explode.txt(2709): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2710) " "Verilog HDL assignment warning at explode.txt(2710): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2711) " "Verilog HDL assignment warning at explode.txt(2711): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2724) " "Verilog HDL assignment warning at explode.txt(2724): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2725) " "Verilog HDL assignment warning at explode.txt(2725): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2726) " "Verilog HDL assignment warning at explode.txt(2726): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2727) " "Verilog HDL assignment warning at explode.txt(2727): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2728) " "Verilog HDL assignment warning at explode.txt(2728): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2729) " "Verilog HDL assignment warning at explode.txt(2729): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2730) " "Verilog HDL assignment warning at explode.txt(2730): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2731) " "Verilog HDL assignment warning at explode.txt(2731): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2732) " "Verilog HDL assignment warning at explode.txt(2732): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2733) " "Verilog HDL assignment warning at explode.txt(2733): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2734) " "Verilog HDL assignment warning at explode.txt(2734): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2735) " "Verilog HDL assignment warning at explode.txt(2735): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2736) " "Verilog HDL assignment warning at explode.txt(2736): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2737) " "Verilog HDL assignment warning at explode.txt(2737): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2738) " "Verilog HDL assignment warning at explode.txt(2738): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2739) " "Verilog HDL assignment warning at explode.txt(2739): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957983 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2740) " "Verilog HDL assignment warning at explode.txt(2740): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2741) " "Verilog HDL assignment warning at explode.txt(2741): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2742) " "Verilog HDL assignment warning at explode.txt(2742): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2789) " "Verilog HDL assignment warning at explode.txt(2789): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2790) " "Verilog HDL assignment warning at explode.txt(2790): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2791) " "Verilog HDL assignment warning at explode.txt(2791): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2792) " "Verilog HDL assignment warning at explode.txt(2792): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2793) " "Verilog HDL assignment warning at explode.txt(2793): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2805) " "Verilog HDL assignment warning at explode.txt(2805): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2806) " "Verilog HDL assignment warning at explode.txt(2806): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2807) " "Verilog HDL assignment warning at explode.txt(2807): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2814) " "Verilog HDL assignment warning at explode.txt(2814): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2815) " "Verilog HDL assignment warning at explode.txt(2815): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2816) " "Verilog HDL assignment warning at explode.txt(2816): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2817) " "Verilog HDL assignment warning at explode.txt(2817): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2818) " "Verilog HDL assignment warning at explode.txt(2818): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2819) " "Verilog HDL assignment warning at explode.txt(2819): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2820) " "Verilog HDL assignment warning at explode.txt(2820): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2821) " "Verilog HDL assignment warning at explode.txt(2821): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2871) " "Verilog HDL assignment warning at explode.txt(2871): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2872) " "Verilog HDL assignment warning at explode.txt(2872): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2873) " "Verilog HDL assignment warning at explode.txt(2873): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2874) " "Verilog HDL assignment warning at explode.txt(2874): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2875) " "Verilog HDL assignment warning at explode.txt(2875): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2876) " "Verilog HDL assignment warning at explode.txt(2876): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2896) " "Verilog HDL assignment warning at explode.txt(2896): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2897) " "Verilog HDL assignment warning at explode.txt(2897): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2898) " "Verilog HDL assignment warning at explode.txt(2898): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2899) " "Verilog HDL assignment warning at explode.txt(2899): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2900) " "Verilog HDL assignment warning at explode.txt(2900): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2901) " "Verilog HDL assignment warning at explode.txt(2901): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2935) " "Verilog HDL assignment warning at explode.txt(2935): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2936) " "Verilog HDL assignment warning at explode.txt(2936): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2953) " "Verilog HDL assignment warning at explode.txt(2953): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2954) " "Verilog HDL assignment warning at explode.txt(2954): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2955) " "Verilog HDL assignment warning at explode.txt(2955): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2956) " "Verilog HDL assignment warning at explode.txt(2956): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2957) " "Verilog HDL assignment warning at explode.txt(2957): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957984 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2958) " "Verilog HDL assignment warning at explode.txt(2958): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2959) " "Verilog HDL assignment warning at explode.txt(2959): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2978) " "Verilog HDL assignment warning at explode.txt(2978): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2979) " "Verilog HDL assignment warning at explode.txt(2979): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2980) " "Verilog HDL assignment warning at explode.txt(2980): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2981) " "Verilog HDL assignment warning at explode.txt(2981): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(2982) " "Verilog HDL assignment warning at explode.txt(2982): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 2982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3015) " "Verilog HDL assignment warning at explode.txt(3015): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3016) " "Verilog HDL assignment warning at explode.txt(3016): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3017) " "Verilog HDL assignment warning at explode.txt(3017): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3036) " "Verilog HDL assignment warning at explode.txt(3036): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3037) " "Verilog HDL assignment warning at explode.txt(3037): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3038) " "Verilog HDL assignment warning at explode.txt(3038): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3039) " "Verilog HDL assignment warning at explode.txt(3039): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3040) " "Verilog HDL assignment warning at explode.txt(3040): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3096) " "Verilog HDL assignment warning at explode.txt(3096): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3097) " "Verilog HDL assignment warning at explode.txt(3097): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3098) " "Verilog HDL assignment warning at explode.txt(3098): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3176) " "Verilog HDL assignment warning at explode.txt(3176): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3177) " "Verilog HDL assignment warning at explode.txt(3177): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3178) " "Verilog HDL assignment warning at explode.txt(3178): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3179) " "Verilog HDL assignment warning at explode.txt(3179): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3180) " "Verilog HDL assignment warning at explode.txt(3180): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3250) " "Verilog HDL assignment warning at explode.txt(3250): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3251) " "Verilog HDL assignment warning at explode.txt(3251): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3252) " "Verilog HDL assignment warning at explode.txt(3252): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3254) " "Verilog HDL assignment warning at explode.txt(3254): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3255) " "Verilog HDL assignment warning at explode.txt(3255): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3256) " "Verilog HDL assignment warning at explode.txt(3256): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3257) " "Verilog HDL assignment warning at explode.txt(3257): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3258) " "Verilog HDL assignment warning at explode.txt(3258): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3259) " "Verilog HDL assignment warning at explode.txt(3259): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3260) " "Verilog HDL assignment warning at explode.txt(3260): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3261) " "Verilog HDL assignment warning at explode.txt(3261): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3293) " "Verilog HDL assignment warning at explode.txt(3293): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3294) " "Verilog HDL assignment warning at explode.txt(3294): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957985 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3295) " "Verilog HDL assignment warning at explode.txt(3295): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3296) " "Verilog HDL assignment warning at explode.txt(3296): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3297) " "Verilog HDL assignment warning at explode.txt(3297): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3298) " "Verilog HDL assignment warning at explode.txt(3298): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3299) " "Verilog HDL assignment warning at explode.txt(3299): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3300) " "Verilog HDL assignment warning at explode.txt(3300): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3301) " "Verilog HDL assignment warning at explode.txt(3301): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3331) " "Verilog HDL assignment warning at explode.txt(3331): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3332) " "Verilog HDL assignment warning at explode.txt(3332): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3333) " "Verilog HDL assignment warning at explode.txt(3333): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3334) " "Verilog HDL assignment warning at explode.txt(3334): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3335) " "Verilog HDL assignment warning at explode.txt(3335): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3336) " "Verilog HDL assignment warning at explode.txt(3336): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3337) " "Verilog HDL assignment warning at explode.txt(3337): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3338) " "Verilog HDL assignment warning at explode.txt(3338): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3339) " "Verilog HDL assignment warning at explode.txt(3339): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3340) " "Verilog HDL assignment warning at explode.txt(3340): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3341) " "Verilog HDL assignment warning at explode.txt(3341): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3342) " "Verilog HDL assignment warning at explode.txt(3342): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3343) " "Verilog HDL assignment warning at explode.txt(3343): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3374) " "Verilog HDL assignment warning at explode.txt(3374): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3375) " "Verilog HDL assignment warning at explode.txt(3375): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3376) " "Verilog HDL assignment warning at explode.txt(3376): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3377) " "Verilog HDL assignment warning at explode.txt(3377): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3378) " "Verilog HDL assignment warning at explode.txt(3378): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3379) " "Verilog HDL assignment warning at explode.txt(3379): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3380) " "Verilog HDL assignment warning at explode.txt(3380): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3381) " "Verilog HDL assignment warning at explode.txt(3381): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3382) " "Verilog HDL assignment warning at explode.txt(3382): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3411) " "Verilog HDL assignment warning at explode.txt(3411): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3412) " "Verilog HDL assignment warning at explode.txt(3412): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3413) " "Verilog HDL assignment warning at explode.txt(3413): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3414) " "Verilog HDL assignment warning at explode.txt(3414): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3415) " "Verilog HDL assignment warning at explode.txt(3415): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3416) " "Verilog HDL assignment warning at explode.txt(3416): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957986 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3417) " "Verilog HDL assignment warning at explode.txt(3417): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3418) " "Verilog HDL assignment warning at explode.txt(3418): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3419) " "Verilog HDL assignment warning at explode.txt(3419): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3420) " "Verilog HDL assignment warning at explode.txt(3420): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3421) " "Verilog HDL assignment warning at explode.txt(3421): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3422) " "Verilog HDL assignment warning at explode.txt(3422): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3423) " "Verilog HDL assignment warning at explode.txt(3423): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3424) " "Verilog HDL assignment warning at explode.txt(3424): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3455) " "Verilog HDL assignment warning at explode.txt(3455): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3456) " "Verilog HDL assignment warning at explode.txt(3456): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3457) " "Verilog HDL assignment warning at explode.txt(3457): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3458) " "Verilog HDL assignment warning at explode.txt(3458): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3459) " "Verilog HDL assignment warning at explode.txt(3459): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3460) " "Verilog HDL assignment warning at explode.txt(3460): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3461) " "Verilog HDL assignment warning at explode.txt(3461): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3462) " "Verilog HDL assignment warning at explode.txt(3462): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3463) " "Verilog HDL assignment warning at explode.txt(3463): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3464) " "Verilog HDL assignment warning at explode.txt(3464): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3465) " "Verilog HDL assignment warning at explode.txt(3465): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3466) " "Verilog HDL assignment warning at explode.txt(3466): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3492) " "Verilog HDL assignment warning at explode.txt(3492): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3493) " "Verilog HDL assignment warning at explode.txt(3493): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3494) " "Verilog HDL assignment warning at explode.txt(3494): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3495) " "Verilog HDL assignment warning at explode.txt(3495): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3496) " "Verilog HDL assignment warning at explode.txt(3496): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3497) " "Verilog HDL assignment warning at explode.txt(3497): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3498) " "Verilog HDL assignment warning at explode.txt(3498): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3499) " "Verilog HDL assignment warning at explode.txt(3499): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3500) " "Verilog HDL assignment warning at explode.txt(3500): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3501) " "Verilog HDL assignment warning at explode.txt(3501): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3502) " "Verilog HDL assignment warning at explode.txt(3502): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3503) " "Verilog HDL assignment warning at explode.txt(3503): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3504) " "Verilog HDL assignment warning at explode.txt(3504): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3505) " "Verilog HDL assignment warning at explode.txt(3505): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3536) " "Verilog HDL assignment warning at explode.txt(3536): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3537) " "Verilog HDL assignment warning at explode.txt(3537): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3538) " "Verilog HDL assignment warning at explode.txt(3538): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3539) " "Verilog HDL assignment warning at explode.txt(3539): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957987 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3540) " "Verilog HDL assignment warning at explode.txt(3540): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3541) " "Verilog HDL assignment warning at explode.txt(3541): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3542) " "Verilog HDL assignment warning at explode.txt(3542): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3543) " "Verilog HDL assignment warning at explode.txt(3543): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3544) " "Verilog HDL assignment warning at explode.txt(3544): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3545) " "Verilog HDL assignment warning at explode.txt(3545): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3546) " "Verilog HDL assignment warning at explode.txt(3546): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3547) " "Verilog HDL assignment warning at explode.txt(3547): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3570) " "Verilog HDL assignment warning at explode.txt(3570): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3571) " "Verilog HDL assignment warning at explode.txt(3571): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3572) " "Verilog HDL assignment warning at explode.txt(3572): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3573) " "Verilog HDL assignment warning at explode.txt(3573): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3574) " "Verilog HDL assignment warning at explode.txt(3574): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3575) " "Verilog HDL assignment warning at explode.txt(3575): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3576) " "Verilog HDL assignment warning at explode.txt(3576): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3577) " "Verilog HDL assignment warning at explode.txt(3577): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3578) " "Verilog HDL assignment warning at explode.txt(3578): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3579) " "Verilog HDL assignment warning at explode.txt(3579): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3580) " "Verilog HDL assignment warning at explode.txt(3580): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3581) " "Verilog HDL assignment warning at explode.txt(3581): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3582) " "Verilog HDL assignment warning at explode.txt(3582): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3583) " "Verilog HDL assignment warning at explode.txt(3583): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3584) " "Verilog HDL assignment warning at explode.txt(3584): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3585) " "Verilog HDL assignment warning at explode.txt(3585): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3586) " "Verilog HDL assignment warning at explode.txt(3586): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3587) " "Verilog HDL assignment warning at explode.txt(3587): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3609) " "Verilog HDL assignment warning at explode.txt(3609): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3610) " "Verilog HDL assignment warning at explode.txt(3610): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3611) " "Verilog HDL assignment warning at explode.txt(3611): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3612) " "Verilog HDL assignment warning at explode.txt(3612): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3613) " "Verilog HDL assignment warning at explode.txt(3613): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3614) " "Verilog HDL assignment warning at explode.txt(3614): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3615) " "Verilog HDL assignment warning at explode.txt(3615): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3616) " "Verilog HDL assignment warning at explode.txt(3616): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3617) " "Verilog HDL assignment warning at explode.txt(3617): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3618) " "Verilog HDL assignment warning at explode.txt(3618): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3619) " "Verilog HDL assignment warning at explode.txt(3619): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3620) " "Verilog HDL assignment warning at explode.txt(3620): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957988 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3621) " "Verilog HDL assignment warning at explode.txt(3621): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3622) " "Verilog HDL assignment warning at explode.txt(3622): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3623) " "Verilog HDL assignment warning at explode.txt(3623): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3624) " "Verilog HDL assignment warning at explode.txt(3624): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3625) " "Verilog HDL assignment warning at explode.txt(3625): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3626) " "Verilog HDL assignment warning at explode.txt(3626): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3627) " "Verilog HDL assignment warning at explode.txt(3627): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3628) " "Verilog HDL assignment warning at explode.txt(3628): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3629) " "Verilog HDL assignment warning at explode.txt(3629): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3630) " "Verilog HDL assignment warning at explode.txt(3630): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3631) " "Verilog HDL assignment warning at explode.txt(3631): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3632) " "Verilog HDL assignment warning at explode.txt(3632): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3633) " "Verilog HDL assignment warning at explode.txt(3633): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3634) " "Verilog HDL assignment warning at explode.txt(3634): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3635) " "Verilog HDL assignment warning at explode.txt(3635): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3650) " "Verilog HDL assignment warning at explode.txt(3650): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3651) " "Verilog HDL assignment warning at explode.txt(3651): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3652) " "Verilog HDL assignment warning at explode.txt(3652): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3653) " "Verilog HDL assignment warning at explode.txt(3653): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3654) " "Verilog HDL assignment warning at explode.txt(3654): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3655) " "Verilog HDL assignment warning at explode.txt(3655): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3656) " "Verilog HDL assignment warning at explode.txt(3656): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3657) " "Verilog HDL assignment warning at explode.txt(3657): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3658) " "Verilog HDL assignment warning at explode.txt(3658): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3659) " "Verilog HDL assignment warning at explode.txt(3659): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3660) " "Verilog HDL assignment warning at explode.txt(3660): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3661) " "Verilog HDL assignment warning at explode.txt(3661): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3662) " "Verilog HDL assignment warning at explode.txt(3662): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3663) " "Verilog HDL assignment warning at explode.txt(3663): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3664) " "Verilog HDL assignment warning at explode.txt(3664): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3665) " "Verilog HDL assignment warning at explode.txt(3665): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3666) " "Verilog HDL assignment warning at explode.txt(3666): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3667) " "Verilog HDL assignment warning at explode.txt(3667): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3668) " "Verilog HDL assignment warning at explode.txt(3668): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3669) " "Verilog HDL assignment warning at explode.txt(3669): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3688) " "Verilog HDL assignment warning at explode.txt(3688): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3689) " "Verilog HDL assignment warning at explode.txt(3689): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3690) " "Verilog HDL assignment warning at explode.txt(3690): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3691) " "Verilog HDL assignment warning at explode.txt(3691): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3692) " "Verilog HDL assignment warning at explode.txt(3692): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3693) " "Verilog HDL assignment warning at explode.txt(3693): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3694) " "Verilog HDL assignment warning at explode.txt(3694): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3695) " "Verilog HDL assignment warning at explode.txt(3695): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3696) " "Verilog HDL assignment warning at explode.txt(3696): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3697) " "Verilog HDL assignment warning at explode.txt(3697): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3698) " "Verilog HDL assignment warning at explode.txt(3698): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3699) " "Verilog HDL assignment warning at explode.txt(3699): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3700) " "Verilog HDL assignment warning at explode.txt(3700): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3701) " "Verilog HDL assignment warning at explode.txt(3701): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3702) " "Verilog HDL assignment warning at explode.txt(3702): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957990 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3703) " "Verilog HDL assignment warning at explode.txt(3703): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3704) " "Verilog HDL assignment warning at explode.txt(3704): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3705) " "Verilog HDL assignment warning at explode.txt(3705): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3706) " "Verilog HDL assignment warning at explode.txt(3706): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3707) " "Verilog HDL assignment warning at explode.txt(3707): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3708) " "Verilog HDL assignment warning at explode.txt(3708): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3709) " "Verilog HDL assignment warning at explode.txt(3709): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3710) " "Verilog HDL assignment warning at explode.txt(3710): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3711) " "Verilog HDL assignment warning at explode.txt(3711): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3712) " "Verilog HDL assignment warning at explode.txt(3712): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3713) " "Verilog HDL assignment warning at explode.txt(3713): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3714) " "Verilog HDL assignment warning at explode.txt(3714): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3715) " "Verilog HDL assignment warning at explode.txt(3715): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3716) " "Verilog HDL assignment warning at explode.txt(3716): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3717) " "Verilog HDL assignment warning at explode.txt(3717): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3718) " "Verilog HDL assignment warning at explode.txt(3718): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3730) " "Verilog HDL assignment warning at explode.txt(3730): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3731) " "Verilog HDL assignment warning at explode.txt(3731): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3732) " "Verilog HDL assignment warning at explode.txt(3732): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3733) " "Verilog HDL assignment warning at explode.txt(3733): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3734) " "Verilog HDL assignment warning at explode.txt(3734): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3735) " "Verilog HDL assignment warning at explode.txt(3735): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3736) " "Verilog HDL assignment warning at explode.txt(3736): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3737) " "Verilog HDL assignment warning at explode.txt(3737): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3738) " "Verilog HDL assignment warning at explode.txt(3738): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3739) " "Verilog HDL assignment warning at explode.txt(3739): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3740) " "Verilog HDL assignment warning at explode.txt(3740): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3741) " "Verilog HDL assignment warning at explode.txt(3741): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3742) " "Verilog HDL assignment warning at explode.txt(3742): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3743) " "Verilog HDL assignment warning at explode.txt(3743): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3744) " "Verilog HDL assignment warning at explode.txt(3744): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3745) " "Verilog HDL assignment warning at explode.txt(3745): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3746) " "Verilog HDL assignment warning at explode.txt(3746): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3747) " "Verilog HDL assignment warning at explode.txt(3747): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3748) " "Verilog HDL assignment warning at explode.txt(3748): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3749) " "Verilog HDL assignment warning at explode.txt(3749): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3769) " "Verilog HDL assignment warning at explode.txt(3769): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3770) " "Verilog HDL assignment warning at explode.txt(3770): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957991 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3771) " "Verilog HDL assignment warning at explode.txt(3771): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3772) " "Verilog HDL assignment warning at explode.txt(3772): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3773) " "Verilog HDL assignment warning at explode.txt(3773): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3774) " "Verilog HDL assignment warning at explode.txt(3774): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3778) " "Verilog HDL assignment warning at explode.txt(3778): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3779) " "Verilog HDL assignment warning at explode.txt(3779): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3780) " "Verilog HDL assignment warning at explode.txt(3780): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3781) " "Verilog HDL assignment warning at explode.txt(3781): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3782) " "Verilog HDL assignment warning at explode.txt(3782): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3783) " "Verilog HDL assignment warning at explode.txt(3783): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3784) " "Verilog HDL assignment warning at explode.txt(3784): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3785) " "Verilog HDL assignment warning at explode.txt(3785): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3786) " "Verilog HDL assignment warning at explode.txt(3786): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3787) " "Verilog HDL assignment warning at explode.txt(3787): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3788) " "Verilog HDL assignment warning at explode.txt(3788): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3789) " "Verilog HDL assignment warning at explode.txt(3789): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3790) " "Verilog HDL assignment warning at explode.txt(3790): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3791) " "Verilog HDL assignment warning at explode.txt(3791): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3792) " "Verilog HDL assignment warning at explode.txt(3792): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3793) " "Verilog HDL assignment warning at explode.txt(3793): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3794) " "Verilog HDL assignment warning at explode.txt(3794): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3795) " "Verilog HDL assignment warning at explode.txt(3795): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3796) " "Verilog HDL assignment warning at explode.txt(3796): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3797) " "Verilog HDL assignment warning at explode.txt(3797): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3798) " "Verilog HDL assignment warning at explode.txt(3798): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3799) " "Verilog HDL assignment warning at explode.txt(3799): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3800) " "Verilog HDL assignment warning at explode.txt(3800): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3811) " "Verilog HDL assignment warning at explode.txt(3811): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3812) " "Verilog HDL assignment warning at explode.txt(3812): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3813) " "Verilog HDL assignment warning at explode.txt(3813): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3814) " "Verilog HDL assignment warning at explode.txt(3814): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3824) " "Verilog HDL assignment warning at explode.txt(3824): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3825) " "Verilog HDL assignment warning at explode.txt(3825): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3826) " "Verilog HDL assignment warning at explode.txt(3826): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3827) " "Verilog HDL assignment warning at explode.txt(3827): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3828) " "Verilog HDL assignment warning at explode.txt(3828): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3829) " "Verilog HDL assignment warning at explode.txt(3829): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3850) " "Verilog HDL assignment warning at explode.txt(3850): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957992 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3851) " "Verilog HDL assignment warning at explode.txt(3851): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3852) " "Verilog HDL assignment warning at explode.txt(3852): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3853) " "Verilog HDL assignment warning at explode.txt(3853): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3854) " "Verilog HDL assignment warning at explode.txt(3854): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3860) " "Verilog HDL assignment warning at explode.txt(3860): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3861) " "Verilog HDL assignment warning at explode.txt(3861): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3862) " "Verilog HDL assignment warning at explode.txt(3862): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3863) " "Verilog HDL assignment warning at explode.txt(3863): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3864) " "Verilog HDL assignment warning at explode.txt(3864): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3865) " "Verilog HDL assignment warning at explode.txt(3865): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3866) " "Verilog HDL assignment warning at explode.txt(3866): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3867) " "Verilog HDL assignment warning at explode.txt(3867): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3868) " "Verilog HDL assignment warning at explode.txt(3868): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3869) " "Verilog HDL assignment warning at explode.txt(3869): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3870) " "Verilog HDL assignment warning at explode.txt(3870): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3871) " "Verilog HDL assignment warning at explode.txt(3871): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3872) " "Verilog HDL assignment warning at explode.txt(3872): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3878) " "Verilog HDL assignment warning at explode.txt(3878): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3879) " "Verilog HDL assignment warning at explode.txt(3879): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3880) " "Verilog HDL assignment warning at explode.txt(3880): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3881) " "Verilog HDL assignment warning at explode.txt(3881): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3882) " "Verilog HDL assignment warning at explode.txt(3882): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3891) " "Verilog HDL assignment warning at explode.txt(3891): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3892) " "Verilog HDL assignment warning at explode.txt(3892): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957993 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3893) " "Verilog HDL assignment warning at explode.txt(3893): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3894) " "Verilog HDL assignment warning at explode.txt(3894): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3906) " "Verilog HDL assignment warning at explode.txt(3906): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3907) " "Verilog HDL assignment warning at explode.txt(3907): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3908) " "Verilog HDL assignment warning at explode.txt(3908): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3909) " "Verilog HDL assignment warning at explode.txt(3909): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3931) " "Verilog HDL assignment warning at explode.txt(3931): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3932) " "Verilog HDL assignment warning at explode.txt(3932): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3933) " "Verilog HDL assignment warning at explode.txt(3933): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3934) " "Verilog HDL assignment warning at explode.txt(3934): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3942) " "Verilog HDL assignment warning at explode.txt(3942): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3949) " "Verilog HDL assignment warning at explode.txt(3949): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3950) " "Verilog HDL assignment warning at explode.txt(3950): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3951) " "Verilog HDL assignment warning at explode.txt(3951): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3952) " "Verilog HDL assignment warning at explode.txt(3952): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3953) " "Verilog HDL assignment warning at explode.txt(3953): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3960) " "Verilog HDL assignment warning at explode.txt(3960): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3961) " "Verilog HDL assignment warning at explode.txt(3961): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3962) " "Verilog HDL assignment warning at explode.txt(3962): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3963) " "Verilog HDL assignment warning at explode.txt(3963): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3964) " "Verilog HDL assignment warning at explode.txt(3964): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3965) " "Verilog HDL assignment warning at explode.txt(3965): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3966) " "Verilog HDL assignment warning at explode.txt(3966): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3972) " "Verilog HDL assignment warning at explode.txt(3972): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3973) " "Verilog HDL assignment warning at explode.txt(3973): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3974) " "Verilog HDL assignment warning at explode.txt(3974): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(3975) " "Verilog HDL assignment warning at explode.txt(3975): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 3975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4012) " "Verilog HDL assignment warning at explode.txt(4012): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4013) " "Verilog HDL assignment warning at explode.txt(4013): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4014) " "Verilog HDL assignment warning at explode.txt(4014): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4032) " "Verilog HDL assignment warning at explode.txt(4032): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4042) " "Verilog HDL assignment warning at explode.txt(4042): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4043) " "Verilog HDL assignment warning at explode.txt(4043): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4044) " "Verilog HDL assignment warning at explode.txt(4044): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4045) " "Verilog HDL assignment warning at explode.txt(4045): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4046) " "Verilog HDL assignment warning at explode.txt(4046): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4047) " "Verilog HDL assignment warning at explode.txt(4047): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957994 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4053) " "Verilog HDL assignment warning at explode.txt(4053): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4054) " "Verilog HDL assignment warning at explode.txt(4054): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4055) " "Verilog HDL assignment warning at explode.txt(4055): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4093) " "Verilog HDL assignment warning at explode.txt(4093): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4094) " "Verilog HDL assignment warning at explode.txt(4094): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4095) " "Verilog HDL assignment warning at explode.txt(4095): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4124) " "Verilog HDL assignment warning at explode.txt(4124): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4125) " "Verilog HDL assignment warning at explode.txt(4125): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4126) " "Verilog HDL assignment warning at explode.txt(4126): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4135) " "Verilog HDL assignment warning at explode.txt(4135): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4136) " "Verilog HDL assignment warning at explode.txt(4136): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4174) " "Verilog HDL assignment warning at explode.txt(4174): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4175) " "Verilog HDL assignment warning at explode.txt(4175): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4176) " "Verilog HDL assignment warning at explode.txt(4176): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4205) " "Verilog HDL assignment warning at explode.txt(4205): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4206) " "Verilog HDL assignment warning at explode.txt(4206): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4216) " "Verilog HDL assignment warning at explode.txt(4216): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4217) " "Verilog HDL assignment warning at explode.txt(4217): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4255) " "Verilog HDL assignment warning at explode.txt(4255): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4256) " "Verilog HDL assignment warning at explode.txt(4256): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4257) " "Verilog HDL assignment warning at explode.txt(4257): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4287) " "Verilog HDL assignment warning at explode.txt(4287): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4297) " "Verilog HDL assignment warning at explode.txt(4297): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4298) " "Verilog HDL assignment warning at explode.txt(4298): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4336) " "Verilog HDL assignment warning at explode.txt(4336): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4337) " "Verilog HDL assignment warning at explode.txt(4337): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4338) " "Verilog HDL assignment warning at explode.txt(4338): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4339) " "Verilog HDL assignment warning at explode.txt(4339): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4367) " "Verilog HDL assignment warning at explode.txt(4367): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4368) " "Verilog HDL assignment warning at explode.txt(4368): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4379) " "Verilog HDL assignment warning at explode.txt(4379): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4418) " "Verilog HDL assignment warning at explode.txt(4418): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4419) " "Verilog HDL assignment warning at explode.txt(4419): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4420) " "Verilog HDL assignment warning at explode.txt(4420): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4448) " "Verilog HDL assignment warning at explode.txt(4448): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4460) " "Verilog HDL assignment warning at explode.txt(4460): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4483) " "Verilog HDL assignment warning at explode.txt(4483): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957995 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4484) " "Verilog HDL assignment warning at explode.txt(4484): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4485) " "Verilog HDL assignment warning at explode.txt(4485): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4486) " "Verilog HDL assignment warning at explode.txt(4486): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4487) " "Verilog HDL assignment warning at explode.txt(4487): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4488) " "Verilog HDL assignment warning at explode.txt(4488): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4499) " "Verilog HDL assignment warning at explode.txt(4499): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4500) " "Verilog HDL assignment warning at explode.txt(4500): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4501) " "Verilog HDL assignment warning at explode.txt(4501): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4540) " "Verilog HDL assignment warning at explode.txt(4540): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4541) " "Verilog HDL assignment warning at explode.txt(4541): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4542) " "Verilog HDL assignment warning at explode.txt(4542): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4543) " "Verilog HDL assignment warning at explode.txt(4543): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4563) " "Verilog HDL assignment warning at explode.txt(4563): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4564) " "Verilog HDL assignment warning at explode.txt(4564): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4565) " "Verilog HDL assignment warning at explode.txt(4565): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4566) " "Verilog HDL assignment warning at explode.txt(4566): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4567) " "Verilog HDL assignment warning at explode.txt(4567): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4568) " "Verilog HDL assignment warning at explode.txt(4568): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4569) " "Verilog HDL assignment warning at explode.txt(4569): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4581) " "Verilog HDL assignment warning at explode.txt(4581): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4582) " "Verilog HDL assignment warning at explode.txt(4582): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4583) " "Verilog HDL assignment warning at explode.txt(4583): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4620) " "Verilog HDL assignment warning at explode.txt(4620): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4621) " "Verilog HDL assignment warning at explode.txt(4621): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4622) " "Verilog HDL assignment warning at explode.txt(4622): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4643) " "Verilog HDL assignment warning at explode.txt(4643): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4644) " "Verilog HDL assignment warning at explode.txt(4644): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4645) " "Verilog HDL assignment warning at explode.txt(4645): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4646) " "Verilog HDL assignment warning at explode.txt(4646): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4647) " "Verilog HDL assignment warning at explode.txt(4647): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4648) " "Verilog HDL assignment warning at explode.txt(4648): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4649) " "Verilog HDL assignment warning at explode.txt(4649): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4650) " "Verilog HDL assignment warning at explode.txt(4650): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4661) " "Verilog HDL assignment warning at explode.txt(4661): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957996 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4662) " "Verilog HDL assignment warning at explode.txt(4662): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4663) " "Verilog HDL assignment warning at explode.txt(4663): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4664) " "Verilog HDL assignment warning at explode.txt(4664): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4665) " "Verilog HDL assignment warning at explode.txt(4665): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4666) " "Verilog HDL assignment warning at explode.txt(4666): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4672) " "Verilog HDL assignment warning at explode.txt(4672): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4673) " "Verilog HDL assignment warning at explode.txt(4673): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4701) " "Verilog HDL assignment warning at explode.txt(4701): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4702) " "Verilog HDL assignment warning at explode.txt(4702): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4703) " "Verilog HDL assignment warning at explode.txt(4703): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4704) " "Verilog HDL assignment warning at explode.txt(4704): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4724) " "Verilog HDL assignment warning at explode.txt(4724): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4725) " "Verilog HDL assignment warning at explode.txt(4725): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4726) " "Verilog HDL assignment warning at explode.txt(4726): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4727) " "Verilog HDL assignment warning at explode.txt(4727): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4728) " "Verilog HDL assignment warning at explode.txt(4728): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4729) " "Verilog HDL assignment warning at explode.txt(4729): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4730) " "Verilog HDL assignment warning at explode.txt(4730): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4731) " "Verilog HDL assignment warning at explode.txt(4731): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4742) " "Verilog HDL assignment warning at explode.txt(4742): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4743) " "Verilog HDL assignment warning at explode.txt(4743): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4744) " "Verilog HDL assignment warning at explode.txt(4744): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4745) " "Verilog HDL assignment warning at explode.txt(4745): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4746) " "Verilog HDL assignment warning at explode.txt(4746): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4747) " "Verilog HDL assignment warning at explode.txt(4747): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4748) " "Verilog HDL assignment warning at explode.txt(4748): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4749) " "Verilog HDL assignment warning at explode.txt(4749): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4752) " "Verilog HDL assignment warning at explode.txt(4752): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4753) " "Verilog HDL assignment warning at explode.txt(4753): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4754) " "Verilog HDL assignment warning at explode.txt(4754): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4784) " "Verilog HDL assignment warning at explode.txt(4784): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4785) " "Verilog HDL assignment warning at explode.txt(4785): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4795) " "Verilog HDL assignment warning at explode.txt(4795): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4803) " "Verilog HDL assignment warning at explode.txt(4803): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4804) " "Verilog HDL assignment warning at explode.txt(4804): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4805) " "Verilog HDL assignment warning at explode.txt(4805): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4806) " "Verilog HDL assignment warning at explode.txt(4806): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4807) " "Verilog HDL assignment warning at explode.txt(4807): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4808) " "Verilog HDL assignment warning at explode.txt(4808): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4809) " "Verilog HDL assignment warning at explode.txt(4809): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4810) " "Verilog HDL assignment warning at explode.txt(4810): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4811) " "Verilog HDL assignment warning at explode.txt(4811): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4812) " "Verilog HDL assignment warning at explode.txt(4812): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4823) " "Verilog HDL assignment warning at explode.txt(4823): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4824) " "Verilog HDL assignment warning at explode.txt(4824): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4825) " "Verilog HDL assignment warning at explode.txt(4825): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4826) " "Verilog HDL assignment warning at explode.txt(4826): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4827) " "Verilog HDL assignment warning at explode.txt(4827): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4828) " "Verilog HDL assignment warning at explode.txt(4828): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4829) " "Verilog HDL assignment warning at explode.txt(4829): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4830) " "Verilog HDL assignment warning at explode.txt(4830): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4831) " "Verilog HDL assignment warning at explode.txt(4831): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4832) " "Verilog HDL assignment warning at explode.txt(4832): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4833) " "Verilog HDL assignment warning at explode.txt(4833): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4834) " "Verilog HDL assignment warning at explode.txt(4834): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4835) " "Verilog HDL assignment warning at explode.txt(4835): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4853) " "Verilog HDL assignment warning at explode.txt(4853): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4879) " "Verilog HDL assignment warning at explode.txt(4879): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4880) " "Verilog HDL assignment warning at explode.txt(4880): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4881) " "Verilog HDL assignment warning at explode.txt(4881): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4882) " "Verilog HDL assignment warning at explode.txt(4882): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4883) " "Verilog HDL assignment warning at explode.txt(4883): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4884) " "Verilog HDL assignment warning at explode.txt(4884): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4885) " "Verilog HDL assignment warning at explode.txt(4885): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4886) " "Verilog HDL assignment warning at explode.txt(4886): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4887) " "Verilog HDL assignment warning at explode.txt(4887): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4888) " "Verilog HDL assignment warning at explode.txt(4888): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4889) " "Verilog HDL assignment warning at explode.txt(4889): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4890) " "Verilog HDL assignment warning at explode.txt(4890): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4891) " "Verilog HDL assignment warning at explode.txt(4891): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4892) " "Verilog HDL assignment warning at explode.txt(4892): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4893) " "Verilog HDL assignment warning at explode.txt(4893): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4904) " "Verilog HDL assignment warning at explode.txt(4904): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4905) " "Verilog HDL assignment warning at explode.txt(4905): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4906) " "Verilog HDL assignment warning at explode.txt(4906): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4907) " "Verilog HDL assignment warning at explode.txt(4907): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4908) " "Verilog HDL assignment warning at explode.txt(4908): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4909) " "Verilog HDL assignment warning at explode.txt(4909): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4910) " "Verilog HDL assignment warning at explode.txt(4910): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4911) " "Verilog HDL assignment warning at explode.txt(4911): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4912) " "Verilog HDL assignment warning at explode.txt(4912): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4913) " "Verilog HDL assignment warning at explode.txt(4913): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4914) " "Verilog HDL assignment warning at explode.txt(4914): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4915) " "Verilog HDL assignment warning at explode.txt(4915): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4916) " "Verilog HDL assignment warning at explode.txt(4916): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4934) " "Verilog HDL assignment warning at explode.txt(4934): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4960) " "Verilog HDL assignment warning at explode.txt(4960): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4961) " "Verilog HDL assignment warning at explode.txt(4961): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4962) " "Verilog HDL assignment warning at explode.txt(4962): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4963) " "Verilog HDL assignment warning at explode.txt(4963): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4964) " "Verilog HDL assignment warning at explode.txt(4964): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4965) " "Verilog HDL assignment warning at explode.txt(4965): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4966) " "Verilog HDL assignment warning at explode.txt(4966): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4967) " "Verilog HDL assignment warning at explode.txt(4967): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4968) " "Verilog HDL assignment warning at explode.txt(4968): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4969) " "Verilog HDL assignment warning at explode.txt(4969): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4970) " "Verilog HDL assignment warning at explode.txt(4970): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4971) " "Verilog HDL assignment warning at explode.txt(4971): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4985) " "Verilog HDL assignment warning at explode.txt(4985): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4986) " "Verilog HDL assignment warning at explode.txt(4986): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4987) " "Verilog HDL assignment warning at explode.txt(4987): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4988) " "Verilog HDL assignment warning at explode.txt(4988): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4989) " "Verilog HDL assignment warning at explode.txt(4989): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4990) " "Verilog HDL assignment warning at explode.txt(4990): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4991) " "Verilog HDL assignment warning at explode.txt(4991): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4992) " "Verilog HDL assignment warning at explode.txt(4992): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4993) " "Verilog HDL assignment warning at explode.txt(4993): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4994) " "Verilog HDL assignment warning at explode.txt(4994): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4995) " "Verilog HDL assignment warning at explode.txt(4995): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4996) " "Verilog HDL assignment warning at explode.txt(4996): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4997) " "Verilog HDL assignment warning at explode.txt(4997): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157957999 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(4998) " "Verilog HDL assignment warning at explode.txt(4998): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 4998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5015) " "Verilog HDL assignment warning at explode.txt(5015): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5041) " "Verilog HDL assignment warning at explode.txt(5041): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5042) " "Verilog HDL assignment warning at explode.txt(5042): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5043) " "Verilog HDL assignment warning at explode.txt(5043): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5044) " "Verilog HDL assignment warning at explode.txt(5044): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5045) " "Verilog HDL assignment warning at explode.txt(5045): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5046) " "Verilog HDL assignment warning at explode.txt(5046): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5047) " "Verilog HDL assignment warning at explode.txt(5047): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5048) " "Verilog HDL assignment warning at explode.txt(5048): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5049) " "Verilog HDL assignment warning at explode.txt(5049): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5050) " "Verilog HDL assignment warning at explode.txt(5050): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5051) " "Verilog HDL assignment warning at explode.txt(5051): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5069) " "Verilog HDL assignment warning at explode.txt(5069): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5070) " "Verilog HDL assignment warning at explode.txt(5070): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5071) " "Verilog HDL assignment warning at explode.txt(5071): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5072) " "Verilog HDL assignment warning at explode.txt(5072): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5073) " "Verilog HDL assignment warning at explode.txt(5073): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5074) " "Verilog HDL assignment warning at explode.txt(5074): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5075) " "Verilog HDL assignment warning at explode.txt(5075): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5076) " "Verilog HDL assignment warning at explode.txt(5076): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5077) " "Verilog HDL assignment warning at explode.txt(5077): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5078) " "Verilog HDL assignment warning at explode.txt(5078): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5079) " "Verilog HDL assignment warning at explode.txt(5079): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5095) " "Verilog HDL assignment warning at explode.txt(5095): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5096) " "Verilog HDL assignment warning at explode.txt(5096): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5122) " "Verilog HDL assignment warning at explode.txt(5122): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5123) " "Verilog HDL assignment warning at explode.txt(5123): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5124) " "Verilog HDL assignment warning at explode.txt(5124): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5125) " "Verilog HDL assignment warning at explode.txt(5125): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5126) " "Verilog HDL assignment warning at explode.txt(5126): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5127) " "Verilog HDL assignment warning at explode.txt(5127): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5128) " "Verilog HDL assignment warning at explode.txt(5128): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5129) " "Verilog HDL assignment warning at explode.txt(5129): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5130) " "Verilog HDL assignment warning at explode.txt(5130): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5131) " "Verilog HDL assignment warning at explode.txt(5131): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5132) " "Verilog HDL assignment warning at explode.txt(5132): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958000 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5150) " "Verilog HDL assignment warning at explode.txt(5150): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5151) " "Verilog HDL assignment warning at explode.txt(5151): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5152) " "Verilog HDL assignment warning at explode.txt(5152): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5153) " "Verilog HDL assignment warning at explode.txt(5153): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5154) " "Verilog HDL assignment warning at explode.txt(5154): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5155) " "Verilog HDL assignment warning at explode.txt(5155): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5156) " "Verilog HDL assignment warning at explode.txt(5156): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5157) " "Verilog HDL assignment warning at explode.txt(5157): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5158) " "Verilog HDL assignment warning at explode.txt(5158): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5159) " "Verilog HDL assignment warning at explode.txt(5159): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5160) " "Verilog HDL assignment warning at explode.txt(5160): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5161) " "Verilog HDL assignment warning at explode.txt(5161): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5175) " "Verilog HDL assignment warning at explode.txt(5175): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5176) " "Verilog HDL assignment warning at explode.txt(5176): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5203) " "Verilog HDL assignment warning at explode.txt(5203): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5204) " "Verilog HDL assignment warning at explode.txt(5204): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5205) " "Verilog HDL assignment warning at explode.txt(5205): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5206) " "Verilog HDL assignment warning at explode.txt(5206): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5207) " "Verilog HDL assignment warning at explode.txt(5207): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5208) " "Verilog HDL assignment warning at explode.txt(5208): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5209) " "Verilog HDL assignment warning at explode.txt(5209): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5210) " "Verilog HDL assignment warning at explode.txt(5210): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5211) " "Verilog HDL assignment warning at explode.txt(5211): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5212) " "Verilog HDL assignment warning at explode.txt(5212): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5213) " "Verilog HDL assignment warning at explode.txt(5213): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5231) " "Verilog HDL assignment warning at explode.txt(5231): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5232) " "Verilog HDL assignment warning at explode.txt(5232): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5233) " "Verilog HDL assignment warning at explode.txt(5233): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5234) " "Verilog HDL assignment warning at explode.txt(5234): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5235) " "Verilog HDL assignment warning at explode.txt(5235): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958001 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5236) " "Verilog HDL assignment warning at explode.txt(5236): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5237) " "Verilog HDL assignment warning at explode.txt(5237): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5238) " "Verilog HDL assignment warning at explode.txt(5238): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5239) " "Verilog HDL assignment warning at explode.txt(5239): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5240) " "Verilog HDL assignment warning at explode.txt(5240): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5241) " "Verilog HDL assignment warning at explode.txt(5241): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5242) " "Verilog HDL assignment warning at explode.txt(5242): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5243) " "Verilog HDL assignment warning at explode.txt(5243): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5255) " "Verilog HDL assignment warning at explode.txt(5255): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5256) " "Verilog HDL assignment warning at explode.txt(5256): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5274) " "Verilog HDL assignment warning at explode.txt(5274): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5283) " "Verilog HDL assignment warning at explode.txt(5283): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5284) " "Verilog HDL assignment warning at explode.txt(5284): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5285) " "Verilog HDL assignment warning at explode.txt(5285): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5286) " "Verilog HDL assignment warning at explode.txt(5286): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5287) " "Verilog HDL assignment warning at explode.txt(5287): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5288) " "Verilog HDL assignment warning at explode.txt(5288): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5289) " "Verilog HDL assignment warning at explode.txt(5289): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5290) " "Verilog HDL assignment warning at explode.txt(5290): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5291) " "Verilog HDL assignment warning at explode.txt(5291): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5292) " "Verilog HDL assignment warning at explode.txt(5292): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5293) " "Verilog HDL assignment warning at explode.txt(5293): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5294) " "Verilog HDL assignment warning at explode.txt(5294): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5312) " "Verilog HDL assignment warning at explode.txt(5312): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5313) " "Verilog HDL assignment warning at explode.txt(5313): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5314) " "Verilog HDL assignment warning at explode.txt(5314): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5315) " "Verilog HDL assignment warning at explode.txt(5315): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5316) " "Verilog HDL assignment warning at explode.txt(5316): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5317) " "Verilog HDL assignment warning at explode.txt(5317): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5318) " "Verilog HDL assignment warning at explode.txt(5318): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958002 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5319) " "Verilog HDL assignment warning at explode.txt(5319): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5320) " "Verilog HDL assignment warning at explode.txt(5320): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5321) " "Verilog HDL assignment warning at explode.txt(5321): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5322) " "Verilog HDL assignment warning at explode.txt(5322): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5323) " "Verilog HDL assignment warning at explode.txt(5323): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5324) " "Verilog HDL assignment warning at explode.txt(5324): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5325) " "Verilog HDL assignment warning at explode.txt(5325): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5336) " "Verilog HDL assignment warning at explode.txt(5336): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5355) " "Verilog HDL assignment warning at explode.txt(5355): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5356) " "Verilog HDL assignment warning at explode.txt(5356): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5357) " "Verilog HDL assignment warning at explode.txt(5357): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5363) " "Verilog HDL assignment warning at explode.txt(5363): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5364) " "Verilog HDL assignment warning at explode.txt(5364): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5365) " "Verilog HDL assignment warning at explode.txt(5365): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5366) " "Verilog HDL assignment warning at explode.txt(5366): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5367) " "Verilog HDL assignment warning at explode.txt(5367): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5394) " "Verilog HDL assignment warning at explode.txt(5394): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5395) " "Verilog HDL assignment warning at explode.txt(5395): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5396) " "Verilog HDL assignment warning at explode.txt(5396): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5397) " "Verilog HDL assignment warning at explode.txt(5397): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5398) " "Verilog HDL assignment warning at explode.txt(5398): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5399) " "Verilog HDL assignment warning at explode.txt(5399): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5400) " "Verilog HDL assignment warning at explode.txt(5400): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5401) " "Verilog HDL assignment warning at explode.txt(5401): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5402) " "Verilog HDL assignment warning at explode.txt(5402): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5403) " "Verilog HDL assignment warning at explode.txt(5403): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5404) " "Verilog HDL assignment warning at explode.txt(5404): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5405) " "Verilog HDL assignment warning at explode.txt(5405): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5406) " "Verilog HDL assignment warning at explode.txt(5406): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5407) " "Verilog HDL assignment warning at explode.txt(5407): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5416) " "Verilog HDL assignment warning at explode.txt(5416): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5417) " "Verilog HDL assignment warning at explode.txt(5417): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5437) " "Verilog HDL assignment warning at explode.txt(5437): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5438) " "Verilog HDL assignment warning at explode.txt(5438): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5439) " "Verilog HDL assignment warning at explode.txt(5439): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958003 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5440) " "Verilog HDL assignment warning at explode.txt(5440): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5441) " "Verilog HDL assignment warning at explode.txt(5441): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5442) " "Verilog HDL assignment warning at explode.txt(5442): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5443) " "Verilog HDL assignment warning at explode.txt(5443): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5444) " "Verilog HDL assignment warning at explode.txt(5444): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5445) " "Verilog HDL assignment warning at explode.txt(5445): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5446) " "Verilog HDL assignment warning at explode.txt(5446): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5447) " "Verilog HDL assignment warning at explode.txt(5447): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5477) " "Verilog HDL assignment warning at explode.txt(5477): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5478) " "Verilog HDL assignment warning at explode.txt(5478): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5479) " "Verilog HDL assignment warning at explode.txt(5479): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5480) " "Verilog HDL assignment warning at explode.txt(5480): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5481) " "Verilog HDL assignment warning at explode.txt(5481): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5482) " "Verilog HDL assignment warning at explode.txt(5482): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5483) " "Verilog HDL assignment warning at explode.txt(5483): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5484) " "Verilog HDL assignment warning at explode.txt(5484): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5485) " "Verilog HDL assignment warning at explode.txt(5485): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5486) " "Verilog HDL assignment warning at explode.txt(5486): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5487) " "Verilog HDL assignment warning at explode.txt(5487): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5488) " "Verilog HDL assignment warning at explode.txt(5488): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5489) " "Verilog HDL assignment warning at explode.txt(5489): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5496) " "Verilog HDL assignment warning at explode.txt(5496): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5497) " "Verilog HDL assignment warning at explode.txt(5497): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5498) " "Verilog HDL assignment warning at explode.txt(5498): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5519) " "Verilog HDL assignment warning at explode.txt(5519): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5520) " "Verilog HDL assignment warning at explode.txt(5520): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5521) " "Verilog HDL assignment warning at explode.txt(5521): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5522) " "Verilog HDL assignment warning at explode.txt(5522): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5523) " "Verilog HDL assignment warning at explode.txt(5523): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5524) " "Verilog HDL assignment warning at explode.txt(5524): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5525) " "Verilog HDL assignment warning at explode.txt(5525): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5526) " "Verilog HDL assignment warning at explode.txt(5526): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5527) " "Verilog HDL assignment warning at explode.txt(5527): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5528) " "Verilog HDL assignment warning at explode.txt(5528): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5560) " "Verilog HDL assignment warning at explode.txt(5560): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5561) " "Verilog HDL assignment warning at explode.txt(5561): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5562) " "Verilog HDL assignment warning at explode.txt(5562): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958004 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5563) " "Verilog HDL assignment warning at explode.txt(5563): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5564) " "Verilog HDL assignment warning at explode.txt(5564): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5565) " "Verilog HDL assignment warning at explode.txt(5565): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5566) " "Verilog HDL assignment warning at explode.txt(5566): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5567) " "Verilog HDL assignment warning at explode.txt(5567): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5568) " "Verilog HDL assignment warning at explode.txt(5568): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5569) " "Verilog HDL assignment warning at explode.txt(5569): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5570) " "Verilog HDL assignment warning at explode.txt(5570): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5571) " "Verilog HDL assignment warning at explode.txt(5571): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5572) " "Verilog HDL assignment warning at explode.txt(5572): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5573) " "Verilog HDL assignment warning at explode.txt(5573): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5574) " "Verilog HDL assignment warning at explode.txt(5574): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5575) " "Verilog HDL assignment warning at explode.txt(5575): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5576) " "Verilog HDL assignment warning at explode.txt(5576): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5577) " "Verilog HDL assignment warning at explode.txt(5577): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5578) " "Verilog HDL assignment warning at explode.txt(5578): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5579) " "Verilog HDL assignment warning at explode.txt(5579): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5602) " "Verilog HDL assignment warning at explode.txt(5602): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5603) " "Verilog HDL assignment warning at explode.txt(5603): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5604) " "Verilog HDL assignment warning at explode.txt(5604): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5605) " "Verilog HDL assignment warning at explode.txt(5605): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5606) " "Verilog HDL assignment warning at explode.txt(5606): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5607) " "Verilog HDL assignment warning at explode.txt(5607): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5608) " "Verilog HDL assignment warning at explode.txt(5608): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5609) " "Verilog HDL assignment warning at explode.txt(5609): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5643) " "Verilog HDL assignment warning at explode.txt(5643): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5644) " "Verilog HDL assignment warning at explode.txt(5644): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5645) " "Verilog HDL assignment warning at explode.txt(5645): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5646) " "Verilog HDL assignment warning at explode.txt(5646): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5647) " "Verilog HDL assignment warning at explode.txt(5647): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5648) " "Verilog HDL assignment warning at explode.txt(5648): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5649) " "Verilog HDL assignment warning at explode.txt(5649): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5650) " "Verilog HDL assignment warning at explode.txt(5650): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5651) " "Verilog HDL assignment warning at explode.txt(5651): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5652) " "Verilog HDL assignment warning at explode.txt(5652): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5653) " "Verilog HDL assignment warning at explode.txt(5653): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5654) " "Verilog HDL assignment warning at explode.txt(5654): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5655) " "Verilog HDL assignment warning at explode.txt(5655): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5656) " "Verilog HDL assignment warning at explode.txt(5656): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5657) " "Verilog HDL assignment warning at explode.txt(5657): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5658) " "Verilog HDL assignment warning at explode.txt(5658): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5659) " "Verilog HDL assignment warning at explode.txt(5659): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5727) " "Verilog HDL assignment warning at explode.txt(5727): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5728) " "Verilog HDL assignment warning at explode.txt(5728): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5729) " "Verilog HDL assignment warning at explode.txt(5729): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5730) " "Verilog HDL assignment warning at explode.txt(5730): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5731) " "Verilog HDL assignment warning at explode.txt(5731): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5732) " "Verilog HDL assignment warning at explode.txt(5732): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5733) " "Verilog HDL assignment warning at explode.txt(5733): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5734) " "Verilog HDL assignment warning at explode.txt(5734): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5735) " "Verilog HDL assignment warning at explode.txt(5735): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5736) " "Verilog HDL assignment warning at explode.txt(5736): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5737) " "Verilog HDL assignment warning at explode.txt(5737): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5738) " "Verilog HDL assignment warning at explode.txt(5738): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5739) " "Verilog HDL assignment warning at explode.txt(5739): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5740) " "Verilog HDL assignment warning at explode.txt(5740): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5815) " "Verilog HDL assignment warning at explode.txt(5815): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5816) " "Verilog HDL assignment warning at explode.txt(5816): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5817) " "Verilog HDL assignment warning at explode.txt(5817): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5818) " "Verilog HDL assignment warning at explode.txt(5818): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 explode.txt(5819) " "Verilog HDL assignment warning at explode.txt(5819): truncated value with size 8 to match size of target (4)" {  } { { "sprite_bytes/explode.txt" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/sprite_bytes/explode.txt" 5819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val explode.sv(30) " "Verilog HDL Always Construct warning at explode.sv(30): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val explode.sv(32) " "Verilog HDL Always Construct warning at explode.sv(32): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY explode.sv(32) " "Verilog HDL Always Construct warning at explode.sv(32): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY explode.sv(34) " "Verilog HDL Always Construct warning at explode.sv(34): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val explode.sv(34) " "Verilog HDL Always Construct warning at explode.sv(34): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY explode.sv(36) " "Verilog HDL Always Construct warning at explode.sv(36): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val explode.sv(36) " "Verilog HDL Always Construct warning at explode.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val explode.sv(37) " "Verilog HDL Always Construct warning at explode.sv(37): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958006 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explode.data_a 0 explode.sv(10) " "Net \"explode.data_a\" at explode.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958007 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explode.waddr_a 0 explode.sv(10) " "Net \"explode.waddr_a\" at explode.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958007 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explode.we_a 0 explode.sv(10) " "Net \"explode.we_a\" at explode.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958007 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|explodeROM:explode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cannonballROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball " "Elaborating entity \"cannonballROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "canon_ball" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157958021 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "81 0 100 cannonball.sv(24) " "Verilog HDL warning at cannonball.sv(24): number of words (81) in memory file does not match the number of elements in the address range \[0:100\]" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958023 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "500 0 500 cannonball.sv(25) " "Verilog HDL warning at cannonball.sv(25): number of words (500) in memory file does not match the number of elements in the address range \[0:500\]" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958025 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(33) " "Verilog HDL Always Construct warning at cannonball.sv(33): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958027 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(36) " "Verilog HDL Always Construct warning at cannonball.sv(36): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cannonball.sv(36) " "Verilog HDL Always Construct warning at cannonball.sv(36): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cannonball.sv(38) " "Verilog HDL Always Construct warning at cannonball.sv(38): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(38) " "Verilog HDL Always Construct warning at cannonball.sv(38): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cannonball.sv(40) " "Verilog HDL Always Construct warning at cannonball.sv(40): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(40) " "Verilog HDL Always Construct warning at cannonball.sv(40): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(41) " "Verilog HDL Always Construct warning at cannonball.sv(41): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(60) " "Verilog HDL Always Construct warning at cannonball.sv(60): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958028 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cannonball.sv(60) " "Verilog HDL Always Construct warning at cannonball.sv(60): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958029 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cannonball.sv(62) " "Verilog HDL Always Construct warning at cannonball.sv(62): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958029 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(62) " "Verilog HDL Always Construct warning at cannonball.sv(62): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958029 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cannonball.sv(64) " "Verilog HDL Always Construct warning at cannonball.sv(64): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958029 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(64) " "Verilog HDL Always Construct warning at cannonball.sv(64): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958029 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cannonball.sv(65) " "Verilog HDL Always Construct warning at cannonball.sv(65): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958029 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cannonball.data_a 0 cannonball.sv(10) " "Net \"cannonball.data_a\" at cannonball.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958031 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cannonball.waddr_a 0 cannonball.sv(10) " "Net \"cannonball.waddr_a\" at cannonball.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958031 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "enter.data_a 0 cannonball.sv(11) " "Net \"enter.data_a\" at cannonball.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958031 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "enter.waddr_a 0 cannonball.sv(11) " "Net \"enter.waddr_a\" at cannonball.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958031 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cannonball.we_a 0 cannonball.sv(10) " "Net \"cannonball.we_a\" at cannonball.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958031 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "enter.we_a 0 cannonball.sv(11) " "Net \"enter.we_a\" at cannonball.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958031 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cannonballROM:canon_ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeoROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo " "Elaborating entity \"repeoROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "red_peo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157958072 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Repeo.sv(31) " "Verilog HDL warning at Repeo.sv(31): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Repeo.sv(32) " "Verilog HDL warning at Repeo.sv(32): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958083 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(34) " "Verilog HDL warning at Repeo.sv(34): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958086 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(35) " "Verilog HDL warning at Repeo.sv(35): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958090 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(36) " "Verilog HDL warning at Repeo.sv(36): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958093 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(37) " "Verilog HDL warning at Repeo.sv(37): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958097 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Repeo.sv(39) " "Verilog HDL warning at Repeo.sv(39): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Repeo.sv(40) " "Verilog HDL warning at Repeo.sv(40): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958103 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(41) " "Verilog HDL warning at Repeo.sv(41): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958106 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(42) " "Verilog HDL warning at Repeo.sv(42): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958110 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(43) " "Verilog HDL warning at Repeo.sv(43): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958113 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Repeo.sv(44) " "Verilog HDL warning at Repeo.sv(44): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958116 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(51) " "Verilog HDL Always Construct warning at Repeo.sv(51): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(62) " "Verilog HDL Always Construct warning at Repeo.sv(62): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(62) " "Verilog HDL Always Construct warning at Repeo.sv(62): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(64) " "Verilog HDL Always Construct warning at Repeo.sv(64): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(64) " "Verilog HDL Always Construct warning at Repeo.sv(64): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(66) " "Verilog HDL Always Construct warning at Repeo.sv(66): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(66) " "Verilog HDL Always Construct warning at Repeo.sv(66): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(67) " "Verilog HDL Always Construct warning at Repeo.sv(67): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(84) " "Verilog HDL Always Construct warning at Repeo.sv(84): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(84) " "Verilog HDL Always Construct warning at Repeo.sv(84): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(86) " "Verilog HDL Always Construct warning at Repeo.sv(86): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(86) " "Verilog HDL Always Construct warning at Repeo.sv(86): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958137 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(88) " "Verilog HDL Always Construct warning at Repeo.sv(88): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(88) " "Verilog HDL Always Construct warning at Repeo.sv(88): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(89) " "Verilog HDL Always Construct warning at Repeo.sv(89): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(106) " "Verilog HDL Always Construct warning at Repeo.sv(106): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(106) " "Verilog HDL Always Construct warning at Repeo.sv(106): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(108) " "Verilog HDL Always Construct warning at Repeo.sv(108): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(108) " "Verilog HDL Always Construct warning at Repeo.sv(108): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(110) " "Verilog HDL Always Construct warning at Repeo.sv(110): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(110) " "Verilog HDL Always Construct warning at Repeo.sv(110): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(111) " "Verilog HDL Always Construct warning at Repeo.sv(111): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(128) " "Verilog HDL Always Construct warning at Repeo.sv(128): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(128) " "Verilog HDL Always Construct warning at Repeo.sv(128): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(130) " "Verilog HDL Always Construct warning at Repeo.sv(130): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(130) " "Verilog HDL Always Construct warning at Repeo.sv(130): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(132) " "Verilog HDL Always Construct warning at Repeo.sv(132): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(132) " "Verilog HDL Always Construct warning at Repeo.sv(132): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(133) " "Verilog HDL Always Construct warning at Repeo.sv(133): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(150) " "Verilog HDL Always Construct warning at Repeo.sv(150): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958139 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(150) " "Verilog HDL Always Construct warning at Repeo.sv(150): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(152) " "Verilog HDL Always Construct warning at Repeo.sv(152): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(152) " "Verilog HDL Always Construct warning at Repeo.sv(152): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(154) " "Verilog HDL Always Construct warning at Repeo.sv(154): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(154) " "Verilog HDL Always Construct warning at Repeo.sv(154): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(155) " "Verilog HDL Always Construct warning at Repeo.sv(155): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(172) " "Verilog HDL Always Construct warning at Repeo.sv(172): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(172) " "Verilog HDL Always Construct warning at Repeo.sv(172): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(174) " "Verilog HDL Always Construct warning at Repeo.sv(174): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(174) " "Verilog HDL Always Construct warning at Repeo.sv(174): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958140 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Repeo.sv(176) " "Verilog HDL Always Construct warning at Repeo.sv(176): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958141 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(176) " "Verilog HDL Always Construct warning at Repeo.sv(176): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958141 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Repeo.sv(177) " "Verilog HDL Always Construct warning at Repeo.sv(177): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958141 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rlpeo.data_a 0 Repeo.sv(9) " "Net \"Rlpeo.data_a\" at Repeo.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rlpeo.waddr_a 0 Repeo.sv(9) " "Net \"Rlpeo.waddr_a\" at Repeo.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rrpeo.data_a 0 Repeo.sv(10) " "Net \"Rrpeo.data_a\" at Repeo.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rrpeo.waddr_a 0 Repeo.sv(10) " "Net \"Rrpeo.waddr_a\" at Repeo.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dLeftR.data_a 0 Repeo.sv(12) " "Net \"dLeftR.data_a\" at Repeo.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dLeftR.waddr_a 0 Repeo.sv(12) " "Net \"dLeftR.waddr_a\" at Repeo.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRightR.data_a 0 Repeo.sv(13) " "Net \"dRightR.data_a\" at Repeo.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRightR.waddr_a 0 Repeo.sv(13) " "Net \"dRightR.waddr_a\" at Repeo.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uLeftR.data_a 0 Repeo.sv(14) " "Net \"uLeftR.data_a\" at Repeo.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uLeftR.waddr_a 0 Repeo.sv(14) " "Net \"uLeftR.waddr_a\" at Repeo.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uRightR.data_a 0 Repeo.sv(15) " "Net \"uRightR.data_a\" at Repeo.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uRightR.waddr_a 0 Repeo.sv(15) " "Net \"uRightR.waddr_a\" at Repeo.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_co.waddr_a 0 Repeo.sv(17) " "Net \"Left_co.waddr_a\" at Repeo.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_co.waddr_a 0 Repeo.sv(18) " "Net \"Right_co.waddr_a\" at Repeo.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958157 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downLeft_co.waddr_a 0 Repeo.sv(20) " "Net \"downLeft_co.waddr_a\" at Repeo.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downRight_co.waddr_a 0 Repeo.sv(21) " "Net \"downRight_co.waddr_a\" at Repeo.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upLeft_co.waddr_a 0 Repeo.sv(22) " "Net \"upLeft_co.waddr_a\" at Repeo.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upRight_co.waddr_a 0 Repeo.sv(23) " "Net \"upRight_co.waddr_a\" at Repeo.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rlpeo.we_a 0 Repeo.sv(9) " "Net \"Rlpeo.we_a\" at Repeo.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rrpeo.we_a 0 Repeo.sv(10) " "Net \"Rrpeo.we_a\" at Repeo.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dLeftR.we_a 0 Repeo.sv(12) " "Net \"dLeftR.we_a\" at Repeo.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRightR.we_a 0 Repeo.sv(13) " "Net \"dRightR.we_a\" at Repeo.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uLeftR.we_a 0 Repeo.sv(14) " "Net \"uLeftR.we_a\" at Repeo.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uRightR.we_a 0 Repeo.sv(15) " "Net \"uRightR.we_a\" at Repeo.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_co.data_a 0 Repeo.sv(17) " "Net \"Left_co.data_a\" at Repeo.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_co.we_a 0 Repeo.sv(17) " "Net \"Left_co.we_a\" at Repeo.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_co.data_a 0 Repeo.sv(18) " "Net \"Right_co.data_a\" at Repeo.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_co.we_a 0 Repeo.sv(18) " "Net \"Right_co.we_a\" at Repeo.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downLeft_co.data_a 0 Repeo.sv(20) " "Net \"downLeft_co.data_a\" at Repeo.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downLeft_co.we_a 0 Repeo.sv(20) " "Net \"downLeft_co.we_a\" at Repeo.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downRight_co.data_a 0 Repeo.sv(21) " "Net \"downRight_co.data_a\" at Repeo.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downRight_co.we_a 0 Repeo.sv(21) " "Net \"downRight_co.we_a\" at Repeo.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upLeft_co.data_a 0 Repeo.sv(22) " "Net \"upLeft_co.data_a\" at Repeo.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958158 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upLeft_co.we_a 0 Repeo.sv(22) " "Net \"upLeft_co.we_a\" at Repeo.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958159 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upRight_co.data_a 0 Repeo.sv(23) " "Net \"upRight_co.data_a\" at Repeo.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958159 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upRight_co.we_a 0 Repeo.sv(23) " "Net \"upRight_co.we_a\" at Repeo.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Repeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958159 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|repeoROM:red_peo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blpeoROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo " "Elaborating entity \"blpeoROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "blue_peo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157958389 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Blpeo.sv(32) " "Verilog HDL warning at Blpeo.sv(32): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958396 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Blpeo.sv(33) " "Verilog HDL warning at Blpeo.sv(33): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958397 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(35) " "Verilog HDL warning at Blpeo.sv(35): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958400 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(36) " "Verilog HDL warning at Blpeo.sv(36): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958402 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(37) " "Verilog HDL warning at Blpeo.sv(37): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958404 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(38) " "Verilog HDL warning at Blpeo.sv(38): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958406 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Blpeo.sv(42) " "Verilog HDL warning at Blpeo.sv(42): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958408 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "441 0 450 Blpeo.sv(43) " "Verilog HDL warning at Blpeo.sv(43): number of words (441) in memory file does not match the number of elements in the address range \[0:450\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958411 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(44) " "Verilog HDL warning at Blpeo.sv(44): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958413 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(45) " "Verilog HDL warning at Blpeo.sv(45): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958415 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(46) " "Verilog HDL warning at Blpeo.sv(46): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958417 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1089 0 1100 Blpeo.sv(47) " "Verilog HDL warning at Blpeo.sv(47): number of words (1089) in memory file does not match the number of elements in the address range \[0:1100\]" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958419 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(54) " "Verilog HDL Always Construct warning at Blpeo.sv(54): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(65) " "Verilog HDL Always Construct warning at Blpeo.sv(65): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(65) " "Verilog HDL Always Construct warning at Blpeo.sv(65): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(67) " "Verilog HDL Always Construct warning at Blpeo.sv(67): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(67) " "Verilog HDL Always Construct warning at Blpeo.sv(67): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(69) " "Verilog HDL Always Construct warning at Blpeo.sv(69): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(69) " "Verilog HDL Always Construct warning at Blpeo.sv(69): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(70) " "Verilog HDL Always Construct warning at Blpeo.sv(70): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958439 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(87) " "Verilog HDL Always Construct warning at Blpeo.sv(87): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(87) " "Verilog HDL Always Construct warning at Blpeo.sv(87): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(89) " "Verilog HDL Always Construct warning at Blpeo.sv(89): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(89) " "Verilog HDL Always Construct warning at Blpeo.sv(89): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(91) " "Verilog HDL Always Construct warning at Blpeo.sv(91): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(91) " "Verilog HDL Always Construct warning at Blpeo.sv(91): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(92) " "Verilog HDL Always Construct warning at Blpeo.sv(92): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(109) " "Verilog HDL Always Construct warning at Blpeo.sv(109): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(109) " "Verilog HDL Always Construct warning at Blpeo.sv(109): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958440 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(111) " "Verilog HDL Always Construct warning at Blpeo.sv(111): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(111) " "Verilog HDL Always Construct warning at Blpeo.sv(111): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(113) " "Verilog HDL Always Construct warning at Blpeo.sv(113): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(113) " "Verilog HDL Always Construct warning at Blpeo.sv(113): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(114) " "Verilog HDL Always Construct warning at Blpeo.sv(114): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(131) " "Verilog HDL Always Construct warning at Blpeo.sv(131): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(131) " "Verilog HDL Always Construct warning at Blpeo.sv(131): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(133) " "Verilog HDL Always Construct warning at Blpeo.sv(133): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(133) " "Verilog HDL Always Construct warning at Blpeo.sv(133): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(135) " "Verilog HDL Always Construct warning at Blpeo.sv(135): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(135) " "Verilog HDL Always Construct warning at Blpeo.sv(135): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(136) " "Verilog HDL Always Construct warning at Blpeo.sv(136): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(153) " "Verilog HDL Always Construct warning at Blpeo.sv(153): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(153) " "Verilog HDL Always Construct warning at Blpeo.sv(153): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(155) " "Verilog HDL Always Construct warning at Blpeo.sv(155): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(155) " "Verilog HDL Always Construct warning at Blpeo.sv(155): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(157) " "Verilog HDL Always Construct warning at Blpeo.sv(157): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(157) " "Verilog HDL Always Construct warning at Blpeo.sv(157): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(158) " "Verilog HDL Always Construct warning at Blpeo.sv(158): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(175) " "Verilog HDL Always Construct warning at Blpeo.sv(175): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(175) " "Verilog HDL Always Construct warning at Blpeo.sv(175): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(177) " "Verilog HDL Always Construct warning at Blpeo.sv(177): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(177) " "Verilog HDL Always Construct warning at Blpeo.sv(177): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY Blpeo.sv(179) " "Verilog HDL Always Construct warning at Blpeo.sv(179): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(179) " "Verilog HDL Always Construct warning at Blpeo.sv(179): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958443 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val Blpeo.sv(180) " "Verilog HDL Always Construct warning at Blpeo.sv(180): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958444 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blpeo.data_a 0 Blpeo.sv(9) " "Net \"Blpeo.data_a\" at Blpeo.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958460 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blpeo.waddr_a 0 Blpeo.sv(9) " "Net \"Blpeo.waddr_a\" at Blpeo.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958460 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Brpeo.data_a 0 Blpeo.sv(10) " "Net \"Brpeo.data_a\" at Blpeo.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Brpeo.waddr_a 0 Blpeo.sv(10) " "Net \"Brpeo.waddr_a\" at Blpeo.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dLeftB.data_a 0 Blpeo.sv(12) " "Net \"dLeftB.data_a\" at Blpeo.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dLeftB.waddr_a 0 Blpeo.sv(12) " "Net \"dLeftB.waddr_a\" at Blpeo.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRightB.data_a 0 Blpeo.sv(13) " "Net \"dRightB.data_a\" at Blpeo.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRightB.waddr_a 0 Blpeo.sv(13) " "Net \"dRightB.waddr_a\" at Blpeo.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uLeftB.data_a 0 Blpeo.sv(14) " "Net \"uLeftB.data_a\" at Blpeo.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uLeftB.waddr_a 0 Blpeo.sv(14) " "Net \"uLeftB.waddr_a\" at Blpeo.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uRightB.data_a 0 Blpeo.sv(15) " "Net \"uRightB.data_a\" at Blpeo.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uRightB.waddr_a 0 Blpeo.sv(15) " "Net \"uRightB.waddr_a\" at Blpeo.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_co.waddr_a 0 Blpeo.sv(18) " "Net \"Left_co.waddr_a\" at Blpeo.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_co.waddr_a 0 Blpeo.sv(19) " "Net \"Right_co.waddr_a\" at Blpeo.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downLeft_co.waddr_a 0 Blpeo.sv(21) " "Net \"downLeft_co.waddr_a\" at Blpeo.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downRight_co.waddr_a 0 Blpeo.sv(22) " "Net \"downRight_co.waddr_a\" at Blpeo.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upLeft_co.waddr_a 0 Blpeo.sv(23) " "Net \"upLeft_co.waddr_a\" at Blpeo.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upRight_co.waddr_a 0 Blpeo.sv(24) " "Net \"upRight_co.waddr_a\" at Blpeo.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958461 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blpeo.we_a 0 Blpeo.sv(9) " "Net \"Blpeo.we_a\" at Blpeo.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Brpeo.we_a 0 Blpeo.sv(10) " "Net \"Brpeo.we_a\" at Blpeo.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dLeftB.we_a 0 Blpeo.sv(12) " "Net \"dLeftB.we_a\" at Blpeo.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRightB.we_a 0 Blpeo.sv(13) " "Net \"dRightB.we_a\" at Blpeo.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uLeftB.we_a 0 Blpeo.sv(14) " "Net \"uLeftB.we_a\" at Blpeo.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uRightB.we_a 0 Blpeo.sv(15) " "Net \"uRightB.we_a\" at Blpeo.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_co.data_a 0 Blpeo.sv(18) " "Net \"Left_co.data_a\" at Blpeo.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_co.we_a 0 Blpeo.sv(18) " "Net \"Left_co.we_a\" at Blpeo.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_co.data_a 0 Blpeo.sv(19) " "Net \"Right_co.data_a\" at Blpeo.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_co.we_a 0 Blpeo.sv(19) " "Net \"Right_co.we_a\" at Blpeo.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downLeft_co.data_a 0 Blpeo.sv(21) " "Net \"downLeft_co.data_a\" at Blpeo.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downLeft_co.we_a 0 Blpeo.sv(21) " "Net \"downLeft_co.we_a\" at Blpeo.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downRight_co.data_a 0 Blpeo.sv(22) " "Net \"downRight_co.data_a\" at Blpeo.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "downRight_co.we_a 0 Blpeo.sv(22) " "Net \"downRight_co.we_a\" at Blpeo.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upLeft_co.data_a 0 Blpeo.sv(23) " "Net \"upLeft_co.data_a\" at Blpeo.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upLeft_co.we_a 0 Blpeo.sv(23) " "Net \"upLeft_co.we_a\" at Blpeo.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upRight_co.data_a 0 Blpeo.sv(24) " "Net \"upRight_co.data_a\" at Blpeo.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upRight_co.we_a 0 Blpeo.sv(24) " "Net \"upRight_co.we_a\" at Blpeo.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958462 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blpeoROM:blue_peo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cracterROM lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name " "Elaborating entity \"cracterROM\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "instance_loop\[50\].instance_name" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157958721 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3969 0 4000 cracterROM.sv(23) " "Verilog HDL warning at cracterROM.sv(23): number of words (3969) in memory file does not match the number of elements in the address range \[0:4000\]" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958731 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3969 0 4000 cracterROM.sv(25) " "Verilog HDL warning at cracterROM.sv(25): number of words (3969) in memory file does not match the number of elements in the address range \[0:4000\]" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685157958737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cracterROM.sv(31) " "Verilog HDL Always Construct warning at cracterROM.sv(31): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cracterROM.sv(33) " "Verilog HDL Always Construct warning at cracterROM.sv(33): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cracterROM.sv(33) " "Verilog HDL Always Construct warning at cracterROM.sv(33): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cracterROM.sv(35) " "Verilog HDL Always Construct warning at cracterROM.sv(35): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cracterROM.sv(35) " "Verilog HDL Always Construct warning at cracterROM.sv(35): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DrawY cracterROM.sv(37) " "Verilog HDL Always Construct warning at cracterROM.sv(37): variable \"DrawY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cracterROM.sv(37) " "Verilog HDL Always Construct warning at cracterROM.sv(37): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "table_val cracterROM.sv(38) " "Verilog HDL Always Construct warning at cracterROM.sv(38): variable \"table_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685157958770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cracter.data_a 0 cracterROM.sv(10) " "Net \"cracter.data_a\" at cracterROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958776 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cracter.waddr_a 0 cracterROM.sv(10) " "Net \"cracter.waddr_a\" at cracterROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958776 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cracter_co.waddr_a 0 cracterROM.sv(12) " "Net \"cracter_co.waddr_a\" at cracterROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958776 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cracter.we_a 0 cracterROM.sv(10) " "Net \"cracter.we_a\" at cracterROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958776 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cracter_co.data_a 0 cracterROM.sv(12) " "Net \"cracter_co.data_a\" at cracterROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958776 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cracter_co.we_a 0 cracterROM.sv(12) " "Net \"cracter_co.we_a\" at cracterROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685157958776 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cracterROM:instance_loop[50].instance_name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab9_soc_jtag_uart_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "jtag_uart_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_w lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157959716 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157959716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157959810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157959810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157959873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157959873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157959932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157959932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157959955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157960021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157960021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157960051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157960134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157960134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157960160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157960231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157960231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157960255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_r lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157960377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "lab9_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157960886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157960911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157960911 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157960911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_keycode lab9_soc:u0\|lab9_soc_keycode:keycode " "Elaborating entity \"lab9_soc_keycode\" for hierarchy \"lab9_soc:u0\|lab9_soc_keycode:keycode\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "keycode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab9_soc_nios2_gen2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "nios2_gen2_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_test_bench lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157961782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962069 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157962069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157962197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157962197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157962589 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157962589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157962965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963043 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157963043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157963173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157963173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963553 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157963553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_ocm lab9_soc:u0\|lab9_soc_ocm:ocm " "Elaborating entity \"lab9_soc_ocm\" for hierarchy \"lab9_soc:u0\|lab9_soc_ocm:ocm\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "ocm" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_ocm.v" "the_altsyncram" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_ocm.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_ocm.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_ocm.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab9_soc_ocm.hex " "Parameter \"init_file\" = \"lab9_soc_ocm.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685157963729 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_ocm.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_ocm.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685157963729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdf1 " "Found entity 1: altsyncram_qdf1" {  } { { "db/altsyncram_qdf1.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/altsyncram_qdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157963855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157963855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdf1 lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram\|altsyncram_qdf1:auto_generated " "Elaborating entity \"altsyncram_qdf1\" for hierarchy \"lab9_soc:u0\|lab9_soc_ocm:ocm\|altsyncram:the_altsyncram\|altsyncram_qdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157963869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_address lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab9_soc_otg_hpi_address\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_address" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_cs lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab9_soc_otg_hpi_cs\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_cs" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_data lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab9_soc_otg_hpi_data\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_data" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram lab9_soc:u0\|lab9_soc_sdram:sdram " "Elaborating entity \"lab9_soc_sdram\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_input_efifo_module lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module " "Elaborating entity \"lab9_soc_sdram_input_efifo_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "the_lab9_soc_sdram_input_efifo_module" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab9_soc_sdram_pll\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram_pll" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_stdsync_sv6 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab9_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_dffpipe_l2c lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab9_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_altpll_lqa2 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab9_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "sd1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sysid_qsys_0 lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab9_soc_sysid_qsys_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sysid_qsys_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "mm_interconnect_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157964781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocm_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "ocm_s1_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_cs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_cs_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "otg_hpi_cs_s1_translator" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157965865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab9_soc_mm_interconnect_0_router\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157966787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_irq_mapper lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab9_soc_irq_mapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "irq_mapper" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_001" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_002" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/lab9_soc.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157967986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab9.sv" "hex_inst_0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685157968017 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685157969912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.27.11:26:13 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2023.05.27.11:26:13 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157973246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157976671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157976769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157983443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157983515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157983587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157983673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157983676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157983678 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685157984368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157984639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157984639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157984731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157984731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157984763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157984763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157984845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157984845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157984933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157984933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157984933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685157985028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685157985028 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "164 " "Found 164 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[78\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[78\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[78\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[78\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[77\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[77\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[77\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[77\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[76\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[76\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[76\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[76\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[75\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[75\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[75\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[75\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[74\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[74\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[74\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[74\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[73\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[73\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[73\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[73\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[72\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[72\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[72\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[72\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[71\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[71\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[71\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[71\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[70\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[70\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[70\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[70\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[69\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[69\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[69\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[69\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[68\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[68\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[68\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[68\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[67\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[67\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[67\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[67\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[66\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[66\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[66\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[66\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[65\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[65\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[65\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[65\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[64\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[64\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[64\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[64\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[63\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[63\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[63\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[63\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[62\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[62\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[62\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[62\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[61\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[61\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[61\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[61\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[60\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[60\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[60\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[60\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[59\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[59\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[59\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[59\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[58\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[58\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[58\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[58\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[57\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[57\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[57\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[57\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[56\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[56\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[56\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[56\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[55\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[55\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[55\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[55\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[54\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[54\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[54\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[54\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[53\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[53\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[53\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[53\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[52\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[52\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[52\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[52\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[51\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[51\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[51\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[51\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\|cracter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\|cracter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\|cracter_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\|cracter_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cracterROM.sv" "cracter_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Blpeo " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Blpeo\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "Blpeo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Left_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Left_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/Blpeo.sv" "Left_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Brpeo " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Brpeo\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "Brpeo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Right_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Right_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/Blpeo.sv" "Right_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|uLeftB " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|uLeftB\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "uLeftB" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|upLeft_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|upLeft_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "upLeft_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|uRightB " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|uRightB\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "uRightB" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|upRight_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|upRight_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "upRight_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|dLeftB " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|dLeftB\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "dLeftB" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|downLeft_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|downLeft_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "downLeft_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|dRightB " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|dRightB\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "dRightB" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|downRight_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|downRight_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Blpeo.sv" "downRight_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Rlpeo " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Rlpeo\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "Rlpeo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Left_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Left_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/Repeo.sv" "Left_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Rrpeo " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Rrpeo\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "Rrpeo" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Right_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Right_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/Repeo.sv" "Right_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|uLeftR " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|uLeftR\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "uLeftR" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|upLeft_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|upLeft_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "upLeft_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|uRightR " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|uRightR\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "uRightR" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|upRight_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|upRight_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "upRight_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|dLeftR " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|dLeftR\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "dLeftR" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|downLeft_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|downLeft_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "downLeft_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|dRightR " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|dRightR\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "dRightR" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|downRight_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|downRight_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/Repeo.sv" "downRight_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|enter " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|enter\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cannonball.sv" "enter" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|cannonball " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|cannonball\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/cannonball.sv" "cannonball" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|explode " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|explode\" is uninferred due to asynchronous read logic" {  } { { "ROMs/explode.sv" "explode" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[45\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[45\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[45\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[45\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[45\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[45\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[44\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[44\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[44\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[44\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[44\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[44\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[43\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[43\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[43\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[43\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[43\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[43\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[42\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[42\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[42\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[42\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[42\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[42\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[41\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[41\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[41\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[41\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[41\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[41\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[40\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[40\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[40\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[40\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[40\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[40\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[39\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[39\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[39\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[39\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[39\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[39\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[38\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[38\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[38\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[38\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[38\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[38\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[37\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[37\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[37\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[37\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[37\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[37\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\|un_Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\|un_Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "un_Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\|Funit_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\|Funit_co\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\|Funit " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bloodROM:blood_loop\[36\].blood\|Funit\" is uninferred due to asynchronous read logic" {  } { { "ROMs/blood.sv" "Funit" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/blood.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|rocketROM:Rocket\|rocket " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|rocketROM:Rocket\|rocket\" is uninferred due to asynchronous read logic" {  } { { "ROMs/rocket.sv" "rocket" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|rocketROM:Rocket\|rocket_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|rocketROM:Rocket\|rocket_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/rocket.sv" "rocket_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/rocket.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[25\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[25\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[25\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[25\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[24\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[24\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[24\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[24\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[23\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[23\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[23\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[23\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[22\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[22\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[22\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[22\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[21\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[21\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[21\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[21\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[20\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[20\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[20\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[20\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[19\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[19\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[19\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[19\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[18\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[18\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[18\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[18\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\|un_charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\|un_charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "un_charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\|charge " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\|charge\" is uninferred due to asynchronous read logic" {  } { { "ROMs/charging.sv" "charge" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[15\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[15\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[15\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[15\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[14\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[14\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[14\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[14\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[13\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[13\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[13\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[13\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[12\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[12\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[12\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[12\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[11\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[11\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[11\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[11\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[10\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[10\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[10\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[10\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[9\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[9\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[9\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[9\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[8\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[8\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[8\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[8\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[7\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[7\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[7\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[7\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[6\].strength_r\|un_strength " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[6\].strength_r\|un_strength\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "un_strength" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[6\].strength_r\|strength_array " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|strengthROM:strength_loop\[6\].strength_r\|strength_array\" is uninferred due to asynchronous read logic" {  } { { "ROMs/strength.sv" "strength_array" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/strength.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|cursor " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|cursor\" is uninferred due to asynchronous read logic" {  } { { "ROMs/cursor.sv" "cursor" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|cursor_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|cursor_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/cursor.sv" "cursor_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|arrowROM:arrow\|arrow " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|arrowROM:arrow\|arrow\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/arrow.sv" "arrow" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|arrowROM:arrow\|arrow_co " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|arrowROM:arrow\|arrow_co\" is uninferred due to inappropriate RAM size" {  } { { "ROMs/arrow.sv" "arrow_co" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/arrow.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685157993046 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685157993046 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 4001 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (4001) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993063 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993064 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 4001 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (4001) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993076 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993076 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993078 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993080 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993082 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993083 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993086 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993088 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993089 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993091 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993093 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993094 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993096 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993098 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993100 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993101 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993103 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993104 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993106 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993107 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993109 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993111 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993112 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993114 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993116 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993118 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993120 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993121 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993123 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993125 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993127 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993128 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993131 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993134 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993137 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993139 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993143 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993145 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993148 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993150 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993154 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993156 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993160 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993162 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993164 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993166 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993168 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993170 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993172 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993173 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993176 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993178 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993180 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993182 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993184 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993186 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993188 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993189 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993191 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cracterROM_86729b48.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993193 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_blpeoROM_5dfe3565.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993196 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993197 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_blpeoROM_5dfe3565.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993199 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993199 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_blpeoROM_5dfe3565.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993202 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993202 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_blpeoROM_5dfe3565.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993205 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993205 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993209 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993210 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993214 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993214 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993219 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993219 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993224 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993224 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993229 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993229 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993234 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993234 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993238 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993238 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_blpeoROM_5dfe3565.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_blpeoROM_5dfe3565.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993243 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_blpeoROM_5dfe3565.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_blpeoROM_5dfe3565.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993243 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_repeoROM_a1e3b936.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993246 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993246 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_repeoROM_a1e3b936.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993249 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram6_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993249 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_repeoROM_a1e3b936.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993252 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993252 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 451 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_repeoROM_a1e3b936.hdl.mif " "Memory depth (512) in the design file differs from memory depth (451) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993254 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram7_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993254 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993259 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram4_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993260 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993264 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram10_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993264 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993269 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram5_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993269 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993274 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram11_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993275 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993279 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993279 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993284 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram8_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993285 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993289 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram3_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993289 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_repeoROM_a1e3b936.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_repeoROM_a1e3b936.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993294 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_repeoROM_a1e3b936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram9_repeoROM_a1e3b936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993294 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6601 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_explodeROM_a0aa4b45.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6601) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_explodeROM_a0aa4b45.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993314 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_explodeROM_a0aa4b45.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_explodeROM_a0aa4b45.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993316 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 911 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (911) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993321 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993322 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 911 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (911) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993325 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993325 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 911 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (911) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993329 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993329 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993331 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993332 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993333 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993334 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993335 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993336 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993338 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993339 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993340 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993341 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993342 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993343 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993344 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993345 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993347 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993348 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993349 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993350 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993351 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993352 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993353 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993355 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993356 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993357 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993358 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram2_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993359 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_bloodROM_50d573c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993360 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 501 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_rocketROM_43748185.hdl.mif " "Memory depth (512) in the design file differs from memory depth (501) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_rocketROM_43748185.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993363 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_rocketROM_43748185.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_rocketROM_43748185.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993364 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 501 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_rocketROM_43748185.hdl.mif " "Memory depth (512) in the design file differs from memory depth (501) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_rocketROM_43748185.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993366 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_rocketROM_43748185.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_rocketROM_43748185.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993366 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 131 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cursorROM_24f9b80d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (131) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cursorROM_24f9b80d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993368 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cursorROM_24f9b80d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cursorROM_24f9b80d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993368 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 131 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cursorROM_24f9b80d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (131) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cursorROM_24f9b80d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993370 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cursorROM_24f9b80d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cursorROM_24f9b80d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993370 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 91 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_arrowROM_4bbd5ddc.hdl.mif " "Memory depth (128) in the design file differs from memory depth (91) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_arrowROM_4bbd5ddc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993371 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_arrowROM_4bbd5ddc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_arrowROM_4bbd5ddc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993371 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 91 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_arrowROM_4bbd5ddc.hdl.mif " "Memory depth (128) in the design file differs from memory depth (91) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_arrowROM_4bbd5ddc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685157993372 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_arrowROM_4bbd5ddc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_arrowROM_4bbd5ddc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685157993372 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1685158009916 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 501 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cannonballROM_7edfeeb5.hdl.mif " "Memory depth (512) in the design file differs from memory depth (501) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cannonballROM_7edfeeb5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685158009918 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cannonballROM_7edfeeb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_cannonballROM_7edfeeb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158009919 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 101 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cannonballROM_7edfeeb5.hdl.mif " "Memory depth (128) in the design file differs from memory depth (101) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cannonballROM_7edfeeb5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685158009930 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cannonballROM_7edfeeb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_cannonballROM_7edfeeb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158009930 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 841 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (841) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685158009936 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158009936 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 841 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (841) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685158009958 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158009958 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158009977 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158009997 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010017 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010037 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010067 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010086 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010106 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010127 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010148 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010169 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010191 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010211 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010231 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010251 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010271 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010291 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010311 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_chargingROM_69a0a4b6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010331 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 551 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (551) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685158010354 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010355 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 551 C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (551) in the Memory Initialization File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685158010392 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010392 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010442 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010461 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010482 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010499 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010519 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010538 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010555 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010577 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010599 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010619 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010640 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010659 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010681 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010702 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010723 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram0_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010742 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/FRED/Desktop/project/project/circuit9.2/db/lab9.ram1_strengthROM_3b07c6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685158010764 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "45 " "Inferred 45 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|Mult1\"" {  } { { "ROMs/cursor.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[78\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[78\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[77\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[77\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[76\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[76\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[75\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[75\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[74\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[74\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[73\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[73\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[72\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[72\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[71\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[71\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[70\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[70\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[69\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[69\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[68\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[68\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[67\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[67\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[66\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[66\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[65\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[65\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[64\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[64\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[63\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[63\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[62\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[62\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[61\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[61\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[60\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[60\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[59\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[59\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[58\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[58\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[57\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[57\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[56\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[56\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[55\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[55\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[54\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[54\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[53\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[53\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[52\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[52\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[51\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[51\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[50\].instance_name\|Mult1\"" {  } { { "ROMs/cracterROM.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|Mult1\"" {  } { { "ROMs/explode.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|Mult1\"" {  } { { "ROMs/Blpeo.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|repeoROM:red_peo\|Mult1\"" {  } { { "ROMs/Repeo.sv" "Mult1" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Repeo.sv" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|Mult0\"" {  } { { "ROMs/cannonball.sv" "Mult0" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[18\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[18\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[20\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[20\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[21\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[21\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[25\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[25\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[24\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[24\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[23\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[23\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[22\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[22\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[19\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[19\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[16\].charge\|Mult2\"" {  } { { "ROMs/charging.sv" "Mult2" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158037267 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685158037267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\"" {  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158037486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158037486 ""}  } { { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685158037486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158037862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685158038498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158038498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cursorROM:cursor\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ROMs/cursor.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cursor.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158038636 ""}  } { { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685158038636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158038924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685158039052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158039052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158039138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158039217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685158039342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158039342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cracterROM:instance_loop\[79\].instance_name\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ROMs/cracterROM.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cracterROM.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158039424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055022 ""}  } { { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685158055022 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|explodeROM:explode\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ROMs/explode.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/explode.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158055787 ""}  } { { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685158055787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158055976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158056040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685158056156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158056156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158056237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158056308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685158056425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158056425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|blpeoROM:blue_peo\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ROMs/Blpeo.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/Blpeo.sv" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158056506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|lpm_mult:Mult0\"" {  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158057118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|cannonballROM:canon_ball\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057118 ""}  } { { "ROMs/cannonball.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/cannonball.sv" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685158057118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\"" {  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158057709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685158057709 ""}  } { { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685158057709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158057768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158057883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158057948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158058167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|chargingROM:charging_loop\[17\].charge\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ROMs/charging.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/ROMs/charging.sv" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158058295 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 37 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1685158066605 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 37 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1685158066605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685158067044 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 398 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 266 -1 0 } } { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685158067563 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685158067564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685158083323 "|lab9|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685158083323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158084173 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685158152444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FRED/Desktop/project/project/circuit9.2/output_files/lab9.map.smsg " "Generated suppressed messages file C:/Users/FRED/Desktop/project/project/circuit9.2/output_files/lab9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158155382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685158160936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685158160936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158163822 "|lab9|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158163822 "|lab9|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158163822 "|lab9|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685158163822 "|lab9|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685158163822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37827 " "Implemented 37827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685158163822 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685158163822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685158163822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37549 " "Implemented 37549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685158163822 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685158163822 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685158163822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685158163822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2619 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2619 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5545 " "Peak virtual memory: 5545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685158164047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:29:24 2023 " "Processing ended: Sat May 27 11:29:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685158164047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:41 " "Elapsed time: 00:03:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685158164047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685158164047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685158164047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685158165703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685158165711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:29:25 2023 " "Processing started: Sat May 27 11:29:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685158165711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685158165711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685158165711 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685158165798 ""}
{ "Info" "0" "" "Project  = lab9" {  } {  } 0 0 "Project  = lab9" 0 0 "Fitter" 0 0 1685158165799 ""}
{ "Info" "0" "" "Revision = lab9" {  } {  } 0 0 "Revision = lab9" 0 0 "Fitter" 0 0 1685158165799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685158166182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685158166182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab9 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685158166354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685158166393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685158166394 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685158166446 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685158166446 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1685158166446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685158166872 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685158166880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685158167628 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685158167628 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685158167689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685158167689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685158167689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685158167689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685158167689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685158167689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685158167701 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685158170971 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685158175325 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685158175325 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685158175426 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685158175463 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685158175471 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9.sdc " "Reading SDC File: 'lab9.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685158175487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685158175490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685158175492 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685158175493 ""}  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685158175493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection" {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685158175493 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685158175554 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685158175554 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158175760 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158175760 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1685158175760 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158175761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1685158175761 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685158175761 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685158175761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685158175761 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685158175761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685158178065 ""}  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178065 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178065 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178065 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv  " "Automatically promoted node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~0 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 55361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685158178065 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab9_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 3742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab9_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 51369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685158178065 ""}  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab9_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|active_rnw~3 " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|active_rnw~3" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 51305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 51317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 51318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685158178066 ""}  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 10123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1773 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1773" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1774 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1774" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1775 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1775" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1776 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1776" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1777 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1777" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1778 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1778" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1779 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1779" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1780 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1780" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1781 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1781" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1782 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|table_val~1782" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 47491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1685158178066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685158178066 ""}  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178067 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 2968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685158178067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 52698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685158178067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685158178067 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 1981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685158178067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685158180565 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685158180584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685158180585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685158180610 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180698 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180698 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180698 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180698 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180699 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180699 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180699 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180699 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180699 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180699 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180699 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180699 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180699 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180699 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180699 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180699 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180700 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180700 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180701 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180701 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180701 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180701 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180701 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180701 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180701 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180701 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180701 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180701 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180701 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180701 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180702 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180702 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180703 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180703 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180703 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180703 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180703 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 57999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180703 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 58002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1685158180703 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_sdram:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 58002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1685158180703 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685158180714 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685158180715 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1685158180715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685158180716 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685158180753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685158180753 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685158180772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685158183483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685158183507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "33 I/O Input Buffer " "Packed 33 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685158183507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "124 I/O Output Buffer " "Packed 124 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685158183507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1685158183507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685158183507 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685158187499 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685158187499 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685158187511 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685158187557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685158191038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685158195768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685158195967 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685158227035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685158227036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685158230883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685158246047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685158246047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685158259351 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685158259351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685158259356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.14 " "Total time spent on timing analysis during the Fitter is 14.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685158260027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685158260193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685158262163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685158262173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685158264140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685158268834 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685158273126 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "50 Cyclone IV E " "50 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lab9.sv" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FRED/Desktop/project/project/circuit9.2/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685158273305 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1685158273305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FRED/Desktop/project/project/circuit9.2/output_files/lab9.fit.smsg " "Generated suppressed messages file C:/Users/FRED/Desktop/project/project/circuit9.2/output_files/lab9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685158274680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 482 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 482 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6546 " "Peak virtual memory: 6546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685158279488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:31:19 2023 " "Processing ended: Sat May 27 11:31:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685158279488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685158279488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:14 " "Total CPU time (on all processors): 00:04:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685158279488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685158279488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685158280656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685158280663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:31:20 2023 " "Processing started: Sat May 27 11:31:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685158280663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685158280663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685158280663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685158281462 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685158284352 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685158284478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685158285020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:31:25 2023 " "Processing ended: Sat May 27 11:31:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685158285020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685158285020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685158285020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685158285020 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685158285749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685158286415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685158286421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:31:25 2023 " "Processing started: Sat May 27 11:31:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685158286421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685158286421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab9 -c lab9 " "Command: quartus_sta lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685158286421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1685158286509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685158288344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685158288344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158288386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158288386 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685158289891 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1685158289891 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685158290001 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685158290055 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685158290064 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9.sdc " "Reading SDC File: 'lab9.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685158290077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685158290081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685158290083 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685158290084 ""}  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685158290084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection" {  } { { "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" "" { Text "C:/Users/FRED/Desktop/project/project/circuit9.2/lab9.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685158290084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685158290153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685158290153 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga|clkdiv~_Duplicate_1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158290337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158290337 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685158290337 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158290337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158290337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158290337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158290337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158290337 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685158290337 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685158290339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685158290360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.310 " "Worst-case setup slack is 5.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.310               0.000 Clk  " "    5.310               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.666               0.000 altera_reserved_tck  " "   46.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158290647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Clk  " "    0.385               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158290698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.285 " "Worst-case recovery slack is 13.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.285               0.000 Clk  " "   13.285               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.087               0.000 altera_reserved_tck  " "   48.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158290717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.220 " "Worst-case removal slack is 1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 altera_reserved_tck  " "    1.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 Clk  " "    2.954               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158290737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.548 " "Worst-case minimum pulse width slack is 9.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.548               0.000 Clk  " "    9.548               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.557               0.000 altera_reserved_tck  " "   49.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158290742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158290742 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.608 ns " "Worst Case Available Settling Time: 33.608 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158291019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685158291019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685158291025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685158291088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685158293178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685158294168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685158294168 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga|clkdiv~_Duplicate_1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158294185 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158294185 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685158294185 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158294185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158294185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158294185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158294185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158294185 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685158294185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.342 " "Worst-case setup slack is 6.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.342               0.000 Clk  " "    6.342               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.063               0.000 altera_reserved_tck  " "   47.063               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158294351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Clk  " "    0.338               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158294415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.918 " "Worst-case recovery slack is 13.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.918               0.000 Clk  " "   13.918               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.361               0.000 altera_reserved_tck  " "   48.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158294437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 altera_reserved_tck  " "    1.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.638               0.000 Clk  " "    2.638               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158294471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.557 " "Worst-case minimum pulse width slack is 9.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 Clk  " "    9.557               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158294478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158294478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.142 ns " "Worst Case Available Settling Time: 34.142 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158294740 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685158294740 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685158294745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1 " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|hc\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga\|clkdiv~_Duplicate_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685158295322 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685158295322 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga|clkdiv~_Duplicate_1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158295340 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685158295340 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685158295340 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158295340 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158295340 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158295340 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158295340 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685158295340 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685158295340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.107 " "Worst-case setup slack is 7.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.107               0.000 Clk  " "    7.107               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.682               0.000 altera_reserved_tck  " "   48.682               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158295410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Clk  " "    0.173               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158295468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.405 " "Worst-case recovery slack is 16.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.405               0.000 Clk  " "   16.405               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158295492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553               0.000 Clk  " "    1.553               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158295514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.184 " "Worst-case minimum pulse width slack is 9.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.184               0.000 Clk  " "    9.184               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685158295521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685158295521 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.830 ns " "Worst Case Available Settling Time: 36.830 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685158295799 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685158295799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685158296178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685158296179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5201 " "Peak virtual memory: 5201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685158296403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:31:36 2023 " "Processing ended: Sat May 27 11:31:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685158296403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685158296403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685158296403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685158296403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685158297528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685158297538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:31:37 2023 " "Processing started: Sat May 27 11:31:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685158297538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685158297538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685158297538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1685158298636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_85c_slow.svo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_85c_slow.svo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158303819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_0c_slow.svo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_0c_slow.svo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158307487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_min_1200mv_0c_fast.svo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_min_1200mv_0c_fast.svo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158311212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9.svo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9.svo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158314895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_85c_v_slow.sdo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158317156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_0c_v_slow.sdo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158319471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_min_1200mv_0c_v_fast.sdo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158321842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_v.sdo C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/ simulation " "Generated file lab9_v.sdo in folder \"C:/Users/FRED/Desktop/project/project/circuit9.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685158324216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685158325120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:32:05 2023 " "Processing ended: Sat May 27 11:32:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685158325120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685158325120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685158325120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685158325120 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3138 s " "Quartus Prime Full Compilation was successful. 0 errors, 3138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685158325914 ""}
