{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607073767320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607073767320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 14:52:47 2020 " "Processing started: Fri Dec 04 14:52:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607073767320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073767320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073767320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607073770170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607073770170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_check-Struct " "Found design unit 1: Z_check-Struct" {  } { { "Z_check.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/Z_check.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_check " "Found entity 1: Z_check" {  } { { "Z_check.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/Z_check.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xorgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORGate-Structural " "Found design unit 1: XORGate-Structural" {  } { { "XORgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/XORgate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807640 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORGate " "Found entity 1: XORGate" {  } { { "XORgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/XORgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumcarrygenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumcarrygenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumCarryGenerator-Structural " "Found design unit 1: SumCarryGenerator-Structural" {  } { { "SumCarryGenerator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/SumCarryGenerator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807650 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumCarrygenerator " "Found entity 1: SumCarrygenerator" {  } { { "SumCarryGenerator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/SumCarryGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-Behavioral " "Found design unit 1: orGate-Behavioral" {  } { { "orGate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/orGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807660 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/orGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notGate-Behavioral " "Found design unit 1: notGate-Behavioral" {  } { { "notGate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/notGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807670 ""} { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "notGate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/notGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_XOR-behavioral " "Found design unit 1: MY_XOR-behavioral" {  } { { "MY_XOR.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MY_XOR.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807680 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_XOR " "Found entity 1: MY_XOR" {  } { { "MY_XOR.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MY_XOR.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_NAND-behavioral " "Found design unit 1: MY_NAND-behavioral" {  } { { "MY_NAND.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MY_NAND.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807700 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_NAND " "Found entity 1: MY_NAND" {  } { { "MY_NAND.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MY_NAND.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_vec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_vec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_vec-Struct " "Found design unit 1: MUX_vec-Struct" {  } { { "MUX_vec.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MUX_vec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807710 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_vec " "Found entity 1: MUX_vec" {  } { { "MUX_vec.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MUX_vec.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-Struct " "Found design unit 1: MUX_2-Struct" {  } { { "MUX_2.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MUX_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807720 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MUX_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "koggestonefastadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file koggestonefastadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KoggeStoneFastAdder-Structural " "Found design unit 1: KoggeStoneFastAdder-Structural" {  } { { "KoggeStoneFastAdder.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/KoggeStoneFastAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807720 ""} { "Info" "ISGN_ENTITY_NAME" "1 KoggeStoneFastAdder " "Found entity 1: KoggeStoneFastAdder" {  } { { "KoggeStoneFastAdder.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/KoggeStoneFastAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_Generator-Structural " "Found design unit 1: GP_Generator-Structural" {  } { { "GP_Generator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/GP_Generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807730 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_Generator " "Found entity 1: GP_Generator" {  } { { "GP_Generator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/GP_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpcell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpcell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPcell-Structural " "Found design unit 1: GPcell-Structural" {  } { { "GPcell.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/GPcell.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807760 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPcell " "Found entity 1: GPcell" {  } { { "GPcell.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/GPcell.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-Behavioral " "Found design unit 1: andGate-Behavioral" {  } { { "andGate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/andGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807770 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/andGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807770 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607073807770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073807770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607073808010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KoggeStoneFastAdder KoggeStoneFastAdder:U0 " "Elaborating entity \"KoggeStoneFastAdder\" for hierarchy \"KoggeStoneFastAdder:U0\"" {  } { { "ALU.vhd" "U0" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP_Generator KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0 " "Elaborating entity \"GP_Generator\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\"" {  } { { "KoggeStoneFastAdder.vhd" "GP_0_0" { Text "C:/Users/Adit/Desktop/vhdl_project/New/KoggeStoneFastAdder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|andGate:G " "Elaborating entity \"andGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|andGate:G\"" {  } { { "GP_Generator.vhd" "G" { Text "C:/Users/Adit/Desktop/vhdl_project/New/GP_Generator.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P " "Elaborating entity \"XORGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\"" {  } { { "GP_Generator.vhd" "P" { Text "C:/Users/Adit/Desktop/vhdl_project/New/GP_Generator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|notGate:I0_bar " "Elaborating entity \"notGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|notGate:I0_bar\"" {  } { { "XORgate.vhd" "I0_bar" { Text "C:/Users/Adit/Desktop/vhdl_project/New/XORgate.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|orGate:Output_xor " "Elaborating entity \"orGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|orGate:Output_xor\"" {  } { { "XORgate.vhd" "Output_xor" { Text "C:/Users/Adit/Desktop/vhdl_project/New/XORgate.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPcell KoggeStoneFastAdder:U0\|GPcell:GP_1_0 " "Elaborating entity \"GPcell\" for hierarchy \"KoggeStoneFastAdder:U0\|GPcell:GP_1_0\"" {  } { { "KoggeStoneFastAdder.vhd" "GP_1_0" { Text "C:/Users/Adit/Desktop/vhdl_project/New/KoggeStoneFastAdder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumCarrygenerator KoggeStoneFastAdder:U0\|SumCarrygenerator:sum_carry_0 " "Elaborating entity \"SumCarrygenerator\" for hierarchy \"KoggeStoneFastAdder:U0\|SumCarrygenerator:sum_carry_0\"" {  } { { "KoggeStoneFastAdder.vhd" "sum_carry_0" { Text "C:/Users/Adit/Desktop/vhdl_project/New/KoggeStoneFastAdder.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_NAND MY_NAND:U1 " "Elaborating entity \"MY_NAND\" for hierarchy \"MY_NAND:U1\"" {  } { { "ALU.vhd" "U1" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_XOR MY_XOR:U2 " "Elaborating entity \"MY_XOR\" for hierarchy \"MY_XOR:U2\"" {  } { { "ALU.vhd" "U2" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_vec MUX_vec:U3 " "Elaborating entity \"MUX_vec\" for hierarchy \"MUX_vec:U3\"" {  } { { "ALU.vhd" "U3" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_vec:U3\|MUX_2:\\GEN_MUX:0:U " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_vec:U3\|MUX_2:\\GEN_MUX:0:U\"" {  } { { "MUX_vec.vhd" "\\GEN_MUX:0:U" { Text "C:/Users/Adit/Desktop/vhdl_project/New/MUX_vec.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_check Z_check:U6 " "Elaborating entity \"Z_check\" for hierarchy \"Z_check:U6\"" {  } { { "ALU.vhd" "U6" { Text "C:/Users/Adit/Desktop/vhdl_project/New/ALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073808760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607073812090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607073814000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607073814000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607073814780 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607073814780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607073814780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607073814780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607073815080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 14:53:35 2020 " "Processing ended: Fri Dec 04 14:53:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607073815080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607073815080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607073815080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607073815080 ""}
