/*-----------------------------------------------------------------------
* Date          :       2017/9/21 8:55:13  
* Version       :       1.0
* Description   :       Design for.
    * --------------------------------------------------------------------*/

module  vga_top
(
        //clk       interface
        input                   clk                     ,       
        input                   rst_n                   ,       
        //vga       interface
        output  wire            vga_clk                 ,       
        output  wire    [ 7:0]  vga_b                   ,
        output  wire    [ 7:0]  vga_g                   ,
        output  wire    [ 7:0]  vga_r                   ,
        output  wire            vga_blank               ,       
        output  wire            vga_sync                , 
        output  wire            vga_hs                  ,       
        output  wire            vga_vs                  ,       
        
        //rdfifo    interface
        output  wire            vga_display_value       ,       
        input   wire    [15:0]  rd_q    
);

//--------------------------------
////Funtion : define

//wire                            vga_display_value               ;       
wire        [10:0]              value_x                         ;
wire        [10:0]              value_y                         ;



vga_qudong(
	//global clock
	input					clk,			//system clock
	input					rst_n,     		//sync reset
	input			[23:0]	rgb,
	output					vga_clk,
	output	wire	[7:0]	vga_b,
	output	wire	[7:0]	vga_g,
	output	wire	[7:0]	vga_r,
	output	wire			vga_blank,
	output	wire			vga_sync,
	output	wire			vga_hs,
	output	wire			vga_vs,
	output	reg		[10:0]	value_x,
	output	reg		[10:0]	value_y
);

vga_control
(
    	input			    	clk                     ,
    	input			    	rst_n                   ,
    	input		[10:0]	    value_x                 ,
    	input		[10:0]  	value_y                 ,
       	output	reg	[23:0]	    rgb                     ,

        //rd_fifo   interface
        input       [15:0]      rd_q                    ,
        output  reg             vga_display_value              
);



endmodule



