// Code your design here
module cc(cout,a,b,c);
  input a,b,c;
  output cout;
  wire e;
  and #5 (e,a,b);
  or #4 (cout,e,c);
endmodule
// Code your testbench here
// or browse Examples
module test;
  wire cout;
  reg a,b,c;
  cc g1(cout,a,b,c);
  initial 
    begin
      a=1'b0;b=1'b0;c=1'b0;
 #10 a=1'b1;b=1'b1;c=1'b1;
 #10 a=1'b1;b=1'b0;c=1'b1;
    end
  initial
    #20 $finish
    initial 
      begin
        $dumpfile("dump.vcd");
        $dumpvar(1):
      end
endmodule
  
