#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Sun Jan 22 17:42:31 2017
# Process ID: 1100
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/ofdm_syn.vds
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ofdm_syn.tcl -notrace
Command: synth_design -top ofdm_syn -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 245.012 ; gain = 59.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ofdm_syn' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PSI_WIDTH bound to: 34 - type: integer 
	Parameter PHI_WIDTH bound to: 35 - type: integer 
	Parameter PSI_WIDTH2 bound to: 30 - type: integer 
	Parameter PHI_WIDTH2 bound to: 31 - type: integer 
	Parameter PSI_CUT_WIDTH bound to: 4 - type: integer 
	Parameter PHI_CUT_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SYNC_IDLE bound to: 3'b000 
	Parameter SYNC_COARSE_SEARCH bound to: 3'b001 
	Parameter SYNC_COARSE_DONE bound to: 3'b010 
	Parameter SYNC_FINE_SEARCH bound to: 3'b011 
	Parameter SYNC_FINE_DONE bound to: 3'b100 
	Parameter SYNC_DATA_OUTPUT bound to: 3'b101 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
INFO: [Synth 8-638] synthesizing module 'data_dpram' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DPRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DPRAM_DATA_WIDTH bound to: 36 - type: integer 
	Parameter SYNC_IDLE bound to: 3'b000 
	Parameter SYNC_COARSE_SEARCH bound to: 3'b001 
	Parameter SYNC_COARSE_DONE bound to: 3'b010 
	Parameter SYNC_FINE_SEARCH bound to: 3'b011 
	Parameter SYNC_FINE_DONE bound to: 3'b100 
	Parameter SYNC_DATA_OUTPUT bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'dpram_36_1024_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/dpram_36_1024_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dpram_36_1024_ip' (1#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/dpram_36_1024_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'axis_interface_fifo' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:23]
	Parameter DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 64 - type: integer 
	Parameter DATA_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:111]
INFO: [Synth 8-256] done synthesizing module 'axis_interface_fifo' (2#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:23]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity data_dpram does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:57]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tvalid in module/entity data_dpram does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:64]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tlast in module/entity data_dpram does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:65]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tdata in module/entity data_dpram does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:66]
INFO: [Synth 8-256] done synthesizing module 'data_dpram' (3#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:23]
INFO: [Synth 8-638] synthesizing module 'coarse_sync' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PSI_WIDTH bound to: 34 - type: integer 
	Parameter PHI_WIDTH bound to: 35 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 144 - type: integer 
	Parameter COARSE_SYNC_IDLE bound to: 3'b000 
	Parameter COARSE_SYNC_ING bound to: 3'b001 
	Parameter COARSE_SYNC_FIR bound to: 3'b010 
	Parameter COARSE_SYNC_SEC bound to: 3'b011 
	Parameter u4_rd_addr_init bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'psi' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/psi.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PSI_WIDTH bound to: 34 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 72 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SPRAM_DATA_DEPTH bound to: 64 - type: integer 
	Parameter DATA_MUL_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b11 
	Parameter u2_rd_addr_init bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'complex_multiplier_18_18_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_multiplier_18_18_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier_18_18_ip' (4#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_multiplier_18_18_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'spram_72_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_72_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_72_64_ip' (5#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_72_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'psi' (6#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/psi.v:23]
INFO: [Synth 8-638] synthesizing module 'phi' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/phi.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PHI_WIDTH bound to: 35 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 36 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SPRAM_DATA_DEPTH bound to: 64 - type: integer 
	Parameter DATA_POWER_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b10 
	Parameter u2_rd_addr_init bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_18_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_abs_power2_18_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_18_ip' (7#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_abs_power2_18_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'spram_36_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_36_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_36_64_ip' (8#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_36_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'phi' (9#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/phi.v:23]
INFO: [Synth 8-638] synthesizing module 'tar' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/tar.v:23]
	Parameter PSI_WIDTH bound to: 34 - type: integer 
	Parameter PHI_WIDTH bound to: 35 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 144 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter SPRAM_DATA_DEPTH bound to: 32 - type: integer 
	Parameter PSI_SUM_WIDTH bound to: 39 - type: integer 
	Parameter PHI_SUM_WIDTH bound to: 40 - type: integer 
	Parameter PSI_POWER_WIDTH bound to: 78 - type: integer 
	Parameter PHI_POWER_WIDTH bound to: 78 - type: integer 
	Parameter TAR_WIDTH bound to: 79 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b10 
	Parameter u1_rd_addr_init bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spram_144_32_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_144_32_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_144_32_ip' (10#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_144_32_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_42_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_abs_power2_42_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_42_ip' (11#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_abs_power2_42_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'multiplier_42_42_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/multiplier_42_42_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'multiplier_42_42_ip' (12#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/multiplier_42_42_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'tar' (13#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/tar.v:23]
INFO: [Synth 8-638] synthesizing module 'spram_144_512_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_144_512_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_144_512_ip' (14#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/spram_144_512_ip_stub.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:164]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity coarse_sync does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:58]
WARNING: [Synth 8-3848] Net s_axis_data_trdy in module/entity coarse_sync does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:64]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity coarse_sync does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'coarse_sync' (15#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:23]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_data_tdata' does not match port width (96) of module 'coarse_sync' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:235]
INFO: [Synth 8-638] synthesizing module 'fine_sync' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/fine_sync.v:23]
	Parameter PSI_WIDTH bound to: 30 - type: integer 
	Parameter PHI_WIDTH bound to: 31 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter LAMBDA_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lambda' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:23]
	Parameter PSI_WIDTH bound to: 30 - type: integer 
	Parameter PHI_WIDTH bound to: 31 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_ADDR_WIDTH2 bound to: 6 - type: integer 
	Parameter RAM_DATA_DEPTH bound to: 64 - type: integer 
	Parameter STAGE_NUM bound to: 10 - type: integer 
	Parameter PSI_SUM_WIDTH bound to: 35 - type: integer 
	Parameter PHI_SUM_WIDTH bound to: 36 - type: integer 
	Parameter PSI_POWER_WIDTH bound to: 70 - type: integer 
	Parameter PHI_POWER_WIDTH bound to: 70 - type: integer 
	Parameter LAMBDA_WIDTH bound to: 71 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b11 
	Parameter rd_addr_init bound to: 32 - type: integer 
	Parameter rou_init bound to: 8'b11011011 
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_35_1dsp_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_abs_power2_35_1dsp_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_35_1dsp_ip' (16#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/complex_abs_power2_35_1dsp_ip_stub.v:7]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:339]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:340]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:348]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:349]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:357]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:358]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:366]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:367]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:375]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:376]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:384]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:385]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:393]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:394]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:402]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:403]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:411]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:412]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:420]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:421]
INFO: [Synth 8-638] synthesizing module 'multiplier_35_1dsp_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/multiplier_35_1dsp_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'multiplier_35_1dsp_ip' (17#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/multiplier_35_1dsp_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'multiplier_69_18_1dsp_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/multiplier_69_18_1dsp_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'multiplier_69_18_1dsp_ip' (18#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-1100-txjs-130/realtime/multiplier_69_18_1dsp_ip_stub.v:7]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:760]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:761]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:762]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:763]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:764]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:765]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:766]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:767]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:768]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:769]
INFO: [Synth 8-256] done synthesizing module 'lambda' (19#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:23]
INFO: [Synth 8-638] synthesizing module 'peak_search' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/peak_search.v:23]
	Parameter LAMBDA_WIDTH bound to: 71 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter SEARCH bound to: 3'b011 
	Parameter CONFIRM bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'peak_search' (20#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/peak_search.v:23]
INFO: [Synth 8-256] done synthesizing module 'fine_sync' (21#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/fine_sync.v:23]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:56]
WARNING: [Synth 8-3848] Net s_axis_data_trdy in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:61]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tvalid in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:63]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tlast in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:64]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tdata in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:65]
WARNING: [Synth 8-3848] Net m_axis_data_tvalid in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:68]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:69]
WARNING: [Synth 8-3848] Net m_axis_data_tdata in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:70]
WARNING: [Synth 8-3848] Net u2_s_axis_ctrl_tvalid in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:97]
WARNING: [Synth 8-3848] Net u2_s_axis_ctrl_tlast in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:98]
WARNING: [Synth 8-3848] Net u2_s_axis_ctrl_tdata in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:99]
WARNING: [Synth 8-3848] Net u2_s_axis_data_tvalid in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:102]
WARNING: [Synth 8-3848] Net u2_s_axis_data_tlast in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:103]
WARNING: [Synth 8-3848] Net u2_s_axis_data_tdata in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:104]
WARNING: [Synth 8-3848] Net u2_s_axis_data_taddr in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:105]
WARNING: [Synth 8-3848] Net u2_m_axis_data_trdy in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:112]
WARNING: [Synth 8-3848] Net u3_i_rou_en in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:124]
WARNING: [Synth 8-3848] Net u3_i_rou in module/entity ofdm_syn does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:125]
INFO: [Synth 8-256] done synthesizing module 'ofdm_syn' (22#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_trdy
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_data_trdy
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tlast
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[4]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[3]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[2]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[1]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[0]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tvalid
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tlast
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[31]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[30]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[29]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[28]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[27]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[26]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[25]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[24]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[22]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[21]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[20]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[19]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[18]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[17]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[16]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[15]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[14]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[13]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[12]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[11]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[10]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[9]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[8]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[7]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[6]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[5]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[4]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[3]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[2]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[1]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[0]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tlast
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 344.535 ; gain = 158.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tvalid to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tlast to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[31] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[30] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[29] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[28] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[27] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[26] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[25] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[24] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[23] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[22] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[21] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[20] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[19] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[18] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[17] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[16] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[15] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[14] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[13] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[12] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[11] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[10] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[9] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[8] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[7] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[6] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[5] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[4] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[3] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[2] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[1] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tdata[0] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tvalid to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tlast to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[31] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[30] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[29] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[28] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[27] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[26] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[25] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[24] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[23] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[22] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[21] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[20] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[19] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[18] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[17] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[16] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[15] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[14] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[13] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[12] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[11] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[10] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[9] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[8] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[7] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[6] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[5] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[4] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[3] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[2] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[1] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[0] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:m_axis_ctrl_trdy to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:m_axis_data_trdy to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:191]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tvalid to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tlast to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[31] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[30] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[29] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[28] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[27] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[26] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[25] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[24] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[23] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[22] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[21] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[20] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[19] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[18] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[17] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[16] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[15] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[14] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[13] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[12] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[11] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[10] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[9] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[8] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[7] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[6] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[5] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
WARNING: [Synth 8-3295] tying undriven pin u2_coarse_sync:s_axis_ctrl_tdata[4] to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:224]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 344.535 ; gain = 158.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 756.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 756.977 ; gain = 571.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 756.977 ; gain = 571.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 756.977 ; gain = 571.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ram_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u1_dout_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u234_dout_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'u5_i_data_valid_reg' into 'u1_i_data_valid_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/phi.v:180]
INFO: [Synth 8-5544] ROM "u2_dout_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:582]
INFO: [Synth 8-802] inferred FSM for state register 'coarse_sync_state_reg' in module 'coarse_sync'
INFO: [Synth 8-5546] ROM "ctrl_work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "coarse_sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "coarse_sync_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "coarse_sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "coarse_sync_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
        COARSE_SYNC_IDLE |                               00 |                              000
         COARSE_SYNC_ING |                               01 |                              001
         COARSE_SYNC_FIR |                               10 |                              010
         COARSE_SYNC_SEC |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'coarse_sync_state_reg' using encoding 'sequential' in module 'coarse_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 756.977 ; gain = 571.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lambda__GB0   |           1|     28954|
|2     |lambda__GB1   |           1|      6045|
|3     |lambda__GB2   |           1|     30058|
|4     |lambda__GB3   |           1|     28285|
|5     |peak_search   |           1|     18954|
|6     |ofdm_syn__GC0 |           1|      9158|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     79 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 32    
	   3 Input     71 Bit       Adders := 10    
	   3 Input     36 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 10    
	   3 Input     31 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 15    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 17    
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               79 Bit    Registers := 1     
	               72 Bit    Registers := 35    
	               71 Bit    Registers := 74    
	               70 Bit    Registers := 20    
	               65 Bit    Registers := 9     
	               48 Bit    Registers := 2     
	               36 Bit    Registers := 5     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 84    
	               30 Bit    Registers := 128   
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input    144 Bit        Muxes := 2     
	   3 Input     72 Bit        Muxes := 3     
	   2 Input     71 Bit        Muxes := 31    
	   3 Input     71 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 8     
	   3 Input     36 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	  13 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lambda 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     71 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 10    
	   3 Input     31 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 12    
+---Registers : 
	               71 Bit    Registers := 10    
	               70 Bit    Registers := 20    
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 84    
	               30 Bit    Registers := 128   
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 3     
Module peak_search 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     72 Bit       Adders := 32    
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 32    
	               71 Bit    Registers := 64    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     71 Bit        Muxes := 31    
	   3 Input     71 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axis_interface_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module data_dpram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module psi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 3     
	               48 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     72 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module phi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     36 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module tar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     79 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              144 Bit    Registers := 1     
	               79 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input    144 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module coarse_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input    144 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 756.977 ; gain = 571.051
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 756.977 ; gain = 571.051
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 756.977 ; gain = 571.051

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lambda__GB0   |           1|     28675|
|2     |lambda__GB1   |           1|      6107|
|3     |lambda__GB2   |           1|     29848|
|4     |lambda__GB3   |           1|     28075|
|5     |peak_search   |           1|     23351|
|6     |ofdm_syn__GC0 |           1|      7230|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/u3_tar/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/u3_tar/u1_dina_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/u2_phi/u2_dina_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/u2_phi/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/u1_i_data_dly_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/coarse_sync_state_dly1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\u2_coarse_sync/u4_dina_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_lambdai_3/\rou_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_lambdai_3/\rou_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1031.637 ; gain = 845.711

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lambda__GB0   |           1|     24767|
|2     |lambda__GB1   |           1|      6107|
|3     |lambda__GB2   |           1|     27391|
|4     |lambda__GB3   |           1|     26511|
|5     |ofdm_syn__GC0 |           1|      4962|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lambda__GB0   |           1|     24767|
|2     |lambda__GB1   |           1|      6107|
|3     |lambda__GB2   |           1|     27391|
|4     |lambda__GB3   |           1|     26511|
|5     |ofdm_syn__GC0 |           1|      4962|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[47] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[40] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[39] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[38] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[37] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[36] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[35] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[34] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[33] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[32] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[31] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[30] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[29] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[28] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[27] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[26] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[25] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u2_coarse_sync/u1_psi/u1_s_axis_a_tdata_reg[24] ) is unused and will be removed from module ofdm_syn.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:02 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:11 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:11 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |dpram_36_1024_ip              |         1|
|2     |spram_144_512_ip              |         1|
|3     |complex_multiplier_18_18_ip   |         1|
|4     |spram_72_64_ip                |         3|
|5     |complex_abs_power2_18_ip      |         2|
|6     |spram_36_64_ip                |         3|
|7     |spram_144_32_ip               |         1|
|8     |complex_abs_power2_42_ip      |         1|
|9     |multiplier_42_42_ip           |         1|
|10    |complex_abs_power2_35_1dsp_ip |        10|
|11    |multiplier_35_1dsp_ip         |        10|
|12    |multiplier_69_18_1dsp_ip      |        10|
+------+------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |complex_abs_power2_18_ip         |     1|
|2     |complex_abs_power2_18_ip__1      |     1|
|3     |complex_abs_power2_35_1dsp_ip    |     1|
|4     |complex_abs_power2_35_1dsp_ip__1 |     1|
|5     |complex_abs_power2_35_1dsp_ip__2 |     1|
|6     |complex_abs_power2_35_1dsp_ip__3 |     1|
|7     |complex_abs_power2_35_1dsp_ip__4 |     1|
|8     |complex_abs_power2_35_1dsp_ip__5 |     1|
|9     |complex_abs_power2_35_1dsp_ip__6 |     1|
|10    |complex_abs_power2_35_1dsp_ip__7 |     1|
|11    |complex_abs_power2_35_1dsp_ip__8 |     1|
|12    |complex_abs_power2_35_1dsp_ip__9 |     1|
|13    |complex_abs_power2_42_ip         |     1|
|14    |complex_multiplier_18_18_ip      |     1|
|15    |dpram_36_1024_ip                 |     1|
|16    |multiplier_35_1dsp_ip            |     1|
|17    |multiplier_35_1dsp_ip__1         |     1|
|18    |multiplier_35_1dsp_ip__2         |     1|
|19    |multiplier_35_1dsp_ip__3         |     1|
|20    |multiplier_35_1dsp_ip__4         |     1|
|21    |multiplier_35_1dsp_ip__5         |     1|
|22    |multiplier_35_1dsp_ip__6         |     1|
|23    |multiplier_35_1dsp_ip__7         |     1|
|24    |multiplier_35_1dsp_ip__8         |     1|
|25    |multiplier_35_1dsp_ip__9         |     1|
|26    |multiplier_42_42_ip              |     1|
|27    |multiplier_69_18_1dsp_ip         |     1|
|28    |multiplier_69_18_1dsp_ip__1      |     1|
|29    |multiplier_69_18_1dsp_ip__2      |     1|
|30    |multiplier_69_18_1dsp_ip__3      |     1|
|31    |multiplier_69_18_1dsp_ip__4      |     1|
|32    |multiplier_69_18_1dsp_ip__5      |     1|
|33    |multiplier_69_18_1dsp_ip__6      |     1|
|34    |multiplier_69_18_1dsp_ip__7      |     1|
|35    |multiplier_69_18_1dsp_ip__8      |     1|
|36    |multiplier_69_18_1dsp_ip__9      |     1|
|37    |spram_144_32_ip                  |     1|
|38    |spram_144_512_ip                 |     1|
|39    |spram_36_64_ip                   |     1|
|40    |spram_36_64_ip__1                |     1|
|41    |spram_36_64_ip__2                |     1|
|42    |spram_72_64_ip                   |     1|
|43    |spram_72_64_ip__1                |     1|
|44    |spram_72_64_ip__2                |     1|
|45    |BUFG                             |     1|
|46    |CARRY4                           |   377|
|47    |LUT1                             |   168|
|48    |LUT2                             |  2257|
|49    |LUT3                             |   307|
|50    |LUT4                             |   178|
|51    |LUT5                             |   169|
|52    |LUT6                             | 20444|
|53    |MUXCY_L                          |  1095|
|54    |MUXF7                            |  8736|
|55    |MUXF8                            |  4004|
|56    |XORCY                            |  1128|
|57    |FDCE                             |  3165|
|58    |FDPE                             |   252|
|59    |FDRE                             |  5733|
|60    |IBUF                             |     2|
|61    |OBUFT                            |    70|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            | 51384|
|2     |  u1_data_dpram  |data_dpram  |    72|
|3     |  u2_coarse_sync |coarse_sync |  3079|
|4     |    u1_psi       |psi         |   957|
|5     |    u2_phi       |phi         |   600|
|6     |    u3_tar       |tar         |  1134|
|7     |  u3_fine_sync   |fine_sync   | 48160|
|8     |    u1_lambda    |lambda      | 48160|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1031.637 ; gain = 845.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1031.637 ; gain = 411.438
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1031.637 ; gain = 845.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ofdm_syn' is not ideal for floorplanning, since the cellview 'lambda' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 290 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 290 instances

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:22 . Memory (MB): peak = 1031.637 ; gain = 833.859
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.637 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 1031.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 22 17:45:02 2017...
