<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Microprocessor 8-bit: MP Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>MP Entity Reference</h1><!-- doxytag: class="MP" --><!-- doxytag: inherits="MP::struct" --><div class="dynheader">
Inheritance diagram for MP:</div>
<div class="dynsection">
 <div class="center">
  <img src="classMP.png" usemap="#MP_map" alt=""/>
  <map id="MP_map" name="MP_map">
<area href="classMP_1_1struct.html" alt="struct" shape="rect" coords="0,560,76,584"/>
<area href="classO.html" alt="O" shape="rect" coords="86,504,162,528"/>
<area href="classROM__16__8.html" alt="ROM_16_8" shape="rect" coords="86,448,162,472"/>
<area href="classPC.html" alt="PC" shape="rect" coords="86,392,162,416"/>
<area href="classMAR.html" alt="MAR" shape="rect" coords="86,336,162,360"/>
<area href="classIRDec.html" alt="IRDec" shape="rect" coords="86,280,162,304"/>
<area href="classIR.html" alt="IR" shape="rect" coords="86,224,162,248"/>
<area href="classCU.html" alt="CU" shape="rect" coords="86,168,162,192"/>
<area href="classB__Reg.html" alt="B_Reg" shape="rect" coords="86,112,162,136"/>
<area href="classALU.html" alt="ALU" shape="rect" coords="86,56,162,80"/>
<area href="classAC.html" alt="AC" shape="rect" coords="86,0,162,24"/>
</map>
 </div>
</div>

<p><a href="classMP-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMP_1_1struct.html">struct</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>
<br/>
<br/>
<tr><td colspan="2"><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMP.html#acbe0bfecfa56fa4103ea80a491bfdbc8">ieee</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td colspan="2"><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f07bd8bde6f849270ce9de65573a4f"></a><!-- doxytag: member="MP::std_logic_1164" ref="a75f07bd8bde6f849270ce9de65573a4f" args="" -->
<a class="el" href="classMP.html#a75f07bd8bde6f849270ce9de65573a4f">std_logic_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa3f6e309d54fde7de3148deddb32c77"></a><!-- doxytag: member="MP::std_logic_arith" ref="afa3f6e309d54fde7de3148deddb32c77" args="" -->
<a class="el" href="classMP.html#afa3f6e309d54fde7de3148deddb32c77">std_logic_arith</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td colspan="2"><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeada434ddff982265d4a93768632e621"></a><!-- doxytag: member="MP::clk" ref="aeada434ddff982265d4a93768632e621" args="std_logic;" -->
<a class="el" href="classMP.html#aeada434ddff982265d4a93768632e621">clk</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active high asynchronous clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d72cbcfbbdab33537a5c43b160bf0f4"></a><!-- doxytag: member="MP::clr" ref="a6d72cbcfbbdab33537a5c43b160bf0f4" args="std_logic;" -->
<a class="el" href="classMP.html#a6d72cbcfbbdab33537a5c43b160bf0f4">clr</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rising edge clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2301ee4e4a8b8a3e64c90cee2836de7f"></a><!-- doxytag: member="MP::hlt" ref="a2301ee4e4a8b8a3e64c90cee2836de7f" args="std_logic;" -->
<a class="el" href="classMP.html#a2301ee4e4a8b8a3e64c90cee2836de7f">hlt</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halt signal to stop processing data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad284fc36c2a706b93420590f8a824e1d"></a><!-- doxytag: member="MP::q3" ref="ad284fc36c2a706b93420590f8a824e1d" args="std_logic_vector(7 downto 0);" -->
<a class="el" href="classMP.html#ad284fc36c2a706b93420590f8a824e1d">q3</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit output <br/></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="acbe0bfecfa56fa4103ea80a491bfdbc8"></a><!-- doxytag: member="MP::ieee" ref="acbe0bfecfa56fa4103ea80a491bfdbc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMP.html#acbe0bfecfa56fa4103ea80a491bfdbc8">ieee</a> <b><span class="vhdlkeyword">library</span><span class="vhdlchar"> </span></b> <code> [Library]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<div align="center">
<img src="Architecture.png" alt="Architecture.png"/>
</div>
 
<p>Reimplemented from <a class="el" href="classAC.html">AC</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="MP__struct_8vhd.html">MP_struct.vhd</a></li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Apr 11 09:49:21 2012 for Microprocessor 8-bit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
