{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690760571424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690760571438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 18:42:51 2023 " "Processing started: Sun Jul 30 18:42:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690760571438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760571438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760571438 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram.qip " "Tcl Script File sdram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram.qip " "set_global_assignment -name QIP_FILE sdram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1690760571563 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1690760571563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690760571867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690760571867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "v/sdram_pll0.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/sdram_pll0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "v/pll_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578599 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1690760578601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 15 15 " "Found 15 design units, including 15 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../../../rtl/instructionDecoder.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/instructionDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionFrame " "Found entity 2: instructionFrame" {  } { { "../../../rtl/instructionFrame.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/instructionFrame.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipelineStateController " "Found entity 3: pipelineStateController" {  } { { "../../../rtl/pipelineStateController.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/pipelineStateController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "4 registers " "Found entity 4: registers" {  } { { "../../../rtl/registers.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/registers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "5 flipSign " "Found entity 5: flipSign" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "6 absoluteValue " "Found entity 6: absoluteValue" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder " "Found entity 7: adder" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "8 multipler " "Found entity 8: multipler" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "9 divider " "Found entity 9: divider" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "10 comparator " "Found entity 10: comparator" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "11 instructionFetchController " "Found entity 11: instructionFetchController" {  } { { "../../../rtl/instructionFetchController.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/instructionFetchController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "12 pipeline " "Found entity 12: pipeline" {  } { { "../../../rtl/pipeline.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/pipeline.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "13 memoryController " "Found entity 13: memoryController" {  } { { "../../../rtl/memoryController.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/memoryController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc " "Found entity 14: soc" {  } { { "../../../rtl/socTop.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/socTop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_LITE_Golden_Top " "Found entity 15: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram32.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram32 " "Found entity 1: sdram32" {  } { { "sdram32.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/sdram32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataReadValid_memControl socTop.v(39) " "Verilog HDL Implicit Net warning at socTop.v(39): created implicit net for \"dataReadValid_memControl\"" {  } { { "../../../rtl/socTop.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/socTop.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690760578761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clockCounter2_upper DE10_LITE_Golden_Top.v(384) " "Verilog HDL or VHDL warning at DE10_LITE_Golden_Top.v(384): object \"clockCounter2_upper\" assigned a value but never read" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690760578762 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DE10_LITE_Golden_Top.v(354) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(354): truncated value with size 32 to match size of target (24)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578764 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DE10_LITE_Golden_Top.v(370) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(370): truncated value with size 32 to match size of target (24)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578764 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(59) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(59) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(65) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(65) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(66) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(66) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(68) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(68) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(67) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(69) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(69) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(72) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(72) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(74) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(74) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690760578770 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u1 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u1\"" {  } { { "DE10_LITE_Golden_Top.v" "u1" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(313) " "Verilog HDL assignment warning at Sdram_Control.v(313): truncated value with size 32 to match size of target (10)" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578851 "|DE10_LITE_Golden_Top|Sdram_Control:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0 Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst " "Elaborating entity \"sdram_pll0\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "sdram_pll0_inst" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\"" {  } { { "v/sdram_pll0.v" "altpll_component" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/sdram_pll0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\"" {  } { { "v/sdram_pll0.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/sdram_pll0.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760578881 ""}  } { { "v/sdram_pll0.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/sdram_pll0.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690760578881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_altpll " "Found entity 1: sdram_pll0_altpll" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/sdram_pll0_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760578924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760578924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0_altpll Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated " "Elaborating entity \"sdram_pll0_altpll\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u1\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u1\|control_interface:control1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "control1" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578928 "|DE10_LITE_Golden_Top|Sdram_Control:u1|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578928 "|DE10_LITE_Golden_Top|Sdram_Control:u1|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578928 "|DE10_LITE_Golden_Top|Sdram_Control:u1|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u1\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u1\|command:command1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "command1" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578928 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690760578929 "|DE10_LITE_Golden_Top|Sdram_Control:u1|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690760578929 "|DE10_LITE_Golden_Top|Sdram_Control:u1|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690760578929 "|DE10_LITE_Golden_Top|Sdram_Control:u1|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u1\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u1\|sdr_data_path:data_path1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "data_path1" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690760578930 "|DE10_LITE_Golden_Top|Sdram_Control:u1|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "write_fifo1" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760578931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579140 ""}  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690760579140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_54p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_54p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_54p1 " "Found entity 1: dcfifo_54p1" {  } { { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_54p1 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated " "Elaborating entity \"dcfifo_54p1\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ssa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ssa " "Found entity 1: a_gray2bin_ssa" {  } { { "db/a_gray2bin_ssa.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_gray2bin_ssa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ssa Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ssa\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_54p1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rh6 " "Found entity 1: a_graycounter_rh6" {  } { { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_graycounter_rh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rh6 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_rh6:rdptr_g1p " "Elaborating entity \"a_graycounter_rh6\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_rh6:rdptr_g1p\"" {  } { { "db/dcfifo_54p1.tdf" "rdptr_g1p" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nvb " "Found entity 1: a_graycounter_nvb" {  } { { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_graycounter_nvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nvb Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_nvb:wrptr_g1p " "Elaborating entity \"a_graycounter_nvb\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_nvb:wrptr_g1p\"" {  } { { "db/dcfifo_54p1.tdf" "wrptr_g1p" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b681 " "Found entity 1: altsyncram_b681" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/altsyncram_b681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b681 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram " "Elaborating entity \"altsyncram_b681\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\"" {  } { { "db/dcfifo_54p1.tdf" "fifo_ram" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_54p1.tdf" "rs_brp" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_54p1.tdf" "rs_dgwp" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_54p1.tdf" "ws_dgrp" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_di5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_di5 " "Found entity 1: cmpr_di5" {  } { { "db/cmpr_di5.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/cmpr_di5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_di5 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|cmpr_di5:rdempty_eq_comp " "Elaborating entity \"cmpr_di5\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|cmpr_di5:rdempty_eq_comp\"" {  } { { "db/dcfifo_54p1.tdf" "rdempty_eq_comp" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/dcfifo_54p1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "read_fifo1" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:u2 " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:u2\"" {  } { { "DE10_LITE_Golden_Top.v" "u2" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:u2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:u2\|altpll:altpll_component\"" {  } { { "v/pll_test.v" "altpll_component" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:u2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:u2\|altpll:altpll_component\"" {  } { { "v/pll_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:u2\|altpll:altpll_component " "Instantiated megafunction \"pll_test:u2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690760579560 ""}  } { { "v/pll_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690760579560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/pll_test_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690760579595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760579595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:u2\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:u2\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760579596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690760580281 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690760580305 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1690760580305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_graycounter_rh6.tdf" 33 2 0 } } { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_graycounter_nvb.tdf" 33 2 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_graycounter_rh6.tdf" 46 2 0 } } { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/db/a_graycounter_nvb.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1690760580310 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1690760580310 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[0\] Sdram_Control:u1\|rRD_ADDR\[0\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[0\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[0\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[0\] Sdram_Control:u1\|rWR_ADDR\[0\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rWR_ADDR\[0\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[0\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[10\] Sdram_Control:u1\|rRD_ADDR\[10\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[10\] Sdram_Control:u1\|rWR_ADDR\[10\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rWR_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[11\] Sdram_Control:u1\|rRD_ADDR\[11\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[11\] Sdram_Control:u1\|rWR_ADDR\[11\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rWR_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[2\] Sdram_Control:u1\|rRD_ADDR\[2\]~_emulated Sdram_Control:u1\|rRD_ADDR\[2\]~9 " "Register \"Sdram_Control:u1\|rRD_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[2\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[2\]~9\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[2\] Sdram_Control:u1\|rWR_ADDR\[2\]~_emulated Sdram_Control:u1\|rWR_ADDR\[2\]~7 " "Register \"Sdram_Control:u1\|rWR_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[2\]~_emulated\" and latch \"Sdram_Control:u1\|rWR_ADDR\[2\]~7\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[12\] Sdram_Control:u1\|rRD_ADDR\[12\]~_emulated Sdram_Control:u1\|rRD_ADDR\[2\]~9 " "Register \"Sdram_Control:u1\|rRD_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[2\]~9\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[12\] Sdram_Control:u1\|rWR_ADDR\[12\]~_emulated Sdram_Control:u1\|rWR_ADDR\[2\]~7 " "Register \"Sdram_Control:u1\|rWR_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u1\|rWR_ADDR\[2\]~7\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[4\] Sdram_Control:u1\|rRD_ADDR\[4\]~_emulated Sdram_Control:u1\|rRD_ADDR\[4\]~15 " "Register \"Sdram_Control:u1\|rRD_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[4\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[4\]~15\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[4\] Sdram_Control:u1\|rWR_ADDR\[4\]~_emulated Sdram_Control:u1\|rWR_ADDR\[4\]~13 " "Register \"Sdram_Control:u1\|rWR_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[4\]~_emulated\" and latch \"Sdram_Control:u1\|rWR_ADDR\[4\]~13\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[14\] Sdram_Control:u1\|rRD_ADDR\[14\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[14\] Sdram_Control:u1\|rWR_ADDR\[14\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rWR_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[15\] Sdram_Control:u1\|rRD_ADDR\[15\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[15\] Sdram_Control:u1\|rWR_ADDR\[15\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rWR_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[7\] Sdram_Control:u1\|rRD_ADDR\[7\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[7\] Sdram_Control:u1\|rWR_ADDR\[7\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rWR_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[9\] Sdram_Control:u1\|rRD_ADDR\[9\]~_emulated Sdram_Control:u1\|rRD_ADDR\[2\]~9 " "Register \"Sdram_Control:u1\|rRD_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[2\]~9\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rRD_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rWR_ADDR\[9\] Sdram_Control:u1\|rWR_ADDR\[9\]~_emulated Sdram_Control:u1\|rWR_ADDR\[2\]~7 " "Register \"Sdram_Control:u1\|rWR_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rWR_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u1\|rWR_ADDR\[2\]~7\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/v/Sdram_Control/Sdram_Control.v" 361 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1690760580311 "|DE10_LITE_Golden_Top|Sdram_Control:u1|rWR_ADDR[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1690760580311 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690760580566 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690760580566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690760580643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690760581112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690760581327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690760581327 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690760581469 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690760581469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1097 " "Implemented 1097 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690760581470 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690760581470 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1690760581470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "878 " "Implemented 878 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690760581470 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1690760581470 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1690760581470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690760581470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690760581519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 18:43:01 2023 " "Processing ended: Sun Jul 30 18:43:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690760581519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690760581519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690760581519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690760581519 ""}
