<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/inc/rtl87x3e/io/rtl876x_3wire_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_4b32f0b8d8b8575ac29719fa14db2e24.html">inc</a></li><li class="navelem"><a class="el" href="dir_304a138b023bc48c72ed8cd6ab5016e2.html">rtl87x3e</a></li><li class="navelem"><a class="el" href="dir_bc0a37ac455f7b0e3947c74dd75719f6.html">io</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtl876x_3wire_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef _RTL876x_3WIRE_SPI_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define _RTL876x_3WIRE_SPI_H_</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;rtl876x.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* Peripheral: SPI3WIRE */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Description: SPI3WIRE register defines */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Register: CFGR ------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Description: SPI3WIRE configuration register. Offset: 0x30. Address: 0x40004030. */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* CFGR[31] :SPI3WIRE_SSI_EN. 0x1: enable SPI3WIRE mode. 0x0: disable SPI3WIRE mode. */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_EN_Pos                 (31UL)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_EN_Msk                 (0x1UL &lt;&lt; SPI3WIRE_SSI_EN_Pos)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_EN_CLR                 (~SPI3WIRE_SSI_EN_Msk)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* CFGR[30] :SPI3WIRE_SSI_CS_EN. 0x1: enable CS signal. 0x0: disable CS signal. */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_CS_EN_Pos              (30UL)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_CS_EN_Msk              (0x1UL &lt;&lt; SPI3WIRE_SSI_CS_EN_Pos)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_CS_EN_CLR              (~SPI3WIRE_SSI_CS_EN_Msk)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* CFGR[29] :SPI3WIRE_SSI_END_EXT_EN. 0x1: extend mode. 0x0: normal mode. */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Note: Using this control bit can extend the timing window for SPI output enable = 0, The extend time is 1/(2*SPI_CLK) */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_END_EXT_EN_Pos         (29UL)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_END_EXT_EN_Msk         (0x1UL &lt;&lt; SPI3WIRE_SSI_END_EXT_EN_Pos)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_END_EXT_EN_CLR         (~SPI3WIRE_SSI_END_EXT_EN_Msk)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* CFGR[28] :SPI3WIRE_SSI_OE_DLY_EN. 0x1: enable. 0x0: disable. */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Note: Extend 1T of ssi_OE(output-&gt; intput switch delay 4T-&gt;5T  ) */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_OE_DLY_EN_Pos          (28UL)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_OE_DLY_EN_Msk          (0x1UL &lt;&lt; SPI3WIRE_SSI_OE_DLY_EN_Pos)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_OE_DLY_EN_CLR          (~SPI3WIRE_SSI_OE_DLY_EN_Msk)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* CFGR[21] :SPI3WIRE_SSI_RESYNC_TIME. */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* output n*T low pulse, write 1 to 0x38 bit[31] to output;The T time is 1/(2*ssi_CLK) */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_RESYNC_TIME_Pos        (21UL)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_RESYNC_TIME_Msk        (0xfUL &lt;&lt; SPI3WIRE_SSI_RESYNC_TIME_Pos)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_RESYNC_TIME_CLR        (~SPI3WIRE_SSI_RESYNC_TIME_Msk)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* CFGR[20] :SPI3WIRE_SSI_BURST_READ_EN. 0x1: enable burst read. 0x0: disable. */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_BURST_READ_EN_Pos      (20UL)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_BURST_READ_EN_Msk      (0x1UL &lt;&lt; SPI3WIRE_SSI_BURST_READ_EN_Pos)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_BURST_READ_EN_CLR      (~SPI3WIRE_SSI_BURST_READ_EN_Msk)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* CFGR[16] :SPI3WIRE_SSI_BURST_READ_NUM. The total number of read data bytes in burst mode */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_BURST_READ_NUM_Pos     (16UL)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_BURST_READ_NUM_Msk     (0xfUL &lt;&lt; SPI3WIRE_SSI_BURST_READ_NUM_Pos)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_BURST_READ_NUM_CLR     (~SPI3WIRE_SSI_BURST_READ_NUM_Msk)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* CFGR[8] :SPI3WIRE_SSI_DIV_NUM. The divider number to generate 2x SPI_CLK */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_DIV_NUM_Pos            (8UL)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_DIV_NUM_Msk            (0xffUL &lt;&lt; SPI3WIRE_SSI_DIV_NUM_Pos)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_DIV_NUM_CLR            (~SPI3WIRE_SSI_DIV_NUM_Msk)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* CFGR[3] :SPI3WIRE_SSI_DLY_CYCLE. The delay time from the end of address phase to the start of read data phase. */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_DLY_CYCLE_Pos          (3UL)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_DLY_CYCLE_Msk          (0x1fUL &lt;&lt; SPI3WIRE_SSI_DLY_CYCLE_Pos)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_DLY_CYCLE_CLR          (~SPI3WIRE_SSI_DLY_CYCLE_Msk)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* CFGR[1] :SPI3WIRE_SSI_INT_MASK. 0x1: mask. 0x0: no mask. */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_INT_MASK_Pos           (1UL)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_INT_MASK_Msk           (0x1UL &lt;&lt; SPI3WIRE_SSI_INT_MASK_Pos)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_INT_MASK_CLR           (~SPI3WIRE_SSI_INT_MASK_Msk)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* CFGR[0] :SPI3WIRE_SSI_INT_EN. 0x1: enable. 0x0: disable. */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_INT_EN_Pos             (0UL)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_INT_EN_Msk             (0x1UL &lt;&lt; SPI3WIRE_SSI_INT_EN_Pos)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SPI3WIRE_SSI_INT_EN_CLR             (~SPI3WIRE_SSI_INT_EN_Msk)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Register: CR ------------------------------------------------------------*/</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Description: SPI3WIRE control register. Offset: 0x34. Address: 0x40004034. */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* CR[15] :SPI3WIRE_RW_MODE. 0x1: write mode. 0x0: read mode. */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SPI3WIRE_RW_MODE_Pos                (15UL)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SPI3WIRE_RW_MODE_Msk                (0x1UL &lt;&lt; SPI3WIRE_RW_MODE_Pos)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SPI3WIRE_RW_MODE_CLR                (~SPI3WIRE_RW_MODE_Msk)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* CR[8] :SPI3WIRE_ADDRESS. */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SPI3WIRE_ADDRESS_Pos                (8UL)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SPI3WIRE_ADDRESS_Msk                (0x7fUL &lt;&lt; SPI3WIRE_ADDRESS_Pos)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SPI3WIRE_ADDRESS_CLR                (~SPI3WIRE_ADDRESS_Msk)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* CR[0] :SPI3WIRE_DATA. write data ; in read mode, this data byte is useless */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SPI3WIRE_DATA_Pos                   (0UL)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SPI3WIRE_DATA_Msk                   (0xffUL &lt;&lt; SPI3WIRE_ADDRESS_Pos)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SPI3WIRE_DATA_CLR                   (~SPI3WIRE_ADDRESS_Msk)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Register: INTCR ------------------------------------------------------------*/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Description: SPI3WIRE interrupt clear register. Offset: 0x38. Address: 0x40004038. */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* INTCR[31] :SPI3WIRE_RESYNV_EN. 0x1: trriger resync signal. 0x0: disable resync signal. */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SPI3WIRE_RESYNV_EN_Pos              (31UL)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SPI3WIRE_RESYNV_EN_Msk              (0x1UL &lt;&lt; SPI3WIRE_RESYNV_EN_Pos)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SPI3WIRE_RESYNV_EN_CLR              (~SPI3WIRE_RESYNV_EN_Msk)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* INTCR[2] :SPI3WIRE_RD_DATA_CLEAR. 0x1: write clear. */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SPI3WIRE_RD_DATA_CLEAR_Pos          (2UL)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SPI3WIRE_RD_DATA_CLEAR_Msk          (0x1UL &lt;&lt; SPI3WIRE_RD_DATA_CLEAR_Pos)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* INTCR[1] :SPI3WIRE_RD_NUM_CLEAR. 0x1: write clear. */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SPI3WIRE_RD_NUM_CLEAR_Pos           (1UL)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SPI3WIRE_RD_NUM_CLEAR_Msk           (0x1UL &lt;&lt; SPI3WIRE_RD_NUM_CLEAR_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* INTCR[0] :SPI3WIRE_INT_CLEAR. 0x1: write clear. */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SPI3WIRE_INT_CLEAR_Pos              (0UL)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SPI3WIRE_INT_CLEAR_Msk              (0x1UL &lt;&lt; SPI3WIRE_INT_CLEAR_Pos)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SPI3WIRE_FIFO_INT_ALL_CLR           (SPI3WIRE_RD_DATA_CLEAR_Msk | \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">                                             SPI3WIRE_RD_NUM_CLEAR_Msk | \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">                                             SPI3WIRE_INT_CLEAR_Msk)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Register: SR ------------------------------------------------------------*/</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Description: SPI3WIRE status register. Offset: 0x3C. Address: 0x4000403C. */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* SR[6] :SPI3WIRE_RESYNV_BUSY. 0x1: Resync busy. 0x0: Resync idle. */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SPI3WIRE_RESYNV_BUSY_Pos                (6UL)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SPI3WIRE_RESYNV_BUSY_Msk                (0x1UL &lt;&lt; SPI3WIRE_RESYNV_BUSY_Pos)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SPI3WIRE_RESYNV_BUSY_CLR                (~SPI3WIRE_RESYNV_BUSY_Msk)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* SR[5] :SPI3WIRE_INT_STATUS. 0x1: Interrupt. 0x0: No interrupt. */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SPI3WIRE_INT_STATUS_Pos                 (5UL)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SPI3WIRE_INT_STATUS_Msk                 (0x1UL &lt;&lt; SPI3WIRE_INT_STATUS_Pos)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SPI3WIRE_INT_STATUS_CLR                 (~SPI3WIRE_INT_STATUS_Msk)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* SR[4] :SPI3WIRE_BUSY. 0x1: Busy. 0x0:Idle. */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SPI3WIRE_BUSY_Pos                       (4UL)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SPI3WIRE_BUSY_Msk                       (0x1UL &lt;&lt; SPI3WIRE_BUSY_Pos)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SPI3WIRE_BUSY_CLR                       (~SPI3WIRE_BUSY_Msk)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* SR[0] :SPI3WIRE_RDATA_NUM. The total number of data byte in each SPI read transaction */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SPI3WIRE_RDATA_NUM_Pos                  (0UL)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SPI3WIRE_RDATA_NUM_Msk                  (0xfUL &lt;&lt; SPI3WIRE_RDATA_NUM_Pos)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SPI3WIRE_RDATA_NUM_CLR                  (~SPI3WIRE_RDATA_NUM_Msk)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *                         Types</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    uint32_t SPI3WIRE_SysClock;     </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    uint32_t SPI3WIRE_Speed;        </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    uint32_t SPI3WIRE_Mode;         </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    uint32_t SPI3WIRE_ReadDelay;    </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    uint32_t SPI3WIRE_OutputDelay;  </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    uint32_t SPI3WIRE_ExtMode;      </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;} <a class="code" href="struct_s_p_i3_w_i_r_e___init_type_def.html">SPI3WIRE_InitTypeDef</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *                         Constants</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__mode.html#gafe6b1bc47dcd724671142c56df926772">  186</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_3WIRE_MODE                     ((uint32_t)(1 &lt;&lt; SPI3WIRE_SSI_CS_EN_Pos))</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__mode.html#gad33fa7af370b72775c9809d66146ee5e">  187</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_2WIRE_MODE                     ((uint32_t)(0 &lt;&lt; SPI3WIRE_SSI_CS_EN_Pos))</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__mode.html#ga62dcdd5842459113aa63bea90dafab0d">  189</a></span>&#160;<span class="preprocessor">#define IS_SPI3WIRE_MODE(MODE) ((MODE) == SPI3WIRE_2WIRE_MODE || (MODE) == SPI3WIRE_3WIRE_MODE)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___o_e__delay__config.html#gace1abbde6fa01ccadd9ee0068caeaab2">  199</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_OE_DELAY_1T                     ((uint32_t)(1 &lt;&lt; SPI3WIRE_SSI_OE_DLY_EN_Pos))</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___o_e__delay__config.html#gaff78b1ee8206c8c3382d3ba187d002bb">  200</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_OE_DELAY_NONE                   ((uint32_t)(0 &lt;&lt; SPI3WIRE_SSI_OE_DLY_EN_Pos))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___o_e__delay__config.html#gaf3e431296705b1ec440ba259a0a16599">  202</a></span>&#160;<span class="preprocessor">#define IS_SPI3WIRE_OE_DELAY_CFG(CFG) ((CFG) == SPI3WIRE_OE_DELAY_1T || (CFG) == SPI3WIRE_OE_DELAY_NONE)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__end__extend__mode.html#ga712f8482df3a47b074cbe3a21de6ede0">  213</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_EXTEND_MODE                     ((uint32_t)(1 &lt;&lt; SPI3WIRE_SSI_END_EXT_EN_Pos))</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__end__extend__mode.html#gac952e41e978e21bc6eb741b3e764d4df">  214</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_NORMAL_MODE                     ((uint32_t)(0 &lt;&lt; SPI3WIRE_SSI_END_EXT_EN_Pos))</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__end__extend__mode.html#gae4be73d3c164374b7bf22566347b7df9">  216</a></span>&#160;<span class="preprocessor">#define IS_SPI3WIRE_END_EXTEND_MODE(MODE) ((MODE) == SPI3WIRE_EXTEND_MODE || (MODE) == SPI3WIRE_NORMAL_MODE)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__read__cycle__delay.html#gaa910fb443a66b2a6600a98888747fa5e">  226</a></span>&#160;<span class="preprocessor">#define IS_SPI3WIRE_READ_CYCLE_DELAY(DELAY) (DELAY &lt;= 0x1f)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___f_l_a_g.html#gad5eabcf0a97196ac4bda8e189e49e441">  237</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_FLAG_BUSY                       ((uint32_t)SPI3WIRE_BUSY_Msk)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___f_l_a_g.html#ga857c1cecee83edc75c038a652f8a854f">  238</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_FLAG_INT_IND                    ((uint32_t)SPI3WIRE_INT_STATUS_Msk)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___f_l_a_g.html#ga8efdc16ed36abfac482e5c8c92045396">  239</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_FLAG_RESYNC_BUSY                ((uint32_t)SPI3WIRE_RESYNV_BUSY_Msk)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i___f_l_a_g.html#ga5a3d66e5afa901f49abf20f4752a58a1">  241</a></span>&#160;<span class="preprocessor">#define IS_SPI3WIRE_FLAG(FLAG) (((FLAG) == SPI3WIRE_FLAG_BUSY) || \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">                                ((FLAG) == SPI3WIRE_FLAG_INT_IND) || \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">                                ((FLAG) == SPI3WIRE_FLAG_RESYNC_BUSY))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__interrupt__definition.html#gadf9feae8f67f54493edd08bb7701fbe8">  253</a></span>&#160;<span class="preprocessor">#define SPI3WIRE_INT_BIT                          ((uint32_t)SPI3WIRE_SSI_INT_EN_Msk)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__x3e___t_h_r_e_e___w_i_r_e___s_p_i__interrupt__definition.html#ga934139e85ee8ffcdc8a6af275f0567d0">  255</a></span>&#160;<span class="preprocessor">#define IS_SPI3WIRE_INT(INT) ((INT) == SPI3WIRE_INT_BIT)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *                         Functions</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga46cf7721e2c8dbad7841d4f84ff1db9b">SPI3WIRE_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga998c2ed17548f6cc2c8e3dd878e0dd77">SPI3WIRE_Init</a>(<a class="code" href="struct_s_p_i3_w_i_r_e___init_type_def.html">SPI3WIRE_InitTypeDef</a> *SPI3WIRE_InitStruct);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga527ada2108cd29c547c295b7a89f54af">SPI3WIRE_StructInit</a>(<a class="code" href="struct_s_p_i3_w_i_r_e___init_type_def.html">SPI3WIRE_InitTypeDef</a> *SPI3WIRE_InitStruct);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga492badbeb2e4716e40fbbe6b51421ed3">SPI3WIRE_SetResyncTime</a>(uint32_t value);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga778316be7480d255f8c2c34845d26ec7">SPI3WIRE_ResyncSignalCmd</a>(<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gadf565a93dd6f739a6fa5eceb46c9586f">SPI3WIRE_Cmd</a>(<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;uint8_t <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gacea53bfc99dafc81bf2831b891ff90f0">SPI3WIRE_GetRxDataLen</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gabd74069dc6a8e59ca4616f3f25d0838d">SPI3WIRE_ClearRxDataLen</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gaa1fe85e636c932d090a56e1e69645645">SPI3WIRE_ClearRxFIFO</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gae8f22e235cf3377b7ec32250ac07b01a">SPI3WIRE_StartWrite</a>(uint8_t address, uint8_t data);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga18f1c2f9467e0567521436d9a5003329">SPI3WIRE_StartRead</a>(uint8_t address, uint32_t len);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga118230c5ee44191331ccdcaf3dc878f4">SPI3WIRE_ReadBuf</a>(uint8_t *pBuf, uint8_t readNum);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga1e2f51b6e0a6df361215a5c740af9ac0">SPI3WIRE_GetFlagStatus</a>(uint32_t SPI3WIRE_FLAG);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gac4b5c7df1f661b7841887f2a9672acd2">SPI3WIRE_INTConfig</a>(uint32_t SPI3WIRE_INT, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> newState);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga9ac59981e06c574f58dcfbcfcac2532a">SPI3WIRE_ClearINTPendingBit</a>(uint32_t SPI3WIRE_INT);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;}</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTL8762_3WIRE_SPI_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; <span class="comment">/* End of group 87x3e_THREE_WIRE_SPI_Exported_Functions */</span> <span class="comment">/* End of group 87x3e_THREE_WIRE_SPI */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2016 Realtek Semiconductor Corporation *****END OF FILE****/</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga998c2ed17548f6cc2c8e3dd878e0dd77"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga998c2ed17548f6cc2c8e3dd878e0dd77">SPI3WIRE_Init</a></div><div class="ttdeci">void SPI3WIRE_Init(SPI3WIRE_InitTypeDef *SPI3WIRE_InitStruct)</div><div class="ttdoc">Initializes the SPI_3WIRE peripheral according to the specified parameters in the SPI_3WIRE_InitStruc...</div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_gae8f22e235cf3377b7ec32250ac07b01a"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gae8f22e235cf3377b7ec32250ac07b01a">SPI3WIRE_StartWrite</a></div><div class="ttdeci">void SPI3WIRE_StartWrite(uint8_t address, uint8_t data)</div><div class="ttdoc">start to write data. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga492badbeb2e4716e40fbbe6b51421ed3"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga492badbeb2e4716e40fbbe6b51421ed3">SPI3WIRE_SetResyncTime</a></div><div class="ttdeci">void SPI3WIRE_SetResyncTime(uint32_t value)</div><div class="ttdoc">Configure resync signal time value. </div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___init_type_def_html"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___init_type_def.html">SPI3WIRE_InitTypeDef</a></div><div class="ttdoc">THREE_WIRE_SPI initialize parameters 3WIRE SPI initialize parameters. </div><div class="ttdef"><b>Definition:</b> rtl876x_3wire_spi.h:156</div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga46cf7721e2c8dbad7841d4f84ff1db9b"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga46cf7721e2c8dbad7841d4f84ff1db9b">SPI3WIRE_DeInit</a></div><div class="ttdeci">void SPI3WIRE_DeInit(void)</div><div class="ttdoc">Deinitializes the 3WIRE SPI peripheral registers to their default reset values. </div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_gabd74069dc6a8e59ca4616f3f25d0838d"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gabd74069dc6a8e59ca4616f3f25d0838d">SPI3WIRE_ClearRxDataLen</a></div><div class="ttdeci">void SPI3WIRE_ClearRxDataLen(void)</div><div class="ttdoc">Clear read data number status. </div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga1e2f51b6e0a6df361215a5c740af9ac0"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga1e2f51b6e0a6df361215a5c740af9ac0">SPI3WIRE_GetFlagStatus</a></div><div class="ttdeci">FlagStatus SPI3WIRE_GetFlagStatus(uint32_t SPI3WIRE_FLAG)</div><div class="ttdoc">Checks whether the specified 3WIRE_SPI flag is set or not. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_gacea53bfc99dafc81bf2831b891ff90f0"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gacea53bfc99dafc81bf2831b891ff90f0">SPI3WIRE_GetRxDataLen</a></div><div class="ttdeci">uint8_t SPI3WIRE_GetRxDataLen(void)</div><div class="ttdoc">Get total number of data byte in each SPI reading. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_gadf565a93dd6f739a6fa5eceb46c9586f"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gadf565a93dd6f739a6fa5eceb46c9586f">SPI3WIRE_Cmd</a></div><div class="ttdeci">void SPI3WIRE_Cmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified SPI3WIRE peripheral. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga9ac59981e06c574f58dcfbcfcac2532a"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga9ac59981e06c574f58dcfbcfcac2532a">SPI3WIRE_ClearINTPendingBit</a></div><div class="ttdeci">void SPI3WIRE_ClearINTPendingBit(uint32_t SPI3WIRE_INT)</div><div class="ttdoc">Clears the 3WIRE_SPI interrupt pending bits. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga778316be7480d255f8c2c34845d26ec7"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga778316be7480d255f8c2c34845d26ec7">SPI3WIRE_ResyncSignalCmd</a></div><div class="ttdeci">void SPI3WIRE_ResyncSignalCmd(FunctionalState NewState)</div><div class="ttdoc">Send resync signal or not .Must send when SPI3WIRE is disable. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga18f1c2f9467e0567521436d9a5003329"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga18f1c2f9467e0567521436d9a5003329">SPI3WIRE_StartRead</a></div><div class="ttdeci">void SPI3WIRE_StartRead(uint8_t address, uint32_t len)</div><div class="ttdoc">start read. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga118230c5ee44191331ccdcaf3dc878f4"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga118230c5ee44191331ccdcaf3dc878f4">SPI3WIRE_ReadBuf</a></div><div class="ttdeci">void SPI3WIRE_ReadBuf(uint8_t *pBuf, uint8_t readNum)</div><div class="ttdoc">write data. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_gac4b5c7df1f661b7841887f2a9672acd2"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gac4b5c7df1f661b7841887f2a9672acd2">SPI3WIRE_INTConfig</a></div><div class="ttdeci">void SPI3WIRE_INTConfig(uint32_t SPI3WIRE_INT, FunctionalState newState)</div><div class="ttdoc">Enables or disables the specified SPI3WIRE interrupts. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_ga527ada2108cd29c547c295b7a89f54af"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#ga527ada2108cd29c547c295b7a89f54af">SPI3WIRE_StructInit</a></div><div class="ttdeci">void SPI3WIRE_StructInit(SPI3WIRE_InitTypeDef *SPI3WIRE_InitStruct)</div><div class="ttdoc">Fills each SPI3WIRE_InitStruct member with its default value. </div></div>
<div class="ttc" id="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions_html_gaa1fe85e636c932d090a56e1e69645645"><div class="ttname"><a href="group___t_h_r_e_e___w_i_r_e___s_p_i___exported___functions.html#gaa1fe85e636c932d090a56e1e69645645">SPI3WIRE_ClearRxFIFO</a></div><div class="ttdeci">void SPI3WIRE_ClearRxFIFO(void)</div><div class="ttdoc">Clear all read data registers. </div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
