## Full Adders

### Cuccaro et al. (2004)
**Source**

Cuccaro, S.A., Moulton, D.P., et al., 2004. A New Quantum Ripple-Carry Addition 
Circuit. arXiv:quant-ph/0410184. 

**IBM implementation**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/548aa4bf-12f6-47be-ba7a-06b466ec2c3e">

**Theoretical diagram**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/43803224-5c33-4950-bc6d-25d2f5f803e8">
<table>
  <tr>
    <th>Quantum Cost</th>
    <th>Delay</th>
  </tr>
  <tr>
    <td>34</td>
    <td>34</td>
  </tr>
  </table>
<hr>

### Wang et al. (2016)
**Source**

Wang, F., et al., 2016. Improved quantum ripple-carry addition circuit. Sci. China Inf. Sci. 59 (4), 042406.  

**IBM implementation**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/90de4d3c-99ea-45ed-a8d5-3cc5bee8558f">

**Theoretical diagram**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/f99cca97-76be-4c86-a227-9af2d898638c">
<table>
  <tr>
    <th>Quantum Cost</th>
    <th>Delay</th>
  </tr>
  <tr>
    <td>20</td>
    <td>15</td>
  </tr>
  </table>
<hr>

### Thapliyal (2016) 

**Source**

Thapliyal, H., 2016. Mapping of subtractor and adder-subtractor circuits on reversible quantum gates. In: Transactions on Computational Science XXVII. Springer, pp. 10–34. 

**IBM implementation**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/71576ec5-635e-4011-b8ef-a7c85e74d254">

**Theoretical diagram**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/61f2af60-d00c-4da2-902c-87c3ea7a7642">
<table>
  <tr>
    <th>Quantum Cost</th>
    <th>Delay</th>
  </tr>
  <tr>
    <td>30</td>
    <td>20</td>
  </tr>
  </table>
<hr>

### Zhou et al. (2014)

**Source**
Zhou, R.G., et al., 2014. Novel designs for fault tolerant reversible binary coded decimal adders. Int. J. Electron. 101 (10), 1336–1356. 

**IBM implementation**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/4d4fbdc2-1cb3-4e92-a6ec-403460cddb84">

**Theoretical diagram**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/9a74fcd8-626e-44ca-9cc2-20de74227b12">
<table>
  <tr>
    <th>Quantum Cost</th>
    <th>Delay</th>
  </tr>
  <tr>
    <td>33</td>
    <td>25</td>
  </tr>
  </table>
<hr>

### Maslov et al. (2008) 

**Source**

Maslov, D., Negrevergne, C., et al., 2008. Quantum circuit simplification and level compaction. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 27 (3), 436–444. 

**IBM implementation**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/09ac8cb8-4d67-4a5d-9605-9b79f0484b5d">

**Theoretical diagram**

<img width="256" alt="IBM implementation" src="https://github.com/nelsongarrido/quantumAdders-/assets/6036814/470aa0e7-058d-4d48-8534-86af541b918e">
<table>
  <tr>
    <th>Quantum Cost</th>
    <th>Delay</th>
  </tr>
  <tr>
    <td>30</td>
    <td>21</td>
  </tr>
  </table>
<hr>
