{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629672672114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629672672122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 22 17:51:12 2021 " "Processing started: Sun Aug 22 17:51:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629672672122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672672122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_MaxToMin_ordering_in_RAM -c Example_MaxToMin_ordering_in_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_MaxToMin_ordering_in_RAM -c Example_MaxToMin_ordering_in_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672672122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629672672537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629672672537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "particion_funcional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file particion_funcional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Particion_Funcional " "Found entity 1: Particion_Funcional" {  } { { "Particion_Funcional.bdf" "" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672680690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672680690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-solve " "Found design unit 1: Sumador-solve" {  } { { "Sumador.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681106 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Sumador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-solve " "Found design unit 1: registro-solve" {  } { { "registro.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681107 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/registro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-solve " "Found design unit 1: ram-solve" {  } { { "ram.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/ram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-solve " "Found design unit 1: mux2a1-solve" {  } { { "mux2a1.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/mux2a1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681110 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/mux2a1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-solv " "Found design unit 1: MSS-solv" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/MSS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681112 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/MSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up-solve " "Found design unit 1: contador_up-solve" {  } { { "contador_up.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/contador_up.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681113 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up " "Found entity 1: contador_up" {  } { { "contador_up.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/contador_up.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-solve " "Found design unit 1: comparador-solve" {  } { { "comparador.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/comparador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681114 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/comparador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629672681114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672681114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Particion_Funcional " "Elaborating entity \"Particion_Funcional\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629672681144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS MSS:inst17 " "Elaborating entity \"MSS\" for hierarchy \"MSS:inst17\"" {  } { { "Particion_Funcional.bdf" "inst17" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 40 1640 1832 280 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681156 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradas MSS.vhd(64) " "VHDL Process Statement warning at MSS.vhd(64): signal \"entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/MSS.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629672681158 "|Particion_Funcional|MSS:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradas MSS.vhd(65) " "VHDL Process Statement warning at MSS.vhd(65): signal \"entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/MSS.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629672681158 "|Particion_Funcional|MSS:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradas MSS.vhd(72) " "VHDL Process Statement warning at MSS.vhd(72): signal \"entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/MSS.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629672681158 "|Particion_Funcional|MSS:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradas MSS.vhd(77) " "VHDL Process Statement warning at MSS.vhd(77): signal \"entradas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/MSS.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629672681158 "|Particion_Funcional|MSS:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst16 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst16\"" {  } { { "Particion_Funcional.bdf" "inst16" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 88 600 776 200 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up contador_up:inst1 " "Elaborating entity \"contador_up\" for hierarchy \"contador_up:inst1\"" {  } { { "Particion_Funcional.bdf" "inst1" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 104 8 176 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst13 " "Elaborating entity \"ram\" for hierarchy \"ram:inst13\"" {  } { { "Particion_Funcional.bdf" "inst13" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 440 1216 1408 552 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 mux2a1:inst10 " "Elaborating entity \"mux2a1\" for hierarchy \"mux2a1:inst10\"" {  } { { "Particion_Funcional.bdf" "inst10" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 480 576 744 592 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:inst2 " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:inst2\"" {  } { { "Particion_Funcional.bdf" "inst2" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 320 72 232 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst22 " "Elaborating entity \"registro\" for hierarchy \"registro:inst22\"" {  } { { "Particion_Funcional.bdf" "inst22" { Schematic "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/Particion_Funcional.bdf" { { 680 1480 1640 792 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672681198 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:inst13\|tmp_ram " "RAM logic \"ram:inst13\|tmp_ram\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "tmp_ram" { Text "D:/GoogleDrive/F_BLOG/GITHUB/DigitalSystems/Example_MaxToMin_ordering_in_RAM/ram.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1629672681487 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1629672681487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629672683149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629672684032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629672684032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3148 " "Implemented 3148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629672684243 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629672684243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3134 " "Implemented 3134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629672684243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629672684243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629672684265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 22 17:51:24 2021 " "Processing ended: Sun Aug 22 17:51:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629672684265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629672684265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629672684265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629672684265 ""}
