<profile>

<section name = "Vivado HLS Report for 'AXIvideo2Mat_32_1080_1920_32_s'" level="0">
<item name = "Date">Tue Mar 17 17:04:35 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">grayscale_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 4.65, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 2080084, 3, 2080084, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 1, 1, 1, 1, 0 ~ 1, yes</column>
<column name="- loop_height">0, 2080080, 5 ~ 1926, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">1, 1921, 2, 1, 1, 0 ~ 1920, yes</column>
<column name=" + loop_wait_for_eol">0, 1, 1, 1, 1, 0 ~ 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 70</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 152</column>
<column name="Register">-, -, 181, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_367_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_378_p2">+, 0, 0, 12, 12, 1</column>
<column name="AXI_video_strm_V_0_status">and, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_265">and, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_89">and, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_97">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_362_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond2_fu_373_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="ap_sig_bdd_107">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_139">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_398_p2">or, 0, 0, 2, 1, 1</column>
<column name="eol_1_mux_fu_403_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_sof_2_fu_387_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="axi_0_1_reg_211">32, 2, 32, 64</column>
<column name="axi_0_2_reg_255">32, 2, 32, 64</column>
<column name="axi_0_4_reg_314">32, 2, 32, 64</column>
<column name="p_1_reg_233">12, 2, 12, 24</column>
<column name="p_Val2_s_phi_fu_282_p4">32, 3, 32, 96</column>
<column name="p_s_reg_222">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 1, 0</column>
<column name="axi_0_1_reg_211">32, 32, 0</column>
<column name="axi_0_2_reg_255">32, 32, 0</column>
<column name="axi_0_4_reg_314">32, 32, 0</column>
<column name="axi_4_1_reg_200">1, 1, 0</column>
<column name="axi_4_4_reg_302">1, 1, 0</column>
<column name="axi_4_reg_165">1, 1, 0</column>
<column name="axi_reg_177">32, 32, 0</column>
<column name="eol_1_reg_244">1, 1, 0</column>
<column name="eol_3_reg_326">1, 1, 0</column>
<column name="eol_reg_266">1, 1, 0</column>
<column name="exitcond2_reg_471">1, 1, 0</column>
<column name="i_V_reg_466">12, 12, 0</column>
<column name="not_sof_2_reg_485">1, 1, 0</column>
<column name="p_1_reg_233">12, 12, 0</column>
<column name="p_s_reg_222">12, 12, 0</column>
<column name="sof_1_fu_110">1, 1, 0</column>
<column name="sof_1_load_reg_480">1, 1, 0</column>
<column name="sof_reg_189">1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2Mat&lt;32,1080,1920,32&gt;, return value</column>
<column name="AXI_video_strm_V_data_V_dout">in, 32, ap_fifo, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_data_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_data_V_read">out, 1, ap_fifo, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_keep_V_dout">in, 4, ap_fifo, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_keep_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_keep_V_read">out, 1, ap_fifo, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_strb_V_dout">in, 4, ap_fifo, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_strb_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_strb_V_read">out, 1, ap_fifo, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_user_V_dout">in, 1, ap_fifo, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_user_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_user_V_read">out, 1, ap_fifo, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_last_V_dout">in, 1, ap_fifo, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_last_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_last_V_read">out, 1, ap_fifo, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_id_V_dout">in, 1, ap_fifo, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_id_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_id_V_read">out, 1, ap_fifo, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_dest_V_dout">in, 1, ap_fifo, AXI_video_strm_V_dest_V, pointer</column>
<column name="AXI_video_strm_V_dest_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_dest_V, pointer</column>
<column name="AXI_video_strm_V_dest_V_read">out, 1, ap_fifo, AXI_video_strm_V_dest_V, pointer</column>
<column name="img_rows_V_read">in, 12, ap_none, img_rows_V_read, scalar</column>
<column name="img_cols_V_read">in, 12, ap_none, img_cols_V_read, scalar</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
