$date
	Sun Oct 23 06:53:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#769997
b11000 !
1"
#769998
b11000 &
b11000 %
1$
#769999
0"
#770002
b1100 &
b1100 %
#770006
b110 &
b110 %
#770010
b11 &
b11 %
#770014
b1010 &
b1010 %
#770018
b101 &
b101 %
#770022
b10000 &
b10000 %
#770026
b1000 &
b1000 %
#770030
b100 &
b100 %
#770034
b10 &
b10 %
#770038
b1 &
1#
b1 %
#770042
b0 &
b0 %
0#
0$
#1762557
b10010 !
1"
#1762558
b10010 &
b10010 %
1$
#1762559
0"
#1762562
b1001 &
b1001 %
#1762566
b11100 &
b11100 %
#1762570
b1110 &
b1110 %
#1762574
b111 &
b111 %
#1762578
b10110 &
b10110 %
#1762582
b1011 &
b1011 %
#1762586
b100010 &
b100010 %
#1762590
b10001 &
b10001 %
#1762594
b110100 &
b110100 %
#1762598
b11010 &
b11010 %
#1762602
b1101 &
b1101 %
#1762606
b101000 &
b101000 %
#1762610
b10100 &
b10100 %
#1762614
b1010 &
b1010 %
#1762618
b101 &
b101 %
#1762622
b10000 &
b10000 %
#1762626
b1000 &
b1000 %
#1762630
b100 &
b100 %
#1762634
b10 &
b10 %
#1762638
b1 &
1#
b1 %
#1762642
b0 &
b0 %
0#
0$
#2738455
b101 !
1"
#2738458
b101 &
b101 %
1$
#2738459
0"
#2738462
b10000 &
b10000 %
#2738466
b1000 &
b1000 %
#2738470
b100 &
b100 %
#2738474
b10 &
b10 %
#2738478
b1 &
1#
b1 %
#2738482
b0 &
b0 %
0#
0$
#4500012
