// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/13/2019 19:05:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module system (
	clk,
	reset,
	vsync,
	hsync,
	blank,
	sync,
	r,
	g,
	b,
	vga_clk);
input 	clk;
input 	reset;
output 	vsync;
output 	hsync;
output 	blank;
output 	sync;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;
output 	vga_clk;

// Design Ports Information
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reset~input_o ;
wire \clk~input_o ;
wire \clk25~0_combout ;
wire \clk25~q ;
wire \vgaTest|Add1~17_sumout ;
wire \vgaTest|Add1~38 ;
wire \vgaTest|Add1~33_sumout ;
wire \vgaTest|Add0~17_sumout ;
wire \vgaTest|Add0~18 ;
wire \vgaTest|Add0~13_sumout ;
wire \vgaTest|Add0~14 ;
wire \vgaTest|Add0~1_sumout ;
wire \vgaTest|hcount[2]~DUPLICATE_q ;
wire \vgaTest|Add0~2 ;
wire \vgaTest|Add0~9_sumout ;
wire \vgaTest|Add0~10 ;
wire \vgaTest|Add0~21_sumout ;
wire \vgaTest|Add0~22 ;
wire \vgaTest|Add0~37_sumout ;
wire \vgaTest|Add0~38 ;
wire \vgaTest|Add0~33_sumout ;
wire \vgaTest|Add0~34 ;
wire \vgaTest|Add0~29_sumout ;
wire \vgaTest|hcount[7]~DUPLICATE_q ;
wire \vgaTest|Add0~30 ;
wire \vgaTest|Add0~25_sumout ;
wire \vgaTest|hcount[8]~DUPLICATE_q ;
wire \vgaTest|Add0~26 ;
wire \vgaTest|Add0~5_sumout ;
wire \vgaTest|Equal0~0_combout ;
wire \vgaTest|Equal2~0_combout ;
wire \vgaTest|Equal2~1_combout ;
wire \vgaTest|Add1~34 ;
wire \vgaTest|Add1~29_sumout ;
wire \vgaTest|Add1~30 ;
wire \vgaTest|Add1~13_sumout ;
wire \vgaTest|Add1~14 ;
wire \vgaTest|Add1~9_sumout ;
wire \vgaTest|Add1~10 ;
wire \vgaTest|Add1~5_sumout ;
wire \vgaTest|Add1~6 ;
wire \vgaTest|Add1~25_sumout ;
wire \vgaTest|Add1~26 ;
wire \vgaTest|Add1~21_sumout ;
wire \vgaTest|vreset~1_combout ;
wire \vgaTest|vreset~0_combout ;
wire \vgaTest|vreset~combout ;
wire \vgaTest|vcount[0]~DUPLICATE_q ;
wire \vgaTest|Add1~18 ;
wire \vgaTest|Add1~1_sumout ;
wire \vgaTest|Add1~2 ;
wire \vgaTest|Add1~37_sumout ;
wire \vgaTest|vs~0_combout ;
wire \Draw|draw~0_combout ;
wire \vgaTest|vs~1_combout ;
wire \vgaTest|vs~feeder_combout ;
wire \vgaTest|vs~q ;
wire \vgaTest|Equal0~1_combout ;
wire \vgaTest|hs~0_combout ;
wire \vgaTest|hs~q ;
wire \clk~inputCLKENA0_outclk ;
wire \Draw|LessThan1~0_combout ;
wire \vgaTest|hcount[5]~DUPLICATE_q ;
wire \vgaTest|hcount[6]~DUPLICATE_q ;
wire \Draw|draw~3_combout ;
wire \Draw|draw~4_combout ;
wire \Draw|draw~1_combout ;
wire \Draw|draw~2_combout ;
wire \Draw|draw~5_combout ;
wire \drawer|Add0~6 ;
wire \drawer|Add0~10 ;
wire \drawer|Add0~34 ;
wire \drawer|Add0~38 ;
wire \drawer|Add0~26 ;
wire \drawer|Add0~30 ;
wire \drawer|Add0~22 ;
wire \drawer|Add0~18 ;
wire \drawer|Add0~1_sumout ;
wire \drawer|Add0~2 ;
wire \drawer|Add0~13_sumout ;
wire \drawer|Add0~17_sumout ;
wire \drawer|Add0~21_sumout ;
wire \drawer|Add0~29_sumout ;
wire \drawer|Add0~25_sumout ;
wire \drawer|Add0~37_sumout ;
wire \drawer|Add0~33_sumout ;
wire \drawer|Add0~9_sumout ;
wire \drawer|Add0~5_sumout ;
wire \drawer|Add2~26 ;
wire \drawer|Add2~30 ;
wire \drawer|Add2~34 ;
wire \drawer|Add2~38 ;
wire \drawer|Add2~18 ;
wire \drawer|Add2~22 ;
wire \drawer|Add2~14 ;
wire \drawer|Add2~6 ;
wire \drawer|Add2~1_sumout ;
wire \drawer|Add2~5_sumout ;
wire \drawer|Add2~13_sumout ;
wire \drawer|Add2~21_sumout ;
wire \drawer|Add2~17_sumout ;
wire \drawer|Add2~37_sumout ;
wire \drawer|Add2~33_sumout ;
wire \drawer|Add2~29_sumout ;
wire \drawer|Add2~25_sumout ;
wire \Draw|draw~6_combout ;
wire \drawer|Add1~0_combout ;
wire \drawer|Add3~26 ;
wire \drawer|Add3~30 ;
wire \drawer|Add3~34 ;
wire \drawer|Add3~38 ;
wire \drawer|Add3~42 ;
wire \drawer|Add3~46 ;
wire \drawer|Add3~18 ;
wire \drawer|Add3~22 ;
wire \drawer|Add3~14 ;
wire \drawer|Add3~6 ;
wire \drawer|Add3~1_sumout ;
wire \drawer|Add3~5_sumout ;
wire \drawer|address[0]~0_combout ;
wire \drawer|Add3~13_sumout ;
wire \drawer|index[15]~12_combout ;
wire \drawer|Add3~17_sumout ;
wire \drawer|index[13]~13_combout ;
wire \drawer|Add3~21_sumout ;
wire \drawer|index[14]~14_combout ;
wire \~GND~combout ;
wire \drawer|index[0]~0_combout ;
wire \drawer|index[1]~1_combout ;
wire \drawer|index[2]~2_combout ;
wire \drawer|index[3]~3_combout ;
wire \drawer|index[4]~4_combout ;
wire \drawer|index[5]~5_combout ;
wire \drawer|index[6]~15_combout ;
wire \drawer|Add3~25_sumout ;
wire \drawer|index[7]~6_combout ;
wire \drawer|Add3~29_sumout ;
wire \drawer|index[8]~7_combout ;
wire \drawer|Add3~33_sumout ;
wire \drawer|index[9]~8_combout ;
wire \drawer|Add3~37_sumout ;
wire \drawer|index[10]~9_combout ;
wire \drawer|Add3~41_sumout ;
wire \drawer|index[11]~10_combout ;
wire \drawer|Add3~45_sumout ;
wire \drawer|index[12]~11_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \drawer|pixel~8_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \drawer|pixel~6_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \drawer|pixel~5_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \drawer|pixel~7_combout ;
wire \drawer|pixel~9_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \drawer|pixel~0_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \drawer|pixel~1_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \drawer|pixel~3_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \drawer|pixel~2_combout ;
wire \drawer|pixel~4_combout ;
wire \drawer|pixel~10_combout ;
wire \drawer|Add2~2 ;
wire \drawer|Add2~9_sumout ;
wire \drawer|Add3~2 ;
wire \drawer|Add3~9_sumout ;
wire \drawer|pixel[2]~11_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \drawer|pixel~19_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \drawer|pixel~20_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \drawer|pixel~18_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \drawer|pixel~17_combout ;
wire \drawer|pixel~21_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \drawer|pixel~15_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \drawer|pixel~12_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \drawer|pixel~13_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \drawer|pixel~14_combout ;
wire \drawer|pixel~16_combout ;
wire \drawer|pixel~22_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \drawer|pixel~29_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \drawer|pixel~31_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \drawer|pixel~30_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \drawer|pixel~28_combout ;
wire \drawer|pixel~32_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \drawer|pixel~23_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \drawer|pixel~26_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \drawer|pixel~25_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \drawer|pixel~24_combout ;
wire \drawer|pixel~27_combout ;
wire \drawer|pixel~33_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \drawer|pixel~40_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \drawer|pixel~39_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \drawer|pixel~41_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \drawer|pixel~42_combout ;
wire \drawer|pixel~43_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \drawer|pixel~37_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \drawer|pixel~36_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \drawer|pixel~34_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \drawer|pixel~35_combout ;
wire \drawer|pixel~38_combout ;
wire \drawer|pixel~44_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \drawer|pixel~50_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \drawer|pixel~52_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \drawer|pixel~51_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \drawer|pixel~53_combout ;
wire \drawer|pixel~54_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \drawer|pixel~45_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \drawer|pixel~47_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \drawer|pixel~48_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \drawer|pixel~46_combout ;
wire \drawer|pixel~49_combout ;
wire \drawer|pixel~55_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \drawer|pixel~59_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \drawer|pixel~58_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \drawer|pixel~57_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \drawer|pixel~56_combout ;
wire \drawer|pixel~60_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \drawer|pixel~61_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \drawer|pixel~63_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \drawer|pixel~62_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \drawer|pixel~64_combout ;
wire \drawer|pixel~65_combout ;
wire \drawer|pixel~66_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \drawer|pixel~75_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \drawer|pixel~72_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \drawer|pixel~74_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \drawer|pixel~73_combout ;
wire \drawer|pixel~76_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \drawer|pixel~70_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \drawer|pixel~67_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \drawer|pixel~69_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \drawer|pixel~68_combout ;
wire \drawer|pixel~71_combout ;
wire \drawer|pixel~77_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \drawer|pixel~79_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \drawer|pixel~81_combout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \drawer|pixel~78_combout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \drawer|pixel~80_combout ;
wire \drawer|pixel~82_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \drawer|pixel~85_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \drawer|pixel~83_combout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \drawer|pixel~86_combout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \drawer|pixel~84_combout ;
wire \drawer|pixel~87_combout ;
wire \drawer|pixel~88_combout ;
wire [3:0] \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w ;
wire [7:0] \drawer|pixel ;
wire [3:0] \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w ;
wire [2:0] \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [9:0] \vgaTest|vcount ;
wire [2:0] \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \vgaTest|hcount ;
wire [3:0] \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w ;
wire [3:0] \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w ;

wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\vgaTest|vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\vgaTest|hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
defparam \blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \r[0]~output (
	.i(\drawer|pixel [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \r[1]~output (
	.i(\drawer|pixel [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \r[2]~output (
	.i(\drawer|pixel [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \r[3]~output (
	.i(\drawer|pixel [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \r[4]~output (
	.i(\drawer|pixel [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \r[5]~output (
	.i(\drawer|pixel [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \r[6]~output (
	.i(\drawer|pixel [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
defparam \r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \r[7]~output (
	.i(\drawer|pixel [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
defparam \r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \g[0]~output (
	.i(\drawer|pixel [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
defparam \g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \g[1]~output (
	.i(\drawer|pixel [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
defparam \g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \g[2]~output (
	.i(\drawer|pixel [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
defparam \g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \g[3]~output (
	.i(\drawer|pixel [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
defparam \g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \g[4]~output (
	.i(\drawer|pixel [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
defparam \g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \g[5]~output (
	.i(\drawer|pixel [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
defparam \g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \g[6]~output (
	.i(\drawer|pixel [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
defparam \g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \g[7]~output (
	.i(\drawer|pixel [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
defparam \g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \b[0]~output (
	.i(\drawer|pixel [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
defparam \b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \b[1]~output (
	.i(\drawer|pixel [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
defparam \b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \b[2]~output (
	.i(\drawer|pixel [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
defparam \b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \b[3]~output (
	.i(\drawer|pixel [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
defparam \b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \b[4]~output (
	.i(\drawer|pixel [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
defparam \b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \b[5]~output (
	.i(\drawer|pixel [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
defparam \b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \b[6]~output (
	.i(\drawer|pixel [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
defparam \b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \b[7]~output (
	.i(\drawer|pixel [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
defparam \b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\clk25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N21
cyclonev_lcell_comb \clk25~0 (
// Equation(s):
// \clk25~0_combout  = ( !\clk25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk25~0 .extended_lut = "off";
defparam \clk25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N11
dffeas clk25(
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clk25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk25~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk25.is_wysiwyg = "true";
defparam clk25.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N30
cyclonev_lcell_comb \vgaTest|Add1~17 (
// Equation(s):
// \vgaTest|Add1~17_sumout  = SUM(( \vgaTest|vcount[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vgaTest|Add1~18  = CARRY(( \vgaTest|vcount[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~17_sumout ),
	.cout(\vgaTest|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~17 .extended_lut = "off";
defparam \vgaTest|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \vgaTest|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N36
cyclonev_lcell_comb \vgaTest|Add1~37 (
// Equation(s):
// \vgaTest|Add1~37_sumout  = SUM(( \vgaTest|vcount [2] ) + ( GND ) + ( \vgaTest|Add1~2  ))
// \vgaTest|Add1~38  = CARRY(( \vgaTest|vcount [2] ) + ( GND ) + ( \vgaTest|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~37_sumout ),
	.cout(\vgaTest|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~37 .extended_lut = "off";
defparam \vgaTest|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N39
cyclonev_lcell_comb \vgaTest|Add1~33 (
// Equation(s):
// \vgaTest|Add1~33_sumout  = SUM(( \vgaTest|vcount [3] ) + ( GND ) + ( \vgaTest|Add1~38  ))
// \vgaTest|Add1~34  = CARRY(( \vgaTest|vcount [3] ) + ( GND ) + ( \vgaTest|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~33_sumout ),
	.cout(\vgaTest|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~33 .extended_lut = "off";
defparam \vgaTest|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N0
cyclonev_lcell_comb \vgaTest|Add0~17 (
// Equation(s):
// \vgaTest|Add0~17_sumout  = SUM(( \vgaTest|hcount [0] ) + ( VCC ) + ( !VCC ))
// \vgaTest|Add0~18  = CARRY(( \vgaTest|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~17_sumout ),
	.cout(\vgaTest|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~17 .extended_lut = "off";
defparam \vgaTest|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \vgaTest|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N31
dffeas \vgaTest|hcount[0] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[0] .is_wysiwyg = "true";
defparam \vgaTest|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N3
cyclonev_lcell_comb \vgaTest|Add0~13 (
// Equation(s):
// \vgaTest|Add0~13_sumout  = SUM(( \vgaTest|hcount [1] ) + ( GND ) + ( \vgaTest|Add0~18  ))
// \vgaTest|Add0~14  = CARRY(( \vgaTest|hcount [1] ) + ( GND ) + ( \vgaTest|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~13_sumout ),
	.cout(\vgaTest|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~13 .extended_lut = "off";
defparam \vgaTest|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N28
dffeas \vgaTest|hcount[1] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[1] .is_wysiwyg = "true";
defparam \vgaTest|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N6
cyclonev_lcell_comb \vgaTest|Add0~1 (
// Equation(s):
// \vgaTest|Add0~1_sumout  = SUM(( \vgaTest|hcount[2]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~14  ))
// \vgaTest|Add0~2  = CARRY(( \vgaTest|hcount[2]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~1_sumout ),
	.cout(\vgaTest|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~1 .extended_lut = "off";
defparam \vgaTest|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N41
dffeas \vgaTest|hcount[2]~DUPLICATE (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N9
cyclonev_lcell_comb \vgaTest|Add0~9 (
// Equation(s):
// \vgaTest|Add0~9_sumout  = SUM(( \vgaTest|hcount [3] ) + ( GND ) + ( \vgaTest|Add0~2  ))
// \vgaTest|Add0~10  = CARRY(( \vgaTest|hcount [3] ) + ( GND ) + ( \vgaTest|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~9_sumout ),
	.cout(\vgaTest|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~9 .extended_lut = "off";
defparam \vgaTest|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N50
dffeas \vgaTest|hcount[3] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[3] .is_wysiwyg = "true";
defparam \vgaTest|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N12
cyclonev_lcell_comb \vgaTest|Add0~21 (
// Equation(s):
// \vgaTest|Add0~21_sumout  = SUM(( \vgaTest|hcount [4] ) + ( GND ) + ( \vgaTest|Add0~10  ))
// \vgaTest|Add0~22  = CARRY(( \vgaTest|hcount [4] ) + ( GND ) + ( \vgaTest|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~21_sumout ),
	.cout(\vgaTest|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~21 .extended_lut = "off";
defparam \vgaTest|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \vgaTest|hcount[4] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[4] .is_wysiwyg = "true";
defparam \vgaTest|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N15
cyclonev_lcell_comb \vgaTest|Add0~37 (
// Equation(s):
// \vgaTest|Add0~37_sumout  = SUM(( \vgaTest|hcount [5] ) + ( GND ) + ( \vgaTest|Add0~22  ))
// \vgaTest|Add0~38  = CARRY(( \vgaTest|hcount [5] ) + ( GND ) + ( \vgaTest|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~37_sumout ),
	.cout(\vgaTest|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~37 .extended_lut = "off";
defparam \vgaTest|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N8
dffeas \vgaTest|hcount[5] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[5] .is_wysiwyg = "true";
defparam \vgaTest|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N18
cyclonev_lcell_comb \vgaTest|Add0~33 (
// Equation(s):
// \vgaTest|Add0~33_sumout  = SUM(( \vgaTest|hcount [6] ) + ( GND ) + ( \vgaTest|Add0~38  ))
// \vgaTest|Add0~34  = CARRY(( \vgaTest|hcount [6] ) + ( GND ) + ( \vgaTest|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~33_sumout ),
	.cout(\vgaTest|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~33 .extended_lut = "off";
defparam \vgaTest|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \vgaTest|hcount[6] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[6] .is_wysiwyg = "true";
defparam \vgaTest|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N21
cyclonev_lcell_comb \vgaTest|Add0~29 (
// Equation(s):
// \vgaTest|Add0~29_sumout  = SUM(( \vgaTest|hcount[7]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~34  ))
// \vgaTest|Add0~30  = CARRY(( \vgaTest|hcount[7]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~29_sumout ),
	.cout(\vgaTest|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~29 .extended_lut = "off";
defparam \vgaTest|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \vgaTest|hcount[7]~DUPLICATE (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N24
cyclonev_lcell_comb \vgaTest|Add0~25 (
// Equation(s):
// \vgaTest|Add0~25_sumout  = SUM(( \vgaTest|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~30  ))
// \vgaTest|Add0~26  = CARRY(( \vgaTest|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~25_sumout ),
	.cout(\vgaTest|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~25 .extended_lut = "off";
defparam \vgaTest|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N34
dffeas \vgaTest|hcount[8]~DUPLICATE (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N27
cyclonev_lcell_comb \vgaTest|Add0~5 (
// Equation(s):
// \vgaTest|Add0~5_sumout  = SUM(( \vgaTest|hcount [9] ) + ( GND ) + ( \vgaTest|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~5 .extended_lut = "off";
defparam \vgaTest|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N20
dffeas \vgaTest|hcount[9] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[9] .is_wysiwyg = "true";
defparam \vgaTest|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N40
dffeas \vgaTest|hcount[2] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[2] .is_wysiwyg = "true";
defparam \vgaTest|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
cyclonev_lcell_comb \vgaTest|Equal0~0 (
// Equation(s):
// \vgaTest|Equal0~0_combout  = ( \vgaTest|hcount [2] & ( \vgaTest|hcount [1] & ( (\vgaTest|hcount [9] & (\vgaTest|hcount [3] & \vgaTest|hcount [0])) ) ) )

	.dataa(!\vgaTest|hcount [9]),
	.datab(gnd),
	.datac(!\vgaTest|hcount [3]),
	.datad(!\vgaTest|hcount [0]),
	.datae(!\vgaTest|hcount [2]),
	.dataf(!\vgaTest|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal0~0 .extended_lut = "off";
defparam \vgaTest|Equal0~0 .lut_mask = 64'h0000000000000005;
defparam \vgaTest|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N35
dffeas \vgaTest|hcount[8] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[8] .is_wysiwyg = "true";
defparam \vgaTest|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N9
cyclonev_lcell_comb \vgaTest|Equal2~0 (
// Equation(s):
// \vgaTest|Equal2~0_combout  = ( \vgaTest|hcount [4] & ( !\vgaTest|hcount [5] & ( (!\vgaTest|hcount[7]~DUPLICATE_q  & (!\vgaTest|hcount [6] & \vgaTest|hcount [8])) ) ) )

	.dataa(!\vgaTest|hcount[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaTest|hcount [6]),
	.datad(!\vgaTest|hcount [8]),
	.datae(!\vgaTest|hcount [4]),
	.dataf(!\vgaTest|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal2~0 .extended_lut = "off";
defparam \vgaTest|Equal2~0 .lut_mask = 64'h000000A000000000;
defparam \vgaTest|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N54
cyclonev_lcell_comb \vgaTest|Equal2~1 (
// Equation(s):
// \vgaTest|Equal2~1_combout  = ( \vgaTest|Equal2~0_combout  & ( \vgaTest|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vgaTest|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal2~1 .extended_lut = "off";
defparam \vgaTest|Equal2~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vgaTest|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N41
dffeas \vgaTest|vcount[3] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[3] .is_wysiwyg = "true";
defparam \vgaTest|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N42
cyclonev_lcell_comb \vgaTest|Add1~29 (
// Equation(s):
// \vgaTest|Add1~29_sumout  = SUM(( \vgaTest|vcount [4] ) + ( GND ) + ( \vgaTest|Add1~34  ))
// \vgaTest|Add1~30  = CARRY(( \vgaTest|vcount [4] ) + ( GND ) + ( \vgaTest|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~29_sumout ),
	.cout(\vgaTest|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~29 .extended_lut = "off";
defparam \vgaTest|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N44
dffeas \vgaTest|vcount[4] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[4] .is_wysiwyg = "true";
defparam \vgaTest|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N45
cyclonev_lcell_comb \vgaTest|Add1~13 (
// Equation(s):
// \vgaTest|Add1~13_sumout  = SUM(( \vgaTest|vcount [5] ) + ( GND ) + ( \vgaTest|Add1~30  ))
// \vgaTest|Add1~14  = CARRY(( \vgaTest|vcount [5] ) + ( GND ) + ( \vgaTest|Add1~30  ))

	.dataa(!\vgaTest|vcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~13_sumout ),
	.cout(\vgaTest|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~13 .extended_lut = "off";
defparam \vgaTest|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTest|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N47
dffeas \vgaTest|vcount[5] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[5] .is_wysiwyg = "true";
defparam \vgaTest|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N48
cyclonev_lcell_comb \vgaTest|Add1~9 (
// Equation(s):
// \vgaTest|Add1~9_sumout  = SUM(( \vgaTest|vcount [6] ) + ( GND ) + ( \vgaTest|Add1~14  ))
// \vgaTest|Add1~10  = CARRY(( \vgaTest|vcount [6] ) + ( GND ) + ( \vgaTest|Add1~14  ))

	.dataa(gnd),
	.datab(!\vgaTest|vcount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~9_sumout ),
	.cout(\vgaTest|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~9 .extended_lut = "off";
defparam \vgaTest|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTest|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N50
dffeas \vgaTest|vcount[6] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[6] .is_wysiwyg = "true";
defparam \vgaTest|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N51
cyclonev_lcell_comb \vgaTest|Add1~5 (
// Equation(s):
// \vgaTest|Add1~5_sumout  = SUM(( \vgaTest|vcount [7] ) + ( GND ) + ( \vgaTest|Add1~10  ))
// \vgaTest|Add1~6  = CARRY(( \vgaTest|vcount [7] ) + ( GND ) + ( \vgaTest|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~5_sumout ),
	.cout(\vgaTest|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~5 .extended_lut = "off";
defparam \vgaTest|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N23
dffeas \vgaTest|vcount[7] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[7] .is_wysiwyg = "true";
defparam \vgaTest|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N54
cyclonev_lcell_comb \vgaTest|Add1~25 (
// Equation(s):
// \vgaTest|Add1~25_sumout  = SUM(( \vgaTest|vcount [8] ) + ( GND ) + ( \vgaTest|Add1~6  ))
// \vgaTest|Add1~26  = CARRY(( \vgaTest|vcount [8] ) + ( GND ) + ( \vgaTest|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~25_sumout ),
	.cout(\vgaTest|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~25 .extended_lut = "off";
defparam \vgaTest|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N29
dffeas \vgaTest|vcount[8] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[8] .is_wysiwyg = "true";
defparam \vgaTest|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N57
cyclonev_lcell_comb \vgaTest|Add1~21 (
// Equation(s):
// \vgaTest|Add1~21_sumout  = SUM(( \vgaTest|vcount [9] ) + ( GND ) + ( \vgaTest|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~21 .extended_lut = "off";
defparam \vgaTest|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N17
dffeas \vgaTest|vcount[9] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[9] .is_wysiwyg = "true";
defparam \vgaTest|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N3
cyclonev_lcell_comb \vgaTest|vreset~1 (
// Equation(s):
// \vgaTest|vreset~1_combout  = ( \vgaTest|vcount [9] & ( (\vgaTest|vcount [2] & (\vgaTest|vcount [3] & !\vgaTest|vcount [8])) ) )

	.dataa(!\vgaTest|vcount [2]),
	.datab(gnd),
	.datac(!\vgaTest|vcount [3]),
	.datad(!\vgaTest|vcount [8]),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vreset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vreset~1 .extended_lut = "off";
defparam \vgaTest|vreset~1 .lut_mask = 64'h0000000005000500;
defparam \vgaTest|vreset~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N12
cyclonev_lcell_comb \vgaTest|vreset~0 (
// Equation(s):
// \vgaTest|vreset~0_combout  = ( !\vgaTest|vcount [5] & ( (!\vgaTest|vcount [7] & (!\vgaTest|vcount [6] & !\vgaTest|vcount [4])) ) )

	.dataa(!\vgaTest|vcount [7]),
	.datab(!\vgaTest|vcount [6]),
	.datac(gnd),
	.datad(!\vgaTest|vcount [4]),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vreset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vreset~0 .extended_lut = "off";
defparam \vgaTest|vreset~0 .lut_mask = 64'h8800880000000000;
defparam \vgaTest|vreset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N6
cyclonev_lcell_comb \vgaTest|vreset (
// Equation(s):
// \vgaTest|vreset~combout  = ( \vgaTest|Equal2~0_combout  & ( \vgaTest|Equal0~0_combout  & ( (\vgaTest|vreset~1_combout  & (\vgaTest|vreset~0_combout  & (!\vgaTest|vcount[0]~DUPLICATE_q  & !\vgaTest|vcount [1]))) ) ) )

	.dataa(!\vgaTest|vreset~1_combout ),
	.datab(!\vgaTest|vreset~0_combout ),
	.datac(!\vgaTest|vcount[0]~DUPLICATE_q ),
	.datad(!\vgaTest|vcount [1]),
	.datae(!\vgaTest|Equal2~0_combout ),
	.dataf(!\vgaTest|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vreset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vreset .extended_lut = "off";
defparam \vgaTest|vreset .lut_mask = 64'h0000000000001000;
defparam \vgaTest|vreset .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N26
dffeas \vgaTest|vcount[0]~DUPLICATE (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|vcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N33
cyclonev_lcell_comb \vgaTest|Add1~1 (
// Equation(s):
// \vgaTest|Add1~1_sumout  = SUM(( \vgaTest|vcount [1] ) + ( GND ) + ( \vgaTest|Add1~18  ))
// \vgaTest|Add1~2  = CARRY(( \vgaTest|vcount [1] ) + ( GND ) + ( \vgaTest|Add1~18  ))

	.dataa(!\vgaTest|vcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~1_sumout ),
	.cout(\vgaTest|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~1 .extended_lut = "off";
defparam \vgaTest|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTest|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N35
dffeas \vgaTest|vcount[1] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[1] .is_wysiwyg = "true";
defparam \vgaTest|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N38
dffeas \vgaTest|vcount[2] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[2] .is_wysiwyg = "true";
defparam \vgaTest|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N0
cyclonev_lcell_comb \vgaTest|vs~0 (
// Equation(s):
// \vgaTest|vs~0_combout  = ( !\vgaTest|vcount [9] & ( \vgaTest|vcount [8] & ( (!\vgaTest|vcount [2] & (!\vgaTest|vcount [4] & (\vgaTest|vcount [3] & \vgaTest|vcount[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\vgaTest|vcount [2]),
	.datab(!\vgaTest|vcount [4]),
	.datac(!\vgaTest|vcount [3]),
	.datad(!\vgaTest|vcount[0]~DUPLICATE_q ),
	.datae(!\vgaTest|vcount [9]),
	.dataf(!\vgaTest|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vs~0 .extended_lut = "off";
defparam \vgaTest|vs~0 .lut_mask = 64'h0000000000080000;
defparam \vgaTest|vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N15
cyclonev_lcell_comb \Draw|draw~0 (
// Equation(s):
// \Draw|draw~0_combout  = ( \vgaTest|vcount [5] & ( (\vgaTest|vcount [7] & \vgaTest|vcount [6]) ) )

	.dataa(!\vgaTest|vcount [7]),
	.datab(gnd),
	.datac(!\vgaTest|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~0 .extended_lut = "off";
defparam \Draw|draw~0 .lut_mask = 64'h0000000005050505;
defparam \Draw|draw~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N27
cyclonev_lcell_comb \vgaTest|vs~1 (
// Equation(s):
// \vgaTest|vs~1_combout  = ( \vgaTest|Equal2~0_combout  & ( \Draw|draw~0_combout  & ( (!\vgaTest|vs~0_combout  & (\vgaTest|vs~q )) # (\vgaTest|vs~0_combout  & ((!\vgaTest|Equal0~0_combout  & (\vgaTest|vs~q )) # (\vgaTest|Equal0~0_combout  & 
// ((!\vgaTest|vcount [1]))))) ) ) ) # ( !\vgaTest|Equal2~0_combout  & ( \Draw|draw~0_combout  & ( \vgaTest|vs~q  ) ) ) # ( \vgaTest|Equal2~0_combout  & ( !\Draw|draw~0_combout  & ( \vgaTest|vs~q  ) ) ) # ( !\vgaTest|Equal2~0_combout  & ( 
// !\Draw|draw~0_combout  & ( \vgaTest|vs~q  ) ) )

	.dataa(!\vgaTest|vs~q ),
	.datab(!\vgaTest|vs~0_combout ),
	.datac(!\vgaTest|Equal0~0_combout ),
	.datad(!\vgaTest|vcount [1]),
	.datae(!\vgaTest|Equal2~0_combout ),
	.dataf(!\Draw|draw~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vs~1 .extended_lut = "off";
defparam \vgaTest|vs~1 .lut_mask = 64'h5555555555555754;
defparam \vgaTest|vs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N0
cyclonev_lcell_comb \vgaTest|vs~feeder (
// Equation(s):
// \vgaTest|vs~feeder_combout  = ( \vgaTest|vs~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|vs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vs~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vs~feeder .extended_lut = "off";
defparam \vgaTest|vs~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTest|vs~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N1
dffeas \vgaTest|vs (
	.clk(\clk25~q ),
	.d(\vgaTest|vs~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vs .is_wysiwyg = "true";
defparam \vgaTest|vs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
cyclonev_lcell_comb \vgaTest|Equal0~1 (
// Equation(s):
// \vgaTest|Equal0~1_combout  = ( !\vgaTest|hcount [4] & ( (!\vgaTest|hcount [8] & \vgaTest|hcount[7]~DUPLICATE_q ) ) )

	.dataa(!\vgaTest|hcount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal0~1 .extended_lut = "off";
defparam \vgaTest|Equal0~1 .lut_mask = 64'h00AA00AA00000000;
defparam \vgaTest|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N30
cyclonev_lcell_comb \vgaTest|hs~0 (
// Equation(s):
// \vgaTest|hs~0_combout  = ( \vgaTest|Equal0~1_combout  & ( (!\vgaTest|hs~q  & (!\vgaTest|hcount [5] & (\vgaTest|Equal0~0_combout  & !\vgaTest|hcount [6]))) # (\vgaTest|hs~q  & ((!\vgaTest|hcount [5]) # ((!\vgaTest|Equal0~0_combout ) # (!\vgaTest|hcount 
// [6])))) ) ) # ( !\vgaTest|Equal0~1_combout  & ( \vgaTest|hs~q  ) )

	.dataa(!\vgaTest|hs~q ),
	.datab(!\vgaTest|hcount [5]),
	.datac(!\vgaTest|Equal0~0_combout ),
	.datad(!\vgaTest|hcount [6]),
	.datae(!\vgaTest|Equal0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|hs~0 .extended_lut = "off";
defparam \vgaTest|hs~0 .lut_mask = 64'h55555D5455555D54;
defparam \vgaTest|hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N2
dffeas \vgaTest|hs (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|hs~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hs .is_wysiwyg = "true";
defparam \vgaTest|hs .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N45
cyclonev_lcell_comb \Draw|LessThan1~0 (
// Equation(s):
// \Draw|LessThan1~0_combout  = ( !\vgaTest|hcount [0] & ( !\vgaTest|hcount[2]~DUPLICATE_q  & ( (!\vgaTest|hcount [1] & !\vgaTest|hcount [3]) ) ) )

	.dataa(gnd),
	.datab(!\vgaTest|hcount [1]),
	.datac(!\vgaTest|hcount [3]),
	.datad(gnd),
	.datae(!\vgaTest|hcount [0]),
	.dataf(!\vgaTest|hcount[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|LessThan1~0 .extended_lut = "off";
defparam \Draw|LessThan1~0 .lut_mask = 64'hC0C0000000000000;
defparam \Draw|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N22
dffeas \vgaTest|hcount[7] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[7] .is_wysiwyg = "true";
defparam \vgaTest|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \vgaTest|hcount[5]~DUPLICATE (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N16
dffeas \vgaTest|hcount[6]~DUPLICATE (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N27
cyclonev_lcell_comb \Draw|draw~3 (
// Equation(s):
// \Draw|draw~3_combout  = ( \vgaTest|hcount [4] & ( (\vgaTest|hcount[5]~DUPLICATE_q  & \vgaTest|hcount[6]~DUPLICATE_q ) ) )

	.dataa(!\vgaTest|hcount[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaTest|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~3 .extended_lut = "off";
defparam \Draw|draw~3 .lut_mask = 64'h0000000005050505;
defparam \Draw|draw~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N12
cyclonev_lcell_comb \Draw|draw~4 (
// Equation(s):
// \Draw|draw~4_combout  = ( \vgaTest|hcount [7] & ( \Draw|draw~3_combout  & ( (!\vgaTest|vcount [9] & ((!\vgaTest|hcount [9]) # ((!\vgaTest|hcount[8]~DUPLICATE_q  & \Draw|LessThan1~0_combout )))) ) ) ) # ( !\vgaTest|hcount [7] & ( \Draw|draw~3_combout  & ( 
// (!\vgaTest|vcount [9] & ((!\vgaTest|hcount [9]) # (!\vgaTest|hcount[8]~DUPLICATE_q ))) ) ) ) # ( \vgaTest|hcount [7] & ( !\Draw|draw~3_combout  & ( (!\vgaTest|vcount [9] & ((!\vgaTest|hcount [9]) # (!\vgaTest|hcount[8]~DUPLICATE_q ))) ) ) ) # ( 
// !\vgaTest|hcount [7] & ( !\Draw|draw~3_combout  & ( (!\vgaTest|vcount [9] & (!\vgaTest|hcount [9] $ (!\vgaTest|hcount[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\vgaTest|hcount [9]),
	.datab(!\vgaTest|hcount[8]~DUPLICATE_q ),
	.datac(!\vgaTest|vcount [9]),
	.datad(!\Draw|LessThan1~0_combout ),
	.datae(!\vgaTest|hcount [7]),
	.dataf(!\Draw|draw~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~4 .extended_lut = "off";
defparam \Draw|draw~4 .lut_mask = 64'h6060E0E0E0E0A0E0;
defparam \Draw|draw~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N18
cyclonev_lcell_comb \Draw|draw~1 (
// Equation(s):
// \Draw|draw~1_combout  = ( \vgaTest|vcount[0]~DUPLICATE_q  & ( (!\vgaTest|vreset~0_combout ) # ((\vgaTest|vcount [3] & \vgaTest|vcount [2])) ) ) # ( !\vgaTest|vcount[0]~DUPLICATE_q  & ( (!\vgaTest|vreset~0_combout ) # ((\vgaTest|vcount [1] & 
// (\vgaTest|vcount [3] & \vgaTest|vcount [2]))) ) )

	.dataa(!\vgaTest|vcount [1]),
	.datab(!\vgaTest|vreset~0_combout ),
	.datac(!\vgaTest|vcount [3]),
	.datad(!\vgaTest|vcount [2]),
	.datae(gnd),
	.dataf(!\vgaTest|vcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~1 .extended_lut = "off";
defparam \Draw|draw~1 .lut_mask = 64'hCCCDCCCDCCCFCCCF;
defparam \Draw|draw~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N57
cyclonev_lcell_comb \Draw|draw~2 (
// Equation(s):
// \Draw|draw~2_combout  = ( \vgaTest|vcount [3] & ( (!\Draw|draw~0_combout ) # ((!\vgaTest|vcount [4] & ((!\vgaTest|vcount [1]) # (!\vgaTest|vcount [2])))) ) ) # ( !\vgaTest|vcount [3] & ( (!\vgaTest|vcount [4]) # (!\Draw|draw~0_combout ) ) )

	.dataa(!\vgaTest|vcount [4]),
	.datab(!\vgaTest|vcount [1]),
	.datac(!\vgaTest|vcount [2]),
	.datad(!\Draw|draw~0_combout ),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~2 .extended_lut = "off";
defparam \Draw|draw~2 .lut_mask = 64'hFFAAFFAAFFA8FFA8;
defparam \Draw|draw~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N24
cyclonev_lcell_comb \Draw|draw~5 (
// Equation(s):
// \Draw|draw~5_combout  = ( \Draw|draw~2_combout  & ( (\Draw|draw~4_combout  & ((\Draw|draw~1_combout ) # (\vgaTest|vcount [8]))) ) ) # ( !\Draw|draw~2_combout  & ( (\Draw|draw~4_combout  & (!\vgaTest|vcount [8] & \Draw|draw~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Draw|draw~4_combout ),
	.datac(!\vgaTest|vcount [8]),
	.datad(!\Draw|draw~1_combout ),
	.datae(gnd),
	.dataf(!\Draw|draw~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~5 .extended_lut = "off";
defparam \Draw|draw~5 .lut_mask = 64'h0030003003330333;
defparam \Draw|draw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N25
dffeas \vgaTest|vcount[0] (
	.clk(\clk25~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[0] .is_wysiwyg = "true";
defparam \vgaTest|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N30
cyclonev_lcell_comb \drawer|Add0~5 (
// Equation(s):
// \drawer|Add0~5_sumout  = SUM(( \vgaTest|vcount [0] ) + ( VCC ) + ( !VCC ))
// \drawer|Add0~6  = CARRY(( \vgaTest|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaTest|vcount [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~5_sumout ),
	.cout(\drawer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~5 .extended_lut = "off";
defparam \drawer|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \drawer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N33
cyclonev_lcell_comb \drawer|Add0~9 (
// Equation(s):
// \drawer|Add0~9_sumout  = SUM(( \vgaTest|vcount [1] ) + ( VCC ) + ( \drawer|Add0~6  ))
// \drawer|Add0~10  = CARRY(( \vgaTest|vcount [1] ) + ( VCC ) + ( \drawer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~9_sumout ),
	.cout(\drawer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~9 .extended_lut = "off";
defparam \drawer|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \drawer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N36
cyclonev_lcell_comb \drawer|Add0~33 (
// Equation(s):
// \drawer|Add0~33_sumout  = SUM(( \vgaTest|vcount [2] ) + ( GND ) + ( \drawer|Add0~10  ))
// \drawer|Add0~34  = CARRY(( \vgaTest|vcount [2] ) + ( GND ) + ( \drawer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~33_sumout ),
	.cout(\drawer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~33 .extended_lut = "off";
defparam \drawer|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N39
cyclonev_lcell_comb \drawer|Add0~37 (
// Equation(s):
// \drawer|Add0~37_sumout  = SUM(( \vgaTest|vcount [3] ) + ( GND ) + ( \drawer|Add0~34  ))
// \drawer|Add0~38  = CARRY(( \vgaTest|vcount [3] ) + ( GND ) + ( \drawer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~37_sumout ),
	.cout(\drawer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~37 .extended_lut = "off";
defparam \drawer|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N42
cyclonev_lcell_comb \drawer|Add0~25 (
// Equation(s):
// \drawer|Add0~25_sumout  = SUM(( \vgaTest|vcount [4] ) + ( VCC ) + ( \drawer|Add0~38  ))
// \drawer|Add0~26  = CARRY(( \vgaTest|vcount [4] ) + ( VCC ) + ( \drawer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~25_sumout ),
	.cout(\drawer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~25 .extended_lut = "off";
defparam \drawer|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \drawer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N45
cyclonev_lcell_comb \drawer|Add0~29 (
// Equation(s):
// \drawer|Add0~29_sumout  = SUM(( \vgaTest|vcount [5] ) + ( VCC ) + ( \drawer|Add0~26  ))
// \drawer|Add0~30  = CARRY(( \vgaTest|vcount [5] ) + ( VCC ) + ( \drawer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~29_sumout ),
	.cout(\drawer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~29 .extended_lut = "off";
defparam \drawer|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \drawer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N48
cyclonev_lcell_comb \drawer|Add0~21 (
// Equation(s):
// \drawer|Add0~21_sumout  = SUM(( \vgaTest|vcount [6] ) + ( VCC ) + ( \drawer|Add0~30  ))
// \drawer|Add0~22  = CARRY(( \vgaTest|vcount [6] ) + ( VCC ) + ( \drawer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~21_sumout ),
	.cout(\drawer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~21 .extended_lut = "off";
defparam \drawer|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \drawer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N51
cyclonev_lcell_comb \drawer|Add0~17 (
// Equation(s):
// \drawer|Add0~17_sumout  = SUM(( \vgaTest|vcount [7] ) + ( VCC ) + ( \drawer|Add0~22  ))
// \drawer|Add0~18  = CARRY(( \vgaTest|vcount [7] ) + ( VCC ) + ( \drawer|Add0~22  ))

	.dataa(!\vgaTest|vcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~17_sumout ),
	.cout(\drawer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~17 .extended_lut = "off";
defparam \drawer|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \drawer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N54
cyclonev_lcell_comb \drawer|Add0~1 (
// Equation(s):
// \drawer|Add0~1_sumout  = SUM(( \vgaTest|vcount [8] ) + ( VCC ) + ( \drawer|Add0~18  ))
// \drawer|Add0~2  = CARRY(( \vgaTest|vcount [8] ) + ( VCC ) + ( \drawer|Add0~18  ))

	.dataa(gnd),
	.datab(!\vgaTest|vcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~1_sumout ),
	.cout(\drawer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~1 .extended_lut = "off";
defparam \drawer|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \drawer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N57
cyclonev_lcell_comb \drawer|Add0~13 (
// Equation(s):
// \drawer|Add0~13_sumout  = SUM(( \vgaTest|vcount [9] ) + ( VCC ) + ( \drawer|Add0~2  ))

	.dataa(!\vgaTest|vcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Add0~13 .extended_lut = "off";
defparam \drawer|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \drawer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N0
cyclonev_lcell_comb \drawer|Add2~25 (
// Equation(s):
// \drawer|Add2~25_sumout  = SUM(( \drawer|Add0~33_sumout  ) + ( \drawer|Add0~5_sumout  ) + ( !VCC ))
// \drawer|Add2~26  = CARRY(( \drawer|Add0~33_sumout  ) + ( \drawer|Add0~5_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add0~5_sumout ),
	.datad(!\drawer|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~25_sumout ),
	.cout(\drawer|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~25 .extended_lut = "off";
defparam \drawer|Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \drawer|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N3
cyclonev_lcell_comb \drawer|Add2~29 (
// Equation(s):
// \drawer|Add2~29_sumout  = SUM(( \drawer|Add0~37_sumout  ) + ( \drawer|Add0~9_sumout  ) + ( \drawer|Add2~26  ))
// \drawer|Add2~30  = CARRY(( \drawer|Add0~37_sumout  ) + ( \drawer|Add0~9_sumout  ) + ( \drawer|Add2~26  ))

	.dataa(!\drawer|Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~29_sumout ),
	.cout(\drawer|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~29 .extended_lut = "off";
defparam \drawer|Add2~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \drawer|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N6
cyclonev_lcell_comb \drawer|Add2~33 (
// Equation(s):
// \drawer|Add2~33_sumout  = SUM(( \drawer|Add0~25_sumout  ) + ( \drawer|Add0~33_sumout  ) + ( \drawer|Add2~30  ))
// \drawer|Add2~34  = CARRY(( \drawer|Add0~25_sumout  ) + ( \drawer|Add0~33_sumout  ) + ( \drawer|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add0~33_sumout ),
	.datad(!\drawer|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~33_sumout ),
	.cout(\drawer|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~33 .extended_lut = "off";
defparam \drawer|Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \drawer|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N9
cyclonev_lcell_comb \drawer|Add2~37 (
// Equation(s):
// \drawer|Add2~37_sumout  = SUM(( \drawer|Add0~29_sumout  ) + ( \drawer|Add0~37_sumout  ) + ( \drawer|Add2~34  ))
// \drawer|Add2~38  = CARRY(( \drawer|Add0~29_sumout  ) + ( \drawer|Add0~37_sumout  ) + ( \drawer|Add2~34  ))

	.dataa(gnd),
	.datab(!\drawer|Add0~29_sumout ),
	.datac(!\drawer|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~37_sumout ),
	.cout(\drawer|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~37 .extended_lut = "off";
defparam \drawer|Add2~37 .lut_mask = 64'h0000F0F000003333;
defparam \drawer|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N12
cyclonev_lcell_comb \drawer|Add2~17 (
// Equation(s):
// \drawer|Add2~17_sumout  = SUM(( \drawer|Add0~25_sumout  ) + ( \drawer|Add0~21_sumout  ) + ( \drawer|Add2~38  ))
// \drawer|Add2~18  = CARRY(( \drawer|Add0~25_sumout  ) + ( \drawer|Add0~21_sumout  ) + ( \drawer|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add0~21_sumout ),
	.datad(!\drawer|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~17_sumout ),
	.cout(\drawer|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~17 .extended_lut = "off";
defparam \drawer|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \drawer|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N15
cyclonev_lcell_comb \drawer|Add2~21 (
// Equation(s):
// \drawer|Add2~21_sumout  = SUM(( \drawer|Add0~29_sumout  ) + ( \drawer|Add0~17_sumout  ) + ( \drawer|Add2~18  ))
// \drawer|Add2~22  = CARRY(( \drawer|Add0~29_sumout  ) + ( \drawer|Add0~17_sumout  ) + ( \drawer|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add0~17_sumout ),
	.datad(!\drawer|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~21_sumout ),
	.cout(\drawer|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~21 .extended_lut = "off";
defparam \drawer|Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \drawer|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N18
cyclonev_lcell_comb \drawer|Add2~13 (
// Equation(s):
// \drawer|Add2~13_sumout  = SUM(( \drawer|Add0~1_sumout  ) + ( \drawer|Add0~21_sumout  ) + ( \drawer|Add2~22  ))
// \drawer|Add2~14  = CARRY(( \drawer|Add0~1_sumout  ) + ( \drawer|Add0~21_sumout  ) + ( \drawer|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add0~21_sumout ),
	.datad(!\drawer|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~13_sumout ),
	.cout(\drawer|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~13 .extended_lut = "off";
defparam \drawer|Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \drawer|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N21
cyclonev_lcell_comb \drawer|Add2~5 (
// Equation(s):
// \drawer|Add2~5_sumout  = SUM(( \drawer|Add0~17_sumout  ) + ( \drawer|Add0~13_sumout  ) + ( \drawer|Add2~14  ))
// \drawer|Add2~6  = CARRY(( \drawer|Add0~17_sumout  ) + ( \drawer|Add0~13_sumout  ) + ( \drawer|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add0~13_sumout ),
	.datad(!\drawer|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~5_sumout ),
	.cout(\drawer|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~5 .extended_lut = "off";
defparam \drawer|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \drawer|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N24
cyclonev_lcell_comb \drawer|Add2~1 (
// Equation(s):
// \drawer|Add2~1_sumout  = SUM(( \drawer|Add0~1_sumout  ) + ( GND ) + ( \drawer|Add2~6  ))
// \drawer|Add2~2  = CARRY(( \drawer|Add0~1_sumout  ) + ( GND ) + ( \drawer|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~1_sumout ),
	.cout(\drawer|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~1 .extended_lut = "off";
defparam \drawer|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N3
cyclonev_lcell_comb \Draw|draw~6 (
// Equation(s):
// \Draw|draw~6_combout  = ( \vgaTest|hcount [5] & ( (!\vgaTest|hcount [8] & (!\vgaTest|hcount [7] & ((!\vgaTest|hcount [6]) # (!\vgaTest|hcount [4])))) ) ) # ( !\vgaTest|hcount [5] & ( (!\vgaTest|hcount [8] & !\vgaTest|hcount [7]) ) )

	.dataa(!\vgaTest|hcount [8]),
	.datab(!\vgaTest|hcount [7]),
	.datac(!\vgaTest|hcount [6]),
	.datad(!\vgaTest|hcount [4]),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|draw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|draw~6 .extended_lut = "off";
defparam \Draw|draw~6 .lut_mask = 64'h8888888888808880;
defparam \Draw|draw~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N18
cyclonev_lcell_comb \drawer|Add1~0 (
// Equation(s):
// \drawer|Add1~0_combout  = ( \vgaTest|hcount [4] & ( (!\vgaTest|hcount[7]~DUPLICATE_q  & ((!\vgaTest|hcount [5]) # (!\vgaTest|hcount [6]))) ) ) # ( !\vgaTest|hcount [4] & ( !\vgaTest|hcount[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\vgaTest|hcount [5]),
	.datac(!\vgaTest|hcount[7]~DUPLICATE_q ),
	.datad(!\vgaTest|hcount [6]),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Add1~0 .extended_lut = "off";
defparam \drawer|Add1~0 .lut_mask = 64'hF0F0F0F0F0C0F0C0;
defparam \drawer|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N0
cyclonev_lcell_comb \drawer|Add3~25 (
// Equation(s):
// \drawer|Add3~25_sumout  = SUM(( \drawer|Add0~5_sumout  ) + ( !\vgaTest|hcount [7] $ (((\vgaTest|hcount[6]~DUPLICATE_q  & (\vgaTest|hcount[5]~DUPLICATE_q  & \vgaTest|hcount [4])))) ) + ( !VCC ))
// \drawer|Add3~26  = CARRY(( \drawer|Add0~5_sumout  ) + ( !\vgaTest|hcount [7] $ (((\vgaTest|hcount[6]~DUPLICATE_q  & (\vgaTest|hcount[5]~DUPLICATE_q  & \vgaTest|hcount [4])))) ) + ( !VCC ))

	.dataa(!\vgaTest|hcount[6]~DUPLICATE_q ),
	.datab(!\vgaTest|hcount[5]~DUPLICATE_q ),
	.datac(!\vgaTest|hcount [4]),
	.datad(!\drawer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~25_sumout ),
	.cout(\drawer|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~25 .extended_lut = "off";
defparam \drawer|Add3~25 .lut_mask = 64'h000001FE000000FF;
defparam \drawer|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N3
cyclonev_lcell_comb \drawer|Add3~29 (
// Equation(s):
// \drawer|Add3~29_sumout  = SUM(( \drawer|Add0~9_sumout  ) + ( !\vgaTest|hcount[8]~DUPLICATE_q  $ (!\drawer|Add1~0_combout ) ) + ( \drawer|Add3~26  ))
// \drawer|Add3~30  = CARRY(( \drawer|Add0~9_sumout  ) + ( !\vgaTest|hcount[8]~DUPLICATE_q  $ (!\drawer|Add1~0_combout ) ) + ( \drawer|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount[8]~DUPLICATE_q ),
	.datad(!\drawer|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\drawer|Add1~0_combout ),
	.datag(gnd),
	.cin(\drawer|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~29_sumout ),
	.cout(\drawer|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~29 .extended_lut = "off";
defparam \drawer|Add3~29 .lut_mask = 64'h0000F00F000000FF;
defparam \drawer|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N6
cyclonev_lcell_comb \drawer|Add3~33 (
// Equation(s):
// \drawer|Add3~33_sumout  = SUM(( !\vgaTest|hcount [9] $ (!\Draw|draw~6_combout ) ) + ( \drawer|Add2~25_sumout  ) + ( \drawer|Add3~30  ))
// \drawer|Add3~34  = CARRY(( !\vgaTest|hcount [9] $ (!\Draw|draw~6_combout ) ) + ( \drawer|Add2~25_sumout  ) + ( \drawer|Add3~30  ))

	.dataa(gnd),
	.datab(!\drawer|Add2~25_sumout ),
	.datac(!\vgaTest|hcount [9]),
	.datad(!\Draw|draw~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~33_sumout ),
	.cout(\drawer|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~33 .extended_lut = "off";
defparam \drawer|Add3~33 .lut_mask = 64'h0000CCCC00000FF0;
defparam \drawer|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N9
cyclonev_lcell_comb \drawer|Add3~37 (
// Equation(s):
// \drawer|Add3~37_sumout  = SUM(( GND ) + ( \drawer|Add2~29_sumout  ) + ( \drawer|Add3~34  ))
// \drawer|Add3~38  = CARRY(( GND ) + ( \drawer|Add2~29_sumout  ) + ( \drawer|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~37_sumout ),
	.cout(\drawer|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~37 .extended_lut = "off";
defparam \drawer|Add3~37 .lut_mask = 64'h0000F0F000000000;
defparam \drawer|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N12
cyclonev_lcell_comb \drawer|Add3~41 (
// Equation(s):
// \drawer|Add3~41_sumout  = SUM(( \drawer|Add2~33_sumout  ) + ( GND ) + ( \drawer|Add3~38  ))
// \drawer|Add3~42  = CARRY(( \drawer|Add2~33_sumout  ) + ( GND ) + ( \drawer|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~41_sumout ),
	.cout(\drawer|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~41 .extended_lut = "off";
defparam \drawer|Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N15
cyclonev_lcell_comb \drawer|Add3~45 (
// Equation(s):
// \drawer|Add3~45_sumout  = SUM(( GND ) + ( \drawer|Add2~37_sumout  ) + ( \drawer|Add3~42  ))
// \drawer|Add3~46  = CARRY(( GND ) + ( \drawer|Add2~37_sumout  ) + ( \drawer|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~45_sumout ),
	.cout(\drawer|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~45 .extended_lut = "off";
defparam \drawer|Add3~45 .lut_mask = 64'h0000F0F000000000;
defparam \drawer|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N18
cyclonev_lcell_comb \drawer|Add3~17 (
// Equation(s):
// \drawer|Add3~17_sumout  = SUM(( \drawer|Add2~17_sumout  ) + ( GND ) + ( \drawer|Add3~46  ))
// \drawer|Add3~18  = CARRY(( \drawer|Add2~17_sumout  ) + ( GND ) + ( \drawer|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~17_sumout ),
	.cout(\drawer|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~17 .extended_lut = "off";
defparam \drawer|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N21
cyclonev_lcell_comb \drawer|Add3~21 (
// Equation(s):
// \drawer|Add3~21_sumout  = SUM(( GND ) + ( \drawer|Add2~21_sumout  ) + ( \drawer|Add3~18  ))
// \drawer|Add3~22  = CARRY(( GND ) + ( \drawer|Add2~21_sumout  ) + ( \drawer|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~21_sumout ),
	.cout(\drawer|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~21 .extended_lut = "off";
defparam \drawer|Add3~21 .lut_mask = 64'h0000F0F000000000;
defparam \drawer|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N24
cyclonev_lcell_comb \drawer|Add3~13 (
// Equation(s):
// \drawer|Add3~13_sumout  = SUM(( GND ) + ( \drawer|Add2~13_sumout  ) + ( \drawer|Add3~22  ))
// \drawer|Add3~14  = CARRY(( GND ) + ( \drawer|Add2~13_sumout  ) + ( \drawer|Add3~22  ))

	.dataa(gnd),
	.datab(!\drawer|Add2~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~13_sumout ),
	.cout(\drawer|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~13 .extended_lut = "off";
defparam \drawer|Add3~13 .lut_mask = 64'h0000CCCC00000000;
defparam \drawer|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N27
cyclonev_lcell_comb \drawer|Add3~5 (
// Equation(s):
// \drawer|Add3~5_sumout  = SUM(( \drawer|Add2~5_sumout  ) + ( GND ) + ( \drawer|Add3~14  ))
// \drawer|Add3~6  = CARRY(( \drawer|Add2~5_sumout  ) + ( GND ) + ( \drawer|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~5_sumout ),
	.cout(\drawer|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~5 .extended_lut = "off";
defparam \drawer|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N30
cyclonev_lcell_comb \drawer|Add3~1 (
// Equation(s):
// \drawer|Add3~1_sumout  = SUM(( \drawer|Add2~1_sumout  ) + ( GND ) + ( \drawer|Add3~6  ))
// \drawer|Add3~2  = CARRY(( \drawer|Add2~1_sumout  ) + ( GND ) + ( \drawer|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~1_sumout ),
	.cout(\drawer|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~1 .extended_lut = "off";
defparam \drawer|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N57
cyclonev_lcell_comb \drawer|address[0]~0 (
// Equation(s):
// \drawer|address[0]~0_combout  = (\drawer|Add3~5_sumout  & \Draw|draw~5_combout )

	.dataa(!\drawer|Add3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|address[0]~0 .extended_lut = "off";
defparam \drawer|address[0]~0 .lut_mask = 64'h0055005500550055;
defparam \drawer|address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N54
cyclonev_lcell_comb \drawer|index[15]~12 (
// Equation(s):
// \drawer|index[15]~12_combout  = ( \Draw|draw~5_combout  & ( \drawer|Add3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\drawer|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|draw~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[15]~12 .extended_lut = "off";
defparam \drawer|index[15]~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \drawer|index[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N56
dffeas \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|index[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N53
dffeas \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N42
cyclonev_lcell_comb \drawer|index[13]~13 (
// Equation(s):
// \drawer|index[13]~13_combout  = ( \Draw|draw~5_combout  & ( \drawer|Add3~17_sumout  ) )

	.dataa(!\drawer|Add3~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|draw~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[13]~13 .extended_lut = "off";
defparam \drawer|index[13]~13 .lut_mask = 64'h0000000055555555;
defparam \drawer|index[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N44
dffeas \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|index[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N29
dffeas \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N9
cyclonev_lcell_comb \drawer|index[14]~14 (
// Equation(s):
// \drawer|index[14]~14_combout  = ( \Draw|draw~5_combout  & ( \drawer|Add3~21_sumout  ) )

	.dataa(!\drawer|Add3~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|draw~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[14]~14 .extended_lut = "off";
defparam \drawer|index[14]~14 .lut_mask = 64'h0000000055555555;
defparam \drawer|index[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N11
dffeas \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|index[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N20
dffeas \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\drawer|Datamem1|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N48
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w[3] (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3] = ( \Draw|draw~5_combout  & ( (!\drawer|Add3~21_sumout  & (\drawer|Add3~17_sumout  & !\drawer|Add3~13_sumout )) ) )

	.dataa(!\drawer|Add3~21_sumout ),
	.datab(!\drawer|Add3~17_sumout ),
	.datac(!\drawer|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|draw~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w[3] .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w[3] .lut_mask = 64'h0000000020202020;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N33
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N39
cyclonev_lcell_comb \drawer|index[0]~0 (
// Equation(s):
// \drawer|index[0]~0_combout  = ( \Draw|draw~2_combout  & ( (\Draw|draw~4_combout  & (\vgaTest|hcount [0] & ((\Draw|draw~1_combout ) # (\vgaTest|vcount [8])))) ) ) # ( !\Draw|draw~2_combout  & ( (\Draw|draw~4_combout  & (!\vgaTest|vcount [8] & 
// (\Draw|draw~1_combout  & \vgaTest|hcount [0]))) ) )

	.dataa(!\Draw|draw~4_combout ),
	.datab(!\vgaTest|vcount [8]),
	.datac(!\Draw|draw~1_combout ),
	.datad(!\vgaTest|hcount [0]),
	.datae(gnd),
	.dataf(!\Draw|draw~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[0]~0 .extended_lut = "off";
defparam \drawer|index[0]~0 .lut_mask = 64'h0004000400150015;
defparam \drawer|index[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N30
cyclonev_lcell_comb \drawer|index[1]~1 (
// Equation(s):
// \drawer|index[1]~1_combout  = ( \vgaTest|hcount [1] & ( \Draw|draw~2_combout  & ( (\Draw|draw~4_combout  & ((\Draw|draw~1_combout ) # (\vgaTest|vcount [8]))) ) ) ) # ( \vgaTest|hcount [1] & ( !\Draw|draw~2_combout  & ( (\Draw|draw~4_combout  & 
// (!\vgaTest|vcount [8] & \Draw|draw~1_combout )) ) ) )

	.dataa(!\Draw|draw~4_combout ),
	.datab(!\vgaTest|vcount [8]),
	.datac(gnd),
	.datad(!\Draw|draw~1_combout ),
	.datae(!\vgaTest|hcount [1]),
	.dataf(!\Draw|draw~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[1]~1 .extended_lut = "off";
defparam \drawer|index[1]~1 .lut_mask = 64'h0000004400001155;
defparam \drawer|index[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N48
cyclonev_lcell_comb \drawer|index[2]~2 (
// Equation(s):
// \drawer|index[2]~2_combout  = ( \vgaTest|hcount[2]~DUPLICATE_q  & ( (\Draw|draw~4_combout  & ((!\vgaTest|vcount [8] & (\Draw|draw~1_combout )) # (\vgaTest|vcount [8] & ((\Draw|draw~2_combout ))))) ) )

	.dataa(!\Draw|draw~4_combout ),
	.datab(!\Draw|draw~1_combout ),
	.datac(!\Draw|draw~2_combout ),
	.datad(!\vgaTest|vcount [8]),
	.datae(gnd),
	.dataf(!\vgaTest|hcount[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[2]~2 .extended_lut = "off";
defparam \drawer|index[2]~2 .lut_mask = 64'h0000000011051105;
defparam \drawer|index[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N36
cyclonev_lcell_comb \drawer|index[3]~3 (
// Equation(s):
// \drawer|index[3]~3_combout  = ( \vgaTest|hcount [3] & ( (\Draw|draw~4_combout  & ((!\vgaTest|vcount [8] & ((\Draw|draw~1_combout ))) # (\vgaTest|vcount [8] & (\Draw|draw~2_combout )))) ) )

	.dataa(!\Draw|draw~4_combout ),
	.datab(!\vgaTest|vcount [8]),
	.datac(!\Draw|draw~2_combout ),
	.datad(!\Draw|draw~1_combout ),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[3]~3 .extended_lut = "off";
defparam \drawer|index[3]~3 .lut_mask = 64'h0000000001450145;
defparam \drawer|index[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N51
cyclonev_lcell_comb \drawer|index[4]~4 (
// Equation(s):
// \drawer|index[4]~4_combout  = ( !\vgaTest|hcount [4] & ( (\Draw|draw~4_combout  & ((!\vgaTest|vcount [8] & (\Draw|draw~1_combout )) # (\vgaTest|vcount [8] & ((\Draw|draw~2_combout ))))) ) )

	.dataa(!\Draw|draw~4_combout ),
	.datab(!\Draw|draw~1_combout ),
	.datac(!\vgaTest|vcount [8]),
	.datad(!\Draw|draw~2_combout ),
	.datae(gnd),
	.dataf(!\vgaTest|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[4]~4 .extended_lut = "off";
defparam \drawer|index[4]~4 .lut_mask = 64'h1015101500000000;
defparam \drawer|index[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N54
cyclonev_lcell_comb \drawer|index[5]~5 (
// Equation(s):
// \drawer|index[5]~5_combout  = ( \vgaTest|vcount [8] & ( \vgaTest|hcount [4] & ( (\Draw|draw~4_combout  & (!\vgaTest|hcount[5]~DUPLICATE_q  & \Draw|draw~2_combout )) ) ) ) # ( !\vgaTest|vcount [8] & ( \vgaTest|hcount [4] & ( (\Draw|draw~4_combout  & 
// (!\vgaTest|hcount[5]~DUPLICATE_q  & \Draw|draw~1_combout )) ) ) ) # ( \vgaTest|vcount [8] & ( !\vgaTest|hcount [4] & ( (\Draw|draw~4_combout  & (\vgaTest|hcount[5]~DUPLICATE_q  & \Draw|draw~2_combout )) ) ) ) # ( !\vgaTest|vcount [8] & ( !\vgaTest|hcount 
// [4] & ( (\Draw|draw~4_combout  & (\vgaTest|hcount[5]~DUPLICATE_q  & \Draw|draw~1_combout )) ) ) )

	.dataa(!\Draw|draw~4_combout ),
	.datab(!\vgaTest|hcount[5]~DUPLICATE_q ),
	.datac(!\Draw|draw~2_combout ),
	.datad(!\Draw|draw~1_combout ),
	.datae(!\vgaTest|vcount [8]),
	.dataf(!\vgaTest|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[5]~5 .extended_lut = "off";
defparam \drawer|index[5]~5 .lut_mask = 64'h0011010100440404;
defparam \drawer|index[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N48
cyclonev_lcell_comb \drawer|index[6]~15 (
// Equation(s):
// \drawer|index[6]~15_combout  = ( !\vgaTest|vcount [8] & ( (\Draw|draw~1_combout  & (\Draw|draw~4_combout  & (!\vgaTest|hcount[6]~DUPLICATE_q  $ (((!\vgaTest|hcount [4]) # (!\vgaTest|hcount[5]~DUPLICATE_q )))))) ) ) # ( \vgaTest|vcount [8] & ( 
// (\Draw|draw~2_combout  & (\Draw|draw~4_combout  & (!\vgaTest|hcount[6]~DUPLICATE_q  $ (((!\vgaTest|hcount [4]) # (!\vgaTest|hcount[5]~DUPLICATE_q )))))) ) )

	.dataa(!\vgaTest|hcount [4]),
	.datab(!\vgaTest|hcount[6]~DUPLICATE_q ),
	.datac(!\Draw|draw~2_combout ),
	.datad(!\Draw|draw~4_combout ),
	.datae(!\vgaTest|vcount [8]),
	.dataf(!\vgaTest|hcount[5]~DUPLICATE_q ),
	.datag(!\Draw|draw~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[6]~15 .extended_lut = "on";
defparam \drawer|index[6]~15 .lut_mask = 64'h0003000300060006;
defparam \drawer|index[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N45
cyclonev_lcell_comb \drawer|index[7]~6 (
// Equation(s):
// \drawer|index[7]~6_combout  = ( \Draw|draw~2_combout  & ( (\drawer|Add3~25_sumout  & (\Draw|draw~4_combout  & ((\vgaTest|vcount [8]) # (\Draw|draw~1_combout )))) ) ) # ( !\Draw|draw~2_combout  & ( (\Draw|draw~1_combout  & (!\vgaTest|vcount [8] & 
// (\drawer|Add3~25_sumout  & \Draw|draw~4_combout ))) ) )

	.dataa(!\Draw|draw~1_combout ),
	.datab(!\vgaTest|vcount [8]),
	.datac(!\drawer|Add3~25_sumout ),
	.datad(!\Draw|draw~4_combout ),
	.datae(gnd),
	.dataf(!\Draw|draw~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[7]~6 .extended_lut = "off";
defparam \drawer|index[7]~6 .lut_mask = 64'h0004000400070007;
defparam \drawer|index[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N42
cyclonev_lcell_comb \drawer|index[8]~7 (
// Equation(s):
// \drawer|index[8]~7_combout  = ( \Draw|draw~2_combout  & ( (\drawer|Add3~29_sumout  & (\Draw|draw~4_combout  & ((\vgaTest|vcount [8]) # (\Draw|draw~1_combout )))) ) ) # ( !\Draw|draw~2_combout  & ( (\Draw|draw~1_combout  & (!\vgaTest|vcount [8] & 
// (\drawer|Add3~29_sumout  & \Draw|draw~4_combout ))) ) )

	.dataa(!\Draw|draw~1_combout ),
	.datab(!\vgaTest|vcount [8]),
	.datac(!\drawer|Add3~29_sumout ),
	.datad(!\Draw|draw~4_combout ),
	.datae(gnd),
	.dataf(!\Draw|draw~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[8]~7 .extended_lut = "off";
defparam \drawer|index[8]~7 .lut_mask = 64'h0004000400070007;
defparam \drawer|index[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N24
cyclonev_lcell_comb \drawer|index[9]~8 (
// Equation(s):
// \drawer|index[9]~8_combout  = (\drawer|Add3~33_sumout  & \Draw|draw~5_combout )

	.dataa(!\drawer|Add3~33_sumout ),
	.datab(!\Draw|draw~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[9]~8 .extended_lut = "off";
defparam \drawer|index[9]~8 .lut_mask = 64'h1111111111111111;
defparam \drawer|index[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N57
cyclonev_lcell_comb \drawer|index[10]~9 (
// Equation(s):
// \drawer|index[10]~9_combout  = ( \drawer|Add3~37_sumout  & ( \Draw|draw~5_combout  ) )

	.dataa(gnd),
	.datab(!\Draw|draw~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drawer|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[10]~9 .extended_lut = "off";
defparam \drawer|index[10]~9 .lut_mask = 64'h0000000033333333;
defparam \drawer|index[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N36
cyclonev_lcell_comb \drawer|index[11]~10 (
// Equation(s):
// \drawer|index[11]~10_combout  = ( \drawer|Add3~41_sumout  & ( \Draw|draw~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[11]~10 .extended_lut = "off";
defparam \drawer|index[11]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \drawer|index[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N42
cyclonev_lcell_comb \drawer|index[12]~11 (
// Equation(s):
// \drawer|index[12]~11_combout  = ( \Draw|draw~5_combout  & ( \drawer|Add3~45_sumout  ) )

	.dataa(gnd),
	.datab(!\drawer|Add3~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|draw~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|index[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|index[12]~11 .extended_lut = "off";
defparam \drawer|index[12]~11 .lut_mask = 64'h0000000033333333;
defparam \drawer|index[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "6AF01240140D5D46022B04CE7CEE53132E5984DB5C7F6DD664AD149911554DC1518553E6BE1148970368A478685A71B1422785FF59D1B0AB79A39DBFDF04E67615E9912C7A4BDA58F98D6E494B38A7028232411B59BCF9461C56DCF82E0BD1821772D4C58F094CC68310CE955D16E17736B4341FBBD769E6608E6F643F14F38C37633A94B386BB734AC63AF043C94983A4A1D4CE76AAEFC13353ECDBF7CC519E1A0DD6835C74FF92AF19C1D1632832F36AB556F008D61879212C6977126D2532523E82981856BEE6621E9A149796E706BF7AFE21A1E2868185A8C86C5DA06D95A8518D1B0D4C60B1EEBD8032458D6BFBCA7D3F09F9DED1C171124AB137A50582";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "C79954173536F1ABA5F9ECA259B15295D417AB412CE7E60B3E8EDD8DC7E4F0EA62EC9F1ABDA685370B72B7A72630929B8F542DC5B674315CD22C59E1393417EDA1A3CDECC3B047C7A11F8A02E72EA05FDB29D279D2D1CB4A90F63A84C7CB5D364CCCD9596F3196D0B2D61A35C8324C1CCBDDEC8B93A01CB506933817CD24D1B5F41BEA1EF90F678008A2703243E691B852751F3EC7BAEBA09C4E7E8786B1EB141526F14237DA97DBEF558AFDE0CB7262F4EB3338FE9BE0397104C3688206D36FF562D6E0F1FB2615601DFAF89951F048A2FEA44DCEB68E0480BA4A4B76EC1CCFD95E0815FEB87229D04A75AD83F1A0C4D4EDB7BE0AEAED4ECBCAA7F92F93B35F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FF1492F760B098D056A404C59C17666DB3FD7878D0592A735F2E6DCBE4C0E19AB4DBCDAB1C09D183DC5E85BBA10A93609C1D7A3D638D305DA5A4EEA51B3D1D9EE3E74095A9B718484F9D096D4E06E8B89C2A383A4FFD634A7E71C9CE23906473BE1E83EB04F8C9FB1A8909E20E44FFA77822E29272F80E0C55B926775A61EABEA50B92A9F2A8602946F60C8F0E490918355BC6F1D61D5018A51BFC1623704A3130F8EA2DAF2AF726FA9A73290A0A81E5E7A1BEEC95C20A5BAFB4913B887B7E6ED6CEE9D76F81FA16358458017425AF579DE0FB3FDFB589BC8B1694BEF149F117E2F0C24C060F7173723AC157955B7B48EB3B2D3ACBB057133396F3A8F3369405";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "B6DA36FE7FEB467743BFC9FBD72A55772F95EA2651F11244A074114A71AF58E09A0C21EAF157A62EB5FC02A9E9167DA71B809348825DB12EC74768C9588A2C94768683EDF60920A922EBBC71CE145D2F20959F4FE8EF00931DB1AFD220A45BA7D0971ECF9BBF59E849E950D2E209DDA8ECB9645E326FCE449503F975D7621A6486DDB6EDCE9B5681B43DDB7378D6FFDD0830BA3AB9A569B8E14BA989023B3C1A950DAB8207839DEB2ABAF1A0FB23E6D1FC1113CED99A13AAEF568BB395063E3F4BA81425A28CF33B487B4F1D6D24D56A0C7CF8E3040974EEC0F9B5A8578A1998CEED68EDB5F68D7A513E7C7E431474B0CA0B040D8CA82BB99436B35D5399AADC";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N48
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3] = ( \Draw|draw~5_combout  & ( !\drawer|Add3~13_sumout  & ( (\drawer|Add3~17_sumout  & \drawer|Add3~21_sumout ) ) ) )

	.dataa(!\drawer|Add3~17_sumout ),
	.datab(!\drawer|Add3~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Draw|draw~5_combout ),
	.dataf(!\drawer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 64'h0000111100000000;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "2A1BDFA0A56C9AE31BC35C122CE78F5D752754E4A1D9295B2486C869671FE428AC334A3AB9669D0E5CE9FE1E428A311DC73A7FDC54A13F6EFB0FBE689E6B10F01731327B4D2F913559EAF52E757AFFE95BB1B079EDB142D6AB9DDA26940948C7186E200B54E8D7D2986DC9ABF14C3FEF463B579AE64DB8C2F324D80C6F6BAB78447C2C908D67BE74366B70CF94B3B88B497DDFE28FF1E9D457468645523C1698213850697BC086F66D6D42323810BA75069AAA562C61E1F38DC60F799709760E8F91D07674912410E69FC4E4883EE1E7C2342C88B240002A983CE14F546980593FAA071502BC69158D0C8BE8922D7B3D9F06A7F5486657DF24989CCF1860A84B";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "237A9780C4ED04523C3EDC2FA42FF5E84B414AC7B25CCC44DA7BE1AB764DC69EF85F9C98B71C34C9C3ED4DD2CA77B3087F6AF6741A7AD86EEEA3024D1944E959B69D3F7E512D71513B92D595C43E21E844BDD4C08462B00956C812C5C838F7531AE8BFD43F275E7A41014FA46207064B8B11485DFD887B82ACA65F830E605696449B9DE4A96B4057AE806C5D53F7CDE2B654D39BD9C4BF3EFA0F4E657E1C1F434B995518A150B7311F531567B4B5F6E680E1BE80219073BBCA260D9470DC45E5D54274D63349DA4E0867E2BFE7586667ABAFACEC2C9187C8BCD0191AC714626831508A8AFB802601CA86BD042F96EA32D423B85BFBC4382CA38BBF721BEE43C0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "159C874581D2C4A4CC6A0175601600D43A308F7BF27AEBAED771B5E2B7D1F1FC3C162E3C94379AF9B4D3E606CB37E51717804058F639C1FF5643888E40DE7F14954F10A7EC5C27B113EBB400D1A1393AD62B95BB4B4DEFE4B5205F6AB0C338BD14E7E5064D65BCAD33CC92874298E5CC3B17D528EE6178A24A4E523745F924813D55C49F4E0D583AEC418DEDB061F13F066C3510563C3BFDBA3E772789788972719A33AF2B8105268C52204D83CD3FFC666F91522E19CC8144CE6CE7534A24D62C00B51DB11148BB65EA479F9E0B89D9977B86331773690F412DEA64B5ED20C6ED9E6EDB9C03AAA43CC5EB7377153CBE708EF874796C15A7583B01A02E104538";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "9D7D00250EFFDC52C8D480EDBAF8AC328D67F15043482F0D7E275991130626ED72CE07F8CE6AEA233199055FB3576120E625DB9F5957ED9F8004918AB283B9BB813786D28FD25AA386FDB2AB1984D83CBB6D8514A8C117C8A65D2479EA1F5148B5A80D93574CFE369170BE37074B218B3F3BB4D40A9F6F802B72B5217920CE6987D6FC76A09EB974CC4E05A68D2CFFC8E1E796BE0C5C7A5BE8F516CD8FBE4E278881C76BF0E3F402E0C98D6C56424339C6E13215E7C6C66F219BFFDE6B80E6198C791C950D32E21773219344346A43CE0ED55DA4F155CCD50F1159F07EE6FC1CF4EF1E165EA5372423E3D94A9FE8CD2EF7F610B30F193AD0DF01585B8D2B7DD8";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N45
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3] = ( !\drawer|Add3~13_sumout  & ( (\drawer|Add3~21_sumout  & (!\drawer|Add3~17_sumout  & \Draw|draw~5_combout )) ) )

	.dataa(gnd),
	.datab(!\drawer|Add3~21_sumout ),
	.datac(!\drawer|Add3~17_sumout ),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] .lut_mask = 64'h0030003000000000;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "053E3C4C0E3941CBF2D3218EA13F3BFC7D382AE91BBAF6D95FB94FF78F67C59B1F495D1FD2BF76CD1531C6D5D5E41EEE696F1CC822CC08E01A913ACFB61FD092AAC0D99FE289A3A8237FCED8E0E73F0265C1A38AB2740FA9D7073FAA6203528D0CCB38E04AD1247301B56D35CD4234EF2428E2138DC7259DDC88B1DC148333CF05A3EBF116CFEF0FDDEAB3B8071AFA6986D441E7B9F739C37B9D8EA7ECADB88C8ECAD29EE4F7EFF1DBBC700948E0D5C58870DA6C9E9510D954EB965D6144A4A58C95539C035B84D27D8C69533E965665CDD5D3B70581789345E0469E7F9CB88EEAB93420C8D1E53E736D1B8FDDFBF5F0FF53571901C9890BEBEE8E455AC9CA12";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "B0E015C73EEFCCE95A7B74F33665AD2414748896661F9B476D668F69D9EBDD0536B8AA19511313EF22CB1246C83053F91E42F27FAF2B84A1D4E27E112C72B7EC6ADFD8F542BA28C2122C3D00F9331A09410ADDD3AC23FDB5D4319D3B050CFF4DCC3FF87603E1170563727989137407FD43F10048236380FF088CF0EDF655B4B0B3975AF18AD874DC93DAE64C0A91CE322E7765B4E5E77B1139CD9556202446CCC7A1EA54CA96E904957E627F5B6D4A74BFE5CEC893FE2EA54DC43F4031E6C3DC7C500B0F3F8977D751DC5F8ADB411BFDF8035938B60EBD14A58C39DEA64BF6EA8C0EDB9B4BF67D2123A9CD812105037715DCC3443CB4F204353696D807D92874";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "6C2256277B503E8BA394445E76C9F6BC81EC908CCC8EF54E586564F978CD571A20CD0F0D44A6C410621C25A2E7B62C66C526C1C0D5682FC23D427920989B10F582677923498428C85FCC5B4DF10238DC6A9C8AA8DFEC09127583220AB1FD0407EEFD0A84724DBE6C46E866D7B6FFBF46C8D5356242BC2870FD49D289858C460708B4215783FBBBAF98C678806E1C47357C7C9D15375855B87AD62C419BE556082185F2A250A42CF23BE2CF953338678CF5F2A311C77536D455638528CF2E9737E7AD50389DB032563627851EEC965BE4AD05584C8EF93D44F7DAE83BC5D76B529B6CE174B7831A26FE3A7A958BF475A76EBB91F9CE934A773A17D0D774EA55A8";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "47EEFA99D028B70FC7DBE00A781BE3E66CC9D03B051D8CD605318DFED3EF8A9E9961170B0388B9EC4C91FA6860591085EE9A53E8F95AC6ED9F5C88486CB6424AFC35A22A7CDFAA736ADF76EF1A72DBCFB73885D0021992B13E4535ACCEFD8BF335CB6F1049A5CBCE8FFDC834DB4A442C04682B5800197F796B91C4B177BE8CD8D1BF1801852B55A1EC523FDB8F4EDB5DA140519B0BF494677D3B1E0E87DA6E05E7995A916CC8A557422289DAD5200588B07088C2F7EF8752421D2B88CA9F3A16D21F96301EB6861EF3499921E2F80102D5A66953779335C69BBAA8AD8CC64D5E8B0E8D92E8318231181EBAD2CAFE823522C9E03D3D5616E1BF721125AD28263D";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N39
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0 (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout  = ( \drawer|Add3~13_sumout  & ( !\Draw|draw~5_combout  ) ) # ( !\drawer|Add3~13_sumout  & ( (!\Draw|draw~5_combout ) # ((!\drawer|Add3~21_sumout  & 
// !\drawer|Add3~17_sumout )) ) )

	.dataa(!\drawer|Add3~21_sumout ),
	.datab(!\drawer|Add3~17_sumout ),
	.datac(gnd),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0 .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0 .lut_mask = 64'hFF88FF88FF00FF00;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "927D5E67ADE82BF585485D7050EA1AF1FE361174219A235E8ED52AD52A98CBBADED5D52F8628AD9E39CCE2788DE8ECCC4ECA5C1318B9A99BBC9F91A3E8CA1381674093F9B74346226401F3CEBB3A6F9971C99B68F8C951D1058ED49181E5FEA686A61ED8B1A13B5260E319F1F600D6EADCF7B15B6F5AEE9A0435B226A2C9D0F68FF1E9B9988DD73CE18B983F3FE1642F95956D3E7C3F4F42129617C107CAB475B90A240AF99D1DD0FCAA0889A0AB8EE76C2DE9C8656A76210B214E91B644F6848606A6A19D54BEDAAF80E1E397C966028B13C46A30905772E7B1C4B6099C0C15CAF7ADEB6E3551FE0522F76823CF3D789D1DB56D47DF0696848D97A21C29552A";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F802F21BAEA1CB6E58A5CEE0BE8658448E2DC9F1BEAD840BDA22AB944CD17EAF3B3B33217952C1C0A18E54C3CAFEB0D11E8C6979236BDB0073C17655C415D11F7E5F4D9E4CE03B186C86A8B35CD8B2A588E1CB7424FA6719F04E4A448998BF829753D0F48B2FF648820BB675280101E21AE2678F09E3DA0C177455682C7D7965CC960129CFD43C7A2E3DEEC9E108BC9F2C165CB520C5E301F1BE2679A6244F06CC473B97981949DE75B5D42B5BEC0A377339ED1B8576CA28ADDB0A06320D9AED6F2EC2D877B6D4A7116B4A897504C3F494FD74539120F3B9B8F4FCC942C2843B46FD7F0A8A1C7FF64691C99BCE33E6F706F3C761427407BC7B5C17C49DF8D9EA";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "C134D9E4E7FA15B4920EEB7EADFE8B757ED8A486D0691AFD40181004F62A2E30308009B49C100ACE6499C1B71682E2695DD7B1584BBB7B7EDE153EB50D87C4F780526B75B560E92A5E42E6B27B513F185074FD3BD24007AFD83E938A7FEC1E326FE5DA6D87196245DD657DF9F341E5AD76E1B9802A7947A1BE686FC933A20FC469C39D525FAF94F2663789BC012093C4493756170CF1DA31DB478E06954458A1989AB38E7F230CC5D115A7983D60B45EF3B8B1461019A1B5A08D0A46F3009F5B72C7A0240A2DED9E23E3404D4217B3A9D90C2B4F0AC4AD21B2276C3BAF958031EBA424FBB7C2EF05D99854EBACF95509201894ADF9BD9EE4BB006864CCC2EED8";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "D5506FCE6AC75C99E304EDEB5EB510BDB0DBBF21163EB176DE557277BCEFD9482F5C0727F89DAE88EE400F3DA2DC48C158B833676754E5D1DADB949C585F579C7E0FBC361C0F82BC08BC36B2F48442F8E038D65EC9DE1CDF78C140636482F417EDB216B49A5818A1D516A67DDABC8879CEBFA7864DB111DAE35A8A15E660F100276175DC4ED400077CEEAE69949750A3FFF99397038FE983409D69260D97DDBC8867D718309FA9984763D995C3D28913EB6ACEA84CC37240E37470F69BC46DC739379A2BAB2EA4A81669CDEC44EEFE7ECA1112FB1D95CC1E79AB294B9700DDCDE319132AC698BE81D1744C4D7CDF157F890EBE72EDE190F6A51CA6984FE63194";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N0
cyclonev_lcell_comb \drawer|pixel~8 (
// Equation(s):
// \drawer|pixel~8_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout 
//  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout 
//  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~8 .extended_lut = "off";
defparam \drawer|pixel~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \drawer|pixel~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N6
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout  = ( \drawer|Add3~13_sumout  & ( (\drawer|Add3~21_sumout  & (\drawer|Add3~17_sumout  & \Draw|draw~5_combout )) ) )

	.dataa(gnd),
	.datab(!\drawer|Add3~21_sumout ),
	.datac(!\drawer|Add3~17_sumout ),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 .lut_mask = 64'h0000000000030003;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "B529911D1587727629E261D5092D6D6792299154056D041488DF6323B6BD26FF108D8DCECECA73798E1BAB23C494B6268D930D66CB7180360EC39865F68EA0AA489C234D77EDB2AD83FE8B540824CFEA227796296EF81B5CCAFCA0BE240D2EA71186DC4C548EFE26454630C21B1F17221E98C92C54A51751951058B5EF0BFBD828648E405408147E45B6A42C9E70BEE84D0C927A6AE850F9C5F73608655C75BA2974DA8D5FD467AB704214CA2E19AEAFEA9E3302448E56F228A88C0E5A861975CCE69D82B337B20091E98EDDD0DEBC1DD9ECC5C6B28343930D129480B85A7FE87742E62102EFC1D053BCB8D3F1A3A8431E7B949CCF94B6280F248659D53C2EEE";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "918ADEB68C26F1AF2B880B69FF61B130E84AC8261FE8DFBC121142125C7A53ABEA18A91C1C5AB87CC281937A0CC05F52B358AF9B5B568ADE17F18D59AE0C098C2FCD2086F4A5B0FFF391EFDCCC398E7D0E29E78978BA39A5CF27472456A3FE9566899071762913C8F70E9337407DA733DA1E8C9DCB894770F616E346E887D83D9A55B6EA5D2CFB96C2945F59599252C1E70EC2D1129734F492C0023D60BA2C6DA2D8E3C40D00485007CC3CFC88417F0F1B32CE84F31F17B54155D85E8F2229868BAB8DF24D5E970AFAFA95D483FA07F04D9CB39B6CDB91264013C8B70DCBD97F018DD0982B4E1CB1161B33D27937985142D95D54F526B09BDA18A4D021301E13";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "F44A5C96F57650FC947879C019E11F94D61DD12717807E6E10BC3896FBB74D0A21859991C9893CC1C9AB966E4CB9C2FFDCDA8E83B329E64DAFB8226A94EAE7AD825BA2D62E6B0F92C9B736D4464A1C610AB32EE7FB2D466F2C1A4EA43CB942C6382B766EE5FB804F8997CFA9AD8E280B17C5FA2041792B4A1CC6BC58801049552E00526D15544B8796E902164EB118DEDDDB2EC1FAF256DECE029AA86E7DD54BC433F3D8E2B69E60C16BEB4E8F6696CBB96E10FAE9E9B4331BA7E54FF00E6A8ECC24C50B4C502F53C987DDE05228DA7DB5AEE7F92B0D5CF12D8BE298057790C26D65961C06C44C241143797932693349DEF2C33D90EE167C2FA302BDFA119A93";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "A5C6237700EF48BC9ABE63A6396B1DC9F64A6D96638A5FD8F0F952E5F94CECE7A17203F69F3D1771553E89A6AD5618C60D3AC67881084CEF0D2157405E687D6A38D8A9F5936528A93EF55A4D1865D26C7539166BFE4B18962855E4916F5686902BE8516FFC15138FA50E537D4C851A3E3FBE668A82D9DA544C2DB3F8A0564F3D35C5C75716C0BB910D48F551FA3EC3BE0BC1976F00F68CEBB5B710BA07B9B53FF09DA116D82B6E2E81CD215E8C3E15F294AFA369A5156ED18520D20B8FC1F603CB7AC926E720630E659ADE9C613DE3C9FC19C5953453306C7A9D2E9A5DC4377DB8CA51C031DAF3794C9332AF747C724ADED387CC38FBA67CDE99319A229A9047";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N54
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w[3] (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3] = ( \drawer|Add3~13_sumout  & ( (!\drawer|Add3~17_sumout  & (!\drawer|Add3~21_sumout  & \Draw|draw~5_combout )) ) )

	.dataa(gnd),
	.datab(!\drawer|Add3~17_sumout ),
	.datac(!\drawer|Add3~21_sumout ),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w[3] .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w[3] .lut_mask = 64'h0000000000C000C0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "65E8958DDB66D1ACA81D60B6A8CFD5E2C452F3C2C47D88146D086B39DAA59E505AC3F9691A33E8384A0B0C6D6E9EDBEF9A23BA1B9BD3282C0D534B1EEB1DDF91E1C9CA90BCFCF709FAFEC973928D5739E58C49FBE97EEAA9D5B4F6AA86A29D15F779954F9873840B801CC5FC3DD029A1636DF7933A74F780A7EE9CD56FDF7AB88689A189B2C94E92EF98B1D823BE2391995CCBA3C169DA152C7B4C06D47AA8FDF1B06132B31E73BC0989697471D635A837E4033769837AB7ECD23F1A24F79348FDDE19CE39D65ECA8B8DDA08B0867DB0E892A5925FFBCB258627C3F478F13ED18AA7827317E8A9385C89FE5C1995A49E3C112D1B0C8D3541AC7308F7353A1B44";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "DCA985BF1EEB63B740E25F193C3BD2157C42528ABD06ED15CA56C2E7D126C50A111E3F701BF10C268CE4BF9F695883F54354C1846E88EA0BAD319CD75F360DA4851D0DDB283CD079BCDD334DE59B2AA102C2292097F3C852763B4EF620414A38EF5783E6940D1A1F6FD3D811BACC22B3B4C3EE49CFE61D55D7AA97E350BDECF4F62C4B2A910F9850D9A371A481E5837A4A05FED6AC421C3DA2504A53A90CB1DFD5244458C2CCCA497C03B538399B0EC3654B560CE6E545565FBCE58883012D47F26B24AE321D3196FCC174EFD93679743A6CD1CCFB5031DCB4C96E6710CF80C7ACE7E5103C6A914F325377E8841A39CCE6AA52077634EF4F3447BFA22D861A8C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "BAEC64A26C2933089DE4775F233B1D0485EF1D57947114AE4271FA803FB80F9FC80FCF5D5FB2619A611A904A6A83FA64051FF64E032679D0ABED3F539359A597CBC7C080AF0B737AD34E3801D1987E6584550E9210CCD19E22689FFB578B1C46C94E82964D8871A5237C5671B64804C9381FD7873B916CD59BB4F9892D03B09993CF61DDE2FEEC41BC58AF888EE26F9621A73F49308297D0130FFA368349569586DCFAFED3FF14CFF5DC2FA03DA3F6D96DE15EA1C82EB84F7EFB258DD4B73102A3FC0ADE525AE061D25816A87D915600F972CF6FD644883880E15A3727DA83C231DB1801685C9CBDDEA793E71F4F73CFF0A5D1DEA577E55A5EFA619363A6132D";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "59C40EAF650F39FFAC068B3C99B74D05440601C733C11B5E96B4264DE50491CD7AF7E3495014927B0785E54565F87AE54B931BD1C8AC0A37DD4630EAB14DE478C3D0CB8741F04F7577F7460E96E5A88A97F82B159544EEDB570D8028DCABD904ACC063AF642A3851568C120F48A5B910AE908383A738662B573BDDF55E95D248D1410869FB4E766C616DB858CCA4387E48FC9920D4A31B46B65E115907901EE7B98267527920C0EFCA4ECED657E974ECBFAF9C936ECBF59343A5B2BEDB03E9D15A8F12C4ADA4066C6BE712D3A83001AFF5A4269815BED8E726BCB5A1D1AE38C5F473B2FF3689F7FFC67DB96369684A53051CFD3C9869FCA62862F96B0560CA3E";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N51
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout  = ( \drawer|Add3~13_sumout  & ( (\drawer|Add3~21_sumout  & (!\drawer|Add3~17_sumout  & \Draw|draw~5_combout )) ) )

	.dataa(!\drawer|Add3~21_sumout ),
	.datab(!\drawer|Add3~17_sumout ),
	.datac(gnd),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "76BD2653649DD53BCC5D7B9EBC7CCF241B0A9AAC694592FC5CF88D34D92DA216A099415903490163332216C9D33C0D6F6F99EBB95DDA60BC623C65A71BD5DD401D1E398F8E91B6EEC777942E109D3B394F541A5DD7CFC6E80FB6E75C2CED8FE1A5E5F4AC6D1384CEFE238AC3E72C1B16DF6543AF02ABFF9675273CBEDBB49767989000A82B40B7D56B6B0434C07C733778F0009AB18127C6E41A8CF8B3891435EACC766F1EEAD8863EEC000CA40C0C5697269373C0E57FFC9BB5253A41B4A596E3A9C2A634FB66046AEA5D6BD0AFAB0A76CABF26D28D89EEBD2B6134F1462611A3295B264B9C0A4A640A97589F29AC71C4B2B86A86BB3458DE15155BA6F37296";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "EE338CA59068A658950160623E2B5AE600DF3CAE5BEE39A98928D92F973A5BC281C6398CD9C3E3325E7873DFCBF24DB03B6C0F000E1B5629928874937C46C22908CCF1C411071DC2190D8BE9CC6678071B2151D446B0FA73AD7C6BE884105BCE18FB42D93A0B475F1F94488A45810F0DC6FB7B082C4B0C9572579736DB3F915213EB14F6E2E82E522467083DCAEE85B18EB94882C7BDDF00D8B5A47AE88985B0BE45EDDC84C6573AE214E3AB70ECC70F3BC4BDEF7926CD3AA72A29B43BA337CC8409C7B2981DF43D17AF5E0591401C9053221B8CF5A3CD4DD08C1105CFBE590C3664DB972394F74C286C713CEAFFF08224BF18CE54646C6600A6BAFC46D8FF3F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "755F3C3E4EB6A2DF64DCE315DB1B9A218A756499656FF42BA768B6F883E3954771137843B52C8925878387B61DF95F6F3FFA0FA5B6A931BC67CBE3EABF4B23FAB06EF8CBB9E10D199C9D7683F6DAC07F729542FFA9BFA7F1FD7DBD6885FC3EA143C161A7F79C748F7782C88508BB970BECD460BEED301FA1ACCD4B3E2CF0320D73780FAC100BDB93AC392B7397A1DD991AAAF46BCE91B6FB80EE72BBE44A5BE68559173EC7459FEFA93D31C22F601363B9262D179BEE6AE100068A3F6338CF06C988C0193762A2B347849BC36E771BC9461E487E707647F7928F76168294ACC9E8419DBCD937594C234CDFD328536539EDE78278778744D4B127B8F0376F5302";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "E4D3CBE43F003E86D0277EEE30C33E44F961F797EF14CE95C5877E77DC1C0B7274B26D07E4B7E9EE5A512368E59B38482ECAADEEC67BA713A0F81D218810993C84DE08DC6E0BF0F22E67D4A37BFDBA90F54B369CDD1A05D577BEDD10B11406F6A71DE88C05DDF7648B875F7A67074F0AECF28A6BED6A0D92A575A74B764E6D4398496FDC127AB2F90FAC1E402E38A5C3922005626719CAE8246CCCE84EFA4DFDC845AC1B531F61B2358CF5FDB083EC2506AAE41A9CBFF7097966FCE5C0A1EADDB246EAFC100E7AF681B412B568E232DE87A6A1343F4FCBF0EBFB012C0B78C33E155E98C78FAA6E108C7D9626FA9EF766CB5573CA9195371230CCF09E9D05CB95";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N45
cyclonev_lcell_comb \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 (
// Equation(s):
// \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout  = ( !\drawer|Add3~21_sumout  & ( (\drawer|Add3~13_sumout  & (\drawer|Add3~17_sumout  & \Draw|draw~5_combout )) ) )

	.dataa(!\drawer|Add3~13_sumout ),
	.datab(gnd),
	.datac(!\drawer|Add3~17_sumout ),
	.datad(!\Draw|draw~5_combout ),
	.datae(gnd),
	.dataf(!\drawer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 .extended_lut = "off";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 .lut_mask = 64'h0005000500000000;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "6554DC778ED796263F6AA488BC214540E6E80EBA13BDDE947B7F69912034B4617D56B97A2D5EB4265AB78E43E2E8FF26A2C811A271A69902E8EB143F047409A00FD40C6AB0D69C2F38E2BBE9F43FB4DA73E787F4580EAEDA3CA1A56C942116B1846DE6167D33D5027D66CD2618624CF7316462F8A1EBCFB0644A4AF5A1A683633C1B3B78918F5AD2246919A8DA8562DD3908F984E632DCC68FBA05B1755FD58DD8504CEA4DEC467E6FC981A30B462EC675039E51BFAE6B8B897E7DF403BA26FECA6CB9F7DBFF9FFDDBBE59B3954FA5C37504A79ECE7D150950E4123A420C99B0206351D614530EFB6762A19FF853A826D03D5F5C187C726BCB3706A5EFCCF7B9";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "2FA6E5B15870CB0404BF5A8F70243029F9484E909521AC5A459579B8A45D3BC34FBB7F40807C4EDA02CE8A7B0406716912B9B3DDDA7C0F8BBEFAF8F8B956584C42BFAECBCF4313813A16B1AF6DA60429E7C8DE401F97E838A6D6F1CD95647AEBA60103D19A14D553624F716F6D9D02C3A5F253AD799EE5370077FFCC6F2DA2D321865DD87D74830CC9AAFC721210D4581C23EE2620441CC2B56172F88C56215F652F7BBB3F7AE0BDA72AD1F132DAD2187596047F1B2F20B6D04FCCF5B992ECC3A5C9CD3C5B97F90C10203E4DA467886BB84B4829115FB8F5A7B68B5EBFAE1FD64592817704240B43733E95A8C82955F28A5A50757A58F283AA9C93F9CF4CC834";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FD450993874C56F0F841778FDD1C73C3B78DC8336B89C367E6E7D5B973E1243576FA106E457BA647EEAB71CDC6F42E3EB5A246244BE324D064E0A6C5EFE26F5FC840B0C06DC98A88FD7075D516AF933CA893641E1C513B2BFD0EF77BF66A0CC31E46274F7C3C62731D10B63F696FC355E57D83DE84CC2DF372B43DEA5F4C18429E34118E7ECEB4F87F1123C798F5EF7B253160F01618DD98B256AAB9BEDC052AA97F12E082F989E11FD80B4EF06438C36706DBEFA68C0B98E72441B9D157DED946FFDCEBA8ACFBC7B01D85074E5D896977F31D109D2CE167AFD51EBB633498DEF51EF1593B79AC42B3F0728F42EAB3F8FF9322F6296C29DDD96857B0067530C3";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "69C69323376AE4EEE4946A8FFC7FEA964ECE35960BDA3F39AD7390B1E6252C658005CE802D9C68925C7A3568F17CABB9D23C5031A6DA030C1F4F6BD2EECF2ACA221C1875858B3AF6D083EED129E330C37CA61B2C3F22DBB6BCAE7747CD95F774867D8AB5317A848ADAC5D27F899A7A6D112FAE2FC6F66DF8CE3CED8524619D11D0D78657429A763B5B914B2E89A8D30EB45D9CB61FD9DF33ACF06E517154D30BB1BC948FDFCA8284F07A6EC4330DE417E8A7E58C8CACB27EEC0B15620E93D76ADCB4D794D39D4D28B2879EB33EC8F4BDDD29AACFB90127D83F5A920C6EB67983DCFE8E87B0E688D4DB60D7B471A96E838388B4F79D7DB81A78CFC5DCE913D107";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N42
cyclonev_lcell_comb \drawer|pixel~6 (
// Equation(s):
// \drawer|pixel~6_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( 
// \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout 
//  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout  & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~6 .extended_lut = "off";
defparam \drawer|pixel~6 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \drawer|pixel~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "A05C3F6F6B351E66229F814981BFA82823BB6CAC3E38A1F229D10EDA4E61A48D3A6623A63A1668D1FA3F4CFEE11E99F1D1438702B708A3F1F248C09364CC181A7BAE240277FBBA7752D564E08E69984C6685F0162D12DBD66FA5C56173694F56D79D0B8028A7EA4A9CC6B83E33553728099664D5E9138F5E3DA351088B71A6D8D41C130313A141D8A1CD723273954254882C634435A712898BCC125A3B9FE6AE88062E9E92B9F1B3EE9E1E058DABEF980744C245E04E02F1B51E84776C491CC5D85AE4B1A971D59279084731CBDC169AD9AD775F2266C2F6A13BBCD2C7792FB8DB1AFA5DA0BD577CB1AF28E4F34462DFAC3610976577ED4F9235A65291755FBC";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "EE9B69186FD3CF22D0F3E2BE7A2064DE9F74AD2DD4B2C854E237225FFDB9086BBB87D475369797CF894448A7AC3C21AA768DECC18778E25F30F40844290F81E606A32256E73BEC967C4D85949112082316D1580EDE63D97E91C2915F771AAB104BC5FE74C270EF124AEA90C96AD05785FB99487F7FAF576A38B24589B9B1A08D9D00BBA63CFED4C5552C3C63AE9477790F63472B87737D3B076CE6DB5C46BB966C9A76845AF74F3E40552FE47EA627017CACFB7C6881C9403135A806D89C411517685BF88C225D22510430D412EDF55D4CCB2CA44C39EF9297C35E9757C948BCC80F928A27FE7867202AB44CFF9DAB41EC8B5126421AA4FD87C70D2762EB5366";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FD21C6EF2A8CB6B231FFF0DDF9AD7C23E5933858E4993D8C8864D3B1DF466477E66FD43CDF686A63FABBC71E22164B8056C6761014DF7953A1E94A15EEED13E2AA99C612B2AAEE9C5DD6CF29D3323CBCB1407CFF61F5639B682FB6AAFD868F1652DA004199454A0AFE84411FE4F47FB5DA2EF29FC6D3EA6B9C6A8161AE7C57CF203018A7C9411CC33371DC08B923A626696A037B3208204DB5A7DF66D1045B231AD77E3059963A54046A5BF7743EE46C0F4D687C3643E71435EFF5CB5852155372426737D6D0E0C60A525E5AD6432FA4F734A36060326B03BDBFC14D5103C41B6E67EEDD692B83251D02CE8D290907AC64718472FF37D445A640CB45A111C275";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "AB8AE5CBBE978E263CD865F9F57B003E5D9D0AA798E383338BF6DA8161784F157A853B662D5FEEB8F7301043BF15D9C1AEA643833B7A38CA7E42CB69F54CA6AEB6EC2EA691A7CA142FEF2FBA69A78ABDB48E077130D197FBC85C964B10DA2F71DBD1AE2079DE352BC0CA37081849BED277666042B14E82AF6308609230DFF40B8A2301BC399487B0943B6D9A71B8799CCE7FBBF74BFA5A2322E1E6D1939E7B80142029DB7C06012AE9B1075D8A6056FB52AAC8FEED5331EEBDA82442C201BAB7BF4DFF78E7C9016C37A87FC9BD93E454F544D29F662B42F93B0523B310C2EA3F92AF3BEEA50026F7A401E7F928A193A662AF60CDDBA6D7A3367999F125C6F1B9";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FE3A39B2B8180DCCB919A8468790279E0DDA723969EC557046E21F67BC35D56A32135235E081EFF3F134CE223E426EB8A7B3810EAC55DFA2F582675A1D2A758E390CB5B3FA0FCDB956C345A06C1EE8A3F510BF68A99591C96E9D9D1285C344D7DA97F6372A18A9F66DE1111A846A05F2A8159CEA813325C351474F0C6DA5FD8249020B12001A44A76365FB359DCBEBFFE304BAA70266CDF6D21FDF38C61B8F96766925C63AD54B08E6EAFE3C1DDF4C6EDCB5E1811DFC6EF5BE8704ABBB41582E0E6F392519E8460934FE8CF9E0AA840840C795382253AB13BDF599B7AC14D4A42823A85F9FD82A2568830B9A906D7CD585DFDC9ADF9FF13D0DC187397BCFCB73";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "691F7AD25E9D1197032F8827E4903B249F593E5E3B2C4229B13F54CB7332F1D6268FE6A2FA6697F133B7E2D5022099B22169D50DF7ACECC29E0483642A55F56EDB5796C6AD2880FFB2743C8EAE882D585848B9EFAB631AD343A83EFB97ECF6F92EE144EC5BB1B40A5FDD5D73EBAEF07739D77394110EEE99830A7616C6FD3CD0DD7601CFD017814451ABCC35BBDCCE3F9A46CC40FA1EAB37DBFD476B77D0C08A2B316CCC2E217E373418A2A6FD144FD7EAE32D6EA76D5924B7A9646D89E1586F3E09BFF138888743AC8D0787E9ECE91992FAA545BED802EC93CAD0E5E294ABC9BE77F11B01E9771A8F17282CAB6AEA409D2A3E9A221D4EB40AFD4EB4792AB337";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "A39376683C4A7DEBBBE8F175C800E70C5AB44C799405402ED9B50A84A59C11CBC481C247611D9825CE00B366C6CB16A3EB4D33BF6CB76B50D4729C2CDB1BBF74D7E48B5BFD08B7A864041928FFDCE772031C798E19F94062BE77A21D8D89C52B718130B0717D11B2E0B0EAED49FEA077137E41D6C0C16832D8EEC184080155C74A49B4D27D6DB0A6816FA99DD0EC2703E9090E0E9A31D30D0E2A8BE8A51C241D3F2E3B7E2D66400BCC4FDC481D8F3AC12746319A9BCECF3B538D00DF122CC87C88DF405C688CC54EAB2157BD7D082E685145469D4F5C6B00A4E7FFE62842BED1AEA5C464301F77231508E4616E88FB6D728A19D81167F3C8371B0813DD824B88";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FD4C85D37C569FDC583A6CE0FCE4B7922EE0AA303E9C0DBB3FD08FC6CBAE62F91E06A7D7E9BFC4459598299B9E2E6EE6D76B9BCFF9ADD50503F288BE767E8D9D27C3ABE007129C3F73AAFFAAD9FC6D9D1DF8D274FD6E4E79C9EF3B53A7A498B9531F52E36E15CB08BE56F7B1C1E9B5A6C30A9D4A639B7B82C747B0B2BCE26116931011D622FE6F5D5706EF9C8656FA78C8F54FCD7EC9CA68B0B22437D3F146613F3ADE30FF2BD45E4B333149C856C30B591BEEE88488100DC0008CFE3A6D418B910ABCCEFFEAD5C56B0C14A39A3533529CCC3A129107D072D323A9CEFCDA5BD626F5BB8755EC3FE1E5DA628866C4F169ECC5BF719827DDF1C3D8A03904AA4867";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "DC499738E95BF0E755EE4A4707E48B01BF8A8533D3BB549C54971CA3A484B1C2C7B581DAE3F736CDF9BF8EEE910CD1884CDAF64A54CF8E49A364566052C1624088D90DE91930A774C26120D2E3F5BCEF2CA480FD91D78A72D182D0E71BC3F5A4823835D556C776A3C888C69C49335FCB3E60AC51E1DCAF0E8B6B898CB22FD66F549F21DE57ED5C499DBE40A9A508500E0D40FC475B304CDEB5D2004B5DD49F27A386631CBC522C0E52F1DFF7A4C0F1A2C004F4824DB734599BFF62FC513A3EDA9C24CCEE3932C346EEDF2CE50BE51C0E7529C48A23E751DC087CE5C575F61B98841FC242A2258427A4FDFD0506F53D4CA5D9BBCE1367CAF6CC2250B5FB0BCCB2";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "E19D35A2FC288BFB59152F67F033CD0C9593332F8218E3EA6AF38F3189549C3E9E887B4C428D2B167773F420FF31622AC4DF956E6F29536010F58BA1889180DC8E997E249A42C10AD0262025E6D9B36DFF129BF047A2F2F369479810D2A19FA656D3C0C17B5D12FA7D456DEA07DCBA3650F90E57844D4A63E2467F65C064754D06259C1686E2C4E32D8777DA7909454ACC222D26F10BE6F0AB293617B121C54D1E08641F0EAA3EAD5390874D06A3571E67B987D31979D32F394703808ECB402E5F91B091D69EC44EA83BB8DDC85FDBCE64DDB79778FB68C18471F8A39B19855043F07E22CB3777055A4CC7C2FAE0F13A563B144CFC32E438070E3CE53C0C2F04";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "AB9FC0821F8B4B24FDE4D2E6AC33A8F1BA8495030A6618F92FBE8A63D3E86B7772E15E56855D0CA1B7D5595AD357CBD81E1204D6815A7539CB39A49F24232844B2DC14758C8AEAF7FED3AE5010BE0D351219A1BBA34322DB018F1B646A2AE793862FDA4514DCDF028827F8CA0D6561FD2C1A30F0519D2DAA9B41DBC08F3C351281B22F57606412057C6548172A8B25E783270B9BB0E4AA1F23497A6893C2233A57760577FF06A516F3F8C850101BB9AE5483CE00A3484F7AB0C449161FDFCAC4459F673D33856C1F86717E117B7B474C9BEF7BC01834E339328316759CC50A75D4879DA12A94BDC99052C9B604F560CB213570D6CCA3D75A007A1B2CFE750F66";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "624B9A50546167A1364A0EC0581736FAD8C32920E691ABB853709E6C63CD383E34639896ABCBFC0BF8D366CF9A9350F8E09D5E125DDCE6819240DFF614E671DFABEF30F6DE66A55F5B3D016F4A9FECE3C683111224B6D4A5F342C63D8CCA30D9E0E78D279112F89FCA25C14E5BAB2004CB7508ED1546E1F5BBF2F4CD39D753ED740A5B45862110462AF3D11216D7E1252B12C98AF5DA631B499AA47BCC65A7326C55C1420563103C9F1019A30D816E45A39753090010D7883C51AEB6DF55E5D855D0AFB1971E2ABA9D5ABCBC837BD3CBB6C48FDC70DB02B78D0C740DD6A1737264018ACEC2CEC147C35DFBD729BBF01E2F383582D59BF406F1CB6A8A50691BCC";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "23F3A67D832EDFCCAFFE3EFB2CBDD1AA75604F6625364F136946DA0B1700CC7FAE4022A03E7B3C94A4F44C0E70D4D2D67E77158503C7BC317A2D683983FBC7976FA2C98D89410C19E19D669DDCB79CEC01E48653F8B290B8F0E739CD173834744B41DA61341837F8B8105FBF85E982C4F4E6B61A602D54ED7F1F011230DB64E5E020117B6B67B0C114AC271177C60E0E8EABAB1BC0D414142E03C11CBA3AB0D6BDC13E06E43C3E2B89332020F417E0F847981003C8A4CDD2315F10DD8A9C3B0BA405272BAFCB4EA84FD596FFFE9E2DC7F23EA368174B4D343E6206D1E317D0C553369F11882646A09344F457D8094E3A2C34BF054B86C4A5C970E46FADD8EB31";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "77F548A3ADC75192C2FBDDD98A87AD2B663625E4731B62A9577EE404F8A842D83ACF4665ABB313442E8F1616AD3F803DF760F2631F9A3097973E87C8A989284F118631DD76FCFF253E8F139CFCD412F8916412506234AD2C1DF6D12976024CC251E60815CCDF944508B4BCE062C7966EDDDB8F9E091E09601FF74963C7DFCEEEDF119BF239CB659616611914D5ECC4B4122C9F9647412C40BDEAD77FDB87F749ED98949981EE19B5CA8D89A33E1EAAB9DA1691BE7201E6D738DD3A75F518B6E05389B15F35EA2C5EDA81995EC206BEE6C75C6B784C6B0471BA8B73CF23A8815836E31DE1DC5D429205727C3DDD88C167D93E1A1C6460B5238075D4959C234A91";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "24834CB28FECE2FEBCA7BABE7AABBF3274315A4136F51A85D36ED7197244DE461460E1DFCCAF04060DC4D39FAB2ADDE8C39734FC18385F1B6EEBC8EDDAEF3F199C9EA9692195834595DBB448B5DAF7C79C893B3CC408DCAB8F976C2692F7FCD3EDA4573CE381A217028D694E3BCEB3B23C0199670511CEE05995CD3DEB1F318F22FBAB72B51F71C1353EB5BFE02843AF813CB6D1D9FA0B2FFA62FDBC362F78042E2D73F11DEC416DA1FEA0CADD6E8277F423101287225C7A0E35E9C19B46306A511C2133304F5706E21851C42C0468A35E08400241F6B528347C5DA5BD0DB8AC4B7654FEE9415B54F8CF1C5CF5C75B3F001EFC97F37CE34709C9737A7897E6B9";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "DEF53E0B0D5EC7B23D155275E50ECB1E32D26186D1E41A75D087864D393E16424CC3873867DB5A217C0990CB615248D8C252A9AC2CFAEC56878C54224D5C5400FBCF29498679A14CDB0FF03CD7946483D3B8BC1340A17A21C68FD958CABBEE547036BE8F2E5F88CA2B2801CBCA0B6C834DF49125014E081EA2671D2D5F6938DBA66CD3270F8FDA75D8B82CEED94DA60DF007EECDC0468A62A13770139943DEC6744FB5530F074B8C2D2CAF8EBDE44C1B681F68C8F17EC94A1B280514CDA9BE9D4E22DDE2F34E8CB7F8D73F84BE44C146791A1476CF6E7CB5AFE85993E6594AC93A1D472B0C406B73AB94706009E0622A2B081B8A276224790E367177C11EF6F4";
// synopsys translate_on

// Location: LABCELL_X37_Y40_N9
cyclonev_lcell_comb \drawer|pixel~5 (
// Equation(s):
// \drawer|pixel~5_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout 
//  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~5 .extended_lut = "off";
defparam \drawer|pixel~5 .lut_mask = 64'h00350F35F035FF35;
defparam \drawer|pixel~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "7D14F6079A4D4ED9F9D11EB7A528537A8ACF6F1351FF1CD3F3B257533F47C3A2153FE03AC5F498F6789AC53EF2B939B37DD73F233241B65240CC21C9590D2110D55CD858AFC1AF6DBBB2AD863D1843143548CCA7BFA295AE91DB0268A69EA066A29F128F4CAE22E6CC0D45BC0C1D2F8DAE2CA71CAE4422D694AA34F048FDD6D29258742F4B8768926AD403FF7F5353193AF51E88500CAD5979597055299F0DF1B4B218B70BCF0736F5294C13AAEE3EAC67B379A99812B1C9A52366B51C87BFEA4A5015C09A084987B85EC8671D34BD1B7C2637EAE1EC1D7A01EB81CD0AEF6C21F3E99AB66066F11178E9282BBE03AABB575E1814A3B68531BB87FC37E9667404";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "513791EE3EA4D2281B4B31906EC94982388B5F267B90415AE6E69971CDF105CAB13BBEF78D0AF96EF9649ADB467A6C41461D762695FCED165740EB248514E0F0B63843018301812FCB3ED0F45630E3A7A71BBEB780AA235A014A6DF3CE8E029ADA33F38223CDA3578446DD8866E97447AC89FA466EF70B7390E497FB02157AF008AF1F3A0A05544EC37E8AE0022BB3C080DC49AB23A5A5DB6152A8F17BCC318CC3CD5FB37EB30A350155C8B9396BFB708AEE7A3EB10E17103AF0A254A17C5914E0B924FBD2BCB2D126860C89E5628572C1DEBAB789910DFD991248F27E3A42833B83C070D765BAB97189A890A1D79CB95BD5E237608077371CC9306E95AF45B6";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "E628DEFA0617E9EE52C2E45FD721250ED85F99F197D318C033B5317BA9DC0A502F1A9F0156AA0D26379DB3CEC1E821FEF7A47CC11130B789E06E998BA98B1640C95A83D0FEADD299273FB41181C0B2F62FF763E945439F0F419FF54B0CDCBC2567C73769ADE1F3C906235F87C3DDD78AB3A7D9DBCAE16BAB60344241E9F58BD48C14EAA367A9DF87700DB9A86634F4D024E7A5F9A5FCA405B47732D5129F919081BCA6F7AF7A384D622F5D21E8A972033367D8F7E18304B6EE6D072658DB2E45504FD9C1110FD784B1A6D76171290300C211B130215AC31A1483CE565A8606B04B9C4E93054203DA0F87E31BCB8B7F117461DF43DE3AC1C6BC59C1BA9A9C2BC1";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "743374A67B9C00A7E46051B4A61D46C6975016FB8131BF66D507BEBADB95C759347C33024D799A10E122FB7C997F573E1A4F8EE2040D182C243312A7FF9AF8E867BFA6E0F38EA86C556230032E4E2C516462973763A42C17D83ED75BA9A6F106F6386C69E0EA24F42E3441EFC6722D77C5B69760AD94901A5D251735E4D302F87CA969A327663534E71402334D88FE1F01E36709B866ADA9C745343BE98B835869C060A601BFCDDD9CA22AD20B171566AB68FF3337E4D45A28D2A4D58DFAC8DBB8B3CB72694500DA52F75A6BCB3B0385F86C90801A6B00D74E8C1941972D814BF832211BA7D3DFFF1DFCAEDE86F98FA9B661E3D4B7B7C947114AF76268375541";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "4FF6A83D118D6B1093B5696835D529CD9C32D1B8AAA33EB34B3A5453FB5471024E1AAB079ADF14FE52541F0BC57C0DB10EBCC21430E4321E8233CAFEE48DB2AFB3426005FEE72FB1BE57BA0FF62595D94C211E217816819B0E5A743CC06E14293731CC62F94073B6185192D019FD8E46568A5CCE109B56DB31DECFEA23C9519BB7CB9F29606C3FB221C9C2A5D451D36939C8304A875CE61A36CBD4D309896DD315FD9C06A4679F6D2533EE5B34332D81B9639127B087188FDE2C66300980C3184EA24C7DB942828A6CC775B7C12FA33BF18ADBDA9619CC190FDFA7B59F67BA17F9FC375EB5DD4209EA2C051BD204424BEFA8FA759AAC3057E678295D2DC243ED";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "F6F5D684D4ACBCDCFFFDF5386B77054EF9EF6A53A895E60A2096876A5B1F545E9937005520652919BA4B65492D3F8C78A322A5D8CAF17DF10828B982A3248D534DBBCDCA2A1B5CAAEB5A591EEC79087CA90F4137165AB374BF362E3DEA4F60B3AFEB1441559BAC24789E4981B347138D7F8CCD68943F58E55A662267E59A81A1DB165FFD45DF3588366B7DF8D4A1E11B88B8C2D74D8881239DBB48942F06E4EBA8FD68AE6B7C95B212275BD2525DF90D66F28AD2205CB2A19890CDC05154450AE6A389648DC81617F1FFB2D579FF12CAC2A78CF81AC012E542FA4B17C58484BC8D830640A4A9479532E7CB1825773D6478BECC0A4D037FEB1C8B7356F1E4C42C";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "3B156972715F35C5C44EB14C895086A0872A4EF9ECC2DA015964C0A52128AB8AEE7C5056D939926AB6901D3A292D3A66FD668D555920195CC8DB3D0E68543959738FBE81F7D606731F499CA9806F14F1C9013D988ABCC6CE5475828FE10CD6286C8AEFCFFDDF5EB2FBF1452237C777B710885641D16B898B0EC912D4BFD3A681D98A13CF675D680820B81653152D052800C60E7DED903F41BF714CDBB1AF9504EA7CC6328F0942F32E5BC9A79586F88B5C2A4355EF7EDD0438BD52B679119D5FD691D82E26080EBEBEDFFF6EE4FA50969D6C5DC040906192AEBBEB589606ACEDAF75FB6CECF38EBD6162357AA0F858DA417DD86B9A1F75FDE7BE17EDB2111234";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "5313AD016D551253E77160AF425F4951A1970702435DE71EFB3C4F0BFDF58A9A64BF487F8B36F64C99A05F124E0262CBA21E798F229D268C4436C28D0AF8DE3597E074EA28B983194B9C5BAF07CC275C3C89645F3589B5BAC1A414725810E6BCE6340C4D8D48EA80DF496CAF134FC533F25F64C6416C0DE5881EAA7CAA69AB72F6711DF154B7D3BB59C203F359E4345FAA579097140DF939EF4D8A1877943A0279F6834021D56DD01E04ACCC0A52F05B6C4572EAE6C8D2AB8B0C87112199A2A6B539E47DADD3EA153A37206BD1BB5CCEA483FE091AADF742EE2FE5918794304A9015DA56FC26E29FA48EA319276E405DA428D57931B0FC566093CCC1ABDF0059";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "80947B490A724F91650DC28F22AA1314E42311AC97F18D2DC2410D47B6E3EF66D93341750084C9A1613AFA9825A7D6B67ACD93E2408D063D97DB806866796162E894D25DCDA7C6AC31C40344DC95B3BBD62F5EE1382AFAAB81C80FAA982EC24443C3EEA934C8C02538944D5D11BAC79E70613304DE319731735A68DE95DD9A8E265B413BF5CD4EE77DA686EBB2D3C5D27C6EEACEC30686A7FACD55F9B53466B6BDC084FD0863B291CDA2B084921685C201B8D09A6F937D4DF50EB8929C3097BAA4AA8865534A07B6629AEF6961738C97144B64B1B1145A86AE6681F63475ADE819D660BEA0BD6D0F3702FA800FCBE4F273C915DAA296DFFD7193B4BA0550E8AC";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "70DF5AC10FEB507F9E2ED06377AC69B329C50C827016E1F14001B7BC567344A626EBA31734B06349CA9574E4C9084F6F202D4908324AF6BCA8ED42C3962323727F0210B6D83243952F9E20F9D99E045322E2FD0FCEE1A98A3A0AFD9D7B65DB4FBDE258A81E8B241FF9C83728442F358003CD6364E46C6F096355C9C2B14BBCF81F8D1D5A2D36EC5CC3AC0F0A58DCD79FCE6139F9E0D9A51278E4C33BE623C38A8F602C9566DA05B8E7F5EBCDD7D722C9E37EE964C62A5DFD1B5F52E2388DD014F9AF7CFB952173176DA073895D8C168B970596C5D0D0623A7F519EE616BA8009418968491F5A8434B8D00B6DC77047105DBC92856CDC6C37452AE00FAED59102";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FB495CBF388E5D22761348C910D8A2B8C884AD89EC0438E43BD83226EB3325082099371E8F18C5984C451531079BAD72B5DC6E9F6892CBAACD0136C0F4769242F96D1904748C1FD3AF408F578B5CB8DA9BCD03AA1EC4F926A1ED184AF829336C4BE9D810A7928E135212D979F6348CC61672BB053BF30F587BBE589CFD39F1D600BE92387392A0927F3615EA752FF7CD9045BD09DFE4C40E0AF9AE43F9301D5DF21458C2354E8E4EDBAA1CF40130EC5B9FAD3713D689E0A7F3DB70148631C38F4AF46B3E36E959F7E317703FD7CB81B57C7FFD0EA113EBADA23584DF6F6A2516744FD6AB3E7A00A754FB86E1F313BDE4F76A41BD28A5DC37623162A23FB31118";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "D923BA607247CF21DE9A390F3921080CA8666D26AE9D0934264AD0B5355DB728F9DAC592564FEBBB94E1B18E822C13C7D7C70B5154A0C525F340CF406F77788D39347B331CF889298EAE4E98B7E6B1B1525B36D560382BC95180CA5E59E3F8362942FD91919489CDF47D4671ADFB55CD4A69AB5222B1CA3C08562546001FE437F3B0AE8F2C0048F8956685029288903425DD7F6502A5011166AD2370BEF2E742A6227163DA55465DF96C1FD4534D4923CA3F4DF43553EDCD9B08E2923FFB68037ED3BC052BB3964278246A35371498B96287D2D2F20925EF59F9C86219F82CAD10D34293F55FB084184E38FD8986AA70C7FFC303AB431F3348A24633C82D048F";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "68B670C798E0227CDF8287577B13510F4F33A6340B07E5AD9FE8D28F3D185D3BFDD7EB56E21243C5645BC23E93EA3B869EF0773AD980418AF26B2223A8869972300F105ED3BE70B7EB8FB2D321E0D4FA51B905ED5CB621B7C60C20B658497415AE9DAA8CCCE1FDDF6212C85472E5500F92B09573C8587237C67267FFA4208801E119FF6B3D1773297E5EA2E5880A5DF7E092517D6FBC1273C25AE7D8C012A065AFBB0EA57CE385F8E708466AB9633FA876141F46C717CED43F96712C5C0034844CB2383F1110E22E1C75971D09E38D867992BA9593F8736E21142DE895F1996EE279D8C204216B70C162E7EACFE78744EEEEA63D83A63BDE0D66A94C3AA60061";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "39362698217455668E2EF1BB66531526253D2E6B9C01376F02B1238640D743CB80E7BD9C040F9BF6512F1545F294C649AFF4FE584376F840AE5B77D91B668552BB1C344FA96E17148D962E215AE1D5464054FB5E651FC200721C7F7E9406F7B35EF7FD48579EB079D23C9B329BFF7B5F1994993B3B76DD3E99C135BA7AE052280C107408E25BC82DB671B699956854811EB08A2AFEC1A8F10CD3EE8295D30B104F96672D12899CE5F62687B00AC2F2398DC362EED9255F5EEEC7458FE0F1467872B128E65AE406BDC61AD7099FEDDE241EB27E76758F870E1DD19FDE8FFA5D8D4F79ECCBEF6E68D3722CCCFE2AFD2577929C811414A2F4212611402A94D47D88";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "2AC0F70051395ED82706BF108F586B1F58D422FE2F63A851040DBAF125BE881A242FF8001106975829D41B0CBE43C1254E170E5437635AE13D1821F63C358448E6C3936031FE4201C2BE1E7A9A0BE5B1F18506F3446A7353CA2D3F3B009EF95C3E9FD8E1F7028F6A3350EEB4718E1BDC4D31D8E87DDC70519E36EADB12C61952C192761BBAAA5977156CEA86DADF929DC443B0F9DD0A54271D6CF2FBEF5C4F0E94D2E0B9C7250205F8684316068E192023C8CA023A77EB286E544BEBEA9F609E46F9D58AD034420CA3028FDB67DC7861550250EE6B7F4C2614E9DDAC895B18D5CC34E2E32992388B0BC9FFAEBE5159486EEE690602F310FDACB6ECC827DFFA4B";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "B139B1AA1EF58E9C8D8652D380B11C187602F6DF68FA6482A8E65E3ED6E151F34F52BC9148378A0BDFCA72999ED39E08760A7966ADD7138D1679288547D7E30D08445C37C0C5A0783ABE7F06BB6FC505309B67DF6EB6AAC984B574E94302CFE2CA7C65CC57F8EB4690D4891AB8F7E6ADC09CF98160FCC1880A386C84ADE355B0ACFA218B374502415E0947448218B9891839107CA3F9AE77C71CBA932620AE3C3502B545497A9670E76B5B6C2EA854A0FE310C13AC5D3D85A975035423FE2DA45DAB7758B23C592B4A1AA465618D67649074F6EE651528F389F63DBC9D5A4AAACAEB71D1185ADE8992E2A62363DCE64133C97374637697C77FA7DD1345FEC3E2";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N30
cyclonev_lcell_comb \drawer|pixel~7 (
// Equation(s):
// \drawer|pixel~7_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout  & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~7 .extended_lut = "off";
defparam \drawer|pixel~7 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \drawer|pixel~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N36
cyclonev_lcell_comb \drawer|pixel~9 (
// Equation(s):
// \drawer|pixel~9_combout  = ( \drawer|pixel~5_combout  & ( \drawer|pixel~7_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|pixel~8_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\drawer|pixel~6_combout )))) ) ) ) # ( !\drawer|pixel~5_combout  & ( \drawer|pixel~7_combout  & ( (!\drawer|address[0]~0_combout  & 
// (((\drawer|pixel~8_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~6_combout )))) 
// ) ) ) # ( \drawer|pixel~5_combout  & ( !\drawer|pixel~7_combout  & ( (!\drawer|address[0]~0_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~8_combout ))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\drawer|pixel~6_combout )))) ) ) ) # ( !\drawer|pixel~5_combout  & ( !\drawer|pixel~7_combout  & ( (!\drawer|address[0]~0_combout  & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~8_combout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~6_combout )))) ) ) 
// )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\drawer|pixel~8_combout ),
	.datad(!\drawer|pixel~6_combout ),
	.datae(!\drawer|pixel~5_combout ),
	.dataf(!\drawer|pixel~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~9 .extended_lut = "off";
defparam \drawer|pixel~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \drawer|pixel~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "65D81044090199627F7E194459E988B0CC734C5974ADC40E6A298634509B9E04AE369D111E09CCEC5CD05433D982AE9DF611C88CF50C1AF2C6406DCF2C7C6BCA18D31F006FE0F03FF0007C000702E07046B94D371F6487ED4FE5D32B9BBF8281E301CCE1DE7443645E98D65C3C12CB7E792A61479007F35DFA3879B32B26B355DD61946B89116210E3702EBF1CC3633E0C68FF000F80F81FF00F23E080E6621DC676C614904B1D3E3AF82CD81E679E68D242068AD160BE3B5AA801DA9745A4D9582AD2982EB987420AEE210AAC1C81C9D2D5FDD5B6E2694D19B0EB63E0C3642409D3070C0F0E389FF03C011FFAF61029CCF8388B43AE73E2C5BE76341DEB03BC";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "CC0E6625354976F5B741CC16BF49C34449C25A02A23959FCCBB51902B4DF04A7337DDFDA24A10D370331D9A07F7B8F92FA2CC6A3B707003FFF0704FF003053518D50502DADA78B3E97E90D512B14CFD23DF3D28323622841889315164103A13A4EF023AE7273E58A7D15DCE9B66813633AC1FC5999492529E7B3D17E9ED51C93FB808E5CC6F1003FFFF082F07ECFA88C74F4AEDFE5879A029E156F8454F81021E20886D19B613F9C5765AC23A368BED07B5C05CA791DC833A5E2420F785846D7DC940DA9DEF80D1B61FCBBDF460730511307C6618FFC007FFF99FD3FFFCCE8B233C59A05B2F51247D2F57C6B0626BA60AE68872DD7053A32A7F384F77F6ECFB0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "4F9AA30B43A75F1194D52548CFAE3FD30E05AD7D45CF08567E79B720C114E371FF07793EC7FF3FFFFF960220001F27BAACB9E48E3A7B0A93818C8CDFE2A57FCC7CB2508E28CC674A6A609D4D4FA285B28DC8C8A7CF82B360AF64FBA6BB5331F0B31E1EF42F7A07214EFDAB5C676880730FCC3CF0C0FF7FFFFFB60321FFFC19492AACD47ADC298B9CF475A459ECA69DC9EC8D8AF9B9CB0EDC5C22025679E1BA316B950D4662E193CE6D446A7BC2A02A64A1FE91C9C6E2281775C2A53D16CF037C0FEB83E00C3F1FFFFF86F2BE00E362A0B41C1BB931030C6ED46DA79DF90579B7FF7AEB22B094FD36B276B9A832FE487700E04C1AAB8D333B9ACC9BE937F1CB61";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "128E7F325B2C2A1B13E2AB3C09F31C9BE7CBC3DE878F3FFFFFCCE14618F384DADA5BFB5E28B51C13AD6847750F62FAE35C19D548B74BB90C01F933F6DA3B850CDCBA2D2BED3B22754FB8FDC3F2F0516786959B3F7AFFE6ECF116FBBC08D21B1A1BFC7CA141E0F0FFFF331E3DFFF17CDD3E4F8F00FE1E37F9A0EA8FB29FB8E778AFE7486EFF2775CEDE683F8D9710EB9236E17F61105339CED8692C87B16053A369ED9269E1808F07FF33C4DC415AA6AD180F8B424220FF7FFF67FFEE2DAF6DA99A795DEDB79F6A8968681C178881C97254BB914B595030D874BCD8F0571077D25AFEBFFDE89B519AD8BFA9DC82E70013E25E70741CA86EE7C00CF238157856BD";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "78E5852F6E78AFF8D820F1CAAAEFE24DE3C499D863AA14E37100C3662DB0BB3E8FCA26737E32AE3AC1DCF8045F5510A9ADB2E13AE6B9D77EC80C34334FB4694FFF1FE9F6549A6E900AC01E2AC2B148E182AE61AE0BFE692085E85A330918462637FA40ECE1F12D71CB9451600B00196448F219631CEF61290B3FCA3BC060E599518BA512FA2D47D71669E37065A323E6D78D4611E5990AD9EF9297133E8C6177C86C7C57AB67707881A6916B0CCFAEF76A8928553CB15AD70C79B778CB4C6FE7CB7999EE441F44E197B0BA06D934F34DC20A9147E4B53ADF01563760C60DA19FF0C4CB62C0860096DEE9C2829FEB6077BADC0C99C26FA7826EE7A0CAABC67618";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "39828A827B8F25342DABAB094C4B669BEF80E5C7883C7FCA83394A144B3AC67589CB3EA7A8883395BF6AD7A11E9E422B98E81A419B36D1432128134B594B627A6E7AEFBD99C1F3D03280CA51F3C3AFC6DAD248E0570EF97484A71CE7C54CB608D1294F8954F664DB287B9DE0C5F9F5B9706C4E22753280E6EF0B0A82F3C4496BCD9C0480AA6E55B73C7DC19F26B7E27820F58D7224E012598FBBCD1804AC7B94C19D1F62DFAA84783913522DA0EA458DC63C03EFB51B1054940E01219CDEEF94465823BE1B329D5C5281BA96120A328F6B4C9DA444F977EFA429FF1B2E79E7BBAEF481DBD638DB7B791A4D3755CA88AC93D7D525F6EAC0771B7CF4C2F3638FE0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "E54D14B08557AA92334BB377745BEF2A3BF79D25BB863B12F2E62941C6B159ABA4A6E56E5CF4E79F5C12A8454642EDBE45F99A30CEFE00B8570E67A158CF877328D2DB934F21A84DFB2A42E885F9AF16E53855D2DDB3835DEEEA083C7849ED6A1A72AF0F97894EB9925569E4AFFF61A0EB7A884731CE91D7F951C9F7E853ADB4B9C7A70DE56B5E56842D1A768DA577BC4541514B342E6A0B258F1F7FE2AB91D5083D3FC18FA9C12A24DBF040920F91ADC9D1877954DBD7569481AB4F8E232279BCA4506BB96F2772B097D0122E64ACB4DDFFDAFDB9949B43C6508F68F68B269C947563768BD2739A4D13A6425D652A89BFA57EF14D381A6B4DB8E40CFD5040F3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "089B1B74ACC12E7B19D158DAF80081499C2111D70C1B9729D4E75A1531E2D1A7EE3E3F64A8214945E2CAE688D6792A77EF65C749DB86B272AA8EC09404343ACC18B539E3E6C01272DD8E7B9C321EDF3BFAD16F8A280F624CCED730FE5EC91AAB92A214DAB575759D2B9959F84D1ED1A71383DC52C24DA9CAD931A0825702566B3AE6F436087F95C2B038B03D22458228BBABF9B519EEC2CFFC23788BEB512783679DEBA20E34820AB545B9AAB3E6DEE105D3402B4517DA38F37308C8CAF85DC76D07ABB23148994ADDF24088A1FCBE17F855DB3968BB234ADA93BA551D404268736A599E1DA056ECF9B2762C4E5FAA79ED3C512B7190EC04BFDAE54EDFEEF68E";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FA79ECAE40568A53E8B384140BAB831AF1E75A2E233FBA9E0F2999B7CC260A3829783DA4CBE780CCCF1236A90F3A162FC0E123FC7103FF58A01C07E120F2032BAFA529D2096E8CCB0F583C6ABC78A6A927743A4A1D27964FF0C834CA4EE078E915CBC6C52611BD47AD4948A87752A7D9C7FF66A2CBEDC01CE73877A303651689F0E41FF83300FFCF603C03E120F28CBA55ED247CBA4F9273D67218B51629801FB46311E2328A606CEBBB251AD2AAAB87AE9C7F4646EB1D2083CAB698CA7135A8E936B3A2CCE8E0FFF6F013DCF8DAD7893F9903F83FFFFF1C9F5C016431C97E5D6C115E059905DA4FEBA45469150125F0CD4932996AF271EC0014179C89D29C83";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F8621CCE3A3FCD23D5C5B4EEDBF3E127A68B950DC11760F0156C64E0FC24987600DAB9F818FFFFF81F201866B1A9AC7282920ACEE90E3AB4B3FF9E00EB75BFE0A6CB1BD6F187862F8C989F6CFB88F50CD2463A221ECFD2BFC5FAB4E41C860B97F406530A129967C795349DFCFE590D2EFF77B9FC10FF1F00038B3F26D1B2415D5985265C76A9FE7A871EB80E996DAA1440DCDD82D2C5C0F14127B4B32673F9E4DE1CCCE1E8FF77BE69FDEBD7CA4AC4CDD492938C1D616F8F35348CFCFC5D22D100BD83FF26FF07FE3C463F92D0817E56DE09FBD8ADB7A712DEB62037BEF0F6406879637603C5DC6C9095C88F7850864F203A7A30A8EBCECBCEC3588D6AA88ABE";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "427C4A8B1E8548C735A4AB38005C83D0074DFF03A203E17E43BB3078C2F815323701D47F3E53A6CC38309244294DF80EDBE7301C6566DE9DFFF8456623CBCCA3C8ADCF9FE9C817C6C68258653F5E377C8EC9508B1A55D8E38DCB5A9900A3C3740FAFC300AA00F0C0DCC02078C2FB0960A38D16A8B1667DFFDD780542126AD98879C5D6EEC36BD80BA64AD1A1D03846B605A9BA81BAA4CA7936B9269AC0190D059E251AA2536E52F3D81A4400C3A9E3C106AEE3F810000B30070BE0868741EFA3C9D8D968E6096CA6086B095D955EF2C479F5D0BBFB43BCCAD369B0F5BFDA9BCA3C8F5A602DECEA6BA6ADC90E03F55FB32AA99A1D57CE50F3D0B96307F3A263F1";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "032603FF67189B1CC00CFC8670416AD5C19C5223D171A88F006227C3922B3345E376F0F7F64D5935588D6B6D596A7CF3BF54AEA6FDAC7E9BBD49106A24F239398DE2E67A7C1DCFF3D03E0B0F18DD9155F02BFCF3E83CF1063E037FFC30C167AA497551795952603ABC6922EB887C6BC6DE7B14C1A6B32D99637CB73F2E7340F81F610C011AAD3D1448A2290A2499C4D9F83F828E68FDE003DF6F34C4C6DA2F5DFC261CC7C31C00C6E3C06003DFA9891304714CCB6A69B7E1E74B4311C4D5AA41B9A26C149A5F776E7A8B643C5880E015849B1367DC5C1F3348AC2B0106D64191CD8FBCB320FDFF035C9744F6F39550BBFE9CE6000C80F87CC3604FF88FB8C20B";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "1AE86A8C7EDB38ADD11419385A22072A5816FE5A0E5101AC04756D90FC7FFFF7BD519B94C0E60001EF136C69742A4E35FC3164897CC9F9A7FD2B30716B76DF18AA18A95B5899C43827A59B77DE747DC9CD65D9621EFE38370851F770559465A6CE7D0385E05D7ECD7C82AD30FFECFFE032B7338BC613FCF1C33F9379970DDB0C0C467FEAC721968F5DA8A3AE4EC0823D6DA527A705909B34E4DAC755C14AA23C67BF985C4B19606303E799ACAA317D5C0AC9C715D1A4F95D92437E9FC07EFF128CB45F5BE1DB0EF0B1B020F97D450AFD24802233382E541E6E586457D00EF086E58E2D02949EFA278130C28E8B854C34BDA4D38D1D6C0718660E7F932A67E745";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "7289566D5D750BCD6253E47FC084C0E428C528B11C5B0CF6ABB6B0E741EAEA9E34FAC40DB86D19E40AF12BB8AE2E2E056DF0B0470ADF0A76506F6707599894BF69FF74FFE9E1F6404E4CF684CA689D68D5091F43A3050A8D2E5F1E000F7300C0F5FE2844F39B1CEFCBB65FD667454255695245F97C3244D3D87A0A92D838CCB956E7BEA03F269ED1F916B69B667A6965454D6B4649608DBF5AB866E42611E277A5ABF2C763ABE2E7BE1B42E0F800E00707694B2C3B0CF9C1B5B56FFB5CA485E6244EF8606F48BA7A97C71C709F2EDCDA8545B73757E1D82317244BE227ADBA8BF67F202793B385439AA0DB273E2556B7F6B2ACDC679F01C7F2F5C2E3180FC040";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00618C9760C66AC33BBB11241DA530C0F88E38A090255B6DE050B38DD05F495A946596F07BFC654FCE499D5EF3606711924FF96AF23ED6938363CC137F722DCD1FB7151F8AABE29FB30A72E3078C0FFE8EE1BD8FEFE306C71B181EF91231991B62659BA2C67E472C377054A1B6149C4A1EC69E154BE6700652846C99E07358D61B110752415C00389517BA1E7B23D9841C783F210C12284877CCD11EC73607C079A1BAE043F1F9F12AE5BF2F5A802016346ADEA1EF7F3FF9AB350D50F64EB51C14444A1236CF6ABA45306174FB0B2A0CD945F2C5118945DD3266C686CF4D2B5CCE8F7AFF4A84648154466900ABE4C72DE60154FFC3C3066001F4CD408072CFC4";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "7C350B08F59203272BE12D42A1781EB785275F296E8F8C8AFD9A38DE4E08BF534F51D0B7A79689968E7E2F0AA1603CD83F1F82C394BA8006F45867035BF967B001FDD85FFC07E9B9CCF944C1E9C722EEC5B7982A1FE146FB8B2125DD696A910C89038A7635EB1534573C6ED84319E5F41877059B15B7A3CAAD3A6101D13C14C68EE49E7856839BDABD4078FFD63CDEB0F85288981BFC68467E1DFCE1D099DAAB0712335970E0B53AFAEE9991DF89E92F2077137B1A51C73496C08034869E878EE6D5C9C760094A5C45C7B84233CE9E33BD12B8D1B26EFD545D7107C018DCA09F67ADC0F95630061707F44F73A773E8F1A5EE2739C57E7B6C9E82ECFFCE00EF86";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N48
cyclonev_lcell_comb \drawer|pixel~0 (
// Equation(s):
// \drawer|pixel~0_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\drawer|address[0]~0_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~0 .extended_lut = "off";
defparam \drawer|pixel~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \drawer|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "5894810BB06225D91A2F26F868B22270CBDC2AE119608B432ABBFC58979DFF45029E49945AA6B028FF0D080A7A60D64790CFFF0FA54F1874F3EF8C6A0AF904D5F4B963BE4AF87BBB611543B07696FD389BE284B08070F25156B9C95E7A2BA209585EC4CE8AF17502DE4FEE8E881BF279FC2A564E7D2BA72BF07DAF519EA3ECAF307C00F022633C2A34096D25E437AE57477007303DC82B03A4D7646A9950FFA437EC2BB93E5A83F3B5F46940BC7ED6EE1DD51BE4D0FAF5C1146BDEF6A8A16A66696216C70A4DF1075F1445BF653A9896C10900F0F4E4E72A3509635E35313E87BEEC2A3FDDB7E0F5A73FCD47ABB44B24854D96DC8A957B5A2F0866C1A7FBE42E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "5419F0EF72DEE932652E46A88363E09F5D07C8D83840B0BF9E64969EA12EE86F1F0C0000F942C314180442CE0DC71DDF097E465EFE4BB82E06A51E6EC5237FE9A7EC2769C52D6912B92783C5ADF9850EBAA814EAF608E8ECB8B7BE8B428E17F485C184D6AE1498FBCE5CE26A332474C23FFF00E3EF1F3C078007530B340998543986421E2D84437AB7EF7F9EC3176196DF422DB5028FF83F0784D51B31C1938F319D13708C53AC632EB864B7902C9F66AB6D9EE58000291DBFDF0D966840740B0887F0E6E7233CC0188E5FBA9EAED62F7F0DCD2822F1D782B2189AC695D5F6189C3F25C75704D18EC0569FDDE69BA7570734AE7E0035BDE262E9B3886A42E2C1";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "F317BE71C85025FDA610A5A0D3AD5A62F3003F184F9C7EE71C2ADC64C329080719FFF35220349E69980C53C2799075CD513FD6FB2FF23B4C3DE0E905431416C4BF898630522628A5F990B22E98F4BAEDCF97C962D573D7FEDE7102BBD8A4B5DB0C9F07003A7F7EF9FF619903FD06D3DBEEAA0B7646664080F6C00EE73B691A66F200B22073A3ECF5D9C2F6A434CC2D3102B007C8F6B52B4E5B73F759F01084A7694C50B8AD22B5008D2FFCC538A72CFCFCE0E003247FFE03FF3C0E1F857667DFC1CC58BBCD99B37BF988C39A1D23A03F77BD3A41C47CDF1764DC4113FCCF2F55BBF8B31B3707E171B341AB802CA6A2EF347113580B2C3FC77438FD85C7CD27FA";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FC673003661FFF03FF0FF30072942353CDDADA4AE21C41E9396F220871288A2DF6C136AC9AEAE53173A2525526F942D09C9DC3A390873EB6131A2DA75CAB762159747AAC5FD8D6404CFBDA349593302470A8D800EF800003FF0032FF8CED2D384C65C702830B1F42FF53A7B9A26522B8CABF931A37AC9231C1F48C2E6F299DC9114F9877929157ED27D7714D6E499C522D79C65DA05D3F32E99F6AE42AE7FF7560B46C00EFE0FFE3FF0F8300011933156A3194938C8E69146726F7341A02DBD3F620E1095A08BAE8B3C26B13AFB1AE1AE22A2F5700FDA5B0FCFD553A1CBD8C60118D0F9DB2B1FB24C4DC2E336B80D8E530D4EC00EFF1F877FC0F7CFF18FAD270";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "86C42985FB3A79215C053C86D50E43395FA0D70F31D47E83D748CFB18DEF73FBE05C502CC1DB333F038CA9BC1D0D992F7C489FB3ABC5084C30060415F55E812B4FAD4B3B19D9E1AC4767870F3C129FF5A1185A8AA8F029A0ECD4B243409039F065EEB1D6AB2CFE6F5B3E822C4EE99580EB96C16AE8D51AA8CB6265126AA5D683D8EEDCEAE825EDAA19737A8598F3B1CCB7F6FAE02F37DAA639E4C67154A5A7A5FE308989981ADBB47AC9237CED256C333ECD810E81E2B043766FC7C213AE7DFA70A567556C9EA330B775461822E525D0C4BD5EE3FF0E0A48D86E3F4FDD4B33D75B3879181A02DED23A1B0640C9B5C9A8A68233418821D52BBE6002CFA29CD2A9";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "C08F4527811EC8EE71C8EE64FB05470CF25AF8CF416805AA667ADA2E632AECBEC9DBAC55E50FE134CDC97D35188067D8A134ABB1EE80411CBB28014725D50DB330A6A114627A35F34361D8E28262A4B635C6774AAFCF02A9929ED5442686500B11B16A6DEB21EEF242D2DBAC831E013EDA7F2029A8F61CAD7FA36E0C6D31E8CFAC8C1BD9BEC0A12C3449E723E1A2A3BD2C66B782D9F910F5E2FD2EB358DE9BB36B3DC3784F447EEF784EFC0BC094FBD2044FFEEAF899E55A33E0416E85F5D35C61379FDFF84AACFE5A7AA7133124CDC0EC2DE404D427F51ADAE0531D0F933AF2175442C4CFA5E5405C86E95A7DE7FDBCD2345F53F8442C2183F54BCE6C5DE76C";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "9FC6892FE7D7B29A5A395D448DD3BAE3AC7C6F5C4A8CAF85C43B0A19B93F15D04D27C81D625D3EFEB8A0281C993833CACB6C60A688BCFBB5B2BDD094874FDF98122CD13313955DF3593F29DBABE5D6667515C6C46F43F47573158815E9B6D652DA2AA299AB5EFC6E2544CDDC0C1971C102DACC096D12A6E7D269DE63A3565910B637D0FEC082EF818E07FE5A1FBCE39A41DA95223154B4E8F379A4696FD090084B5F879BF93213F832BD8A1AE610F91ACB801EBE2F1BEA698FC13F45A4193808641A922240D90E25DE91C9CD57295DB0690640957FEFFAE0DF63E673ABAE67A2601DD0F5096B20A6A523E21E83AF43038286F872701F31D29574222420F2F289";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "CAFEFCD623D41320CFC53FA623B2C6C9CE0EB45AD1563BE6388FF4E8FFDA4C4EDB87B3B1555C7689634F8E5DF7F1C580144B6C0A7002DE1E68E4960E472448644CDF2668C4D913508F9C1CA914DF7F0129CD7ECD7355031FB1419EFC38495DC2DEB07D97A339DC57E0260413914820484B767E1E6FCE957B49F34340727AC02A346FFEE913674951A761C2ED989C874FCB3A6734C181DD9392E11B8F2D1FAD3B2EA62016E75B5161C751F15547459F8203B78174725F93C893D85ADBB2EE1EAFEFB1E4F346507A23EC073C18F08DED92D213AE699A7F567CD380C22481038CAC766E0726F0329D3F04D29A4746162BA91949D4D6868577436EC1138AD0FEFC2C";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "928B94223E053350390E60E0C0A1F21D80BF5CEDE57A0700800D04313794E3E1E0E0FFF700D6989FFF90FF7CC3D7C9A08510A5046479A3258403D64FBF452F4BDE109AF19780E62115180EC1BEE1F20536E0ACE299BE3787CE34734A6AAB21EB9FF6AB4D95C207C0000CEC113294F8F5E07C7FF7CC287F6FB89FE3F1F7F7C620B97DC74C4D2755B2DF7E5369BA19AF4F54DA143BD487A6BE521E86F4E49E51D863F8730E7730012F72D8596B0B19C7115C48825D89420EFFC01F1DD370EC861E7FE30CE6C967C34F370ECC0757CFF55C21418BCD737436D5BE83080806ECC8F07633AB2F8B56E96845045A38153F7B93099B7CD8DB56AF217CD67C75A0E4E2FD";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "627EA152614D731F78F1E16E70383909000E00200EC03C095F7593F8B7DFFB79C748903BCE74A0DF42AABA21CF94294BAB2337358A675C102FD475136337551B7D1D63D6032610BCF8AC747B42DB538C975B95D3FFCD23E038E0132D78007C2101F3C0000003E7164151A00037DFFA852CF6B59224732706B7C167AE3ACBCC8969E955EE4CC5B3E736DD98899895815FB0B407AF51B93B8223F5BBD5B1B30FAB803DCB47472CB71F07CCE8DFEC1FCFCCC4E4FFFF71F8FF2A45D7DF00E92A157B371EEBF2E9A6EB354AFA5B1C93BC16C0B0B13FAABF1C04D20BF32C9F2A2BBCA6F77D087891B5436EED830EBD5CDB6C070B71DE47C7DB63900E671293D8FFCF11";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "C4C400000907003465D64F00496B1AB8B101888208B7E13F27F1B33B4576CB8DF7AB8DE04D62C50F8AA8931CAADC18093AD87448EFDA9C96C66B005D19DE04D3439B2C448F3C3E1EFC30E76067F0302F033C0000E70CFF0107C3700C19C99CF2D365203D3B9457E45BE6A50FF2A8D4717B8A0F072AE89DF76E74F8B11B1FCC9308C47327C0B66583458797E3FEA89E50AE2B7D2DC00218E3F0F80700E03F1C9F3CC3FFFFC0E7008F8AD7FE1C1F19FF06F897FCE79B056D728AC97824CD12FE08735564DA2BDDCB155BC625236B0130C52DBD41BF0C03C88330D38917A48FDE9EA2ED70B23E42FC1CE303837EE0C0F829F1C100001E0E0186A604C70055F806C6";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "D64DDAC354F62EF7CA37E94DACBDB3C4747B280B982DF60D1AC4E6AC9098FB8344B4A9845A548D62E6BC0366E49C4B29C9A659DDE6CF1CFF7F03E99CC0C7C310780F18001BF8E09188A12600D118B6F5CDBF6EB245DB31D25F1FA0241D14959D4FF9345B92A37068602A974B8C9901D3E0520A7BE48DCABA978A4B326243AC361F842D62E43FC7D83CE72D2300E023B218FFFFFFF51C077F78B4A4C00902BAF9329762D9C22AF541E6D9F94EAA73DC80E09158A82355D56E0FF81F613855FF8BFACF5AB823B3835A8FF2EA566C210A326FC6620CA5C0988799E615A3703C20E2E7FE0000ED80E0A868F154F729C2BD69159F30C2AAFC3AC08210B0BB29440385";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "E1D35C4813059995ED2B0E0909E6C73ADDCF998C0DC33C7CE0CB00FF62D1F20D3885BA5EC1822A0F07D3BED77279D81FD6CC1225744E239A380A0FFE16E986D2E5EC33611820B84602CB708060CCF3278B9CE7486EE1D06BE61470A34186388D5A2F0605ED5C71E84C890CFF6632673B4EDEB26EAC84ABF150C5149A962F9491483C9AD8D184AE5D29D3E2CB43729E8972EE417C28C7F4A92B1B01BF09BC8B6AFE80B20C4F46FFF16283A070B7007F21331E52B8E47D5ED07D652CCD3D5E658A809C7A82413BA11D38536E59BA0FD15E29F56EBF3F1F9A70228329CE12E6923F989C3016352112A7D6271060C9B591E39788F2046C4F1F072299B11F1700C028";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "EB14BDB870695CD0C9613CFBB3465CA4337E1392E500046D07A49BBE868365DC032E436D28184B10E98670ECBF3A2C7189E98F712B87F54F7158FA8CCFD405C80BBED004BAC7CFFC95464F03F7FF1F76090CEA40785F60D70639990417F9D8C84D5058CD4C8385ED90FA4C93171886D49CE126E38BA0B476998C026DF4C9A61DA9516A019AD30430E4B48228DC687F535B9129155DC667F0F38A91C3F7FFC70B8DC07E203F332147FE9CD934EDB685C6068E1203EFC46A8A620CCAA7561EBD0AAAA3B07B33E59A570B471903FCB2622F656963F4407952CD5E98E639F9D4DC1904A9953920FC6E0706CB20C3E707CFD40A96822E630C33487B8641DBD7FE5008";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "AEF484F32B1E528186C70BC2BB390FEBEE0C910D9581AA71639E284B5414EBCCF5E69FA0F0E09595331FC3E1A154D49CDEBEEB3B9FFB9CDF08A824FFD01FD8F1E1D85329E3C3714B4B0649FAF5D07D08E5CB44A223EB804B626FD91955B1FF9FF57804A0DAB98C1317A3905B69029C5268D52AF4CBD8845F67DFCBD21FD43B9B7AD6132BE0FA44076E6FF5FF0F7827D53D3ACC5633E0F04B48055CFAF2611ABA01CF8100A6D945276FDAA1E5849E3F28F767D0C2758661CDD6A52F98184BE294CC087F978F509F63F52D2217E1B346EDD543C32BFE8585FE654C9178F0C7376A56750BDBB363F04F7D055C0B8E4788BEEADA5323F9A6A62AD39C8FB82DD551E0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "C4F9564A089EBE436DDB3867B4AEC630449897F3C225717F8EAF1E6290E21A083F0A9B73797CECFF5B6DE9C001F6C0074E6A32D6255300F79975DEEFEDD1EF4DC8717C7018B6270231791C00EE22C6C3BEE47D65B87B82F04FC0B785D4A0EEA570DC792491D2658D6B51D2F640AE781E9D09BFAF229B8818BBED206060F000C8E80FC8A93B590109879E60EA2FADA3D3F62D15B55C2509E3D9C6959FB9A559094D79349E5A65AC9B875ADD32D0542315F455BEB27354552144BCAC184C2143E199F3410C13D2706B3AED3230F800FF7A68B485613ECC03F068C321093289743910E0EDD661E6C174F5A28E7F09092CE261E4C8806D86060FFEED40E769D7B34E";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N24
cyclonev_lcell_comb \drawer|pixel~1 (
// Equation(s):
// \drawer|pixel~1_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\drawer|address[0]~0_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~1 .extended_lut = "off";
defparam \drawer|pixel~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \drawer|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "0E96B7DFAD8A5310557BD62CBB4F1745DA3E6702A4EA11081A9726D6C3FB41CF3E45F241C87AF8DD2EC3338064CB351E91BB8F7208490C26EDC1009CB6E244FF2237F2F730E9C96789003728018CBBF705CE524EF66A5F63AFF81E3380B860D2625CABDB9D0515F41A07BDE6C00C78ACC153ED4DAEDBAAD56477C6EBD0E32E198F4F67987F25C51EF433606F7235282054B00CE24336A0D59E6372F65FF5D1522BCCA3DF8045FBA157B06BA25FB9644A01E00FABA7811732C4A0C6088087AC710AA8091B6C86009804FC527AF7CEEACD47560D9C13CE0C3EE72B33391205976738D409B72166AEAB513C767FC12EA797879D23C8E57A4FE5EB76D3BD99BE8443";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "622A225DFFA46BF383A0C608007F1567F272A7E206E9DCACE0F5EFE12220E47152F1AE212FDAD026C35BDE309C8CC8206609840898289AD1BC8C0E057DE743D157E7503C1A8D603C6F6ADF454E4F4B2CD74EA4115BD970E3E0303C2C86200C1D1DF8B88B0042BE33BCE81C2FFFD87138D93DF2B1F818572164AE6070E8C3106E04EFF3D514AC5E35A97F0286FC9673F6E40E6894AE999E90FAFE4678504BD3DAAFD5AEB2E31D4F613EF6C967CB2700F9190ECEEC89BC5FA74C95B1FC2349439D05EFD512398A3DD31B2C3077E09E0F8A3E5F05EDBD2E58C7366375FAABFE4D97518414C26A4F53961AD0BBA2D69CA8AA8628E55A0FDE3C2A59BF9E371E27C686";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "09749D2B06B0942411BCBB0B6ADA06C7912F9B077FA8C666001F200CEDC3F079E339385A124385615628E12E0B9F8DD8C6974F0CA48AC74B3EAC9BE7D0DB4E6CF9822215A65F3FA5223960271B30286958F165AC68C391E51450089454D3119F3CA40E3F6B28925AC41C2008EE000F7D15A49760A41EC275EC58772ADAB59488BEE8B4E275E085C59F8B2CDE5B445FFEDB552D7271A37802A2F94C871AC038B0EFC05F8A6174C99ABD551370DA3E20C07FA35C25C505C19A39D86628EFC008866D012BE6611E9794C3B62D9CE49207D1B7D222033A9F4B09FF8BD6712F14541C2799CC767F431B0AA6F9208FF418C74C8447A7A1F7753A78D32B2E45C77B216C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "D7F4E7497F90F039F13BAAF030C737200A5BB2C14B2753FEDE989655598E981D689D46DD939C7FABFA8413673653B308E3381B73441F0038FF953AF5A6832C583ABAD48A98F1B3036305AEEAD394514E483ADA32CDB7A5CD61335283123FFC32DB83346095A5E892ACDC16D05139A1510C159BC9FAFDDBD95D0F8945EE48A35E246C68347E1FE038FF9525E649AF958FE659625B72ED502E213FEF5815388545CAAD931202296201716082FFABE0667508102664B731F7813071D398955085E966FE035418EA0EDFAA7E61322C6E794AA03A5D6FFE3F703FFFB1A9760D6C50F82373925D91FBF71E99008655839A264AD3799266AECCD0528AFC93F081C01C89";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "F21E64437B2EA29089A9AA2176F0020AA5678528A67ED8DFFC89EC7AB367D6248EFE72BA3830FB0C23758ED499CE2E9331E92A3182031F000FE17508C5CFAB08945A3999AAF4BF465FAEAF3EBED4DD84938FB8EC707FD01788ABA4ACEA7D7156F080BDACFD759634C35D547670724A3A4CFE3BD4B8F7A3BD5F126544E73390E81C1BC573FCFF1FFFE073F36286EAFE9E13DC35EF4A0A44A1653A14DBB2B67D9E40C550F1D6A7542069199E8D4D2BDE5CA2E7942D3EA11F950F385F1D41C940154DFE17C6D4DF914DA9B6B23C18643033E1CEF5CE09FCC0000F1E2379448732C0AFF403492A5940759D5A81120B70B44666B6100A54D86672D7F6540F765F13A6";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "DFE589BBB97DD85ACBD2699808040100B13CE965C34096EB559EC21C9913300C1F201419FEFFFC0000ED9CAACDB0353FC95F4EF74931ACAFA28C88D01042674B004545C19246E7C56E40FE787848123FDCCA2BF8CB4CEE27659BA1F7D6CB1FDA893C6DAA89AE81E0BD664A009833F01F00C036E61F00E0F0FF09E4E405C82824444C29BDF47EAC869FF7E540014DB3B392193F75C45EB967F5D87C6D1ABA211043CB239274504F2B5552307EB8E95BEB69180B1F0FE0548842C43F80678E00F000009CEC0E1CFCFF00E56A0E8486FA5BF58A2FFEC5C08053DE4D06A82CC7B634067BBB80F8CEA626456985185E352F47150947CDE04B7304D1E88731A5E024B3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "2B00199E6E958B4F5FFB514898C100F003C080371B00F8FF0309415E10BA2D39A76B5D225D4A4E6C04255BFCD9463F10B2BB9E1B1DA9A063F8BCC7C38A7892CBC9B507A415F3A310146A0F4F08F6A3638F80928705A3B2942085C56C67FF081F83C0FC13CBFFF0F8F116C3FBE3CD9B04218566876B4E5BC9299AF5BE4008E4A1677978FD0AAE06B27E5D02AEA94734B06225D47B21737A9BCE7A01476903BC7D04EF2416A503CD2765635F2091788EFCFC2C9BDB693E853FC34541A9A8017204D1385244F0366A93F46CFF769BB44EC01A84EBA9A6460A5EA5A741F6CCC6221163CF00BF0936212853D75B01F0C0CCF7C76F26AFA82A1385AB201EAC1CC0FBF8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FB089B3CF0776AC03F5B4F38725A597DC7E2A384B829A8C5C9C476EA452A25404CA3E6D6DEDC5B8AD20352A86AAB4D53C9CF9532130DCC8CC087A24C9C12920BD7042A17AF7A4C44B4CF36ACE03EC03C031382BDFFE36E3FFC46A6E9B3C4D609EDF4493C81FD77D6A456FE362F31E64687AF0CC0CC4FBA817E0D1BDFBE39183E79533FAD17A79E221D310CE8F657FCC8843BE420B6FB230B7B07DE2073384C673F87165AEEC0F1009B9863FC276A707B84B13FC4152114F4789C3F3EFB80F7D5EC9250E7A1259443C18B780013CFF5113B8B610825E0E1A80BB7A04DD93A3C605B4307610BA06C11D5E0D53CFFE1AEA0801603C30961F818DCCAFDDCDD7BFBF8";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "3C0F7495426F073FC0E7FFEEEA273F166EE78765F00AC0489B62D990457626B2ED802A004BAB8C58304428723EAEF3C9449502DDFF926F536E82B08B876E11139647D8A7E7AA6FE39E5C8CF242612E59FF078B9AA518F90E0F1FFFEE063F44060299D5E5DDE573C1654B7BCD15E01067B595DC47707B219D97ABD89F3B56BBA5E1FC3AD889C65AA2663217E374A13F6F3BDAC79DAC1AE8F0B68E2735C476B1AEFFC7365052701EC0185FFFEE64808F1ACB8CECDA08879002E486B79E2526AF02C855CE316835399055AB4AA930EE0577A85EF3EF15D5BD5211806C60B9E81394B8AC32904CA12F78A093C7BAE07AB14CFFE3B365BC78FF001C1FFFEE9C3F0D74";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "1777E3F8F6FC5D5A80639AD515C4544B8ED3397E4BE124996334097AB3093D559DC2C259C3978811E63E23F2C1F8E16F0D498633D5B34E1F7C2308C3F0996031FFF3473CCC033F7F07E7FFEEF99C556CCE3728A1882BCE17F2D1ACE5BEEA718F1BB13BF3E79B1E1E65DFAE5DCDE94B396D8687C50560FDA6B9296D633DBDADE9BE66F67C46C6300F0CF304F3E61690D3FF79B89E0FCE007FF097FFEEFCBD9F7A1D90EEBAC410FB642E3BAC4B7373A37B4CB9B6885EA4A014C08AE1701799AD4D8BBE6FF87E2D836A0988505F39D8E6D99E29FD5C3887180737516A1C215110F7FF3943CFCC130F0EFF7FFFEE904548D5F2478922D834BE8A874C265725E04286";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "2B012CA693779EDDD9BBA2D45654D2BFAADD963DC5898A45FBB3D991FDC93449CFD65EEF5ED2C4E09F72C51AB7886D0DFFF9A8CB02FCF139818E07CC50D9EC41BA77CB0416505F95C7D80A379CB65A29DC85C29BCBAEC5CA12809509B80A5CFDC5E192A52CC4E0E1298C151B053BA1E7D584042EB6516CFF3FCCF9E390C863757F01BB8A02DFF318C10F03CC4F70EC451A6C46F100C7F00D15BC034FCAFCD4D11D419794A9A8020FE409623F18C9EBBC1EB7DE814A7C15F0686C9A66431DDDBBC08EA48F361A9E66F8CCEF68EF4826D71F3F5694E103221CE10F03CCAFDBE45F3FF9341A4F87F5A87A5F43EA9240DD442E960E3AD3582098EDD5C8CEBDB596C8";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "3593B8819F837820211AC9792FEA17FBCEA74ABDFF04DF2EE37B35C5193CA82B0FFEBB94F003223C710F00CCC903E7537C6D52E2C3AFF0F4BF3DC762421F9C3E6BFAF2170386AC90898B761840BB5CAC374876051497D12B18B2A956820D7CAF834DD8284138DF2704E45E4A16DF88580FFE44D294FFE1F0E30F00C8050601AD615BFA517AC5EC5E889F3C67160EC18109B84A4793E33E88EED9280C9DE637FE5B50D9B50D50CCC427F766ED004399E99955FB9910902330CFDEEDB8DFE9C618073FB4CB923FE107060F00C8FACB20A058E395D542ADD536BCC523043B86F36C3235B84CC14D5696D669C20316DB275F2172130EB2E02B994E8CF643BB0548B4";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "CC5B6C1B0BFFFA3536AF50BF481F1D7EA84E76A5EE36AE59690830BA09523C61C22A0E6C8584FB3C5A39D680F04DD0AF91D37E75A0FC00E1DD537B090335605200C037006A7F8FC3BD90DF0F0F807065FAE99B48DBE5A9136A3D82B63FE0827CA5175AC0DB1F994FDA877FAE715C79A698DC1622B9A1E64EFE752BB6C8C52B2DC0612E92803300E1A52C7432FFDD6381E080191F9A8C0F003CCF1C3F9B643DD9588E68A673A18F8FFC9445A057B1B66C8C9C3D36D92A8631A78C5515EB68BFF9350EB32EF7759C2B0F56D056A3E2CC2F56DBE98D4011387104A77A79008DC678780018FF2AC067FC00671C3F974054633BB85357B3600EFC439CAA65767134F0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "56A5FAF292BD3E005FB0CC9AEAA032726A2660DACC9C610523592DD7A5606173BFB8F2ADA822FFF00C18910FA5111FA4A1F2C6F15600C7E3784FEC00BEC9882899ADE2D7E0B1F14F1051EEA0DDB807982A8648C6E1323ED5435101BCF45FE92D9F50D82E5D87269A3FA153282A581978C2270D004432FC00197E0E3706F823CB5C02F129FC00FF08033033FF5DF886B201AC29A80377188AE267970C6EEDA96F3DA57A22FBC42134062AE2A1A9D520FEC8A2FC72C8A35DD0CCA1949F224C92CCF6DC028087137C1E92FF654B146C5D8FB1FDF8D2DA003FE3F8DF90005DF48B9F2741D4A074F4843B6C9B4CB535C9A5571E2C0292E0A686EF8B8E05AEA2007AF4";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "E593F7FC6759EACF5D5A630512CF80739A8A6AF67C1300E7EBFF61D81F8C5DF0C01100630EFF1F1807FF1FFF55181A0DBA5E02594CFB470C2E166CA92907885E2D1D9035CCC2DFFF16096A7434196D7C8CCE00782E302BCA94C29495D73E823FEBD09B83631B395369FF0D29F4D8F81B06E8FCE2C300381CF0C00300526E0180A9A69839419C819FAA4EFE089B5333E9C5E5A5937C2FF184C771757DD10985193EDAF2622CBC3BDC33C46B1C74FDB4870C9D5BB49F1F9D290CFFDE56E27886D10D17E72E6AE0E0C0CF3FCFFFC16D03FD3C34354E1DF8A4743E319D6EBAC73435BB49D4370A3B67FF8F1B0918AAF522399576877D73AFBC0792E6ACBCA8CD2C63";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "3D7294349F0F131C017E7224057007D4F32734EF348E0C3F9FBFE000799FC3584E8309087B739149553020CCF48574411289C7FD929EAE788CF14F2DAD7A7335DF6F54FE4018A1FA23A65CB758D165F6C6CB83BD900FF2077F1872FD52329C5C14BFC4889833FF009BBFCFFF446513336565A58115F64025A78685B19405B12C23FF52BD43FE2F2B2F80E6AEF6F78EFF659E856384244D709B5E619D287F8083608CDC43AF08EA6FE33C2A89CEFEF82ACCCFAFF28BE08A1FF5810FFF1FDB68E21D1A89F068088FB077A66EBB855E0FA4580C8C309CB05B8A352FFF467AB5C56FAA08AFC9A1E1A8C1A6A750802CC04E78053BDA43932E340F1FBC6E8BCE7EF893";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N54
cyclonev_lcell_comb \drawer|pixel~3 (
// Equation(s):
// \drawer|pixel~3_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (\drawer|address[0]~0_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~3 .extended_lut = "off";
defparam \drawer|pixel~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \drawer|pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "35E9179B2132D385DADAEFE0159FEE57377D8FC634C2D83E8D6A2DC5E3E81B32A4505F1CB464834AF3E5D6F8CB76D4012DA3C8D85C0A555AC4F8B91F98C7BFACE7F8E2819FDE85FCCFEC3943FF3B0CB3B2C5B1F237B109D5172B96D76DF7F7EB4B6EA5D03DECA1780872698D7DC196865D67FE3FAAF7CBC0BAD450561884406511AF37DE7E21548C5013BE879FC733939F20EE3CB55C85FC0E581CA87692E43D520B9493F3AD0615FAF9BC314016F1B7E50E184D2AFCCB5750241CF63ED1D9BFC390960B93929E85F1A044A8F443D2176591B15C4E6E95824899245AFCE7126CABF7EE669BBD6AFC9B9CEEF363F33F0580EA985CD21AD8A788867FB79CDC5042";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "C2CC30E3304B0FDB1ABCEC823EDD9CDE97381807510324B42F918BB5F3D75C278DB4E0F6A48A95DE1EF559FB5115D456E4868BF69D7030D4468AB6A21778C726013034E2FC0D7356D04292A38D1A9397F1DE1BA6F8B88D65BEE69A9FE9C5AC7A91FADBFD577C3D808CFBEF5D59C35CC86C090FA0C1EEABB3FDC0A52EC5A62CC837CF3F24EB7D71372E2AA14A12121F285A66166CD41F5EAC958A903F6DC934EB52D92582ABFC53DC6ABA4FC1428416BA5057D054F5D963FAE6084BB53024B8F717863BFD6A509AA74B484D4AB676A58577D77B6F3408390C19EBF824B6703EE333640806681446167F31A3050714A6A4E4DCEBD62160C71D3A5E5AFFFFBAA299";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "8C829DB4DB0D22F8F0A5F886BCE4390FE7C477C478E4D5ACF877D7D2866B1077760B91761725AA84F99048160283EE9783CE5E74209998937BB8DA346BF29B0B32EB1FCFD531F909E1C7A9DA4D3A2BDBB998115E36BF905C0E2A5E731F31F9CE25FC342C61C5F4E0EE72B9ECCFD16389F3D22A30519A568BD44C80BDF873DAB10521B698383E3B2726B707142B441AAC1461FA4AD2E40F3BC92AEA27450AC31DEDC7760CE27EE16EB12FFCC32F7E1B83D0C3A0BA01720F963434152376FA5BA6E4F2DD4A1B55E9E2297967AB347A91EE3D5B14FD0F2B3CC7C49520CF59F66348F594F50B4BCB4A5469D20E12E5D993D3F9764FA7238F6D75AD817CB6C1D19A38";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "382A414CDA04767708E014A96A98DA8C8B7423008403FAB8D3C31C82B53BFCD56586B29725710146C49389872B95E4533DA636C6173F87F914D85243972327747DD1DB1233C615462BC0E9495F06D267AFBE4662C52FF827A64AFF8D991735D55CF8C7073E77BAF1F7EAD44719C73C058DDD7829C677E2A47AFBF39C0FACEAECD90C17EA58364E9C016AD040D2B62E282AE77D7B7862F4E2FB1B76F20E0DF054A49418AFD24DF6616B188BF2D5C6669F68BCC8A34DD11D244C9B02AE82C9BA2CC0BE8575EAF7307FD6DFB4BF3F049AE4D03E030A3EFDC376165B48DD1EFE90108F8B7764549A10801250263E4CC8403344AA2A291178BEEC9E4D1C397AA0619D";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "5122866A8D689992AA5C61CED717F487E866845A2F4FAE7BF04761FE3FEE6DE5FA683ECC8E3CE7FFFF346E24085B558E95D7FAAA03A1BAC953F98742119CE9504087036D4990C27950F973274803386EE0AC7EB1CA1DEF24A6922C938A80B1150655CE9C18E1545556FBD14CF75C93286120D841F07838FCFF1E6B9C7C4111482F736A2FC09E14BC260A8EE648E685C7E1685EF77B4F624D6B188F18C903C38A2EF4CDAB2ED215DF44F54CE59ACA7C2ACC8DAF2A39F7388225263002CA9811F5A0A6EB43C0F9E0F87F0291FBD8876D6440BFBEC4904CD062CC537CD7884FA8A9AEA6144249D93273422069816AEEF03C1B8B41632A4E205E30AE5145D2D35266";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "F15AE42F17D71B179B406A1CBA80AD108409039EC1F3E0733F3E52E1CB4CA42A5D606419214C0EB01DA45179540B9BC4F9172AC5F9F168E3D0D7F7C0920003E13E6BCBB169BE1F67218DA496CFDAB9E57714F7AB155F0F343986EAA09CB44D680760008C8EF3FF333F4C5DD9C978AF2A3E0E6B51F742D50EDC2B736B5B4FB47E4B553DA0010415DA3F061C5A77F39A721617166CD8F09A24B2B1158241A688E026177C1CCD77766EDC4019EE70C29338D00B3007E13B00DCCCEE93FFC0A4C2AA3810040FEC2F63CAAC1023CEBFA46A75687AB925FEFF1F25DB64F9A2F3EC069457398B8B4905B1F6703874F570E196E499212607AC27CFB00AB248BB236514BB";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "988BC7FFF37CFF99CCEE634D13687F2889067BD8A0DB51BF014C081FAB6B4E13BBCEC7291DB4B25CD74BA2F70413CD0D909B0F17C386EC73EBC828E09E60DF9AA80D917992FF2A748651CA9E9C89BAA12062E5CF3EC0FFFBC1E7CA27CCF80DC975F6CBB53E99A4B1C9FE62679756528B4BCA912E640776AD9F8E9CAD720FC0ADDC6A84E80840B431C43B5435294842C08B495C1F46E073458844F226EBBF5A73D1BAD2373C20F8F783F399F4AD4783E56813DEFAB1B5BF22E8A2F2E497CE15DC5FE2CC03CE3759C8E2AE80CAF1CF076A94EC6A1BCE04D8434442637F5242E69B89BA41E7A55EDC0D6C88E805843D3940E59A5237FC5D87273EFB6AF83D7B1554";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "F6A8ED327F55605F77C16E5C5FC881631B7B216060708FD5AF7730DDF3267B8D36DD1BEC546DAC89B38FFA87419C11378A52858F95C5D287ECD3C62402070342D2C5D5E78CD0FC607EC4C98B8E29FEBCDDCCE84D9CBD9A3B36A84974D73B5FB8DFB47193C0B3EE3F7940A00270E74545C53556968C11E74431B06DCAD9BA68E13FFDBE51BF61EBC7745EC79D72FEF7440C4B1A3F37D0C4C3CE848EC8FBAB70F0761CBD6E5BDEEFB17F97E9675DB016BBB5D44570BFBD3C8F29467C0A8600E6CC9453D3C5B80A44E25D5AD16AED9578119F027C4445DF6E8398F34CC3C6F186436C1AF9FF574F12920F188FD7003D4EB0E8DB1AF283631480B7A987442BAD2EB8";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "E5EBB1EEFB0B831FC0B1FD4390E9E6B5870194AA901F03F88E0F008864FC63BC6A511BE28CFD9D7069F76DF2519C6A59A27489EC79AF38A835A27F9CC84BE9E10E66962E8D41C2005BD0EA359E5DA09E10B07BC623217B00CFA1E53A276AE6C5C7F94B6A981F0200DE0F08885E26E6BABAED1F5B5EDCD67E4BCDD8ECF7B433359C8EB88D32D4F79E9F94175D977039E62DCDB70CCF4B0552CA6A05E7F9EF8296A75639B843353C9930CE84D0E52BF9073AD59B8B097BE6033CCF800D8AC7157F2DAF8DFBBE6E8BA99446B1BDF97EE3C1D685254F657AFF920CE2CB74F9BB308B2B17ECE43982264E03E9636E226645716550CC91D3B69B11077CD261CC8D22A3";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "3A915909F3F930783827800DD7CEED3409D3587063CD04773A7A3C8657C52510E9718A18A8AB11EAD19E96EC3505C759AAB17BF39EC2116F93E08F0FFB3F99EE11D2415BB9D886E989A266C319FDDAD103F2A5780504203F0397000D27107485BF9A5C89B84FA62CA66F595AD9C31B14F13A59A4C4962296D3CA7260FE55297DD9386272C1905A326C007C94498A3E312D0917A694EEBC192C435F37FFFBC2D50703A5B713033C3EC693000DEF163BBB736C5B5A2B6EB7713CAB8F665981C8237021427AF3C01BC75D22FB5DC1EE9D0FCF4B24D6B92CB6B1EC54E7322DBCABDE7C91BAE307379F7BD7A7E428F8F3D8613FF0FFCF342045643F67000D6916631F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "13E305FA53617627038F9ED683A23BD124E039F60A8D21F0571E377A5D3C1AD1D1E2F3D7979E83FDFC242E93D77B0F795C2EB92282858CD52718CA28F3B71907C1707F001F2FA5AAB73F000DDD66732236298312CD8F7923FFF3F1ACAB22AA6F15096BA12DB12CC96EF3B667DC85EF45FFE160EB22E30D2D5614147CDD9F3FB3A560C57C3FFB319890707CAFF34E2FCC9C8AFF30CBD0A2AEA3E7010D58157BE6094D087BA81AE5FFFCE8396EEE29A55E0EF9CD014EF62B1718931DCEA71F6357064BC03A9F96CE086C852EC740CD51819FBB9E82DA842D7E6FDCC3B3338EB0E3BCF5FEFBC5272350BB1B010DF5B50ADFC91243D963A48C70D921F2F95683F307";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "ACE68394258A9BA60DD3F37D6FBB5EE15B5A6418BD4955FCB3ED46FFF174A46B3E71956756B301C32709C80E8FCFB3EAFEC13FF0ECDCC0AF36420F3F401F93B002C496040B7DF90D0D918D350DC1218A0447BAF7272A52454F7E66F68CE03FCA8B3FC4E792C245696317CE98D15C48854AF31748D6B301C71809880F87EC27EAFF1C7FF0032F1E90414E1FFFB817D704FDB09656855F249D11052896EBB340CED1EB05BEC39AC991AD142BBCAD7138589871FE137B751BB44CF33ABC1C6161E13E8DDC0A64CB03033C0104110728E7EBE077FFF60028C19F20BFFFFF7927CC14859738A961A362C0D11117BCC38887D820521C81D212CADA849C4FE4D72B818A";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "CF80CF06040182E0E004FFFF9E39BE171DED81F7ABDE9CC687222A0C099226A6D58A168593DFA4EBE566A5A4E10F54D159628329A09F698015589487EC0F94B5D937323341AAF90E1F2671CBCE67F809C80CF11C6DE03A7F810FFF009DF8EEC246B8ADBC494AE95EA874126C394F9BB5604894735944EBFD7185225402297CFED8ABB1C72E7B01B53440689EF81F27E142C23EAEACEBE1F81CC30777DAE7F867C3E416E06BDF1C3FBBE87D00BA11A2E47B2FCF400606F112A4E464AE5C9240F48004391000A3EDA9E1CC1289F32E543A470EE387FFBFD3BBDBBD162FC0E08985749D599E2E573033C1E34C34D1A7E3EBC4C22CE06A20007F4EB7E003D51B2783";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "09245F12B90B981D03CACB3D81BB95B5A60FB294BC535DA82200B045250F703412F0CE8B93915121F44214D420E0341D37CCEBE76346C317FF00E888D19E07E2DB33983FEDC10D80C0100F1F38E4D31B650B1073C2EF271CA4CFF00529F9AEE3E4C48AE078317DDD25C2BAC0B393C74B3A8EE956470397B4E44AE9EAA0C73C9FB554D0E5F95AFCE4F0C667C8D19E0C9C36438103C6C4BB1E0E06F7F00A0DF9DF827D4E7D3185CC43F29CF5B7F1857AF98EC25E83F0CB016F91287B16607D7E075B03FE9F0B0E2CE5CF5D1795AF9F32E683B5C0D5C57D01E4E7526149D18A193324EAF3F9C87AB23F0A3100E30BEAA26D58FF16D8CE44EC5F57191176594E5D34";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "3BE42C23E821A1DBE30BD4D61B77A8D316AF463E58873423BAF8DBB4D06960033A7ADC9268480C91FEFFC3A4A9868C61C00BA0C272C208F373D33C001BA5D5BE55FA8B3A5AABC3904DC3050AEE6F83AF4E580974AC2BBDA055945F0D2E0C7B30A6422F334C8E648B738A1F73589AD42B02856019ADD00499E41FFC64B9861EFECFE3A07EEEC503F3800EF0FFF123DBA63AFDFE0AD8169F71842BEBD961B91D2A78B6F53D9C1AE8717BC3E320EA6B9412CF457780D60BBC2C54F201EF27271FBAE0667A66EA2C06F6EACFFADA19E1FF8209A747FCF63DF34073E00700816D0E8E1114F5FA16EB576CF5B55B31D7846A6FCD0905483A6E4210F5ACF29A9FEBEAE0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "A34BEAF5FE272BC8400CF0754F18C7ADB766EE68FD0A813C12E0D5651BE1F04EC957856D1A5F1BAECC38FCFF3DEEB3102B4BD69671EF0707EB7CB7C8A169318999976BC112C2F9D354DDF226A021B6326C3C4070A8CE109E7D2F07804C1318DE18971E3FC51B9C77720C69DA8B8718B1D1A078466E53097E643F0000320E30DEE380C692C5915D241293E0B2527838DEEB996659C7EAA567AB387BC518DCF876413EFB48A571620181CF03E4604D19E957B483B806489FEBF02B0EDD8966CE892DCC24808D26F8016C7F00FF328E5FE30E0760441C314D83F0F7D9E86221112FD4BBA6A2A25AEA79CA47A5B95D030A4B60A6BC6507EC4231BBCCFF681132920F";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N6
cyclonev_lcell_comb \drawer|pixel~2 (
// Equation(s):
// \drawer|pixel~2_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|address[0]~0_combout )) # (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\drawer|address[0]~0_combout ) # (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & (!\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\drawer|address[0]~0_combout ) # 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|address[0]~0_combout  & 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// (!\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|address[0]~0_combout  & \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\drawer|address[0]~0_combout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~2 .extended_lut = "off";
defparam \drawer|pixel~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \drawer|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N18
cyclonev_lcell_comb \drawer|pixel~4 (
// Equation(s):
// \drawer|pixel~4_combout  = ( \drawer|pixel~3_combout  & ( \drawer|pixel~2_combout  & ( ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~1_combout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\drawer|pixel~3_combout  & ( \drawer|pixel~2_combout  & 
// ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~1_combout ))))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \drawer|pixel~3_combout  & ( !\drawer|pixel~2_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~0_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~1_combout ))))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\drawer|pixel~3_combout  & ( !\drawer|pixel~2_combout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~1_combout ))))) ) ) )

	.dataa(!\drawer|pixel~0_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|pixel~1_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|pixel~3_combout ),
	.dataf(!\drawer|pixel~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~4 .extended_lut = "off";
defparam \drawer|pixel~4 .lut_mask = 64'h440C443F770C773F;
defparam \drawer|pixel~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N12
cyclonev_lcell_comb \drawer|pixel~10 (
// Equation(s):
// \drawer|pixel~10_combout  = ( \drawer|pixel~4_combout  & ( ((\Draw|draw~5_combout  & \drawer|Add3~1_sumout )) # (\drawer|pixel~9_combout ) ) ) # ( !\drawer|pixel~4_combout  & ( (\drawer|pixel~9_combout  & ((!\Draw|draw~5_combout ) # 
// (!\drawer|Add3~1_sumout ))) ) )

	.dataa(!\Draw|draw~5_combout ),
	.datab(!\drawer|Add3~1_sumout ),
	.datac(gnd),
	.datad(!\drawer|pixel~9_combout ),
	.datae(gnd),
	.dataf(!\drawer|pixel~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~10 .extended_lut = "off";
defparam \drawer|pixel~10 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \drawer|pixel~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N27
cyclonev_lcell_comb \drawer|Add2~9 (
// Equation(s):
// \drawer|Add2~9_sumout  = SUM(( GND ) + ( \drawer|Add0~13_sumout  ) + ( \drawer|Add2~2  ))

	.dataa(gnd),
	.datab(!\drawer|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Add2~9 .extended_lut = "off";
defparam \drawer|Add2~9 .lut_mask = 64'h0000CCCC00000000;
defparam \drawer|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N33
cyclonev_lcell_comb \drawer|Add3~9 (
// Equation(s):
// \drawer|Add3~9_sumout  = SUM(( \drawer|Add2~9_sumout  ) + ( GND ) + ( \drawer|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\drawer|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\drawer|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\drawer|Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|Add3~9 .extended_lut = "off";
defparam \drawer|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \drawer|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N51
cyclonev_lcell_comb \drawer|pixel[2]~11 (
// Equation(s):
// \drawer|pixel[2]~11_combout  = ( \drawer|Add3~9_sumout  ) # ( !\drawer|Add3~9_sumout  & ( !\Draw|draw~5_combout  ) )

	.dataa(gnd),
	.datab(!\Draw|draw~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drawer|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel[2]~11 .extended_lut = "off";
defparam \drawer|pixel[2]~11 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \drawer|pixel[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N14
dffeas \drawer|pixel[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[0] .is_wysiwyg = "true";
defparam \drawer|pixel[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "C8D89E8562F15E1330E1A2B2A94AEBC6FE4FCE487BDBE3FAECD3665E074D51C19AE2C5A396EBC9C7BC30DBE1D81CA769625F677AF3018468B2D573B2E4D69915C3763AF8E60041971B3F8D93E5B70BF7BBADF518A9B81434796F3EB7648F55DDDE47A74EBA4D7ADBE77F5D4E463E37F4E8CA7039096C3524DF86F034BD0F08B002424430D3C17912023B327689345636598DC94137A1CDFE2C2A976414120E5BFA13449831247FA24114C3B89FAF3C9B9963E37D0C86AA89DD203DBCCC4300854ACB98D76F381FA5FDE89085B563F9D390FE7700DC60C0DCEF035FDC47843F34DCA567D59E8B1C726585E54354D2FCAFFD93CFE71B0251AE1ABAB0335DE280F3";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "5877E81B4B7B7366CD05AAF0E0C347EB120DB7F8FE22F6BEC7341165213B8781584705FBCB54443AFA29A2779064D312A55EE5496325C08A9807EF35CB647EF836F86102D0A141D9898170F33708172F024305184B23E040D02536683F827A554F1B30FF5C3E5478DD10EAA9FCAF8C878022B8FEA88F6432DE27A3A5CCDF2F5765A76A419BE2517C943417B058F3E9E5595927883D7A2B27B5BCD90987C0E8DB5DE9F3AE20F0EEAD2AEDCBB8986583518CD1F081D232EA989C875D1D85D2072B0788BB9D08446054371D3FBBCA159386759A142E1E28793A74A6899059FB926D811A04D9D33FEDFD9A6425F6C4D8B3D43ADD1C22DE77BFE022FF4E82037E088D";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "E37FCE0E768FBA57229D893A5C1BDADB343392785BB72182A81D79BAEB2E6F9730F32671A60886A30A93DB309496351BDFCF4EF60D2FDC4FC694E5613B7431E8D3C979B08D5A39196010428B47C6293F918AEA3F655B5BB7435B55ACA8CF005CA14D1F2018F4F587149C962D20289202AAFCBC9F72388DE4A693BD413C40E569DD03F13A6BDC72755CFE7F7E4207FD8F81D0D659CCB3A5E0637FB00D159B2DF1A189866C8DFA0712D5105E14309C2E38BE4294B6D41E432D042E15336EB33D6F1D327DECC7022F0C738949FEB900174C5457EFE5D1EC91E65CA4B6B6668713104E478B68C0F4F11ED6D057C93D40EFF6CD58C63E6063FD08E17473EFA80D9207";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "83822F0CADCFCAA403372AEF2A11AF0F8D8D0C3BA59263E889D4C06A086E42944A01E4A4AEECEEBF248A8C1718FF1D121A39C11DA81B8D65C54310C97142313B347294BC4094F95EEA0F33B47A2D82A3751846259AAFB22BAA707706690FB526D47051C2E783A9CEB1C7EB1CCBF16950F61DB535EE84C4BD206418FE002F016A968DE30C9647A802DFED35ED2FA1B2DF2F78D81159DAA2FB8834BFDF94E2FEE314A6D9336D9421B88DE0A0ECEEC4C181355561A531245441F85103F8C965C9F564D989D4C9ACF51597297DF333F7044C672AABED3A81333B38898D570BF287DE7EFF3CF6C1F28F814D36588392A299CF0F388116C0AB9A4C36A1ED2EA9C9E3C8";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "3CEFB15F93F3326198D2B430E07031E86DE4A6E7A69DB6FC96907390F9F4A8D1B128B99253D31E05003CBC094B855A5E4CE3327D2AC81840EC7EB1047AFB7A596424CD49F1E66A314F1BF5EC2910A1E26AC89177C7B9C528E77144E3A7209BC3118AA2A5064443B744989D1C04EB28E961F6ADE87738B76066EE5D25B1BB0D29C58699148AD20F521691E027218CCFC3844AEA513E4888D1CB1C667D441139194F1AC38876FC67D3049063E5092EE78AFC0ECEA4E8615B45DB40B43047E29C6FDC051E9ACAC081AE24D4CB3E323AF32059843479E6921BD02C92446EB889D3F6E4F5AF05171F212E3CE17A2601181AE6C9B25B1D86B87218AF402EF3D125C900";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "7AC6632D0657F9A1BC4F5E61664E93799A405172CAD90BC9CA15D0A80D4B0C3C4E8F3C2B056BAC05F6865A3E40B2238D991EE7D3630C0C1B8B481DFF4B10D6E1ECC05127CC80391865CDF07281AE6DCCAC39E35885FBB30186DB6BFFF2F96D1F9671AFC475FA2FB7FA6D93051665D90C1B11478B44FB0820DD7C0671DBD7600E7EA8DB45F71F311E00347FCA57FF5D899F9D48238E64CF510F981953C035ED6B3861982ED0279D3BE1D173F4E67BCC9797074939F5CEF25E2BAE1AF9FDB65637A96D07214433B500D4F8A1EDF7031B696649187CB8D4AB805426F42294C602F83E266F3030376ADE7BF4CD5C4DF31399F078009CE10EFD80602E5BBEB0540E58";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "113EB4FD147CC93857E621FFAF9E1F08265AD386B7AFADB00ADCE8442EC2685989D952CA00433EFE629DE33C989DF746E7C935360E9278E6A0567DBA8A861F8C7C220ECFC9990858B751968D146B2E90EC2063B28479600E35A7234B9F4D0CC0E4D1885AEA189A3EBE6E72CD0EF5211823B144210234014DDB4D5969D4FE8CD9A26773C7C8F3D8D1C3763DED293645DAE39035A626493BE8869DDF2DFDA8B58496DB2817D02CB9ED7FC21425723F8CB00B7BE2E41E8C9D9073099999DBD0FBC7C6A0BE385A0B4273247779794F3F60D77938715900A8AAE03CA970CB6A23A4D0E243B401E38D0B19A7784C50C5E30A1DF01797671A6D1A42E19153C01CFA61D7";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "119B8B95E97049119B18590FA2805E3C8E5FE15D4B883127396C1C23DBE5D5FEF72707453C5846784FAF4C4554513AC8FA561C183B3553EBBBE103F2062F2AD8788CF1061DC22384EEDE293795D5AB98A6A3C8DCD7ED1294D9457B7E493D2A5CFDC6E058FA6A62A462622EA615CC0D17C52675031375B27D559053A3BCF929D57DE491CDDC260666633530798A8FB965D98C8F6F4A63A69ED5926CF31DF5B5204F08993B6C52FF530B0EB1B9A39447293ABCC8336FFF959B1DC0C22CBB19BAA362F112FF340CC41B80B0F93785A67A1AFA010BC4DE37051C2227C52D2D5C678F36F5E55455C09DF8B343B867EB9718495EA001ECD3D19CCB5DB1F31512EC4F9F";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "B128AC92420861FD09F97DD28D3BBA69E8D56B246AD8813A30666E43002FECB22B33C10EC762B9851F1424E11307774E83062FDB9017525848C862F1D6015B2FDCFEECFD624EBE4E383B52E4533ACF889588D492A12B521B8D4D4F5312E780D697AC402CB7FFF166F105F7379E2F4ED54BE83F416AED6F420BDE52F9E8175EF5338E747D80B4939AC3F5A6E8A70D848EAAE371CD55B3E55BE4AA4CD8067E2134C93E114E4E2A9DEE681CC580E006F456B7E03DEE6539E9150CE0434248D6D85E9778D6C1A0A20791335020D0119FE9E64B8EC6EBDEF2E4BC77946F347F24A69E3D46FF0B6E602B335F37642042D1C06365FD877A87E5B9AC348899473A48B4DC";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "0D7E7619004F170A2020E3E27D0F10088B42069F6D71096E90602B12ECD6DCC8A0DB321001714AC414A01D0811C0E941785B1E421396E680093D60AF9A4D9A1649EE5237AE49430758114BC869CDAF370404A024159CE87863DFD55540E67F3AAD1B9A99BDA3217BD5F93A36B0C11693AA3031C71D212A285BA65AD59AC8081EB492AEBCCF9DCD8221BD5B0AE261A6CD1B4BFA21A9C8D33284B8832CA27A3AE128BEEB3950038AB19A9C3F9D7FA854E783CF38F0172100C5391FF728B39D7C6F7B80B6BBB9F7C0DC1D869C939AD5E0F1CB3D3A052A1E7941F268E499DF3E9DC9B3123B3D91FD29FD2319A4F3B63E6F678470A1EDAF3F7E58A406D2402C5EAC56";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "D8B110224A8A800EA4CBE34716E615514448528F1E9009FE4F8E8A72B0F1141D160257E02A3A75BFA50A31CADA50AAE201CB518295134F9B4FC6DF7ABD244ED5954AA986C95C3F68059E518A131C9283FC190C26DE5E05BD76C370F157388B5A16548AFD32BF884E5F68512A9C1AC7FE7B8B0842A5C4811299A835AF7CF16E1331017D05021B2B456153F3E3BAD99A11A50AF9DE1789CE2973152389581BB785524C3DF4BDBACD4111D5F0C75847B523B077858DEF2233F13DF9FB7012183D83F4C545CE6B92EE68E8F6A2EE8EE2DD35CE8B1E497E03DBA30B23BB418495E1A22BBEC42FC4DB23DDF6FC6522F043365803F38B9E987A0339AD6E3CD0C58D12A2";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "65A76C19D54980949FC9C11FBFF51FDB48DB04888917ABBE07AC4C670BC201B29F62A11138ABCD75CBAC5F389581017EB9FC9588FA372323EA6856F1EA277D8C6B51B5E575967F3ACF1753C070082ACDD22FF11A751BAD8C8DD693C796B919D7D0A82837BC685E675E30DDC8E943D2AC127B6252A5BBCDFAE9A37578E65FBA0A8CBCF57B59BD1B2D91FB3764825649169785139995CDC475B35132BA80AC5087062C87FBCCF974FC6B819D36B67E673DD086B36EDBE61F97BE942722C0F8C1C2925631AAAEC129933AE8243A3FA563141E70E77ECEAE2FF7D9269D81F7D51369696DBA0F6BEC4A8CA12C5D499903F17CD38600060F1E3A53237A16BAD0E787AC";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "AA73395924B5994F92F2E4B7DD017274E3FB0B7951D5D39C24D635DA8903A64FB95538ADB7CC178C89A8717044D4D59317556D17FE8A98E0EF44B3FD41FE05630E6C8541E89CE704FBC5333EE5EF0D18FD729B12A354CE33C97B139A421332F40F45790D397E16A588F777B3CC1B1F70E68BCBCBBC2A07B40FB46E138B430889DDC00E3C4EF7746B6045428C453D5694822B3F78E8BFB59FBFCCBF367ABF3F99F4CF9FD03C49D8695B770BDA4D45B8E06056023555A2872E90F01C2E8ABB390D238694211A2B30B54FAAE0516DA2AF0023DC82805C62BBB390E2A5EF752A7B4E854DFD8225B86B2EDA3A479DBFA73ABE382F930630D26E7B8E1EB35E2A2B81C3";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "B4B37B16459C5658786B6C20BFA04D40FD277873257A76BD80C96B1037D61907E762906240782F98B8EA323C2C95F2D7EECE5C3093495299CCF0088E3A90A8516E489629469EC77CE8F0177C563812AE9845422F3F5C7E670EF9EF3646BD398D629981EAC39C089C903EF9336ECE62FED754E657F178DEA49067D942557E524DF24F9A309347DA18AAB82AAAD5C732A6698952A0255430616EA6AFD6F9ECB8DE928F32A8B77A29F48DB337EC1CAB26BB8D0FB1A316D2863223CCD1B7C26E3114A54D0E1607AB5C1A0F9029872B98087A5405107943D1EBA650349E8143CB8A56F3C789B5782600849658BC00FB46E608F9C3B10EC758C24B32D42A588835A313";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "49440DF9339923DBFFD4319E4ECAB0C381BC20B13478780C85C7BA268CCA3657003082D728694341EE7200542E0357080DA348D7190ED5405842627B17B1F6873617EE339A28461CC324DC2E1CFDAFA9CF3117AE0C3CDEFFCE74218BDEF9D86CAB9E161FBAB6CD02C78AEEBAB7A098363CF97F4F0CE33DF2BB1F168994A5097E99953A0370904BCA69224F082E8A7587888BFDAFC782E35F30B8BBD6DCC6DD55D3CFD92300D125B6CEB238F0276958510DD8D798C258D18308EA31C9C943DBA032C3DA87C94371870687197AD66E256522855AF3AF332AB92A997E434A7DB57D4C39ACF68A87F4FB6EC1F6E09953B702D0EEB6DF071FCCC9E3B8E0F3F10BEB1F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "65E03DB70984AFCF076AFF2150899038A6672C1C13BD56D8051783B61F8A368E00AFB88A2243D37342E42317763F8523471B0A0FED79723EAE2DF7CFF584BF2E5D54F2005F066CFDC104C266D5CBDC5E8CA3D6D3A71CBD1F88D9E7DB005BF12818DE2EFBF61EA1FD4000203FD90AB15F17B41D8D9F2315B2D2BADEAE56652180F48B4165B4FC88FAC3461616CF52F11C4D9E906B01B2AC47C36AF0245901252E976A0772A77996BD16018CEA3FBCA76662DF7DED755394C3C11FC9911DC47253E50E476AB5328AFDD1D007C8F3D1D119CD7028C78C13E04CB3B7EB5F52A0B36FD4953689BB0D4A8259BD3410912D616F76CA4182C73E6248B735BA47F4623C37";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N18
cyclonev_lcell_comb \drawer|pixel~19 (
// Equation(s):
// \drawer|pixel~19_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout  
// & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~19 .extended_lut = "off";
defparam \drawer|pixel~19 .lut_mask = 64'h0123456789ABCDEF;
defparam \drawer|pixel~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "BBEB07CCEA7C39B1224BF395E4A684EE37D8A7F52B2B4A72F1C84609A962D8794ECE6E5314B8AA75E3639EF3555EAB07DBA64F01B8C96573473939239109F94CDBB48D40E2DB013FE0F08B08F0ED76A69FB6BB18D4DE257FA8AE76E4439B14556E1B597020B2AEF19E036A6A657D3106F6E0F92F83E99BBA14A64CE56D6CD5A1043ED22E9FC697FF38250A17B62D051DB6B4AF523914D0A04C3E711165D60DC786F9D5F888B6FE15AE3DA887CF01F552506BA09920354C7CE6CDD1EAAC390E0C922EC979ED091BE66747ACD47973971DD26EE5D0CEFB1BB4395574E4B9371333D0B3C10197B9B699133132F4B81F8EC84A8921E58C8B622324F495A32A2F243F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF5C5EFE31908CED55CBC92D687B676E6AC3BD5D209222508AD47028D08916A9712FD61FC37488E542260D6C7BBF88A38D19B131CB8FEC2C1847EC570E114852CC65A948237A4B66F498ED8DFEE02991054394CD970061D3DA667312119DE0119A119FAA027521D711D9DB89471FAF0E90118519F6A4BE4A8FD6EBDFDE36F88B559E00D9460A82849984092F7750C14EEE0A82774D00601ACF6EC9C3D503594A3E195FDD67A24C92F285A8909F8CAEEAEB78CC3CC9CD0C15F1F85E5CE7F04E7915F90C70661BB7D7C09BB1D5739E02F0DC5967A2FCE91A6C05831B814919A616068F84EAF45E31E3FE85F24D72CC5EE8FF5E84CA4C60C5D106C3696BDA9C501C";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "178EE8274A46D9EE1EFDDB077D52A58EEA9E60177CB146E9E287C23417C0DE149114C40E932198798FF2EFDBBE5B594A1F8CE1EDC282C0F6D45C55614FFFBDB2B87F4202A417A344212866295A2368F888F5EF2CDE6057CA65920898B5BE3830332E8BB14D9F427889643765D86FF2E245347EA219F59478CCBD7772EB05A48F406D395992D487C167FAA0A5B27873F82612C7F90419F98EA3DF1B41C3C1376B3A54AB73FFCC5344D914D489D394C37EDF9E76F3EEE0E8F4F21E2D99D12CE7FA3FCF0A8AE05311E6238FD337FF4D39AB1C971DACE8258D9AD481BDDBCBB693E5FD91C892D7FC3CA9A368B9881406302C94F0906DFE56DADA377586F6E345B23F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "E3D6E7639C264EFAB18006110A479EB92EBDBD125107C78B9AAF4139645D8BD80F5173F7C2C838E81E1225155C4E98553D9A627AF749E2A55D3F229C436030A41AA077FA197A0B7E169414A212DB2EA0F58C8094121107DB92A9E7172DC845516E5AA5608C631BEF6897A994EFAD73E926E0324F14233E0F6FBC44DE784D0254B704DD263E378E4C013625F910D8375AEE9EBBE50AF51082B255386F0A9FCBDF722E68382531888EB2FB488D4CB6D2DF3B4F4341E063E24E4C8DBE182F65F1379056E8EA1F0D18D17C2647375DCD03AB43140725AC47814C077F24C5F85FB79BF27EBB48CBE59180AC26FF2E8C5FEB9F7034D9391450A18913E7F8844DE42260";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "F6FAAFCA48E5DF2C2FE4FC1E99E62FFB5B4AF4744CA21CD9EC8700E24E3FE7EC8C5E676AE606FB579B8984CDE65DBFC61CC85E81BFD24ECCE8126C11281A9E7D18158FB14D41E788C802E6F4628A46F5CE5C68728BDC1A6B13C7E630A63737E6AE44F096822E7C20FE5ADEA1ECDE2850A5452B9F7F06C557EC5FCD8E88AB62800795AEFC4E7D7605F90F5D29CA5D07A63CFEACF46E8FD74400E98693B9F8BC3537DF0584199179AC6E0A262A6DC9F17F660F2052D0EEF5EFD48F315EA36E2767808EC637F3E389A409FFD1EFC386609A61C93666245ED961DFE067CCBC8E7D9225C8C4E0F7F920D9257551C187B171D778EB6CB0E18897092BB4D2BC3B6FB131";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "7E973F03577FFC3595F90260D471D9F838328915D382D8DBCD1412CC079214EBB66BBC6526633038428EEB3AB03A316311C150182D9D10B9ACBF043B7F0153CDD517EFC6017A1365F5FEE82E2CFB77FFA4DBF4E61B8606BE30E89245EB074A8298F089F08BE91DA8B8561A5314B997DAD8BDEFBC84EDD74FEAA885AE1A62651195C76670021378733ADFF744B6F832011FD31A75D19B7FDC15D051FB5A0D02AEE83FF9F70861C84AD0B9B64DC1E9D602FD8EFB6B63D82FA03B4253C4FD59090ADAF9E9EC8969E8E1D03A34109BFE072A466B487EE7F71F5BA71606DB1CCF89695299BA5F5B3F59E26C39BC1F35F02D6D472B0E4F7D6250C79CF60F2E5442A84C";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "842FBDEB41C539A6E908DA78C15CD5A9A5D95533C6621BA775EB015CD1D227FD6178E57BFF8A96EBFBB7505195F27A71F505C39093556AC365E9E26EA49BC84831C5AB1270F1179A98AD69C0F5B042E46D75B5E5A68CEFEE68EBC574627FF3D204EB2FC5B9AF55DF658AA60E51AB2A86CBA2E7A19921E2977CC379967654EAA48003D737C6D3525D9C6ECF312107D759CB56BB299F25208D39500A6F02935AAB5D0B45E531F5C1CB50FCA5561F222C76C5450056B60D5667838533752CA08E69B50653357D3885717E765812BFC6B2CF19356A9BBAD566AC66C6E21D3D54901689B8B8E1FD7134D3FB7A7C58DDC0F40790DCFADD190C09380B6FCC6782119C1F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0EED81EB1B31C63FB4D1F68158D95AFFA902124DD7A8211A251C5889AB5DB23B3915BFEE776E46C499450319A504EF1D0E762EA8AAF5C8407C653B7AFBF4E72761B542BCB61C2A32BC53007D50C08F0A1DC68BD3D4AF63B25A3B8623137041968513AEF6582032A13AD097BFCA28438F7E3A7550C7720AC94AC038D65F22F636400C081CF655709CE2872163AF5BB8CA6655A38D67024E07748F7786918AA630466BD98BB073AEC609189A4EF5284C2238A2F06460AB1666DC7D1FD95326B8DB61CD559299956CDFC684BD078A429BF3F7D3EAD8573D83036BD7E68AA9A365203B2A3813A002503A5FFF8E026B5A5DDB340CE5088792FFFEA67338165AEFD873";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "9EDF92C95F0572A6044F24A2531B26DC618E45AB0A987BC002D8A9F72F76AC133B599F188AAFBC308BC9D4F79C584FAE9C6DBCC31CD3214BA6F15536856B6C017C59B6FDF9B55EDAB8F8ECBBA9DE6E89ACC19012AAE5AAE719A57BA618E732245FDD42F34D5305F6C6F473577A0FD7A355BFD578F88B57A968469DFBCBCA92735D7A92B7F089324E3AEB087608BB5EB42F8816726411F88FB9C23D0C3E714E3F754403F5A3BA6D056F099D2C0BCA84C63E6FC34599DFDE5CE5275188767967A7D144618C8BA809BF2D78AD8E435CAB49A93E8BDD121235248202C641A13E1933FAFF0AC0C1E7D6DF1BD8D58C388AF8399D4E6A5061217C9516093F4C7803EB95";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "DF782ED26D0B2FD7EB6FB8B83A46304D55632C3E6F6C8EEFB51A1690F51775F6BAEC82DFC9C14BBB156F5233319A0949D81552A5CD606B20A06E6C45CEC7F51728AE7B616DD1F5B649FA6B91587F33AC6227D857F7A5491C09BA65A1892FC8709D208AC8D56F0E73BE572A2FF8C13C6B03ACB41F4A31ABDB13EBF071380D5033A58B550CD34548E1C809A9F48CE4BE22CAA70DCFFA282EA6546DC195BB8EC32A54D6B933E3223AA96CBC4AD6C32F573412D2E805DBAEDFEEA1E9D154F44592F8524829BADDD132F36FBC8DEFCB95AC92B6313981168953533883F81F096AFDAE04AF6BA71D7FA9469462B41185B085268DF3D7ACB6A52146B1314B3DFF82A4FA";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "4A4CB5A3EF1FE21AA26B0A2514678D0123AAA0271C682B156F046068AB634B59BDD7E135EDBF3724B66375FE04E95B6C83E7DE38E604A70DDC377F5E02C4B83FA31C93ECCC29CF3767ABDFDFC6DA1165EEC73E1B021E1CE92B760931F5E5E8CB4F75FB314CDA142411B5F0948E487B1DDAE4266CE9697F86BD959951ACEB728F654D356774DF43777E0E8C1A0084A447E4378D6717F782E06A1DA88E3128BB9DAA8ADE9BC529DA12099B15323008B5488B6185BC8F07DE6C8DB3260298499C94702526C86D01EE30E761724B6735A4757D705C01B621CD47C5E586F6EE8454B03328B2617A1B53B0053416AE9F1BCF5F6A4F3C7FF09106ED7D28B83221DDE348";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "1E222C55F6AC3DF12147B4C3E52BD77AC813D00C6A3A3B6F64F8E9E0CF8E0F1D0F9841F61DFDD0FF383985151FE0AC90AB3FEB6EDEA040DCB99A1A86262F682695396CCF98C839A88D0DE7E664F81CBFBBC33D0E79A659B2A67574026219CB0A4F9FE70A3C231FED2426485F861FED4C67B746912B3D7810E7C38BA5C7E3E6D3305E2F86A6701E8809C0244C0CF2B25C63BBC43EE6347E89A78C3DBD98E3ED695CF3E883FFAC1B0566368704891B8DD5F1CBF88A977FECB38183047F145A00BBAF8D5A96C09E48557020D5C6D71933260E010F3F0BF9C275C2519E1861B93A919BAEC6E9A0C62208C839BD219EEF862E99D05489D1A5D6BC0B220BDE7ABA0E24";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "68FFCE41A93AEC42EA6C35E42304A9A53D28F9A34D9EC3F09BF993069B5EB1488955B26C32E599DB5B76FA4087CA48AD1FAE5C39C16875C1AECF822153D6BB63FD4D543C1F1027C92F1349BD164F394C333D1DE81B69C5D55BFE5D057172BEAD56F54621253DFA2EF0A8FB77B3217B7B1A4A0044A1672527690F360932627807EAE0A5FCB368060E1876A519E4794220DD315FEC729E0B74801F48C41CEE09AC4B54E5EF61FD43BEF794E5A7243AE988D938D76D7EA0ABD6A90B965595F82B930F35BA1BE8FE62F52C51A002BA29864B92A8515A34B2669AE7D8884EBF1CDFFE3B0B89BE86AA2B88732F40A25209A995CDCA49D7BB9FB8D63F8951392625E116";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "590CB5A09267BE5CA6EE40BC16B4C02F59F21A752B7E6C4B64F2EE3430B6DA066F60B81A3BD6161834E7F19D99D8DEE0BB3769373406FF4D2E1B34279F9C8924D8EC4DEF6C274579EB5D358B6CE01588E3C6CDC7EAFAAEDC728C66ECA596C1B3E2B305A4AD8A8DB2EACD997605FC280AAD1AF187BCFF22C453D5E9C861DD53E65688E5B386AC4AC37433DA2CD479F695669A38D9706C1FFF021989820AFF2176A7977BF19FA40EE2663BF3E5D31B3FEF59D91A286D680C020E99CDE8B3842C91445B6DB7C2386B1385395D8E8945DE4E7DD9648A26EFE938BCFC7317233599BD8003BB316B257C6D3B09F98BFBD25F92EAD95F287B76F6837914B2E3F96C4862";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "9E99E13E190275DEFE04D9C5E522D0FE8EAE3B4CDAE1584EAE39B987D02B9D044E303948A4BF5A8FAA9B3A53DE377475E26F50E9C566A2BDE82385BCF25F1FCDB0412FF9B3FFFD0E5BF41ECE356A8BA40CE7C5CE17150A11BFCFA10279C9EAF6A9B05AF2191496A670090671B0EE2814FFDB8609EBA5B15867DE4B1857659E60C2FE075D5A1B370ACE38D6046BBF5955B0E693D48D1FE9AA895A09044EF33C094A64349DAB17225BE5C6693FBEFDD55677F53DA28571E279697C342E7A8F9AD9F2667EAC016A21E288F1E7F56736A95196D8B48B9B8751159EB08D83E700C2BBE37AF014EA15545632A5CC752D3D27642F20752798CF6BFE782B337327047834";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "89CA8B31457E423E3BF81507F9EC15CC0603CD48D4409A2C3685FE018EDF93DD5A8599AA8CB0B20A55F4708459DA3A7623814D5A6827C6EAF458276621DE627C0897B1EB04C999469E051AF8289F398277906F26A7F999AFAE151E62E9FB443776E2D4119A61F0CC05657A47CAA9BE79110F08AC144E75B2E3FF3746B7F3C3EB318AAA0F4F453069779C19C989383D56CAE8D373FB061C8879E7B19049852948C5AC039EBA454E7275DC36DB1EF14CDFFE91FD7AD4775ECBF8FB3833054847F86028CD0B7FA2FE0784485232B284FE2156226C45A7CCE72882549DB5BE960CDCC9370C16931BB36711C3F7313B11B9ECA582AF740C225E4F1B74ED0F2B1C7E5D";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N30
cyclonev_lcell_comb \drawer|pixel~20 (
// Equation(s):
// \drawer|pixel~20_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout 
//  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~20 .extended_lut = "off";
defparam \drawer|pixel~20 .lut_mask = 64'h20702A7A25752F7F;
defparam \drawer|pixel~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "BBFB6A043CC7C60F821BDDE78E1745AF0C37896613705D7B88BBD3507EC6B797F0051200988A93E786D1A427D7588E04828068C78EC490B2A136C0087FF66B5D80C342F784CDB2D9390D682EFABC427177B32B92A6EF39B3720F3B73C7D7472F0E22148A3372A2A2638210FC6357AF27017DA6D969F8A3F71CDFD1D0CC9D4DAE1BDA188A97CCE1F3BDEF23D4C0DA5249611406F74618073017E7871E6903EE9EA6F83104035391E03CA13925E3C0C727E425D71C478D6155368F7B685A8F2FD5D71A63BD236F0ADF29045269A5AB3FCAA8B7F35D6648C300E1714B199A84EDAA5A9F1286DC9A42BE5F86EE2033C103531F94BBB904313A134B8EB9B3461AC767";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "F1F9E0911732FE44D97041792C763D35D67EF183D3716A099A6E5D641C4A638DE84B8A9280089D80C19CDF18D0D2192F09848DB2919CCF65B4E7F1DC95B21F645A0CEDB57BA3EC64F3A312A3919EC775FF18FAA06FEA014DF422FD2BDD6FBF3FF316C154F2DB15B34147BC4A22496E471ACAD6F09596DA9296180A0DEEEE053F4652640876D7840EF1048E55BB14F2418916D8D2499C9CB62631A73BB8790F21C3BF2B60132DA66FDB2FF1819BBA8C631A4ABD58EA83C0F8257F7886623C557174F941C17F8848EBE922824507F7509373A46FAABA14413177FD8077B305AB5F31501E172933C506631090FCBF0F1F3183BE37FFFCD5E95AD3B03E4A1B145501";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "BDB73CD6654E5027B59AA9FDC8EC268C5713A06CF2F770DBF3E301DE37506A83017EC3E61241F9114EFCDD42DD3ED0DBE64AAD0C9176AA107A99C81BF324F89E033C95C29DAFE3A494A2DB3583377E7CADCDE05DE880BFCEA505F10D74CCB1186878AB6411076901F54EE00B61DCBA88E05F6F32F2CD64D8090BF3C6B5728A546E0E3581A3149859FC610DE3A06EE0C0013CE9CBA6A08EE04BD6B8B6573632E592EFB52CDF0DD614CA391790946067CAE1E8669519F0BAF52234B6751FF3B4AD7F4EBE47BA73FC9A72260D3E707085DAD5F7C5684FC60C707214FC4F1F2760C09EE679E8BE5CBA009BC27D62CF4EC26198156517BDEF13D54B054965DCA4D1E5";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "5CD129E9F80757589EC5B9C0A11461D45E4E1150F55B257D4EB3067E4397F964E44180D4D5DFD414CEAF78D58436E000E10339947F4B6938875626665629F0E408048B1724B066BBB8D526ED80091B144A7CBB56FDE3B6C8AEE506B1A68D6B3074CF811C5D1C4117A2AE1CB77F25303314DBE3CD8106FFE4A2BD270E3526F0C2EE39399319FCAAFDD441D500600983CDA176C674D5184D02CE0B6E5EEC9B3EDE369372CE25CCF9F61CD71A5AE4B5D66D461BA04DA28E0EBF901E93FF86C5750207586AFE26571DD83450CB6B1703FCF6EFFD3BEEDB3F6D23723DA2EA5B70A1E048882FAEE008ACCE4E3D0EF553ADB49C05FAAEBFFA033C8A372B7D1A0D080FB0";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "4A31325C416B5F914C491F410E3D4AA5D3058F4C0C5C1FCDE9647D28211B3E199F427F681122554BD4861CB35074FC1AFE51D457E81F6D686E66ECBAD50CC26FB02C7B20059674EA696B76A9CBB4D86D776C38873A41F2C5466485FF177F1E11BBB54AFB2780C374F24DD2E5C6EB2719C0267FC6EE61218A280654774F48252049B9468570665F7D3885F1CE263D647345C2CDB3F4764533DCCB250B3F0FAC0AF02CC300E863E5F858A2394286E9C0ECAA62A8F65A8B92B8B985B0F51E1CC399E39E7E36FBE154CAD48FABBBC2A66220CEA5478584080228545671F977D4BA59A697EED4278BF9EB26F20C5976079CA8B8561EDAB9E4F7363E2B5E2FEB415AEF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "949411C9272ED496669E1F61A3E499F9FFC04231C3E3043B15E859EA0F6D532BAB6C42402D297BA03665C42CAF7B9CFD9740944D5FF731AD58BBD653FE6E816BFEE388067303D92F65EEF456FEB6EE3ADEB309C9034CBF30A3763EFA209898F1E7F8819803E48ACEC2F1F815F48C99047546E27E7747FEABA18B91F0A865FF222F1A38434318F19919488FC92011CCFBACEFCA81656EBA95CC6A625FF7346BA0C54C9DA09A5802BDF0B14D10257800F0C7FC3CC782EFE1DB82DC10BBC7BECC333687A8FCF9268ABE5B531CF138CAF1528438CED1561C9499F3A7C1A43EDEAB144CE1C122B48FAE5F028EA3CBF0EABF607E5282A78297CA61500855CFEDAC00C0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "8C63BDC88394BE9A8B26D5FC1782BD7B40B0FF584D39319D55635B03E505F87D68957B17A918AF36AFBD4696ECBF4C4F4366958F394170420027F70C2B64FE6F014067B8840192E8B2A95E9A913C3F8089238109266653104E30AAB322C88882DF43F9B74DB59F629C6E29D833CB04C8A808BADC5E1480DD90A8861C8E598FEE5F8821964C73C568F1A4DF01020EC79EA9043DDE3478756904602869825DC3017C5BEE37CFC47E72AFA48945564B4C3F35EDAD6B7D4DAA7420BF9CFD85A2E4B5E263F0ED08DA382E4E7A817CEB01B95110E44A593AB1333FF322DA532BA1EFE1AAA1281FCFB2C3BE7A5DBDE9644CD938F3BD8459208536D560DDFEA7B07F734D";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "E2744F0FDE313B8E5AD08742E193BF6B979144C980C7F8F4F8CAEF84304EC8309A4232C042B2A5143E396AD5FE28ED2C990422FBE140C15870281FF3B78FBD3C956507BED70CAE9AE81122717A7F238CEF5DCF1E519B93099A111AB1EF6C1E4704C75A4AE238109BA8853677E222FCA8659376594C28DEDB80561EE05113C5C8D6992852494A8690E85A641A254899006145FCBCBE102343486B6FCB06C511A626C223E0C1B92EC174D4CF5100B58204C429B3356318107C542FB270ED0A3BAE9392995F69051A82449877ACAD91E49EE6AF90B870094B1187F5F54F42B7C3C10E651A38D5BD0E15535EFFB635B9082898A723C8EF6F8EB2250EE4B18FA29902";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "29904B2ECF37F1A3E229F4BB90D0AB75F3B2D277A5C331D412B9D64316D72D708ABCF6FD1E1A2BC9F2AD506BB807FFC12B9AE295B1B3836BED42D19AAAC43E120EB45097A0A91ECF95BF224326978A5FB91FC2B88E61218451BD83C3D95C4C25CCCE78B4731552071E541BFD385143396CC962F2ED67EA229BA6874DFE808380B4A6F1DE8B0128F7F3F98D3D8043E2D02550BA7E91FF68DD7E0477BD814A8959A30EA80AC9639983BE909038A8751DD0EC8ED726FCB2D7CDDEC7BF0A228AC9055B672CF36090F622655F0F7F594F9900B75D6E77C3889A14695CC326DF256C96184E2BF6D2FEC00656EDE60BBCBF64B2AAD4612002A39591FD73878C457B2AA2";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "1E4C4B920ACE95C28C2B6C1978685B4BC376ED56C2C9C11B1B18E6D138DF033C843881DCA8566174C36628DBBB2BDAA0C932A03A088DA619C47425A2111BFED3C354C6E9833C3B83D094B33D478903838EBBE4E3DAE82E8D2354553B8D89DA6CE991A8835E703C8CFE7EB93DB5AF033C2DF18E764E47A18F89F586B520744CE8234D9FC561AA67EE655F4FAFCAC139CAA27D6CCAB03837C158B69FB4D62C41804B71B3F7C65C9FEC6B4DEF3CE5BF6D76E4D4844CB8FC725623A81B63C9ADEF3C2E3873C93172D1C67C0AB855F48ED0D5BB1FB5184A3CD354FD6CE0C86D9F78B4151269F98B1834C0116F2D5AFEE804AA82B90488DDFB0B8EFC3401472C94E983";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "F06C5C3AC0D6903586F9E35E9AC7FC3C30030761663A6A77002DF5FCFA8810C57B0C8CC026E95CB286D17BD7B127AD4D8B666B815CDC10401AC9F417FA63CA37DBB5DDEF2D0E8B941DDD5720B119675D9D9AE2A7A90B7DEC6F5CECD9B894F03C1D9DF814B6DAF126027AC551AA2F77C9075A6A6718FA4BD134F878A66965087CE0F0E2A9D45F804006D4F1FFF556A5173B467B4DEC38B3DA267933FD5B54117A772A49A77ED5B88A0C48255C0097C03C0D5DACB1C09BD85129A1F6EEE6FCE346AC02F55488A192E70F724B312040FCE6F07CA5F66ADFD4D856C5D9CAD8C4AABA1E571F4090BE9380E87C6113449BB4A12701C4451E2DACD063477CBBE674C03C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "0B9D62032763A904024194010F0C5B079AEB52262E8307036D62A15C71DF87B7CAF920C17580D7BDEB337F1F1CCF2D746D7342510E4128654D3E540D0941DE187E626CF0CC6F8AA29BF5B37A1099C03C033D1A7326316FA64319F0BECA07783DE1BD75B1281F80BACDF675D2B524AF4F66F7BC0EB404D7BF658FFC41C0AA1D697A5DFBB1F06574792607CEFDCEF5812C9ECF35189F51E753287AC704B5BCE0F02CC513EA69AF113AB85A4DFE59F73D5145AF3161A1BB2D20AE58D670221DD1C9F61EF4E05B91CF113D5BC52EAFCE3C1F6F78D117420B0CA460A2E978855A28752FD090704AAD006E223817664A1471700205CF7E0B74FB93354E602086C90516";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "B7C14BE778FADED509CF35C1B9A0108E17FCFA7A57114F05CD7E920FC2E152912B57E30324ECBE94AEC1B1664898EC043EEF85297BB340EABD5D7576DD57E0600F04F9294B26B6AF18D4BF4B21F2983156B9BFF46BB35EF8983E99AF9EB5252C8EB268B6131C7B0E575AC728B814AF82A2215CA7266A5F066A197D85BF559F48D040287FAF3F96090850F8BF3262C06072633C316B1FF58E2855D90FD40FF23651DFDBA9ED1686A6C0E50808C7F4238F4F2752BBBD9F013A1092A43BC86A9CEA19AA7CAD8F388714538037CEBDB42389F346EAC82CBE14AC29E77425E15BC12063C87CDA0147C3A8C0B2177EFF92EBD6F830D282CE838D41D1F98629ACF83FA2";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "52BA1D28D4F7013AA016AACA61C038603FB007420018DF26447C608684AA20946D2FAEF664334352D20573390B8E0004D298F8D27CBE4AE75E49F11A7CD1A370734D345EAF9C3F9DA303EAA685581F7672CDD7B055200A9F765F8BDD79BF459045D6C9311762B369DA920A07EB1B9C6FBEF08B76A5B682DF314E9DABDD16FC04FDCF8180EB7674857789435FA89A40BE0E0AE5A3F3F5377872672E96B7C14F35F9341A26DC0C0A8D648FB625239628FD658C192D0BD4F60448FB9BEE02A1CCBCE97B46D911347F262AAAE10C5BED78040670F724B713EEB918A87EC7BCC730F24E3C24880560E529A1DC3532DED4E2B9D476FD1E0F3C0A8DE6EAB23E3CC989FD";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "CB4D4DE43D62635F4B635FAB3BAB8AB922822CC68DE45685C0F45B0E4114001FF80F244494999CAAA49542BB2B34ACF2498A9849D8F0F270651F599DA3F46BD5E0BAED274B9D0881DAA33CDFF811EB9697814EDC529836FB09E6A7DF6A18700917CB8B4C4DEACCB08EA6251CCEABFF08C7E033A6FFBF3664C66F84C97542656BA95BEEB1A9347433E262FB729454495725C94A03DB159001E785EDE89CBBF6C88FBA760F99B7B16CD0CAAC3EBB42BAB7CB3A6AD0100E8A050B35E2E48CECC1013C03F8E9E81CEDA87768E54464618C085589C74F2F6B577F9A8BF739DB25937DD20DF375B3B7673C9E7F88E6E0ADEB24320504757EEACB9A8A45C12219BA676E";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "75C65C26F6FB766F8E70BE44C9EB710367FEFF094316ED6E119A4172709F0C8FF821C79EE085BE4A0A019DF5D5019EAC98AAD2C4632FFB3A98407AFA0CCE19F140FCB8AD55AA30C2B366D9AED34999A812B49AE9E31AFA1E838E1B807F0319FC30FF834EDFF1BA22CB0464EB18E44D1FA1960C42D808728632AB8F83D0E654814813BB5748710F729D4C020601688E3046D25D22DC6FA306BAC8286B943DD624BF5083E56D5BA981E5FE57C874DB8C033F301FDE5BF3ACF097D88DF2232968B9725F3B13ADD526F91F427F6C374215C2B0896FE3B13DC6FA937B00AEAE7B6C7842F769733AF0A2B4A23E69399D4FA41C3963656C8065A662C611EB63F610F9C1";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N36
cyclonev_lcell_comb \drawer|pixel~18 (
// Equation(s):
// \drawer|pixel~18_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~18 .extended_lut = "off";
defparam \drawer|pixel~18 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \drawer|pixel~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "C7B5D2D06AABA8B01804C2D678390ED56D8E86F706BC3FF6927A8D9174B888878FF39181ADFE932B431EE26B6C72FD0A886355CCA6C8AB3D5B59EFA327AF56117C627D5E45C71750C669DDA8D0DF64EFCB7AD6C61E85BD637D3F130F2196FB32CC2F0631F07BE6EDB4D62797E888A02E99D68D9EB3D5D54829E924F879B7A311F1C8B97ED857E49E30CB4DD43F4BB85CED6BA917BB1C9A64DC438DAFDA6321B3C78CB279A1C322E9B3E23F2AC161F8C60DD7074357C7E066B3516FC483CC3AAC5009E451ACD2E9F0F2E666F0B62815FE72623326C093A362FF812583B7DB377C46114B22A9AFB39F1AA7200C378D87FE190D9643346D2AA0C402690A95390833";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "A1D1066422CC3B614D4C3B5DF42B13E06F69FABC417906F823F126A4E5E160E3EDFD3A2B81F5B364F8D8FC1EF329DE609CC592350BAB8DF0D60F2A0A9648B37B828AB104CC9A41BB8F669ECA8AD2C455D25C1FF8D7BD90991C9734CB8EABD46F734BB99C2A890957CC08AC2DD3FAA8968F829A69034B6E93810FF42DBFD37B9D4C7FD169F03ED5411FE490462580F5E963377D01DDB002083F47E994FB03CE3B03F01A287D487E40F70D3EC928EFF5D0EDE159D897BF81028C5DBEB538EF5CD8EAEF4BC11219E4CE0496E9C4AD816610BDE89EAE7A71D09AEF716C541012E70DC10E6E02FAA23A328B93DBA574E9E9E664038D935631C3B429ED998C03C887CC";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "AC7FD2BF9C206C8830F77A456F24B4EF735EA1F7068175B661D7919EA27B690BB2AC86EEF2436B1AE2A96995E2C42D306AD7E9B35AD12D7F7394C4C17DF39F9C643E8D39C09CB4BA3F3F5559A50877C9021E5BCAFA781CA4469CA5E7AAF463D24D7EC3830CE39DCA94CD7E8491E6DA0FBC9EE4430F3DFF7AFB16A48E167B5B81031F29AC0EAE76CAD03EBBEF4AD58B489D18815E3B1453003F6C302D41F05021BEEFD69F26636AA3DC70A71355B64C27499514E39077150B596B85A88A1A946304E5C4877CB97ECC7F56BDFAD665FF6C60FAEF8711D305A34122418C215CF3CA2E0385E7181091BBCBCECAF4CE95EF4046D1619232F26F1BEE9B925C0B73C892";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "EE2A34D7337F13CEDF2BE851361D88AC71E35C1E1C357659522E77485FFD7C72868748D56F512BE07882DEDEF6C187BF411B3D30C85F45CECBF6B359CD00D8CB4535EEEF1EA1A54193AC71240E1B65D68696B5D8E33E3657340E78902AC8489EDD929B3097F2FE62314D2403554D8B6591DAECE08C2C00770293FCDD962A3903E8C6DB247480C403AFCE5E4944A8FEC17EA9EDD5BCE9BE49305C4EC58A80C81E59C8AA360380AEB1AFF6E00F81692A6C62BD07265A0ACA30980EAF11781D6D21E8CDD3490CEDE8201B0844EA0C6038511E039F9594339611B91A2B5517FB9C61B4888DC4425C132AE7E2276052C4B049F29C65A913E7820F0D6E293F78B11269";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "3F63C04EDFAEB7FFEB16F6471F6F0CCEF76F8AD49D938CF61B96D7167A9084392CA05F2A531DE53DBAA76374F3CF673025C4103314DA70CB460C6F7322E5D7AF0A3D8A1EC7D6AB261443889E1FE6278C470300265C42A0999601178E405FD357E90388C9425B658103EA18D1D9126A4F8BBD7C7472E0823C59A4BD55AF4E27F8D2D28C6D058FB7991F48C3E620A6ADC8509F4FEB2CD349AAC3EAD36BF6644731D00DEC3584D901C062FC4CF169296063956A9502102887367008156DD94C20AA9AACD5EC0DF8BFB891D80F8F29F95BE0EEF738066146F19E9D5556D785CFD06C46F0D776C87D0CA3C14977060EA3BCE0CFF1E78F1093A43E17C10F855D179DA8";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "89598E0A77E4BF7035CF775F26AA070D1583B9320A520FCCD782FADB4DE719338BA2318BE0575FE3AEEE29066998FE018DDF0CF5F80894D4C683C4A634EF3E01F863D6C966D442330A4AE36AD15BEA171F1357ABC1A10B1274E407AD6C56CC0EF199F0087887690E358606343070C4081D376EF823DE662E0EC9C9F8373B80E51578CD7670E469DC73BF4E7A35E74F87F0E3977E32B81D526EADF81F9F86046DEB6CCBB7F3D346652BE06661A234774AF2D84097577B297D5D563724BA72B6E7AF495D2FA49B9998CA7FCA7AE982A745FAC1AFAF3863197D56D73A106D0D78DC08001C84758A1555AEEA115567DBAE25696E34895BC8C1EB0D77C30247D41041";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "5299CCCA216939A3BD0156F2A8AEC8BB773C917A8A0C8E31EA7D19DDEFC448953EC246F300DB2803DE54EAA6D9FB87D09EFE73177BD749A49FCA5583E5681EEDF6C55DF9B6CDD621FF1D34874EA7833F974816CBADC3C0E9B7EB2E2BE159FBDB02341CE70A74D91F5E72EAF3A3A95BC643C21C848311E14ABD4CC6F0FD1B6F6FC03FF8CEA09B24245ECD42A0C11B2546A0D0B6DB0ACC9B802A300A2710B71AEFC7A8F4D2BF2509A5AE57866C467C1A084996AE956460E0F76C010EC4AE4E434EBF4E1D08FD057EAEC8393886DDD8BFC3F8385E724477E04193EEB91DC42BD1067F7394DD13661C509140DD13959CB2CC245F20E65AA7BC6CF39DB4AAAF6AEE18";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "C593E21AC745BDE47E4378F730C700DF13171CB2DC4EF3C1402C7FC0164B3FE38039FF7DC30E70712BC77CF162925D35479CEDF07150D03291D90116AF8F0C040057169D8C2291939DB7D2DF7F5F3E3776E26C5753D6BC18B2D1ED866D14070C34305DDE2E5AF5A37C206E20768D411E989FFF44BEBEB4235ED2CA11AA5EA8F8ABCD4F0A1D7D7FA7E47FE73172622A923416CEF8F73CEDE1A0BCF8196AF47B61AC10D189199495470E6E6C4545250DF490866F380F88982DE9C336C04CDB3E272F3CFE2F2B0BCE03A41D3F48EF1BFE11F90327F001EBD4EF53E664B0D68903655DE2B20BC944A72B62D499459F721A1A5AAB4E087114D71C7E48AD0256A4EBAA";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "725CA07FF7105CE94F641605519DFA72A5EE38C3CC92AF22ED2AECC94359FA0BDEB2AF82B022661DAAD00BE90F956EA97EFEF110841B1EAA658B68BE5DCE3BE1D45C989706C375D73CF9140C193CF4D2805A43DDAEE05B62203037FF85E8265B6AECD0DE9D4FF19FFF30BD9F0B8A4E14CF31F922FF4B164E8038331CB2BF8241E4D9FA7B187202FFA13E43F6A00E9DB54DAB63C8FE494FFD33231B741F0ECEF52D679B3629AEF01548460C15F0E28D566380426541138A385334A13FA8DE0A07FF8C2BFD18C74CF401F33938EC0C894294BE2325DB18A386EFD8174457B59869F7A77DE09F6063616B39ACED9FA5B8CEA008F81F65A19000C3773521E0BCE662";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "123A9113FA3BD1E205BF2A32CF6E3F8E04B904399AD9872F598391496E923551B4DA1522CA1C8CCA4851A9A7EC01C9D9842853850737516628116F49AD6A4D246C256746741E0D0416388A183E7DA1E5E0FD60A6C752BA956A0C38DB110616E694212635097A329177315567907EE89C56F1F6039B0154039E07D02F9D1D0BD08903A08320450C1E1A7A5F406EEA465A292A86795FB0791690856B1384157A076C6806030D8A9B45A36FFF0B1CCC79EBE58F9BDC3D3D93A3E61DF62DA874CC7E8EE3231E9D15FA1B2764B92696006E00C58116E48105421D142CD6F78321F49D02185FF08B184690DD1B7D1D078AA4D8C604913C46494458B86D579D71A50D3F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "0712B8CB40E0E275C6BAADA293F5D38F531D0CDEAB7C0547E6C396D6ACD80CCEAB02F40DDFB99B85C5EDFEE044EC07A37AFA8F5E24C5B6E099508E2A6AF46A1B02C3E32079AB5B551F671C83C9CB516508A1B8443DF17C2B56E70217C61206181D154058C49F0EE3F68F3935116D2F3ACC7CE96C50AC90DFCA32362209105FB8C6DE2BC7A9A45CEA845F8826CBDBD297902D83C94EED2660DEEFDB96E542AA1EA0FA6F18D9607BE2B77B97975B65C2560902C70D1905F35B92F99EE195B0D02BFA3FEB348802D9A68462D7E93251188425758AF440EDFA3D4F21791E22EC539BBCC408288A746E301273EA5783395256C677753801DE79C2C535F12B010E8EF0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "F38025CA72FA9106C5DD748F655B9FB6DAE0B60A7503D59C85CA3915D18AC57E471B4A09A943F609BC9AB8A904F514D8D3B265CFE285483D8B3AE637EFC1ABBD69A78A18404D963992D664EE0D2B17B99400BDC147C854D6B2ECBE534AE1A874CF0019F50FA72A80A2FE9C165E2F2A732301F8CF2B86BE4C2A64368A8CBAC0F9792CFBBF703BB3CDAA0A317C8FF004FE0605F8946A856518E7198FF67BF14A12A9A1B17DA6EC881738AEC29D004697B63E030A05A69615FB2748227E554BAC48089A2D3E00BA973C4A62EDC05A55AD41687470F0BDB2742FBCF9E67B4F24021D2B8CA7BA174C0A91BB6654F3378D2448E34B1CEBF599528BEAE4030995A32432";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "640345DC0C0061872759EBDA491A387218EEAC2DC663BD7298A4F5D63C835B928C14E30ACB0BBEDD75B577A5CB3107EBA45DA9D5705C11A5568E0E0B78ECDC27A9E0851384E86777E78583740D7DF47540FB7A1BACF149899150557102B05E995417DAF9647D5B6F3CBE5368146ED8636DC826BFFB7B4E7670F452FDDC0D7B6F4D9D38DDCD4CF281A14C41A5360B738B50685CAF28F458D678EE228BE12BD8D26301FDACE7B6D5291020308AD9F60222AB98C9621C055C5B9F27C107BD7004557902F10C4F3145DB83BFCD97628BBF10278B1E0FD1289F185492F4BB31DB52B990125701C8C0CCB86ADC7070C1B058F692C87CA2A075514C7B0A796E36EFDD95";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "6C313459E62305E955DAC4AF2096972A0BDFA8BD5B54B4C8138DFCF678F5E76C78BBB376E8A63C2DCC57120D82AFE8EA45BEC349B53846184BD4E6304D4F4E28FE78FA860BF347CC0C245EDAAC57EB65F308921CED36F185211E73CA91FFC4AEA422CBF669521E379988789CE97E65297EA4D4BFD8DB740D2763C352EB68BB0512FAED3C371ECFBC04C54E90DC472063FF10648443B7E98591D392673BD822DDCAB96472F274DF8903C6673E066D83442B1BDD6D85099D3C855E0273B494D48E6C70C29D273FA7B6298B9FFB6C01EA8E9DE95A98D378381B52C73AED458448D7FBE3197099892B123E52DA27DD0FD21CC0586F5440302DDEBF2E0AD7439FD075";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "435DC83C34F1CB3B8B4FC26C6FE53EC5C356FA9723D1EC5761FE03CEE78DDF1A21C443A92ED20E61A5FECF20A133EBA7C8F7388A7AA4FE4A00CFD30DB9C6080AFD1C6CAAA4DEF8D5A0997499AADB218CE6A44A1D32026E2662BE5CA1A6779A02CC276CE95F6B07F0E3EF995096907FFA8DE8CF6AB07D0E773615D9276EA832401EFF4C7B4D167DD6F5073E394DA660FED74243ED27CDF6268551978953CD4D5E75F46D0B72689699355E86C3642DC993E2A4B9378CAF36F125C5BC806DA6F94B962348E77932B7955C622D3E8464CAA039806F03210B161CECABF89A3990A9350B854A55B49584FFF3FB73A690D8740C5460D6312E6798794F13470DE914287C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "5C50DF805C68CE91978163AC606C36A5836FC88F88BCEFF2EFE2638E0A405B012BDC27F477ECE384E8A0519726E69415A736A1C6D54785B9FE349C86674D6A64BCDBAFE6ED9A91D309DE4F1A76ECCF5AEDFC2639E322898F3DE86EBF2493889804FEE91E1CF7D8DC8E8CFE92F2D444012B0F211E27CF6C21CD34A3473CA49C396467F370969708C65C4C573DA60FE93C8F2CC20C9363AA21C37B7E28A17D20369E6E1BAB8BC51DBCD9006B6BA4B1584E1AA9C676B60CF25D96EE43668EE05683BEFE605AC5A3CE874B14AFA4A40BCB95FD636AC648374AA879DD67902FB891CF3BD1A066FACDD42850837E0C9D821B936D9C99B662A673C8D162671F5F474CD1";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N24
cyclonev_lcell_comb \drawer|pixel~17 (
// Equation(s):
// \drawer|pixel~17_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~17 .extended_lut = "off";
defparam \drawer|pixel~17 .lut_mask = 64'h00275527AA27FF27;
defparam \drawer|pixel~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N0
cyclonev_lcell_comb \drawer|pixel~21 (
// Equation(s):
// \drawer|pixel~21_combout  = ( \drawer|pixel~18_combout  & ( \drawer|pixel~17_combout  & ( ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~20_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~19_combout ))) # (\drawer|address[0]~0_combout ) ) ) ) # ( !\drawer|pixel~18_combout  & ( \drawer|pixel~17_combout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|pixel~20_combout )) # (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & (\drawer|pixel~19_combout ))) ) ) ) # ( \drawer|pixel~18_combout  & ( !\drawer|pixel~17_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & 
// ((\drawer|pixel~20_combout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|pixel~19_combout )) # (\drawer|address[0]~0_combout ))) ) ) ) # ( !\drawer|pixel~18_combout  & ( !\drawer|pixel~17_combout  & ( 
// (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~20_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~19_combout )))) 
// ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|pixel~19_combout ),
	.datad(!\drawer|pixel~20_combout ),
	.datae(!\drawer|pixel~18_combout ),
	.dataf(!\drawer|pixel~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~21 .extended_lut = "off";
defparam \drawer|pixel~21 .lut_mask = 64'h048C159D26AE37BF;
defparam \drawer|pixel~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "3FF073239470FFFFFF10000FE638FFD8C907FE10E444B6BB65F13FA3FFBADAF1A5894A038FCFBB6DEA5EC7A46D24D5E3016EF4870976FD8BC2867F69385008ED9111FE4BFECC4FFC1FC3F003D6A67189FFF8F826D1E007FFF008000F01C0C4D765EDAC0009907490014B5806C86411374F377D4BB4B1070EB758DDB18121B546C31ABB7F8609D43A0536144057353F197DED606A255C37FF39A13706D4A083DFFFF8CE6C7380013FE048000F84808FCC8314984AA52A80B18BCD50320A6A25047ECD0444477B49700A187535FA9220F53119BA9FEE0B8F7FD08BBE159D0A1B8E01CF296832FD30FF3FB0178317A4837FFFFCCF7C3F8000FFE008000F1C00FEC9";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "784075792F5B783628E9934CFD9901F4CB0E7C8A83546AD0CAA8513373AB13B2F5F1334902F58FD5EF579649EB0B0DE22D0935CF05F371FF7C1F10C3F026023EFFFC7F3C0FFCC0FFF810000FF87F4EC65E8F45760D194AF0E5CAB6553A80D0D04E74CA4B58B313C3936BA5EAE07A04BC54C2EBD104EDF1CB36DB1195D4C87D13CDC18DBC8B793FFF0300F8F0062F621CFF7E381E0FCFFFFFFFF0000FFC7E80DDABF015E294FB8367E8CFC9901465E8844672957FC1AF133E8DF1372A82582D608D8564D5F9ED02B67330247FD06EAC17FBF0905C31361FFF0F9F1CFBF069E218FF3E800FCC03FFFFFF70000F1F39305846F98B17BA000C2029A43007285934DF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "7A6DAD210BE698A2DC767461AB36E0E76E3EDBC05294F36B9B1B8CE885AAA847DA1C9EB783E4C7FF7FA22E1978387308FFFEC78E0100F1078000000C9FC110E6A0D6F1AE002E730701F5368E7D563BFC198B197F1EBA1E6ED3C97F86B25627408F94DC38925CF8F075A50CFDCC475A2FFCBD07B7D461EFFFFF1016007F787F78FFFEC7CE0120F307C000000C90F010E68225755327C6519A4B8C7331B03155438B4FF01BE78FE5F51DD6EB604D9A9C1AAF649FDC4BB8188F5E19BC1EC8F14A4B9EE15DB4DBA77FE0FF0F18F01F783E88FFC06EDA00FC2303E000000C30F818E6A25F854F05B9C96028EB2F7A2F9AE58C37283DC2ABF51DA8069088DAD368AC96";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "764738A0F5F7100ED9F04A049AE4EE8BCF0BEA46EEA33FE1FC03CCC9093C38A4FF01C7DA00FC2303F000000CF70018EAA1B821ABAA5ECEF729FEFD7E9D48E20B9251AB807455851431C8B17E7FA0D784BD78709F710417CAA07C85D9260CA588FFA5C52096123FE0F81862CC0F1F38F7FF01839E6400E10FE0000008FCF81EB820AB0634AA6D527C306C9564E76E53ADE17BA7D47D5F045046619A6A8F4D28D70EDFC69F7E831F6B538D0CF6EAEE3F0FC60505C4084DE3F03020337F000F70B7FFC0338E6200E1FF00000008F9CC1FB43E2C0C0C55B1F357A88BAF9334E3AF570F0573E14DB7EAC0A57CABCD76D5EA41055E3261B368B30F867BFB793ED56AFA";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "882D7C70EA3923638FC785465A4A4C0877B8F3B6DDE2A4C717FE43944758C375FF0174DC2A5A03033F8CFC13000FE01CC1E739C1FC000000001D018D1E95D1C090F5E9429372F7EF0771364F60C4F37BE863B74EBF6F27F2C366E19363E12BE08F8399811CAB0A8A3733042B95FBC9717F013C782DF09CDC9FEE6E8318C38F0FE007FC83FF00FF001F6E05F60ED891942C9A5557EE44B406B8B399F346832B057A88DB5D1E6BDC0744C10524114B9084CC5A6D1AF55A3E694A5FA85FDB56E49B7E0118B60AD2B1ACC83EDBC3FF780FC3FE3E0C0FFE03C0FFFF0DC5DFDCA12A592F4FD7850B1D3EA11BC7D9D1172C71E3EEEE97B857E5F6408598AEBBEDE92E2B";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "D6F1A2616C53ACB6EE3A7DC5359993BECEC3F00B19D28EA893E16BE3FF1C0FF01FE00C1E0000FCFFFFE1D9FE5A5C4E2AA9B361FA0C4A67DA365C7DDDBB943FDEA57E067AA7A6370284B749779B486D1863E14FBA326AB850554091684D7DE84606C3F4B19F710BB03B7E84FFFF3C0FE000C00EF800001F0F00F4B9F5302C689E64DBF08A756C9B0B6CE737E3392CBC3C769B1319F818C05BEBB794F7A3218737DF9E910C70D755517A5E5EDAFFD7FDE766E7F0E0F01F892F81FC407F98F0000000007CF0001C0300000EBFF8E0EA2B95565FF74B190EFED5689E364B0B4015A16A826641C039E30028F63630F7345EF8780C7F7D5B42CBED544DED9CF683BACF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "24FFFE0F1F0DFD906007603F0001FFF0000080380400070003158C70654BF240C029A6AA93D2F7341B73C03AEB349AC0BC6A19A7282BE87786C1B087ECF0D7CB415B6502A348FEF4EB040023764303BF00FFF3111128CA233F03EB1F67FFF7FF8000001C3B000F07011D351BD68AE773A7BB84F6A5C9F7543410EF97D40B3A96BBCFC444ECB2C9C1DD644116303A643590F025A878F0700C85792B96EE237DE103F0E807CFD49313BE80901F1FF88EFC03CC83FB663E81C00056CD3DFA52E962B4BDADA75D761EFFCEC35469EC6F431737F741CE9D75562CE2862871D59B7814E912EFA36193B2BB7F062C5CD3406DE2C0F0E82EC5F7BFAB3BC02E9F1CC0FFF8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "07EF83FC0F8004FFC0AE8F76F2E7079BD7A42155157F15624FEB6DD55DE637E6A64F4DF88F040646674BCC7BA33FBA15AE48ECE6CFF98DEED070E604864EDAF130FBE44632D4AC2CCCF0259F00010003FFE4837C000000C000B6AEAFEA910193512196E32C44DD668115B85C3A346ECE27B2F1A852B26E8B1D3071BB64CA4C6AC690F5E1C9285D9CB3854ED6C730B37513FFE2B7DBAEC0F37707121F7CF87FE03FF707390EC0F100832DEC7223BF8CD76AE1D7DCD4A1C4975582615BAA05F3DE7FBDB79A2456BAE8327EC0BDD9E905F55AC002D5ED2076598F1F0EBC33714F4609C00080F39D1F1AF3E01CC3FFE03F9F0066FB300FE1F918C0DDE2DD39BAA5FE";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "D6F96B9BD208DF684055CB1E7684C20AD779AEA45078ADE2AACB0B072369D2206B96EE8AB0A5B13ABB5EE66E008985C575AFEE399FFFFF001C9C330E00CC8073FFFFC700647F8FFF81E03F00F7FD725F22686DA8D2156F1CBF6AC6B4300851FC4612B5388C1D1572976463DAF6CA3E39C853E2DCA571C202E4A9306CF7068D2C1F600D7CBFF3FF003CCF380300048001FFFFE11FF40C0F0000F0FC0063653D07B34116B85A91B06D1C6EBD97984E8B688E1228A7A0B36F0DA3746A5F0CFE985927608AC1C9FD43C61A541FCC3F1C4F3882967FFE3FF1FF803CC73C01FF0401807FFFE0FFD40007000078FC0067419AE651A8C85E1AD1B490448DFE0769C1CC60";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "8AB2D81E1C6C81AAAF3763ECEFB413523916DAFC3CACF2F49E62CCCAC320C18FE75708DE6FE3FF00FCE00E00BD081F783E01F8FF7000C70078CFFC0089B00DEDE0CAA78D3B0B8DA6B67D15A357B12A379C5263554C477C2D761A3A9B4C3BE39C600F3F1D73ABD36ED9C59FE2C6C05DD8248805FFC7F3FF00F88000301F083F336001FE37FC00FF08FF003FFFC8B01AF097DEE691D8B5146B06A0A32B723E469584619176E46B603C685915BFB82618F46CE73A84E3034B4347C5DB7DD930D87E54E8077F47F3FF1E710061781F9C638FC1FCFF1EDE00FFFF07201FFFC8B8109E5E1B7B9E5CC925FC0FDFBE9CE6348B398C69F21054FF5B2725A9CF83A80013C0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "BD8F5184F4F1D51C8B634FF9F6302A91AFF4070F3FF3FF07180061F81FFC63FF001FFF800EFFFFE7FF001FFFC0BF97F93C8A167353C2F783291F1449589544CAF942D644559B97DEF30AF3FBB744519F37926B239364A3266DFC2499CC012B376E7A670ADCFBC763180001E1F4F8FFE0010F001F03FFF8E3F0000000C5DE68422A45675EA056484C1EFAC2A88FC54C84FFFAB703BFE602B3BFD032ABC34CB93CA64A97B386669EDF46FFB0E8130328DBB1BBE73840FFE331FC0000CBE27887E003E7071F831FE0FFC03FC000C7DC7516AD7C8ED45C2A591D04C5F0174B16512EBB096B9EE78A4A1800BA23238436FB9B483918363013F393E907CC5767F33866";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "06B9633840FF1CE000018C19077007E400F8C7E0C77E003F803FE0007FBF0065EFE61AEDB9D2144FB5392216B38E7ED2D9116C493AC9A723F6CD155527321D603D544143F2840CFEAF3B63AFC71F11FA530660B04FFF040080078C0185301C6CE47FF7F86FF00000843FCFFF7A2612953D5855C2B2D3998BCCFE35F308370B29172D27F178848231D6F7F38928C91FA0B61BB54CDB2CB1D7F9364397E7806A2CA7C5388A9FEA0C6003002471C9800031F03FCFF173E00E00040100FF1F3C69E4FB967453E7DA0931817D13AE7CADCBD438CAFAFF5A5DF2F32066F4AF26E381858C6941CF7753F1F4BD9663881CFF37948C713D8AB3CD38001F806073C900001F";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "6BAD6A4F0B28880249B999A3793797D4D466B7D677F1A0F3C3B83E390003A6C0121778FA82618E1EE3714FD6596F08D34D08ADF6FF32F089F6FF007FCFFBB5F0ECDBAC09BCEDE658EFC3BB75E81376DE5AE2D1892F98F94478C57EF17A8F80BBCFD6C89796FBA407C3B83C19C3F09F90CDC73559CB57E90D14ED0E1ED419065A6653877BDA363950F83C80EFE1F9E73030DD9CB2F07961E51175AA6FA1F75371C2285B05F89C1249D3E7892EE77987CC2EA9FAA22AC45003C79F01F0FC78EBC00225079F0552A1B154CFC9EEB51128500DCD28DAD5E4F070F8CCC0FFE1F98F7718D81530467EBDA6BB25F399BEE102B6625EA54222EC1D46EB59E4F76687E7C3";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "13B5EAC6123A4403839F01F0FC000CD80E837A713B1ED5C762A8E54570AA0852717D0C3EA613E078FF6CE1FF63F038301E324C72CA50F38CB1297FBFAAB5AD039ADBC1363430167B1AACB252C0C76CEEF5966AE5B19D4F00000FC3F0FE1FF342FCEC3F855916FA4BE0E11137A8A9D0F3054A7E006007BF1E7C377FFF17FCF071FC3072101DC8C1EDE3AD0BC68623590EAA7D8AC966017019598DE02437C7FB2BD7D49DDBE65E7F87C10FF7F8F71F1058C3DB367C9F8F091ACEB74FBC9A161E534FB29AEE01076BCF18303FF81FE1FFF63D2D53461CFC47DB21C6DDC671C8128D6D8E1BEDB8D9B5D40DEF5D32F29BD70AF3D90393F5603CC667CFE1F8E61F165D";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "2C51F2E8D62ED1EB33D1A01E21F6E63CA20B15BE5E27A96EFF1F3FF01E000F8401AD5420F91D662B6ABE77E6A9502EFF6A9821B19246AD4ED340C4B35D188911F461C1E6CC9F3FDC3E4980F808F030DBC1AD76692034821BE715F6F95F7A765450DB84B237A722F6C71F3FF01C000084E3B1084BC0681DF0824FD1E74806B8B470F368130A0030351F5EC2620E9C750C2620B304AA3F7FF93E498C7809C0C78ADE7E640DC23F827D45C642E4BC3826A353F7031673BE00B6021F79F01DC000FDF3C6BB2147C4AC3B4322C0D2371EE6CBC12676FA66E0343B29F4EE37D9238501FB8C6C04A87F1CF93E49C0700CFF0FC65286287A35038E63546BC19D60FDD7A8";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "4CA1DCB0FBDC2ECA6AD3C6FFC0383FC5712011FA09BB244A383E3EE48E4101A2FC6EBF5169CEEAE3D1127C26A373A2625E7A1C7B78E0FFF8FFF6FC0964433796BD604F3C25E1C867B8021DAE8647EFF50C51F102253BEC327ADC6E03E1FF003E3E2FF50B364C7592B3F7644760B4EE9C50781E5D49537C3B42256A0586F8A22D63F18CC77FE01FF8FFF6E618CD9F9EE1C1BA381478308D4D381B0F4E1B6AB79AB1BE04DAD5ED3E686A803E00B1E0E706A259C1C8162F95D847B2F0CB9E451F1EE68DB435084C4ECD0EC5939CEEB924399F23698FFFC00FFFFFF261F809DC22E10767BE50B6A7467CB708E88FD90772FD469336585E68FFEBE403DF0F1FC000B2";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N42
cyclonev_lcell_comb \drawer|pixel~15 (
// Equation(s):
// \drawer|pixel~15_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout  
// & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~15 .extended_lut = "off";
defparam \drawer|pixel~15 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \drawer|pixel~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FAE3DC1614926AD04B545CB3495A781355ABA83C35F4C7A1C7DF6470D800DD367F584A7185F6A8EED30583938827C033A33E73F7442E5067A4BCC868EF8E2D9ADD63CE54D786715C86B2717F9B37EB116C60405D4C29EDF04F217C95AD80DDA2C9DD03D6901FC7CFFFBBF78DB1EB425B52FE3684D4AF4F6EF25DDD15DD9AFCEECE48455608D68F689B3ED9410FBFCCB0EE93A09C510C5779E8051F2161B04680E2DF7C2EB4686B2B0872935618C9927869AC2DDF70170C1E4CD0C7279DDF48514175FF0782FAAFF5BF93E53A115466BF8633AEE4AE5E20235A55075DEA34A4D5D3637E13B5CE9F9A44BB16ABC2D84780A13F03D0B9A7EB564FB93F7F50363405";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FA5DE17DE9F501C51E73CC213EBC57717C02A62CFAF0C1D2546E3719185914B06B2D052060901630220CF43A959AADFD759F825DA0DA65E3ABDBA20B21CF4788F903209C9F87ECC7962678F9EEB80D62418AB5829F04527CED7B164DA9C38BAFA4120827A0931B3C0B0E1DF33BA6357FAB80121AF3B5BE5DCD347DA03FDC7CAFA4672779A923565916FBA567E68DC7881C065ECE7CE5F376CFAD905C15F302476A19713BF4B8909E5BA426F000386B01C9614687080EB813E0546240AF21EBFDB4F0FB39B47633FA233253E17F7D1D56CABC68350842874800804C93DECFC7CBF207A2C3A07F3D4B1CD68A85165D85B9A855EED8DE49C3615ED7458794C860E8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "19EC221B1E39AB71A59305F3B78C4307819E34B36324AA88F4C0F1D99C505C2F34E3079A3DF7A0ABF1F1583A7696C5CFA3FEBCA314B18238CAC60AEE1F9CB2B1A86D969FB21512B75D65BDF58CE115C2285A68D14C7441C557AC874C4BAEB85D659F304171EDEBDBD98DE3BB00DA78AE244543A7149D9356FD35A6F905B6C5CF14389B92BFBEDF6110FC078559B3B75F9AA07E4DB1C6420CAD649996FBCA58F378DADE2F71F2A77E8E00182FFF7E5AE6FFBE5C10403006F514662E6519B7FE4E16C9265E9B2E3C37363D0F03DF62C4CFCE00C362642A67909C078B1339DC1A87C7F7586B2FE6FD63821BA496391ECD3582D8B00D2900FAA9BEEDF7CFA7C9472C";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "C8E91FD44CA935EAD7DCB4C1887B7CAAC369DE43614BA8B8BCF2683779F169CF1FFF7D235C337B6722EAFD102ED96DDB16E9BDB017FF077AFAB83282F54A61E9CD95802E605B0CD2EEA1A6C553FDCBD7E68E769509B82B9B5F39767297358528EEEB17C9C9F27E2285801FDECAEE69CFF383BE4A036FC4ED097E9A6005E70CBD9A2B440E12ECF6CA6B4D12922232CD36C19EA24C9F947071210952D22B43A9C256C32A3B939FA2272AC934CD726F8936C983AB58A5C8537714DCDE521FF0658F61079A36306ADB13F1F9C1A20B0FF7BC9C0736BBCC6D6DC5EADA018AA999827064DDB7408C54DF21742C4986F1F196BFB7F5C26F93D0FFBFFED80D98849BCEBC";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FBE2742982EAAE184036F51B5586D81903A83C314919A8C38BCD2E90F547A02B2E04587EB21F000F0FE30661FFC6590FFFE03FFC71FCFF609F03FFFEE844145DF7F451E734A09B3A249054B499C845952B9BD2D63CCF2450F10000438F86C7AFFB483817196BB243447291677A6C66C61A26997CB21D001F07C00763FF83598FFFE41FF833FFFFF01FC3FFFEE84411A04371D9F5395D8A2036F86F7E6A9EF7C67A5BFA657A51CFCB2452F0B54EA14CC1FE4C0093EAA19227F80C27800C71684AFB19607CB11800FF070FE33F07E6998F3FFF03F83FFFFFE37F63FFFFF84E92FFAF78DFB2C4AB1267099B256705196F16BE7BE362A63E03C0ECAA277E26BE0DDE";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "585E001CBCB272806B06D8081C0DB03B207B82F1BDF080F0061C781F033CDE0600FD81F81FFFFF07FF3FE7FF786FDED132EF66845BB6135A3376CCDC3C04F5297B11BE2E6504025AF9A3D4FF7D7942642BC203CB57EF63B30FFCD808E3044A9B5BA0E9F3BCF687C086131E0301674CF1007881FC1FFFFFFFFF8CC0FF387E60F3BDD2D827D25021979375B6A453BE101CDF20A7A0029D954C9B9BC9032F1A95C3937436FEA099DFDF130133DBC68F7CC5E72787F7BE6E8F8006130103036341DFFF3883FF09FFFFFFC3C4C06F397C52DBA95164F883A63F9F59B86D144FEAB0B380878B5D115E7AC720BB1E8455193C8C825C03CF5BA625D98BE3908C1932CB7C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "47E759F4BF0E8FC0069325C7FF63C1DFFF88FFFF89FF1FFF807CC0073905BD04090E8EB811F916C3B99482CC91D762BE3F5E553BB11D78CFD251F47DDE10CBE3DA47C02045BEF53A70F36FFBFC9B6C07C3A4B9F4BB8E1FE08ED874E7FFC081FBFFC8FFFF81FF0F3F1C3FC0073905A48BAFCCD5E010D35978728326153904917780C00A47CB92068763083D72C69ED8EB1E7BEB5EF79BBC9017C9360CC01D058E8F44F574F31F9DF01F066EFF3FC8003EFEC81FFF18FF040F070700017885D7BD0373CDB088C240F133E2501A6D540680C57305571FC2DEC0D6CE22676D2DF7D832ED4B406455857BB02110E3FC062A65108BFDE6F73F9FF01F076DF80FC1800E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFC8FFFF08E7040300030001FF85D7921B0ECD43AA52FB27E241C8801AF2F874E83AD2CBAB06446377F922184CF2835236361E3E29429DA6DD7EDF5B07036A7C3B0E0943DFFE0FF01FC103F007E3E08E0FCCFFF00FC30E01C10000030785D0F2CB7D417AA3B33C847285CAFA0238290D05DA36CF382C268AD0BD6ADE50693C2308A1FCFE2FB43FFA7FC3CF24F8E255538B7ECDF3DFFE00001F7007F8C1E6308E03C71FC003E3FF01FF001FFF27C5B85431B8B94DB2668A201A68C769F3213E20F8E2276F33BA689963CDEA56E2AF0205E2871F65D586633D5C30CF2E071B54930323407B9FFE00009C1837F8F0EC9FCA01E0070000FFFF83C3803FF877C57146";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FEB0FC54D0AD3B88A01DFFFDC64C2F373FF80099ED28019BBFA3738FFF7FFFE8AE6E189BC51E00000F0C7390254646AC576022278453EC90F1AA336670E1216F7262E9244009749B7EF43A141DD236FDD3B23A4FC57E7864583D98FE33FF08395FF903DC0D287FDBBF21CCF00000FFF7ACCFC08FC4EFFC000300E080B234BE6A6FDEA13B2E4861D2BFB30203C9FF9FE608BC9F3DDC51DD79F6FF5D943381B212CF3DEED20EA637A9B858407399D9E9575BCDC75C1C88FECB13609E7FC080FF1BA0CC60DFE2E7FE003180C0003EF03B45465D312227DE201FEEAAB77576C889F52845F8057EB4DCE6FF06781E33F23F6A8F6F1E2E9F29BF5139417FE7198543F9";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "D38D464C9CF9FC24636004FFC000FFE618FC307FFF67FC063B86C018DB30EB0A4B56F14DB5008D87DC2472B930E878249F63B95BED75450057E1507D22CE612430013D0D9444BA052802BF2439833617860D0660C0F9FC9BE360E1000073FF2D0CFD303B0C27FC0F7B866039CE9437CDF4867864E383FD23FD0350BE33C7C8962D979773F3761643C52AB32CDC34548D55098860B4ED7842BAE20F0D1E36B54A666C3AE37F24E3EFA31C3E00F800FFEDFF6093E3380FFF3631848F0384D7060C67C1092A1FE5F7917649B765A601748974D4086183856EBD2E66EA7C8BF24A5D1B6A80314758350DF7A59D47016D2FDD147C68E480B6018053063E03F8000040";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "0060D74FBC076E36B580E0F8D7475937171D7D104F1BF4373662D49E3752DBB62BC4CD8251880DCCC7A941504429B5209EFE604891A1D33EC1071E54FF80AE410D78C0E4FB921CDF53F3FE03FF83F01270E0D65FB3030636B507E1FE5B8E6CFA580B18AF9989AED024959A31BC8EE210825459AE5D11D01D685773C92E965433A2E719F83DADC6E04561E40CF94FB14E0EFFF8C4E2B4E287D0F020E0F8F1F81201E0D3DF9F01FF00A403C01FC93BE5630E036F126F896E56BF206B02942DDBB56EE1132F43AE371CF0AE29196B848E73055C2E295472FCAE0BAFA0CB39E36BF93F8F81DB2187DA6933610FFF331C3833E7E098000303F900001E812AF65B35C3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "2A531777440791837F60BD487F42309DADFFB1357BB901B10575AF848DD8E1CF8A991579F43EFBC51FE298EF697B2979FF1FC1E7B5835AD00C9AF7FF930718CFFE1C1F60000710B9CC15802144EDEF72837FAE211D659085013911A0D18C0C2CBD9A955AE9657BD8A7A7994A78143DE60490E658D841FF15601044228AB63301FFFBE1F8C8127DCB3C7AEF0018C3C0CF004E081FE3FF91FFFE1303050531888BBDA6F5645664EC4F30C7D4FF0F85A37B830D3AC5469DC6D862C897525CB8BEBD402AAEFFC3C76E7DB183A2D451C77ADECEE1FF4E713A014F638BE8001FE360E087E3000167FFF9EEFFF8329406A8669679C81B53AAE5664BFFC809E24E391A1C";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "45EBACED5F45F04E334A73ECE333A3BB955A594046BB73A4B69D3D3991273C0C038A3B1B38B6913BAC64F49F1E2B6E5E36BD1BD259BC431040FDE1C030038CC3F8E300FF9FFFF03FFFFF8000F8FE1F8878EE52E9A2A619DC43EA0904F6F36CD01FB0C1718745B2E06937479CCF95EC5FE4886B485808950915200378CC23E0D98EA33CB5524F3B2CBBF2E0801F3C8703FC7000FFFFFFF81FFFFFDC1F87FE01F9F8DA97175E76A479A994642D8A76696E392DD744857A26E555278A99C208C09AC3E8FCFD5E7E6A19269B1781C8FF23AD03FF0D9964A1CD60A6721B1C00FC8419F81CF8FFFFF1F81FFFFCFEFF03FE1DE5F5184620A687D65A90DC330630C86EC2";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "3EAA8DB615E8C2408ABAF76BD3832DC19A6CD21678FBD7483809541D22833DD726EB3C84977854C75CEDE441007C800CF9CF0763CFF8FFFFFFFFFC00003FE2E2351F7F77AC26F3C5F3F53B962170C075AD4255ACED9C0FD5E69D071395CC05E7558AF3FDBCA2289EF634E2E92104B16C29950496B12F8B2FB86DEC1F8119030DF8000FC0FFFEFFFFFFFF7E0F810F4AB27B756970C9C08C68668A3C2D8D9DBDD3261C1CEE61EE3FE2300076DBCA44F5AB519DCC5FF5ED3E7BEC1529B1480B79F892F71B06BC1154FFBE2E381FC1EB0F8D100007E1FFFFFFFFFF900300000F0ABE98A259F2CDF79DD8F8E85F747697261F07F809511568522CC4D5DE485840E2D5";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "731D554D5FDA4846566E80DA7662B41C45CE9CE1A70FAAB6BF2A303FC0E81F8D000081FF3FFFFFFFFF9601E0001FC2B9A42BD74248BD23CB8646F079D8E12F3B8C19266F389F6E37FD669B6E564594FA06D57D62FF8BF048BA918B269ECDADF0367BCC198F5CAA1F7F2E2463070F7F8DF0C3C0FF3FFFFFFFFF9600E1FFFCE4E43882C6DBA773F4D195B31C9EB3D415ADEFF61AF9796A1D98D2E4232D5B6E95178E9404828B685DC96088E18CCF9F6FD3E2CFC1D258878EF78E2C2E43E7CFFC8EF0E70300F0FFFFFFFF890180FF1FFE4A7F492D26557348138DFC724BB54B27ECA743196358166FD44268F817B387A9234043EEFD3EA75C4F6F058A9AE40F4F28";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "A26B8F9FCD0A7C820C132A42F1F3E00AF8C7031E787FFFFFFFCCFF38E70F841D2C0143B5464E583ABE8486AE7B40F9660FF7AED246AF1D0BE548EFC08E003472DD70B2A1055E4BBB8B82F5813F7073D0AD35A265F406BB10EE0C6A42F0F3E30B1C0380C03F1FF0FFFFF01E01FFF0001F133E696F86A0A601A83723D91D9139A4717B2A4AAF42240E76020592250A4D3D04E8DF87D50E826EDCFDE4D16BA76FC2CC004D28CEBA2FF800202EE3C3A789291FF007A1943FFFFFFF90000FE4309ECEB9FEA2FAE2A940A3523413F96D7C6A9C208A08BDCEA10E20F7578152DAD5E535BFFD6F98FF7E28D2226F62AB54A00BDD04F76CDF3AFD4EF800F3EC3F33A7D929";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N48
cyclonev_lcell_comb \drawer|pixel~12 (
// Equation(s):
// \drawer|pixel~12_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( ((!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout 
//  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\drawer|address[0]~0_combout  & (((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~12 .extended_lut = "off";
defparam \drawer|pixel~12 .lut_mask = 64'h470047CC473347FF;
defparam \drawer|pixel~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FD9BF6561075FBEBEDD03FA002EA67F13ECAB1984A1F63DBD0648B4A0608C9C692C314CFD7D0CE06413C180C50BD3B701FC0FF0FC38FFF78F01DA06401EF49C913B0863B155F761FD35016515464FA70F5F0C07E1928FD7B36AAE6A0161C19128CBF282AB61DD7881DC9A2BE531EBFE89378BE681458AFE8C7837B9AD4C22D38C00000F031BFFF33F3FD21EEE32838B9AE2D89F8D1B7BAE0D7844D0702255EBF32FD9C2E41F7C3659B9946BF6CFF37FAA73748719A8F40A15FCF3F53B59D7AFC0DD29A07E18426DE8CF4CED5B63B41D1FEF100F0153CE733F3FD232FF328D999F23D7CAC59A6FC27D7AF0D06A0126AA357EC36A231FA6A0E986F3F8188972EFC";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "8D70DF3F3776125046065668E318019824F3741F67976606F3EB9CD43E20D140E0F000001081C31807F8232703E8DBE13ED3D5FDCF09D9B439515FE912B0504E0FF69432BA45EC5AFA30A3F9768B51A8F84474DB4C8EB0584550596F2488EB88480B0DE0CB1E49E3B4CCCB4CCFDF85FC3F000003F0FF0007FFF833F8CBEF2F6946214964E88311A3E9E66A687B3536838C1D0BEAAE566770FD239913FAEB2D1F759C5E5F4708977DB968D27571076C6BFA95343176ED5EFCC2CF5627987F85FDF780F00718E300C01F713FC6E14E5F3A7FD0C5D89B5EF67D37AE780F76CFB28F0455CFB1CA1193AF5250080B07377FC2401C5726661D63E114D687C8BB62B98A";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "78F8DC523560A6E33D13F9C0F031419C0F00FF1F307FFFE71FF13F8300CF77027650AB711A7F683C4E89819FABE176184F37BB44283B50283956D7C57F10E6B3B2B362B64A71B58982FC5E3DF546C45964F548A026B17521E2B3BCC707376B04FC1FFFFF710000FEFFF07E00FCE9A0C68875FF715D8CEFD29452BF69A045A602822CC93EA414123524832A590FC7C50256722EFD0615C2A251C30C883148276A2746CFD6C9B6388940CD0003C034E300FCFF1FFCDF8000FFFF3FFFE0FC9918C2A1B7DB548125EE26D004D72EE7BB67A9C0E3A1CB137472ED7E19BBEE0CE1AA41A70C07114936320A0412D3CA383E6C9AE860AC965345B832C9DAFE030716E003";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FCF80FFC9FE000FFFF0FF3FF8E1B1CCEBDFF3A54B95D9297037BEE3A76B1DB102842CD8CB48036B359776D27F1DE58FFBB77D49CA31B588FFD6C67089CD8709552EF8BCDCF6A96C2C1C23C331A1BF027F0D0C7FF1FFFFFFFFF00330003F31EE54375B5DB4A35F92A3978F84954DA200A9CC9CB21D42C855150B20DF4B0748B4C5A273B3385E9AFD70E7B0CA34F7E5CA39B25C76C90044006455D1CE332F8FF76E0C7E3FF1FFFFFFFFF0FFC0000E712F1BFF74306533EA89C01E22A978559758B9B72AF936FAD52EB1AB065E6843F2BA4B413F7DC58F92014A5E21F6E70DE6C40A5BD032C9CDF4C02BFE1E3F0737F1FE6F0E7E3FF1FFFF87FFFFF80FF00063388";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "C308DE01A0F986610EE7F43E7FE63F3CE33FE2FC0100FFBC1F04FFFF7C9CC0E04D6D238B8456A7A77FAF6E1EB32E79B620AEC37E6DFBFB69E67648CEEFE46ECB34A1811A62B85FD0E43F7F8F8311AAB71D047D01B01DCF0BF4F3059C7FE607FE661FFBFCE19CF1B83306F3FF78412EDA43FF2454F94BA606F833046C157D47DED6348F9D064110119EC3B76EB7F4290583E378BC4B0EE19BF3C30192D7280BC590C537D535C6FFFE0BA577F0B8007F11C3F63338E05CC090B46DC3CEF764ABF3A54DCB81048CC62B7E5E77A19B7B5F96323142AA869F4736EC4DEE2452102FBCF62CDCF9AF91EAEE39E7100DE926380D28C537DD16CF1FF80BBD87FF1800FFE7";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "F3F361387048C0908069C3FC7ABEF1C7F2EDA39E6C8EC2518F54F75367038A32DD678AA14D2FCFC929A7952459FDE203A00F2E1F4B8218BF0867F96E10187C7AFCC517DD83380FFF993BCFFFF8FFE00D0DFC5C807860E0904929E70739214C1A93E1421BA48E3CC5B4CF55D14952AD0EB206F7CF21154176486EF3F755142505CC294E12280E9BF26B13FCCA1F8FD722832BC6DDC1C78700FC7381FFF8FFF80576FFDCC03F3CE1804908E707DCACE02C249690ABB8B6552F1C79B8B612F6DE4A206400472ED8AA88796C182C2339A5DBF10AD6BDA79FE34B7FCC735B191F6F6BD03BEED9E0FF8E07FFF31F0007000F2EF3185CCE7F0FF387CC107FDC30F0B0EA";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "38F781B213413D80C4BB097BC86718F00F6658C7B1BC1DDC82F297956AFB38F4CE0C8CE9F02D4A4B592394BB41980F6C983AFAD97FFC1CDFF83010FFDFFFE0F401EC33CFFFC3F187CC1077FCF104A1EA191FC83A1C54AE2548F5F507B516496B8A0EC8F0431F4D1E49BCF3B1ABA33DAAC016A833F11F60851FE59CAAE0F82BE03C1212C91FFC7C0799B011FF0FF8380C3CD4C399FFE0F087CC1163FCF45E9397C209E50499B70A5C213C79F319A7CF7C3370EB753ADB7D3FC3484969968B30B09AF0C3813D4F4306E335B5AAFE24D505118602C901F9FCFF9393F2FFFF3F38986D6EF8107FE0F087F91163F377437093E18F53F0506884A67B71D68B42AE1B73";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "1C5C622737BF3F28F9F4F9D0B7D6CD947C5D9B5A2B4D535E723212D68080BFBA5A069AD3B8F71CFF77B3F03FFE0F3FFF85FB3619E630000F9091E117E2C4CA613DF173D6C291E43052E7F946349BE411D5D0EB7466CA9E75B4DAFB857E7B1A628FABB73E0C7B18B6FD915E52C0C159B30E07BE9FC193F80737B33FE0000FFFF01BEB044F023800F988F07F121C56F310FD67CEA9339E2500C1DF0E8CF5BD71B9FC8181698EE86BED6A9EF5F86828903228997C894304A4D6D5D92CFA3C4DA1B57E0CFE03E1AA701847B33E0FFFFFFF6D2738FCF0FB3C00F00FCC3FF0ECBA67D8F2AC4E81A64A05AC3B3FD6B947B0C5868A8F7EA4E7653BE87A2EAA74A69C8463";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "42C529FDFFEBE370B6BEF47DA705C3F5FA7305D252A96C1505CDA4BE7CF07B1B9751FE15BFA6F3A22E71980A88494DE3C3BD9F72BA142CDA7CCC52686FAD9F18788E362AEDEF4EC85F90F77E452B6A994F303DF9CF0F7D49CC3DB99959CB2FBFD10424C0A4BAE24C535B85307D0F76D70D349CC409712B1981CBC03F6D43AD0A059EEEF5CB6EEAB5C194428F79212FDCCF7F0681322894CE1EE6AB9A305A9F1659D4D3FB2FE6F29E2C017B114C90515B525EA3C58D7A72EBB88A051C10B122ABA5C7ED9978C3617A567B0CCC333B3925F957BB24C7878208A779AC4101C0ADCF98878747A4146F15DF0BD960DACB6FB520B8DA7B2FC698D8681272C65304524D";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "21565F629FB9016B40029DF800F4DC2F956AA9BF8DCAA4E3F014248A9BB9891F483D2F2E57019903435A6844DCA9B8C73F73C42F428A11E8B825971443EA7F7E3EB9C9124101046F2F0743D79D2BCAEAC878B681836BE3B0217316BBF8C1B73874FA021E87231D23DEF850026BAF0A2B7E111335B62BBCF53264B0F9A244B0C033BBE37F353961E8FA68B3F176E12230C206997EF343E0D1A7F6EA4C79C3DD2BDC751A9D3E44E10F5F5F90F80CC8F0F08A99E5FFDFB9963D2764735543487F2EE4DAFA1593CCE1D12302400BA26894C0339BF7B0C626F9DC379D79B320418D4738CC9DC4DE249993693A83DBA0B4448283A48DAB3467FD41C56056C640061890";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2319AF29FB16D82F0CADD3AD088F04389CBBC45C288CA20EEDA2D1F1A031B82F8113E0D62DBBFBD9B695F23DA204C305FD4AFFF22DF74BD4337EEE99003A58A519E6B6ABAF421273C463307BD3EDD98128AAC54ABA6D1A5C8188CEC43C574421E50B62B9BEB01E73E7E563F097CF783FFC36E7CDFFF664D839A8E3D2D792372C389D003A0DCBBB52C80721426F9B46AF03464C57F220AC47D01DC88D8FCF1CF870E470F704425B6467FE77878139696419AFD72B177D489CAA1F693C99BBF1FFE7F6F45C5BF35B183EFE42BCA063CE45CC4CB830FC15B4E43F804C98879478EBA178A65817FE3AB069CADD2FFF9F82CFBC172B5FC3B860C1B6ADB5BD5D8DE38C";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "A241E5ED70414F70D6DADF4D000431FE20FAD7C93873A119E0CD973F2BC175ED1CB850712704D4F9AA7C629BBE459483F39B2CF99FE41A823A3F995B9D985C6307DF7BDEA6AA5A4CC416F611E8893788802C2C4D931869C57561912A221A9BFCD7CA53F58EB67AB7DB69B2486D6080F5F78ADC563F1B3E70CBF00991029E340562AA18E1B40B30648DD6221BE7B84A880883145DC3F835CB7A17EFD66F2F10C3EFD6D4FFABE7CA83F2ED2290DEC4DBFC1732238EA38EB920BFD532BA47591F03F5D12DE49E12A4D05DFFA4F29BE88834BAC66046B4316156BB161380A2A00E2CAA816CE9D45DDECA5F3D17F30A5975068986521FF4E77C33EEBB68CC9630DBDF";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "C72C743C1FFA8BFAFD1225C099E28723662BCBA446E3FF00FFFE03C0F818FC11FF00FFF8FFE7804528DFFFFCC00FC1A318D5C38C96B0818F5867874FD632C6726AF5042F2AEAB30CEA4CAB6EB6BF3F4A3F579CFC463B8C0933C207872AEB964969A887842623FFC0FFFF03E0FD18FF11FF80FFF83C3000D568D0E3F0F00FC7A320C2FF3CA61642E18E048F3B81AC8D050B56D1BA9280ACAC682DA1C0BE88E5E97D5FD01F0FDAC26603186D6406674B19FACE49943223FEFFFFFFE3E0FFF087F07FFCFFF938783CCA1011C000703FF6FFB0F285BDEA458FB333652AC5E418215F751B8C522CA13FF4143168061209AD5E140B2CE7E77353AAFF1B4872F5728C23";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "48F9B7967A218FFF7FF1FF71FFC001E6000FFFFFFEFFFFF5C0FB8C07303FFCC7911C73BBDB453C0F06A3D8AF828CF227745D26D355A9114D36A21354691E645910D9CF1027E37C56E0CA5877ACB611C10338AA97FA21DF1F3FE01F33FF0000EE00033FFFFFFFE7E3C1DF9FFFB03FFC4352DD8A3311BE121804AE7D711E5DEA0146CC5B2616326E722B00A7D131EF50EFF265503F9CECC4CAC7A97DEC82793D5FAAC84D803A61C000F83C0FE0F0FFC00CFC1800000007FF33C6A93FFF39AE76393813AF33C5A3A3B992B2806BEA07EB4C8FBA825D487745DACE6F4A5C221789E711D5A778E0DB445AFB2BC73BDCCAC46698402D80BA4580F0F01F1DE01F00C01F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FC3800000F00FF3819A63FFF99AF737A7FE5D0C325BC0DBE4AC3199CAA076D4AE48B7BD788AB910818E62853911F01AE3AB82F78F05E67CD088CFF7C5BCD7C96509DC180B28EC11E000FF880780FF030FF0000000703FFFEFBC00FF3D98FF0FB5E1D558166A0116E762DDA3F4E072D0C5639D16636445D4F1A2A6EABB3607671E20B2C3FC00A02BB8980E7FF0110F88802A415C1BDBCE7000007F800FFFFFC10C3C300003F1F0080733001E3D94F9018957645F8468F4EBD9F5F1CF45E7F9DED170C66EEBC235C8DA361BCF8FEC96D0914ECDE3F3CFE4E85C6302F1F6628C89A0A2EC4CC7DBCFCE300FC7C00FFC0F8CFFFC1FFFFFFFE018798EF00FF924F9119";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "73F15F5F237187FEDB3FF5A9FF1FED6AA183D65D3CEA073CCAB44ABAC4BA62981F426103399AC8F8E87F50FA5D2928B1B167ABFE65B0031F80FC1E7F003F00E08000180003F8FF65A711C1FF16AF211B7E8CC15ED45B4CC0394EED13B25F77430BC145721DF7F653EA6759E8D7CAB0CCD0893C87FDD4F5607773A8FDA96997F8BE76BC6365803FE0C3F81EE3FFE0C041E0000000091CF8F5D7F0C3FFC6B5291F4C302DFF518E6B54A0716AAD88AF9FFAA10BA95023A06533AE8F04B53FD6455E6C973CC73E278ADF87FBA9C2B43204EB40956101644078E7E7F80E638FFCC00107010000E1FFFF6A27F163FFC6B52B0F89BFDBE5F6ABDDFE26223CCE665A9EB7";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N54
cyclonev_lcell_comb \drawer|pixel~13 (
// Equation(s):
// \drawer|pixel~13_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~13 .extended_lut = "off";
defparam \drawer|pixel~13 .lut_mask = 64'h014589CD2367ABEF;
defparam \drawer|pixel~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "F07F0F01F800F91F000000FF1EFE0766FCD1150F6732D0841C097F68F06E78F67586B0FF744EDC1B09B530D2F64DA76A0C1D74FC291A0F3614C11B87E30FFCB9FB7A12CA21CE0100FF187133C9000008F7F0F0E39E00C100010000001CFF2F621BE68334E75943804D9A5ABF893BA3FF31BB0BB4E5BEBA0AD54FCE34FA00720FDDBAD76D3321A72E38DE708107E050AD193C11DF60CFE100FC3C0707CD000060FFF7F1FF9A1FE3003BE78000391FA5993E42A15801EDCAB4E6F30A25678A44A2663A61090FC9FDE77A1FE1342E641CA0969AB06C63C29A38949DE71FFFFFFBFED30E57FFE067F0C3C01C0F07C74003E4FC14E3FF9B3FFF007FF000031316BC83";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "C05AD02BC7E6934ED5D4198D40BEF08CB356CAC2B6878B87A3673928AAAF7EC246D4D9A167228ABF682018303FFF06FA076F77E7E078C0E700000F8FC76007ECF8D487C01EFF0180FFF00F1F3BF1510EF7BFE0DBF912CDF6786166E0B39312B10342934092410C53F263CE0FC689324FE625C4184F5FCF716BD70EE43FF8995B7D1F67E7F87B03F700FE08CFC7600FF1F1EB7E0038FC7AFFF1FFFFFFF9E9C0AE453F6F2ECB89586E78E869751E5E3E07696F054B9EC759FC198EF55F253DA0E39356ADA1DD85BA5A433DE70E30E0937D76BE67C7FC71FFF7076E08CEC7741ED2E3FDFCF8307972FFF1CEFFFCF808BA24EA415B8D05C8E6C2060896C9D247E5E8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "97EDEA70D765A67395B2F68B935DB220FD1A011F5C1B8F6BBAFF1F7C1F9076BBE96BAF5A78780F61FEFFC367EF600F91C0F33F018C01FFF373DFFCFF043CEED0DDA72314666F774D5572A460542100E42FFFD78D29D31DAD84E1EB6774B2CB55B8ACDBEB62389CE5B88F1FFF9FFD2FCAE91173D83C1007661C1FFFE7FF601FFFCF1C3F811F03FCF3800EF0FF0E389BAFE85BABD4E05A0BECD830C8FC0D67ABFEDE69B73A526C357243A2E9193BE577EC4ECDAE24BABDBDE39803000FC72734A91D9093C1B9CC070F19F003C3FF01FF820F9F7FFF10C303C000000000FE7B3D5F046CA617E4CBBCB2A803EE0B849D261994FF125767C8C2D57C0A5337E1E55FC6";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "8FE6D6C382F1F1FE67F00E1870E0ABB1D390E3C65BEE81C9F600D919FF01F0310FCFFC11F4601C9133C003003EE5B395D18552D2FA61FC6CEAF84443CEE06B3A97684106B6FF4E7A26F482034E0E547CCD7FD35BE069096CA4F000F78C1C4CBAC90F03C6A3EF8071F6030D3CFF07077F1F9F783860600E019FC0FFFF3CDD5811EAC475213980636C5E50959D7A72FA94383104D80795DE9F4C91FCA2EA9A4EBC255C97B7BF6F441AE030FFF77FEE4028E5D38241A1F08005F018F43EFF663E8E333FC78001C100009F80FFFF3CAD11A368CA2FC8FC127D60F4DD94C90C592530DBC3EC68C3DFCE16C36DA55F7EF858EF5A71538DE5A81BCF3033FFF0102334C1";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "3A69E2356C51681DE18557DDBB82E21340EFAF7062505BC1C7A6C699AB8C1A12AAB82C0292F736EC4E8E473B4C445A071C9F08D1C2AC36C3030738E078C03F9F004E04F1E03F81FC3F1208B95E43BFC2C0847DB6015A3E49A75BB5F16A42958A4B556166FA93640A664EECCF900076504B5D4E17183D5D565E90F4E5F95C2284F09FDFC9DC95C65F601030787FC03FB3E056F43F313F81FCFE85CF0EFA83A0050BB848857AB6D8D0CECBCAC98043F5592A2B0FAEE8F757EF6BC767852472FF7B388DC4381B0E6FA731D2C271ACFAA1C9A84FDF3813B4865C6F18513CFFE0E120339EF4093561FB03E70A2466F433C08CC7B0ADD1B9885EA61346DDA028997DCB";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFDD01C36913667D6CBA5E7C165454E5365719562FE38DC15A99C651D95C9F3FFE73FDADAC7BDC1EE009545799EE17F919254210B1BE501E52FCB77B96DB7559E70C93E3D15049F89BEAB9C302C9F0709A2A2C91B202D6ECCB956185F6C71843EFDBF878F75EE5910C07629C54F99FF79FF8FD9F6837C83F0ED261FA98CF0F8CBA27FEC2A3BE903351FA66FAC359850617C7B2F0E414D010CC35ACC063A9539866662F8EF1987E719A9227EF8A8D8980CADD8F7403423C2CF328E3BDA6A03F000FFEFA7A9E5F19380035339477418E9EC2C86606B8BEE03BEDBDCEF0A6E41ECB94CE5AE9B1551CE1A261BA03F89EDD6C40DDE34679EF1F770DAE2C36E66782F4";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "D865190BEB0DAC0D24C40CACFD543E00EFFCF28C5773F330F43DDD5F9092308F4CF736F9E719923CB5E39EF989D65481C15DFF154B5A44D46B2A9A0C8C24072778D234F2564D06B468FD41D556E3B7103DFD20EBD16F30BA8B61D7FF463DFEC12DFCF15CD4ABF3FFF92CC42C3908A21D07F89E7F20032673A9A851C1CA4391CFF0B879933AA9779A6C8473F3CC7C069C6B77E29D8BE7266F885444BB2107E7EE4DDF2137E49385E420E4A5FE5F75FC9F08C3967609A90F71DCF8B171A7AAB4DC5EC74C34A7760854D869A6E8B3E0DB6F742415FFECEF746D2416EB3C91D91FC70C6FCC0B2A7D92C4D3C68BA888040B073E6D28200831550BAB12AE75AAFC7C18";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "C813D673865487EF523FBED703EC5525FAE5607DBC6CD97F90ACB608A81C11658F41D7F213A9BEA04F91518033E8FFB0066278C40A12904EF4B6A4909AEA0D1F1DBAB939FFC06E697332D3F59E423C20D87BD0787A70FF1F4BB9A5FAA5EA030B1DEDA07D879F184B11101E9B51DAE9A261DD5B57028697B8F018617FF388D71CCA5DD65391A85008E978B229CDB261C71E2B78DE622EF74C0DAD55A4033D5E33D39908B1E8DE078DD18BD268D908FF86DA89F4DC3CD90438C4BD396708844B2D71A2DA1B86511B722BF462BF9F87CD1C47B264AD76B97B8E53BFF81A85D19079EBFCDD2CBFD9D74BB36C5E597B5DDE10738C1A3FEAFF9F675EB7454596F96559";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "D80C36645B1183FF3FC0133FE00F50B37FFE13CE600003F80000000883FFE3B4130208E9868B1C2CAB6E27CAC0A6979ECFE306B2B2FDFA2058F5404B5A96D64F744D6B799EB10CB880561CB44E96EFE537DF7F3C33FF03FF3FC00B06370E50833FFE874E600003000000080861DE18B08C9208BC2741E5D3AC8936675189192B9E9FF9A010077C0A631F34CC8EDD6238EE4E9520E4C206B49CDC115AB60A159C20DE81E5CBCC00FFF0F16ACFF60E7640C6DBE72F0878070000C0000C613FF66FFB6316EF0C31C5A21FDC1B81418529E719995A9CCA372EB97C8A8E2CC19B58BFB912E0E6D2ACC4645F2193B4838473FAA2F171BC57CE83FF07FF1E1EF78CABC0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "C69F64AFFFF83F7800E0000C183E1E2764CF77F04F7076D150FAAFF7F4F9FE7C31A883564187C68649C0B8CD792A6F40E934780612D3D575B060FF2452C0D9A470B58B186CE7871F0E63BE3CE1FC8BE0FFFE3CAFFBFC3FFF0370000C38F06F169A088C0E0F45D42BC5F39F86241B3DCDD421E56ABD349397BC2CF5041260F59A00FA79F90F7004B4DC007F88A0F99EC79C046FB565F0FFFF30239F0800F88CE4FFFF3C271FFF3FFFC770000CF0F0D72CC86A347B6F831F58EDA8110E849841A300944886518B6E59A89E1A4F3FED9B972A753DA5C93C5E705F64F89C6CC51044B4E2093EF8387F7DE79F07E707F01FF0FF0FFFF0C43FC6E7FFE0000CF0F097B0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "DD9F96942BA2B85B119B0A08948A56227BEF0A5499FC48D18BCA49A48DC3CED07A1C015B5CEE79F3A037CEDDBFB8701C88DCD83BFC067C07C70733E70F3010F8C18FFFFFE0CF99937000000C54909791CAA4047B3A91A74BDBA50793A004F67BC2B3B11B2F53FD5B7D7EEC2E81C6F4024FB4ED8F0A0B1C6008E73E165EDF441D18422FFBC003CC00E00F819F0F80303F80FBFFFF37E0636B6FF8000CD08197513C375088F88E50ECE6FEC3351F2D7BC5037FC3EE32DD5AF21BDF6533EBBA22C5F9BFCD9EE993EDA32079685DFD6EF041981EDDC81978C461703F8D73CFC03F138071FEFC3C38E3C5681C000CF921E7705DE1CEDB7F6A80139D8365AC4403B62E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "ACDA045CC3DF90932C8738E868A770EC015F7B1D6D3AE4586C4E9D43026A7A6DEC4B95C0967BFFC038FE07F170F03C1BFEFFFFFF1CE03F6AE07C0F3FC8B78C0F62621B7310B4897E91BD0E72B6448CBCDCB1E7B384F7821A8C47A8AC5188B04864E804055EC8171FDCA7FE6435AFB9D85D1C02C7977BFFC01FFE07F078F0381BFFE3FFFFFFCF00BA29801FFF70BFC83F6055DBDE154B9A6345C05BBD67595D1BEE32ACF8F3BB1383D5C93C0B66F84BC2248E01E27F054CADC7DF63285AADDCC408F2384647B3FF003FFE03E0F830F81BFF80FFF9FFCFC1BA083FFFFF00AFC03718555D8896EBC0A27AFB245068922E7AE40F42FBC7D5984BB20FCB58FBD2483E";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "53DED16C7AFACBD2529741AC4A223DCADE7E6FB11F6A3213B5F38390A67E232C034FD4F30FC31FFFFFF620080C38D497FA2CEBB082E60EF2D6259945B36E1F2018F160C6406703FCB407A0D87803382B6F3143874E242A348DC5EBEB6BE5481C3B6D5CDC1F09DDF72310232F931870E78A4FEC80FF87F8FFFFFC2468FFC097D1106AA62798EE55D58A83A9620778D9324D9F91419DE9E163A4E72FE09603FF4CF31C30D02A6DE1598563AC31453CC78F666CC638D00284B9948FED5CF4B40EF92AC9F3803F07E0FFFFFC4E0C3878FBF9E7096C33D1DEE791B55E6F9E8C1B7D2C7491B72214368CD25B3F500194EFFF038A46FED70F4B80E1D0E85FD253ADDB84";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "F82DF039D7F5473E63C7E35F3E23DEEB2D8F03E13F0FE07CFFC0CCE138CF75FDC7727F6477DEAC36584AE10AD843D1BABBF309A69BF1690C34185838F3FF031BD7F607AA55D94A5DD40C5CBCBBB18ABA6DEBC3C5178DB81EB1E5E3FF75D881FBAD9E00F3710FFF3CFF80C136383F72FDA668DA76DF1EE2E87B9F89FAD4DFB621C3D66CB9A5DDED96A414A086F80F649B44A6DE085D3CC7E140F3307D68D31CA00E6F6F21769D91BD87044BB0F0E2322A5D07F007FFC7FFE3FF0EB9D7C0670AC97467A5C44B654C5C3CD5725E4A0CBDCEAB03DA89676904BC7F08A13EFC1C7FF13B40916C44D3C98E2EFE32ADD8D8BCA11EB22E2128AD60CDE845C63CC37FAAD5";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "3D07C7FFFF83FFE7FF0ED9D503D88AC9A1A23533ACD72A7CC7C23C2E96DBC8B0978242AFD905CB127ADF034607F03D0C83FC7B1BFF381CC8C47D1F0BBC94A73E2BC25A590542A4F14F27187C2F179E2ADD81063F3EFFFF07FE0750F736A8FBA8DE5DF6AEDBC110F613C2DAE4F835B2A50A511EFA10A2A14C0591DFF48C003F68C32C12663822FAB8BB6D0045B6F5B703C63100DE768573FD7B751F1BCCC81E5BCDD9E40F3C3FFF0FFC0342E375EFFF2CEEEF12E44710D7423D1A3FA389C6EF6220497EE974454C087B3FC091F1F00775BB1703E1B14E43F21B145ED176131C82CA326EFD8BFA23D45D1DAC06F8B7E09F29D9640FFC60781FC0032308F5D7E60C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "DB8696CB53A59387CFB21E5D208AD0AC1FEE505213722671FBAE4F930C387C37DFB713DF611AC0B6A0FC901E169A416E210B8A7D1BCB5E32760EEC38FC4B66813383E61FFCE0001F8039A1FB74870BC413ADEF869399F8BCC3312214F1A3838AD39CDE3477BDF9B22DA6304E00F84750718E39759E20265B28C9914CA8A0E04E2D9C7C1CC06C88CDC651EC1E43444583FF87E3FFCFE0383C0079A0F8036405E43C797C8A877A854E48DA85BEABAD988D84322658EC3AF6C23DA047AE89FF197F3FEE66555DA0A8B39AC45080950314BC71ECE76A8E8D08B29C4398035B4A077F7F0601FF8F8FFC7C00FDA0F0000134A4A4F55450A31073CE3CB71527D5316C83";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N6
cyclonev_lcell_comb \drawer|pixel~14 (
// Equation(s):
// \drawer|pixel~14_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\drawer|address[0]~0_combout ) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (\drawer|address[0]~0_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (\drawer|address[0]~0_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) 
// )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~14 .extended_lut = "off";
defparam \drawer|pixel~14 .lut_mask = 64'h028A46CE139B57DF;
defparam \drawer|pixel~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N12
cyclonev_lcell_comb \drawer|pixel~16 (
// Equation(s):
// \drawer|pixel~16_combout  = ( \drawer|pixel~13_combout  & ( \drawer|pixel~14_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|pixel~12_combout ) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\drawer|pixel~15_combout ))) ) ) ) # ( !\drawer|pixel~13_combout  & ( \drawer|pixel~14_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & \drawer|pixel~12_combout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|pixel~15_combout ))) ) ) ) # ( 
// \drawer|pixel~13_combout  & ( !\drawer|pixel~14_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|pixel~12_combout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~15_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\drawer|pixel~13_combout  & ( !\drawer|pixel~14_combout  & 
// ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|pixel~12_combout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~15_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|pixel~15_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|pixel~12_combout ),
	.datae(!\drawer|pixel~13_combout ),
	.dataf(!\drawer|pixel~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~16 .extended_lut = "off";
defparam \drawer|pixel~16 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \drawer|pixel~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y38_N48
cyclonev_lcell_comb \drawer|pixel~22 (
// Equation(s):
// \drawer|pixel~22_combout  = ( \drawer|pixel~16_combout  & ( ((\drawer|Add3~1_sumout  & \Draw|draw~5_combout )) # (\drawer|pixel~21_combout ) ) ) # ( !\drawer|pixel~16_combout  & ( (\drawer|pixel~21_combout  & ((!\drawer|Add3~1_sumout ) # 
// (!\Draw|draw~5_combout ))) ) )

	.dataa(!\drawer|Add3~1_sumout ),
	.datab(gnd),
	.datac(!\Draw|draw~5_combout ),
	.datad(!\drawer|pixel~21_combout ),
	.datae(gnd),
	.dataf(!\drawer|pixel~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~22 .extended_lut = "off";
defparam \drawer|pixel~22 .lut_mask = 64'h00FA00FA05FF05FF;
defparam \drawer|pixel~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N50
dffeas \drawer|pixel[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[1] .is_wysiwyg = "true";
defparam \drawer|pixel[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "14B49AA4509A215479F98810BF077DDF003F86780F7C63E0CD7D423520BBC1B08794A7ED428F79083FFFB7607A3C6D3052A3E70FF1E3620B1035E2CE5F08B30302961A196DBCF04AC1AD9CF27E53AA1FF1F9F5929E2245501ADE726B97C77FDF003E130C0FFEC1416C438A362DE4C5F28D10EBE9233AEEE7E3F7DAB3855D29BE70A36A7BE8EB032CF3223979E26602E447F1593920061B161FF91BA364AAA69664B51D4BC1587766433D26B28C3FFFDFE03C1000477380137E92AE63E6140360557E63366E0A12E0732238DB86E26B929229F5919AE83CB4FF936DC3DB00025AC9B3F4365C7C9512CDCECCBB9237FA82B852F8F9A8B985D19439E2575801FF9F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "F1F8008FE7C100035EDD3E075746C51A069868B972901339D0A1BAD2175ED77740BF389CF8E87E09339C6AC2A0CCBB3D8BC9FB7BE3EEE741D2C7D50546793D5162A676C91AD54773C40993AA1E01FF8DFFF8039F8FC9FE0236702D6CB8B8FF8D28F868E21378A9CA756EC526C6001F7CC00852FDF8603CFE51706C36B11C5CEB8D64C5B7D6E42BF99CE68FEBF2CA448008E9026092AA53B469A2839CFF070FE1FC7F13D81F33E7C003D6CED640A5071A5BD9096F9BEB8B0C54852BD0CADBA6960B949E3D7E073F774906B06629B0D89C9BEB3448B4DF743A30EF5915E751E3CAB26F6E2C029AD389003D8C5A1FFF1FF1FC7F07C7FC1BE1E2EFAE67920044CE54";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "240C741BF26D6ACA8BF42CF140C5169A7CBC20FFF30F8F5732BA6BBED650D36C05D3F81F229836E36D6B6E3CCB7D9E2ECDD3B567F38AD9B7E7C58CB927E0FF7FFCFF87C583CFE3BFF870122221B2D518A46E6AC3A057A3DA2399E709C7284FC224702E15F1FF4626A9C72568B6E09B77C3370BC14B2FB060E65D859FD630BC0436E0EAB2A974D884FA2548AEB7E0FF3FFEFFEFCC9EC0FEFFC94DD2AD7248CF3F0B89B9A4605306F079BCBC3B128CFF0A91D816EAF9FF18BBD754A2235AFCEF9BF1B934736C973A535CEE8A60CD0327C795DBF5AB96986CBBC9A5E57C68E7FF3FFFE7FF0F819CC6FDDFBB2D42013D57D9ACB0BE4CF93503CC38EE1B8E28C01865";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "92F065C2F808604A5DAF5700CA0091CCCB6DF60B55426B34BFBD8F57AA8B27B55650ECEFDB4DE7A200833F5CF4F9FFFFE103FFE7FF778B02F3CEEF2806C4960F8168FCB296727247775B8A494E65BB9E5DD001F3FC0C799358DBF72881FC9C30E372ECA6BCF9954F2BE7696F54BFC749A3565D2560463CB8E106EDA104F9FFFFE001FFE4E00349146428C23715DB37E08BC83BDFB535C92C029B5D6FAF1D624629FF8173FC0F292A1D67AD5A4233776030B96949F65F874FF7117CF9C76924A67304AD1F5D092E4187296CAB38FFFFFFE001FF081F00F35015048C724AEC13F7373F22AE83E71E1A7E2F452DDA7CC7E53C9C0CB20603EC2D8D09E0BF08074010";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "54A66DB56FF7F021EDBA23CCD68778899EBC3946656D4093EF27CB90540D9818284E920F147D3B05DDD670433A00FFFFDBE6FE7831BBEEB7B89CF405DE14028329C61D18D09312DE198B321BD8D83CB53CE9A32C906020027F313F74AE74E5291D4EB0832B8FD9EFBC46181315E5360151CA3BC43F92F4E3ECC59B393D8083FFCC3E00D66F0AC6EEC05F8BDA515D8E57F86D5928B0CD0B7CC73773028991FBAE350530A64E600001D117DF347DCCC180C227072D963E96494CF2E3B646C37A5D8E7F4D84E4F460A137FEC2159CCF81FFCC9CE911590A78719A3BB21A5E3433F47B622793D1ADB70C0DEEE7ED0725E4603C6237ECC320080010A72880C378F898";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "9F92CD47D5889987AD44C763A727A4EFE937FA05A52AF91E19158C12C03F03FFFC3800D7FE3B4A30041E001374A40FAB236D4053390A68B48A2F74A3BC5275549CBBF65FBC00038006C23BC0C38F401782EF5FC9B5399702157422CBFAB918B5854977355E70F573CFCF3A46399F03FFDDF0FE07CE322A2E93F81F4C313F97343D8FA8DE2B5ACF7F9420C826BFC64E1661ECB0A5700007C00597042FAF087E00C421218FBD7F84D29A324E310EDF09AA4E0EDD3BB0FF8E334ACB782A0D9FEFFFDFF88FF9F046EB6F0CD532546D4217C4CE84101A72742E8A318CE47BE77532FDD47E4455BF0007C005E019ACB5ED4632ED4DCA13042B2CDD78B6FD5F6D800D94";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "459E518E3492A31EEB1496331C38FFFFCFFFFF4960A6F5730BFD19B054007466B8BF8E76E9C3803655D3C471646A6168139F68CAFFC007C00B4CE851A071D158F6B39703F1B3F82B9A020B2A4C0888693681B20C2ED750CF36F2C9E53FF8FFFFE3E3FF543060F6C094687D7E5B40087AEC28B3734EB0AE0801A1152841B6B883C331E7CD77C087C00C59EDB655127BA43DCF635F7417F3FFE86311C948008696B7C1B475DA50BD830EFCB336BFF8FFFFF3638F34000F2EC0B4FF936ADF0A55B75D977B259DBAE2C04C275011C5D5EBE39708CF5B63C0C7C00CD7C2448A2124D7D62F18C3441AF3887371285864822E1D77C031B0E34C4F1ABA8A8772B98BFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "F7E3031EC7907DC2D28B01283BFCC825889F842459DA54E615315BE773EB047DBA4090AA6980C7800491055715C02452E9A06306195D9F7D57903E3CA3D98EFB435EFFE8A18E5F28E2873C8F5F07FFFFFFC31B26C9F4C79A41B8FED00C3661C6054E77B9172454408EE503E4703C40E709A6BA64E807C780003DF69F518E575A94AB75370AF1B7A6E21D70C8CCEBFEE257002483CBE8F68B5E79B26B2634FFFFDE03EFA5CD86AE2547669C42D55150DC308C58256B1BD2F8DA87170820CA2F442E7EAA2AB39ECF005FDF96347BE18DEBD37D3B82D60EDA230BF88E9CD789B40C8E73F2F8ADA0F52992F5B1F593347FFFFC0303CC4D526416379DF6009D6E687E";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "D39B342C13B010B0B5BB939C2A34A6A1D392BFA171A354A439A7EF3FBEF83E1F803C7F701F1C57B485DF5D42B98E70FB402402C021B9FC572A4B2A77988A390CF4C2FBCA0390FA4B5EE2982F833358E5E43BDFE43B2F2069D0782560F2EAF7A09DE4369DEA4CCDEEE7A2645978183F1FC0187FF60E1D7F9FB3A5736F6379A0FE11DF4B61DAA11030130F4CC7E65895B56CF1B0D9F3F07B4E3B705BF3CDF03C0761A6F5AA4195D61BCE89CE90A44F13ABCFC6A2EBEF556EB66D2CB0C6600CFF9FE3807EC6001D23F17357F5CFBD1CFFE100C0836CF548F32B963BBAC2D06CD43696704D5DE078479BE0CBAA2DF2087CC7298C480CB818C31466D71545AE82D67F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "BBEEA9C13EB3409A52B6DA1DC01FE7FFFFC07EC03C1CE9CA05A5A42FCFF177DD27EB31290BCBF3F956DCBC3267A60B1149989FD4C00F4FDE33EFAA59FF89BFB716F12F4717B506064DC559FC5F3E69E27E893C91EBA04736A95371EBC39FE7FFFFF8FFE7FC1F1C69A30C6AD880B9DE2660324AD512ED62E1D8BAF815C7BC0B12FBAE6F26DC071FE0EE97CB4C4C5F4CD8819D0A8D57F49D10F11BAE1A6DDBA5F49A05B39EAEBE1796EC7061E7C30FFFFFFFFCC3FFFC1F178117F8B2940295B81C39650BAD85A8FA10963592EF9F86F4CEE7FE17A4C800BBECE3955A66EE5E882338B84C8C5E31C81EC0622BCC692F963D60629751EE6F46D477E9C9D5F38FFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FC7FC3F8FC77A64A9AF78ABFA7A21303B8CA847D0E50F5F0EEC88B324F43F4C38281FAA0610090C5A4D8988911C02C70259F37D28629A220DE76EF903349F7BBBA9F417EB0C87B1665FDEF4B9FFFFFFFF83FFFF9DFE469D1E4E1DE32CD8FB30B26F98D23112548C0889383AA4DA90CB79FAFDE2F3F080003A5751FFD903F6FF03C92BFC291FBD5D2EAA572065F2F97BC92C826F5C06E423645E0B9EA83BFC3FFFC67FFCF3FC65125A8A290E800ABEB4FA362C794AE4CB9C0D2BF24A20FEE0373BC3218299FC23821C1CF617D4E4169BE0CD114A8F67E04AF1897FA37FA60DFDF2E8C8ECF2066A4490C1F6332E0BFC1C7FFC3806610864BE3B55ABEB8B10918E4";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "5EED1A17AC2D396B39602407E7CB524AA30777F79FC7F8F44082CBFADAC03690FD62E6FFEA099B6A464D5A9573DFBF2C8012E9D7F7F7184948AE7C9270FF81C39B830020D00FDB2B19FCAEC0FAB3BFC3FCFB20002396060D5CFF3833E0A07B474B5CC27CDFFFF0FF1374FF86F4AC5E07391389A8097642634FA0B73856227FA71217585BBE5ACF82DD1D56D3DC7881FFFF83FC3F101F030D896225214A4C0597B6E101AA3FA9AC5636353E29B0D066147CC3CEBC7FFFF07CC8D097780CEB813F1665D5223FBFBBB3201A38CCBEEC5B843FDD6B31C7907FD5423AEF1F8630C3FFFF83E600F1B0B359C48717C0CC5405E5B4C1C12D1F39E08C568BF74E61C9ED67";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "A30C7413CD17C3ED8E56BCB4A542F8C22989A2E8B71ECF040ED5AC0A883652FF17A9707DF23DCECC7D7A639D39B254A35033490F080F5D8D0E52FE161193FFFFF003077233134BFFDDB4543B54A0E8E5F26A340C2297D6D0AA10974A6937941F391DBF93F31FFF0E0D35961572F04F6C944F4FCB4C5970AFF2E0F596523DB3C93AAAD7DB096899037DF641273C41FFFFE180FF498E02DACB00899BE57ED8CC222477DC8954C05553EB7B3B7DC2773D37434C8454E19FFF3E1A0636F7F2ED4DC7419F3A10A22DB0D99EC38FAB9920CBEF6BB329FC7221DE274285B373FE60FFFFF1F0FF105F36CBECE27FD0D8F0CCC18E419409DA68572822DF0FC96761D68579";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "A6ADE8CFC8FFFF3E050E0DC5BCE3AEA86C29836E4F78BBF6FFA345630C4B39C9496126AFA6E6D24A8C981088F5F1FFFBDE1F07E837A2C1711660DB5BD2C72ED54BD2FE3BCA5DDE5D9C007E13A4CE45F569B93BD0C93FF61E9C500ACD1BBA7A044354B5724B4059C0F9BD281576155A96A7D369FEC71BBD987A9A06CB21F903FBFC0F0738BE076B4EEC5EEFF9383D7A180110F629EDD951350B6F922F98C9440901B1C290C013F60C905F311227439E25FE80E8BDA51EB87E754CC5AE6E337CE5BF698DEC5FAEFD3D98F3455425E887FBFE7F0FBCB05A2D666C60A3061AA6E0651BDC3667F9BD0F369F74788839DC7800F8B13E700023F60C1128351081977EFE";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "BA9554418D75441DF32811F5D3022664AC016F3ED0C1971D65B8B9518007FFE007F01C9DDE2A075C86F80B508E3F145E05251731AD45D3375BB9829EC1385D440F418BC008FFF800319376334003B3C3B6F3E9157FFCF62155F16C3AD353EC8D3B210A80624F81BAF22968230113FFF700000FBF2E00596F4D57D202738DD80F336E7DC7FF3CC8FF5F3B1E58228F72B8C2E5C31018F79000174AB9EB38EFA6341A6C1016DE9B8EEA6BEF06B82239CC0C8FF6471BFDF7C4864EC8A643031801FFC0000706EE8027E9D425FB08B865173A81C298DD8D11F4FD4575D627A713D43A17DCA01438F7003C048D271B021E56D31F66A8B7595AB520840379166266816A";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "6E66CC33E2B5B0888FA99C83061C81FF78010006749A647A2198691CA2EDEA299BCE9A0B14BEB5C62DFC5BC7ADAE66FD07375254782F043E051959FB6435C9E1CBED640C16790316CD3667335BBBE9ABE0D8930E42D7F9F424E2DD9F801C19FC3F0003077A80AD6BAEEC8DD1D2B191DB4A4F1B3D16DFB582F824B5DA971C98AAA06F39C0787F007E1385D11F1B15B820EF8E5CCEEE198B9B872D3BF390991977C564E1C5616876571C94A07F88C4FC003FC01F17FE51AD9F3DEF28D51A6C381208D110E1C2FB19F9A6ECEB85D02DBF3017240E5731C3C0FE0DFCD7B0DAF3C65B40607A3FEA528D83605E31D426E089C21E3B8D3B7D9CA835E29AB7DC080FF800";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N0
cyclonev_lcell_comb \drawer|pixel~29 (
// Equation(s):
// \drawer|pixel~29_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout  & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~29 .extended_lut = "off";
defparam \drawer|pixel~29 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \drawer|pixel~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "077D609C9D6F01E16907E9CC115730C60199AF42CA69B8CB6CC1AF2D7CBF47902FB0B961A036AE6D530C2F6FB2035D691987D25862D3C06B7C192E8BE6CDBB17D3912699C453CB1932FCF6F65188D00520411850C606D0A2BA17E8880F5AA4B3161DA8CC4F150D0577B9F22F0FDE8FA056E7F6B721B6ABEDC2ACD6576AA625441C3147B0209C37486106C07E1F0FA47CD790E541072D1AAE6A592975148A6BC6E0B20C2A4B2B4579AFDE177B4C935A6CD3DD57945DE9E83E4397C24EC3CD08873486842C43B4D37A3DDCE1D7EB331E46C1C3D699F2DD73B45301741B23E9A520C858F3B24D1B25A9532DC044DCAE243568AD7C2054C3E2EAC82A4B8E4CD36A9F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "0F52A6145A95E7F2231FE36B5FC3EE9074A268AEEADFE538E5CD97241788A6EE3454E7D30693E7385B18B0A4C685A341E03FEEBD237BF5F63C971D67BB7865218FC7F0078AB14E6AB3D2A41544000C3FDA9188E9D211E38CF562D5391DFD33840D4F68B3E6CF1EFBCA0666C8E73543B53DCE591E87CC6035E32F213262DDADD28C1707BAFEB792AF24C80DD336D50BED41CA1409CCF7D9F5EDE3715CF20AFD5E9C3C6EE5D89013001A73CA7976DB8423EAB8F3FEEDE1C3A2B7F068D3F975D4BAC3A806DD6D36774FE54A171E7922BDC42A5B3FB4C5AFEDBFBE0F0A48345BBA3F8181983D03EFC8F720C6215E3706CF2F27046A3277AE717E26C5244FDB4E324F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "E8F6AEBC2DBD5D7A32E30FD7C5753F67665AA2AAD3C3173B04DCA7DFFE3BFA48C9BA3AB45BDB5B0CFB30C4E0F4693B28F4855EB2F7116388999D31B8466D17D441315109F04AAC16A260098C0731D88FD5C4D1F8CB1AA86D572384D019F5FBC808F2C09E6B519BA0E3A73D041633CC4E622ECA247C9E4F18FE8788608A543B607E86520A1991BC8A1F9BDD36CDEEDF8B596993FB45FA47DC42CB486C4E0F38C383506EBC9AE44C05D1EC11C806043169EE718704D1ADD512785F31ABE610D6F72CF09E283CC02A60FB4D3FEC3DF8EB308080331DDE6B40EAC63B1C09223147D370622103D296B246031BC43CF5307DD7FC70EA9F42E04AC4D2C50187FBB77F91";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "1CE487670E34E52FBC8A4E9055D62FF6D6DBDE9FF270DA19F1F4C0FD3F20D4D680BA8FB328C3FF25F339FCD6EFA1581E4100B5C8C89585CAFC64432F12B78ED0D50E3181BD2039B717E7B8EC9E5A2F4D924738B0E239B64A295A2E702E312D1938AC01B62D38C79BDA66F03A1E4415D8F9AC14C028990C24C1BFFF60653C571C5F06A7A107CA2C691A4350D57453A908AEC5B0FA1B3A32F123A6BFCCDD732E3BCC4F2F073488F237D844812E2B5D2ECE824EEFF9A5CC232A8187481216CC92B10469C781F0A90835E9BC7EB028C3ADA1B7B9499DBD159F14021C0E658B744DD073309973B0CD3822D239934434438D693849EBBFC906A207993D32DACE7AA55F";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "6FA53DC566BD1B9C7690FB4AF5ACF9B6C35AB2C0CB9E02DD826A01AF48AC0A5E999FBFB09F0D39C327E0E13FEE37D39C30302D4F73186C58A7F00ED1E5D2D10EBB23C81FEA074AC8B0F4841D8F8643A987C323B2056CD536635A8FCBD86B3746C7114404CFDE46D0AD8165F8CF568391899A8682967261E4036FBB4E6BA7EDB92224A30ACD2591A733C1B061DAEB53246B13D70014FB7E3FA270859A4A7481A9A838A4FA9FBE7E9B4FED52E20EEB2C006868DBA3B1D7D712435F40649BEECC0E4538058B06041CF63E41774B16251771B463293F37F40F232F1AA6A802E84F463619982F692861B5185F7A3F48C75C9F1397AC4DE3500A3B629D4FA1ED09205E";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "96565109A6C6C7960E9C7C9C98691ED16AF0A99F4EC26187A0A34470D842CB002511C4173CD0FFF1C203DEC6A89EF118C5D5841EB202F650B66C4DF25E854B6B9E14C1FE2108C1C1DC3559BC16E09D0C725E19F3943500E5AD00488076CAE13AF04036FF5B5BFEC95351BF0B7CC2E57F6437AEB63E45EB0B01ECD1EA2F9D81FE8FBDF625AA6C8FC35A9486F6C6EDD59B860648152DB27800C00703B13300AA05B2A9AA8FE6B8302F9ED229CF1B24DF1D7009910B242700D9BF9FE3F24DED1C41B3355C47B107DB52770936717F35249EA150E110EA733200F45788E41523FDC0E0C4C6859E22E37E3EB6EF37F2119EF2DC33AA83A477A0E84248576A50666826";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "58D02E13CCC23B324DFD8681D1E7CF0839A82F7CA95D38A07D5B8BA45ED20E352BC76CD173AECE7BFE5C169BCD98443B9EB26211C2F195C11BD42B32F69AEE0F22E375A01FFFF34063579F305B45D76E8754165FBD39BE3627050BBF16DD1B463B999921A7466DF9F2944E2A41DB41280B6CE45E4CB28BEEB9C1EB5F7BEEDDD5615FF53957140D44537E05BA04C4D3FF4DB2659F8B17078C72EC4AF7CD70D3FEFC031ED8024776FCCCD52B4BA0FD0EC58D474ADBC31E055BD93653FB2DE4191829B10466C2487ACF3AE875B34BCE9CF2693A8526A6CC89AECED943028600C3CD9DA30007D91060DC84E96332A396C804FF77124CD16A0F668D775DA24EDC8904";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "84036FC581519A5E50E90C1883F8E6E83A463545147418C031136DB4270EA57B8C1CBF680A1B3644BCC4C3D5A223674A7D433B84AAF19648474D54D7DF54F4FC1B62DC70212018B634C1BBADB6B331760F8DF400DFAFC43035F0FD9E73EB5A05CAD12CE2924811F6716C54CD13089540B618A087E5336C337BC2238D3AFCA0E058B8C51422B3828A3ED0361781EF0DF5DB08633CA988CA24624DF13433AE03C5FE61859233D74D8387B18285F65B1FF816E4AFAC0255F7DD6804EAA577C03DC722F861CEF596A1F505F2137D7840BED077ACBFE3533F0A0AF886C9D434A6F5C586C218DB4F4F7A8AA5897685592888B239ACC1BBB991B14162A63385DF2BD02A";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "0392F21085165BAA5E8AACCA1113EEBDE4AFD79681227835A9BB9E5025C8B9E0FB88E2EB5D4964279588D80D002CCB4FE01DB8E4DCEA1E1BE8079B97A11D2161A33985B44CE464F48F42E06A8054BA2F20920F3DD169F3AB57AE88C95E0F0C82343C35A28B58970DA94C2C37ECBF9280642E361BA78AD430E2842A025EAC8AFF556824A3B9A0C96EE528F317AA8B6EC3708D2543B79805BDAB906E29293A6C2930039E21E82BF12C4F06E3D3F309C7F0E1083E3E2D707F9B962357F18024B2F90E91A2B7B51003C2D007BEF749D8F3DF08F5D58252DB33C311F2347C2C667BA869EA7EF6E8EFCDAD3AF51B4650734B2F5FFAD669690A1ED25007AEECFFC04F71";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "C2EF098CB64351E065E419328F92A4AB0AD96DD86E6CFA1AFAB9EAFEA4F84FCE7FBA2ED0ACC387371C8E1B9B28D15CE84AF14960634FE7B2FD74CEE8AFF8B8978F5B37969EBAE6EF46065E9FC04061A18437D4AD1BC67E1085699ECBF2056F6682E24E1F0644E5DA05723EA14700243741671FBB2103C708E4222038DA04F23FC39C4AFAAAA37010CFFF8D26AFE7CA3492D24ED703933320938C6D9B83C051A39119750EFAFDDB8DE711A46581056686703EAE244395244A255B1301B07B89C889DE86B92F28C1F091E9D40DE35143786C80B110471A4BA4A50B134EAF2C039B172191BCE9FFCD8F138D31DC79CFD4A703FFBC3D846333CB9FAF4ABF40164ABD";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "58353AE6E092B8699AE7D8B7538796D1DF3646D52EAC7EE4AE324475C33ED60A6C8FCEDFA0E58D6332F65B702B52236894A857B503FCC592FC386A5DFCFC2F7F2303BBA3B164EF053D60A97E84961258CB36737EFE9B81876E7022544C066C2302D9CFD5063CE2255FD1F6F2246FEE2266B0F4F2A147A1E2E7AC67E9DD530372F12063C21307864181FEEB59FF03C8C0BB0FB72758B31CFD5AE15B00C7B72BC75CF2136F7C483DAE759B2597B5F3C0D07472FFA00536AFB55AB292E93532422802B1F93EA8CD02ADF13F93EAAA84BE2E161116E2932E0B8101131FB11FFC678F61188528AEB892CD92DD221F6F94A889047491FC7A50C55CC68FBE9454F9BA30";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "91BE65F21379FDF583942780A989BC62154FC61DC5C8949F18244311EDF119E6EEFAE8FCE971FEE0C0147EB3FFFFCC7096800CD1AC7E7E3F14E6F4400E980835E1F5B2B19A36E36A270EB0B06BF2650076F4D1E1E57F8DBC4485542EEC249EEDDA9D0ED9892D571B414AB88B839FFA165D32111D33BE89CFF8296253C7FC01CF62DFCBA273E29FA7EBF4303FF5F163918A0902838212A275C80F61CAF0EEAAA72FA0822DE37BE519A798BF746A67F3384B15165946B2B54D9E495D614E1DFF1852C9F525FF2076CE7FEABE8DC71E0F1EAD01F5EAFA2C80D3D679AFB87AC58ED9151ADE53FD2FE2F46FBF769CF71DB029194B497AFD90157141F829A73657DFE9";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "CBF513DC4F1C7252A4656F388DB5B35D5158ACA4D87B88CCFFC5A3BB6F033807913F257506EDD7CC176D8CA86678EB4495141F47DA275FFB57BF6A0AF60D536B678DBE1827CC545D229D7368588157950D7DACF89B10F9032B1897D8B06B4B94809BF45FD48C34CDFE0146C6DB01F00118EFACBAE2ADF879F3D5AD4C4F99E59351406C6965DE51F890A76724CFC9BD54D35EC679F5FE7FFD06EF0BC62CABF3D36D07E4F8A755FF85B64D2D30808BB0335EF54B19ABF077011E0C78466201FEFC9BE15D44105107FE1F8533645ED779F3B43A59C645052E306F89123939D85D9FD6275EF38B458C5C7079697B7A15FB27D5063CE208816C7E5A41DC8EE16B047A";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "15221AF774B0F00E4C0F605C1A0380600C20819C2ADFE060445800BC9FEB51DEF601E40567664ABE51E4144E7B3F2F93B71AFCD85076EC4B88D54E1450A46DCCD691CB38B41169DB5DFA7B067DA43869FCC0672A93BE9FFDC9892C710B613FF263309FCE0643E19F4D48BCBD80EFD744681129FDEF36BB2B2DCAFF51FFB0AD83A15782639DB63D50E8DB335711623A432896EFBCC1A132BE34F1BAD70EF49084FD20E345E03C5B3CD08575771A71311C0C200C2DB383F0FC53E53ECB1053613BE39CAF8F742332ED8801EF708F0F57F820200737BCA8F5E11109C798D95D7C6CB11416AE4F60AE594DC64BC47417961AFD2198D0D078D33E20C0E5271A616000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "18A6F7CA31811E9DB319390015CE33420938BFF7913E80046905D1480F9554181C068E8FC0A70E7D1AC763709023D4EBFD5409DF837C6804AA863AFC79D7D491C5211208F9E777AF21E7E19866024FF8102BF0CD218067A62E6BFA6C9AC2554E3F3504119E1F74CB0466159DC89D440B144B5A09E694BA42F5FBC69CF50760B04C76F4B61BB85BA0E1BC98B4CA505EA0BDA10926F91E282FA230813FE03E5818D3CD4CFE000F9FECC9AEF265BE91AD81E0961FD35FFFCD1CC1FFEA3EC787B8EC0C87D4DB076D03BBC9FA6748854781972FEEF403FBA46F994E7E1BEC0858215944233D3C4AFFE04EA2186C882300581BD8F567EC0018E697308C1E0BAEDE6C00";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00DE30DCBFE69CAB3F002CC2295F5E51341451FE74AF07BC7389C4FDD7A7C71A6C0E8537E09A7FA756E81E19E8D010864B267053AA41E479FE00819C6780586CA6C507FEE113F9575E73F791B8A21C60F38AAFA74330E47EF6CEFCC5525C3B014D2496B6C128135F1156A80C2C074AE53C1FC7F8BAB5986C4FD3C227E4310B78DFBC91D7A3080B37DE0663F9D4E058D4452583FBF396F42B9ECD1DCCA7DAC2BFF6142090991073C9E6ACC448516421FF9835DC86A1280AFE115CB908EC4F4BEBAA890FDC81B999625C73C307C1B10BD3ABAC53D621380A37DE0F63C12C60D85549A583763396742992EFDACCA39AE2BFF4074090B9507BC8E7A864495177C1DC";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N18
cyclonev_lcell_comb \drawer|pixel~31 (
// Equation(s):
// \drawer|pixel~31_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout 
//  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~31 .extended_lut = "off";
defparam \drawer|pixel~31 .lut_mask = 64'h00275527AA27FF27;
defparam \drawer|pixel~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "C282483EB99996AF810A7BB013D43228502C570FEC080155E31AF33627E02D83297D6F5E433B178407D026853937C760E215DECC8FE314E124C783FA7EFD6856D8DFFCC41A0AE514A401A0A6BFA4B1E1AB3A84BB6B340C5EBBA66876362CDC855D56797C2B34590784AE0E18BAE7423940E4900CAF8918743FD837615C3C3387E3E3B4A700906F12C7893D8166032446D8E0C078E5F236F097F2840B2AD3F15170296A833E36BBB1B4498037C4D30368A0DBF531C7C197446D6BFDB87CB802F2653E1B8844BEA0748FCC3918E74268E83FC1B0DBEC96E47485F46489A6EE01C0DD7006B4D08A3BA029F1DC24723B1250B76F8E418C9E045CBA4E449EA1E61A18";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "858D37894399180F226723BA90C074DC29E08FE79E569D843F10CA04121976D0009A4C7C1B6BFD45A30311098C640630CF4DC600F6CB28AED6ED74C47E099EFEEAE95D7C6CB0952D5F472DF30B47F1BA2D2E7D30B57803627400BFA27ED1B2883C75E9F23297EE7CA8D32B960216D3A030432EBA406811BB5348D7572F119921E3D3BCFC0F32A89F88C75B239C236F6F4A9E1E9B8FC29D2D37180723BF4885F26D544848AAB671A894BAAF6DCF2DB4C028BED57D0964E7937710CC2A0A56AEB84951F2C0A5E717E3129FF7D1FD6FAC20386A403483CD4480E7DD07098FCF24C3AFE95AD308F7AFB65C67E770A5D3A8E7EAAFF292A29E59FCA56619F25DC6C960";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "A3175CB304A2C66D4B9F337FDA4DD04B08EFBA491385DC0EFC78E9F186B381C15F69BE2A4D9DA3C5A71ECE8826589B2B3082D0496EC10C4D85BD9CE5478D3D511E4E8E182036B3F76539199D45FEC856A1C5485C4B8067728A313D08F17077071B31556B322037FC6F43626D72DAAA39AC24C27455676E49AD50EBF9827BE2242C68C338C86FCBC4EFB55576D07A0D56F5C210F83585994A3FC0459BBA0090D36CF52BB9B973B87AC0F64703444F38459CA76AAA699F018258A34FA9F4CFC22AC2A086CDF24857801F38D243309CD26050F46082977346774244FC042F35283A90629BDCAED495179F7FB24B7D9753D139674B174BF28720C597B58378070C82";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "D1B7C77A99F5103DA763BF89E0FB298F8F1DBCA8CC426E82CA276C1A08170A0AFBD23BA2954C63357CDFA631C6B36248C6855841BFECFEEF1F7CF0180523D4B77D6FBDD7C0AD64FCEB518CDD4867E8C184D7CDCD2A0EE2034FBEB834792AC646F7F840F6AD50391B09BF90E97D6EF77B244F0BF77C680F371C2C635131DE950717746AF35C97B8EBC221B2E637B4F17D9604D89F0C2D1B830B251D693BEE377D4E96AF2CDA740FF8E641330CEED0B1F747C62DAA2E3D4CE181EF9F7FDB7BD6D4C247D54C6C79C6F51D8C3181C7D6EAC65EE9B3EA536A505F835FFF20C2FD6794C37CAE7437A1A6F87E7E0B01830188C0552611E305C1CC49C771396D42A31E86";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "1D15CE0603D170A2DFD9C16B61960C3E01CF8EC3023C006149AFE23E2A7F9145E2FEEC97903D1CD20631B6B3252064E0D4C8A64E0391EFE842C709DD29E04C5398A814D5F4E16DB2BB8DD4D9F812EB4B10C61380B26832460128411018CD063C01C7C6C7B928B9E07B0B20A2377C1921E43B3805E4E87312660A9B56E9402543678EFBE3A9DDD778E3FDD59A71803E92DE8D222B5AF5244FA4064AC5EC2B2777912F49C02AA3287A39B37FF77C6D3F7800E3F14319A239E6F7BCE731C6753FD5184FBD574E1AC02C00472313CD2FC26A378C75FB362DE2DD7FFC4A341FA7BC6126C3DB03AE794FBB9429E13EA00CD930551ADF183BC173F792C130CFC1E1F0F0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "40F7824C60DB714F4C33057C34EDCF859033469451B199492BA8C22141D733FBEA0D15F0132D7796F52015302B78CFBCF1AD1FF9409750CAB7F7E78C4A9F5590D29418E30A4E9D4E603F8FF00807F0201AC39D6AA523E16F57D576C116C360C3A8B1AE599C997A37BA863ED7453BDCF7FD6EFD28D82DF7F79C665361DF98E79D61DF4EE3F006434B0568B5C8C9948659844AEB253B32DCF22BB0F806003FE707B851BFCF7D68EFBA260CDF74A4A5D3CFE0DA864CC37CB3A8E80CD87CC16A3E37392FE8ACE6E16ABA04396085F8A777FE79DB9D571C463CF2F054E197C49F1E0C3BF0A734C2CB4F1FCE2E230F03DF8F0C7D79E9FEE1CBFA878CE80C2CFAA48139";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "8AE6A6383662467006B470BB65B7C626FA4DB3A5D56D1CB558CA0A7BC8B6FF4F84D89D72AD963D0A1DE21F04A2F939597B6E660FF08ACA62E94F7D9FC7070F98BF04856254293B51DD77E52ABC0E8E23EB65AC1FEA60546F95D0CC52307F2C20AAAC0F9054B1D4B376085473D0B067AB08E91B149D2C24CB99300645517888C47927003960914D4618BF009E7EF803FF1CD4F0966D4337C326737DB8F74C0ABDD08DDBF995E63A274EED2A05D2C14B6483410FFBF75EE76BE37DE35300DCC9F6B20FBAF718F1D42A4E7ABB84ED4097340BB41FBEF4EFE52B8FD879F67E78E1F0483B219AE734C8C8BC68CE2FCADAFE68C9A4849F91434F8B636C674CB3015268";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "B51BA5DD6E0D94ED79BEF74DE3C1C2883DB230F330092C91B57085B627BDD444C3A4187F1FF1369148B270071800E3F1E5E458C6BBE6EE22449F56C143530F48F880381D17078916A380076037E1585E870D7ECB0012D3F82F518ED33CD0D44DF421892A7949207665D03553104AFB7A582380F102861030623BE0070000FF991BD8A6141F688340F11541F4C0A3A070EDC680802F62FF2A9D5D0BA57F5CB16814977836D6931E7B31F76DC2C61C1BA28F885D9844DDDF34A2A512843546A7F6A81FBB7224E191077362800303F0F823A1E5D1E411C14318E9E09B0751874683DEE66BC58DB268B61F94E4F790DC1AA96011E76CD575B8EC89271C4C87FBFA32";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "BE725BEACFDE72A978C204E1F59DCD441DBF9199BB556538F5307704A4D6CB31F45780E0C2ED8635B5373AF964F0F73B4E4BB559C32545D2C06AF9A74913CFB45914C08DC028097E54469C2FDDC3C990C675F30460069FD3F8B9541127664E6DBA757977CD4AEA18F4B264E74436F856CB553B33A6BD0077B61A083934610BD5A64FA61BD93AC36CC09E7EB114EC3391DFF11A420998039E8C30FC627AE4F1894C15CE5E038C22817F5EC79AC49901913A2F8F619C82A2C603A89D75301E71113F74106E7A33F870CC1CA8F6FE5A8B7156B06887E0F7DFD0FD7E22B3AABBB20AC730E77914EBF7331BB0D3AD7E99A7CE74C229ADB4C42F5D7771A7198108C7FC";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "4BA5ED43002714DCC05762557C88CEF030BC588F9C6A0E29C8E2886013C2833900A88BAFFA16E4D1181C179BE87F4DE4EF23EFC628E1BEA2C7CE98AA698EF93A4BD09CE71EF060D633C167E00554370F701EB77DE6A0CC34438887847AA79E13F028437B3839C8C2ACB2D66CC303F7A9EC6F1D7806F9BBD59FC737539578377253BEEE04E527F981D40954FCDA112B8E7DEBC4EF2130F692E09D6F8F39100AA04FA528C7653593D85A0CA81CA8203B6B83A711F91CF9EF22352D344D7BD6415BEC188BC3B4A7C0FC5FE537CFAB73FB8493B8B0823CE462005A5D8DDA89F3FDC5E75FCBFAD27F7F7CF4DE53BF35147E679B403FC73A333F89BDE1733F077274B1";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "18CB83E8CCF76B18202ADCEBE60B794F08ACA1CF7AB8F01F7FDD3A4E8B4F38DBAD1EDB3F17817F40BFF2D9F6D172E8B661C5106ED6539B3697E65486CF0C9F386058402A1A06507945BE65FC294A96BCDB09DE45802C9ED3A828CF286272333BD69106A3FA8486DDB5B56038975EF1DE2AF82340C56C440CE02CB1A2895E5B5D30426F2AD3FC71D287130319CFC957FE52039011F24CB138CFBB344D18706C46697195D62FE87E1DB30B4FD79A453B7B92FD13D3D2CBF2331141516E9B5F3AA422559AC5417C6A0D3FD24A5304DE21C7FEF92FAC2FAB866D0AABE23BFC2101D37383267812C12309C4B2F48B64378CC008B19311DFF9F8FE61BA402BFCC31104";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "3176E510BA38438E464482237D463F34DC0DA2BE3F0C7A7D2C74FA084C02E1968D764E0C2F6BDB22CD130D8565C111D07FBEC001193A9DDA2FCD22E8781034731F545F80BE49619CB0229CDB0FA2C6C3FD9EF254E121625BB1B14407B23DB7133E7B6E2DC899F023465E2190CFE853BC5CC7190EBD1E64243324E63A0E60CDBB727A52FCC33E95CEBA0E8CB51730CCE58CD883872A64A6CB841CC31A7F6022C43A8A02492A0C3D2904A09D30A280DFDDD71B8AF88B60274C24C5D3A23301D2F2F12619804504DB2BCE355D7AD03B5539F3411CE76C2761D7F2364ABD653102FCFBA11086569AABB68A0DE1A86601D24588CDFDB10F5E7EA4265E13049AE38752";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "58B75602F016934C0286CA9B43552FF7A6E79AA79F0E5ABC74A28C6001F3F02D96416911DFB10348B811035BEC2CA7184919128B7EB957D2C1CCE119F5E3608F0E1624EB92E2D97ED8EEA860380A860FF33549D187AD58CD1A66C57860BB61EF35A39E6E4291F7B2C3ECFEE3F8E70FD719579747DCC49EFD8172C998E41FBDAD57133BF06B86BCE887DCCDB337C0AEFB96C32A4557C2FBF00F198FC3920F6013A01A518C7AD254183845C48FDDA1ABDBEA30CBE6B7859D46E256793FB81E63F9DBCE0A4BD6FB0B3A16B90E91829A23EC964B0609EA9D6F71ADE2A485AA76C41D010896CCC3E5A5DE3D988966550041F5A4DDAA27D3ADE11CF04D8F6C172792AD";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "111FE4306A621BE2FE14850299BE6F5CB2467224D602108CFC860866523654085CF2DF91C50B615DDCF5B05D39A50B1796A21B10AB48B9164CDB6EB82CFB7A0061AEA13C227220F77CBEBC93FF6BDF927519E3C6D216A614AB2E7800F100097D80F2376E4C3F6584E4F39C58AC195163DA4713FB9EBBACD6164BDC00938BB0A8B57FE606D44FB4FFAEFB214ED70A04798ECDD74D25DC0BD185C7FACC0742A4470DE10062E035401CB6F6708C1E7C1ECBE228691DE4B6C8FE7EA314ACF9A0ED8B5A490733983CD3DAEF99854EE883D716030D30EA19032815DA0AFDFCB714C1F9EDAFD26C6BEF576CF663C9C06F450609F309007CAC2ED01CA9CDE4668F96A189";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "A410D2B6CB970F1DAF8CCA5CFDE726EC5800A6081598F1287B252326C770084E940B2E4E628818605D82463CAC310DBA3751742494F33C45BF90437CE687F9A96F3D0182C6C18173CD40CAA4B0B174A808B490158A7BB3916812C22F6E06DC943FC7ADF2F1436E7B0B6FED56CA971F91F894DB63970439E25F77DF87E4CF06BFB404F16953C367441B90B976EF0F399A73C2CC6590B452A527E1179BA1329C6731ABFE7745308E4D1009E91311FA31903C89A329EEF736A54BD1872D313461CC21BA6785CFF7FBDF9B021E788B3195B81683F13DEFCFC995D8D9899D101574638C5ECDB5D7100145379601E546025539566FA6F78F0F109071A0EEDF6106A614";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "4F16AAF47E81D6AF5FB54AA619101E9D58A553100F57F63610D706C18D8DC5E6D05B0BE5C0F273266F875593CD849B606F89A6E4A848C5B52E769683DB5DCB55A8FC6EEBFEBB6F5A1CD13DEBD8ABF2540C2047D5791119C02646CFB920503475C9D0B31E697C3BDE0566623EC8B3A1652E5B82DE0CEB1EDF639758CE63AB444B64558BE51EBCACC2D3AD3EF2AFE556F1E6C41F604903B244C9F120F0AA6B2C9BD7BADE685C94989B6E7ADBC74E50678E247C8BDAAD822150583AF243BFBBD6006D5888AC6067072005970642A6656903058AEF5542DEA1ABD607584556AA1F36134B8C6CFA1E37B0737E86435C75585A9ECD97ED2FC6B93CF71AA4EF1D3069EB";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N57
cyclonev_lcell_comb \drawer|pixel~30 (
// Equation(s):
// \drawer|pixel~30_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~30 .extended_lut = "off";
defparam \drawer|pixel~30 .lut_mask = 64'h202570752A2F7A7F;
defparam \drawer|pixel~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "3F8000877DA06CB79923D67542A3675E09E151A2BC1173F174BFF7E9A2AE1ECA309E759973E3E1FC1AB88BF8AAED346BF12990D3F025B3C1572EDD40C473869EB6F8BD341AFC855E515A8480001FC00C7800FFCF7D84731FA0721A53BF6AACAC7D7EC018BAB1F300C629C83324856CE0BA906B1B93FF83FDAC99F9C6C568E458E496721F8062CBFE6A99F7203502C92A91E0A42EE8952B3482CBE30BF1FC783FE003EFCEFBAC63E10B6CC6565808BC16E790F95444F09F30750DA4FF1359FF10461E92341EFF9E77F3ED255AFC5CB74308BADA2B037BBA0C1213FBF12BC4F9A16C84DB946665B12862DE19F801FFC0FFF00FF87D95003A830FBF02ADB8A56208";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "2381415301827F4860CA5DE0EDDBAAE308B137937E320FC32086E0C8CAE13943D78F377715BA20F6E64005D1F90BE78ED3EA18D9202C5AE891833C07C3F03FFFFFE3E63D64FD329D8E9B8B87DE2FD2FD87497833832423567BD2C6CC779C7055A71489F93E506F012CA6FBC5A50BF9F028DD9FC8ED8D81D0D7D9352FC2126771CB3DA8D0F884870CE16E0D83C3F87FFFFFE3E7031CCE49DA0F79F45701ED8CB1A69D2778ED747D43742F47433CC578BD49E81961BE07EF7CE03538C4A9E745F87E61B359F5B8E8585F7BF75E1D11612CB5C2A4A25A6CCF74EEE079E7830E871CF7FFE080FF85CEDFD4BDC6648A563F39C259E6D07DA33CF0E2356AD88D38B237";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "524F0B95107B7FC1FD0199A28004733C5E3EBC212ABA564C54C716DCD8B9C9AA703C9ACAA8A62BC7F5D847C90703FFE0E1018C10107346653641624ADEC64DC8671076E0EA3BC28882E482A675647F180EA437A4A4383F0AB637C948B9FBF09C5B6361E5DD32075807CA072167BA0E1AD843E7B53058DBCB6DD4F0BF0303808FFFC00700849A3D43D934117681AA771B20925F23B1A26CB7776736C0A6878BDB80A3C8730B20B85C259FFB8D978C12B08A8E5F9356C663A9BAD4E3EA8DBED20FE47C535237BB787B822DF7BE23C33FFFFFC0018CC10921D8BB16AE6928C56776870EF82660988F387678941F6A6CA30824FC875AC107F2B92BE1EAF356C21FA0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "01DED55CA55345679E280DEA2DD115A020E37B46D2486B5F05EE38F08FA3BFFFFFC100814673051D5EFA7E64B9A714B3847CEC792271E0020182E8791BF0527B463813833B66A164B8781E4FCBD22E3892A3C6477A1AB5B27C11511B483B0D82A3A678723340830119142A608F21801EE00000808AC1CB02A0E6CD1C0F58779F2225D29F2B81003813F60F2057E3A12045E61B00BFC6077B327C1D23440A84DAE2EF792F3266744D9182F566A36032D7FA95716B5438EA1EAF023230BF35C1C7CF0300B817E95DD17BD46CFCF533D059E8D6448EF8DBCF4F71A80FA0EF5DF7B662CECBF34EEA5CACE45CD145D2B90B58C338FE98C2A671A1DF1B38AB51FE2E83";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "74F707117C971D9E204B3B558039F1E60C7178303F5EB9B045A305BE9BB4DA210153FAC4FA1B8C4F7DB7622CFE2CEB63F5596E30781CBCAE7CD19D0854358EC53A60948DA8D566D685651B9C0395D53A40FA0E9DFE0294EA61795132C03F00C4B230F80E3A1CAF707655C471E9CF1D092587EA7F8308B98E3771487BFD902C4A335C3BC12043039B4F99F9FC6A8C2568239967A8DB7D10AEE360F7CBD1FB57B345CC2CF6F9EBC7F0835B3BA9FC5100044C18F83C37B324318D21085E65A22197D9B265EBA8D0AD79FE79C913841BBEABD0F00F6100FF57CBBFD061F7678CDD57DCAF988CF9A183FAFE231E7F52FB1746BB4FD8F305EAE77DE5115D6F0CD2F033";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "9E1EF8180CFF9517EF32286260B74DB9B9FFF60B0EA9A44EE30A41F7A9FC40E4A16D141800FD972BA026E2B65DFB3E4B6B6761C166ADB88C3605B452FAB263BBE26F4B695EBDE5D2CB3EC1FFE9D9F872339FE000313344BF80B9D2AE7BE6FC53F892D34C9156A2D92158A45B8411DE56426FAB69004966932F7BA71422472DE9865A5E387AB23BB5679BB44F675CB34497C5255C36CDFBFAA6976822E8E689B8FCFF81C8C048326A14E6790A570542E901FAD6806269A7B839AC07CC870D21BAF3BD2B091118DD11F67DBDC431B6DBE0FC2635A6092D6D3C7C410AF7D204AF469BAF5FB0678B76EEBD2E4DE6D0C2B04187FCFCD83C4C9B7F928126A61D2B76C5";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "F4E7CE37FEC02912D4E544831BC503F98C736E0F0100302555FC95FE3CAA92F8F0F315488A448894CF251F53B3B1B13BDFD0DB91A470A470DC261016BDEC2FA3B800FC6DD04F95AC3C464E1B7656C466323EBFFB0A9667406267E5032105B214626CC3BF03004274C8A2C4FDDE2783FBA4E10EE8658EE4BC90B439B7436BF6C4F118C4680220E4F3D9160797591C8DC7210000ACDAF1E2377A4080DE5E7527F472475A0DB5AAD1F922E67FA89384A1DD55FA185F8F80C74B64F4863A2C0EF07FA856CB84B88977316B3435FF6332159E03EC05B687AF6901CE2DBC111C71413740007A2BA2FEC5500B1D07A259799655F4A9FCFE1E7BCE2AB38A927B0EC75DF1";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "D79F278F0F80C0BF94D89F94A41917303D4C231D0AD84184F7C19271E9DD918430EA01E1AB9D7231247D3C25FEF0BA887E18FFFA61596F4312AE7D58C1A78CF77342C750FE9B6C5E1EA5D05C38AEF42B600F26881FC1B13CB3F5EFD43333681F9D7CCD65B547B69905AE13AD049D1D4740C84DACAA0AA7924C0CF77D1FD3FDBF0F01DBCC10CAAF49ADFC8DBC24C6A3FBBD0DBFAC3CB8E93400FFCA3CB8B5F02839413351FFFF478487FEFFC7FE0E599C3603F7DCDC40C2E790CC527C37CE97F095811E0D9E4B4B949F06BB914EBDFC9F69FF9F66A78314E65086B50BB6E3AD15075C3E5E6E99F74800196C7DC8B5CFA2ACFEB927EFFF516FE99D07C788C1A964";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "A34F525E8D98F38BACB57192C46D0838DF166C482AFECD656D26033A60543D441E8C71BC33D9454A1CDD99EB477A28516C91F4A1E6C764BCF2230610A3B148E04EC1DFCFFEEAA979A7803FC4F9D23AF662731E68FCA0025C91F4D5F4A7FB0763D6101BAA6A85CD069034320CFF3FEAAF0FF16C5B25446A14D0A17B4847CA4000646CF95982733BD3364F8D5B02B1FB33DE9D4358FE69E23D535B2FB41FD12C0C0AB5C738C5F6C88E53F2428E73AC12D59230AE984755394283CC6CB9BC4D3340FFA14CFD62E831D11DD64BF903065423FDB53FC3518D1E97368C855E448608A4EF65BE289FE6BD639AF96DBB9FC9BE3F66ADDE5F61F6C934061F1579BD3EA507";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "5E2957653E675143BE3FFB5CD3D7B03FF85447AA45BE57D56B2DF7E9BC78ECEAA92D5B639A6F1A86CA973948540F6B08EC126D1507AFC8BE559BEAC46F761D18951977A175E4CDC972AD344882AFA04152AB47ED67DC71AE343008716D2D264038B38A6130529D86216A3A70651C173961A0A64D5A8D1CFF7C8E226B4413AACF04FBC217000DC6F0D8BC5F8BF1F69BC3A0117D8D72CE86D52607B1E5393CFD594FB784FF876EA0CE8B70B8E2ACCDEE4748F8D6A4B24A16E9E8094F158B940764EA3234F7E6BD503C68CE4C6C730F9A001C00DA93800B931334D745A42EC521BE504DE08F436B4840D5FA45E51870B624BA0EF4EF9BF3FBCA7A73A7E003BFA99F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "961554A8098A9998FF9B29F132D6E882680DC07528A0A3DBB6D2EFB3561A0631A801E57CC00FB676E6F563F86A0F3A9C681CAEB06A0F5497D88A26C7D17A274406CECA73DE55DF333E8AF430A840BD124061B2227DA4000ADA05D3211E6B1D851D48338A7CBAB5134904DC49FCBB25018B82F37DCF2438A978D8B68DF0E0A17F882CEA85535CA98BA0713BEA858E40A3588421FF84251533F91186B59A3994F481F8A0D920CD448D167FE601C80A8FCF59474D0482DC0AD2131AF7ED8B8BC81806FFF2B3E7C6B56DC081949CDE5F0B6C7A84C6EF667304919A0FEAC62E93424D87FB323F3B136AFF1B7E4CE27C1D1E532898F01129D2E1D57CACA5B5037399EE";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "EA598E3916246DA73CF624D7EC778F8E06E0BB46E88B19AB63D9938D2A0D13EF1AA3CB58F16EB85E8C64AABD609FA41980E3FE71E1C25C7D5EBFD937FF4B4ABEDEBED0CEF62C46B1DD81FE523B18F3BDA73597C332E8074C543BF1CD0A4E980C3F001D4C1A385BBEB1B58D175D6963041C1D2812182E7C5FFB165B8D521A8EFE4334C821DBFCF042B14F27EA7F44CFF9DFF0975510537DF08C4598E398AEA0A1651597039E37059F706EA37A1D4BB07EFF030CBC523BDA5968ED73827BDB722C05C4A3781C30FE6ED13F94A3BAA925BAF1EECF0979846B2052BF8409CFC295474D7C1DB9E0DEBFB567CFD3719E28BA371CA597E7F49355D6031845C996C3E3FE";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "E703069C79DEAE82CB89D020ABB641CDF7580D45AF2FA21E33FA2F6ED0C557F9D9D676CF0C0C35C216363547B35717EC3D58F3C49D3FA8B1618741E34C5F25B7013A49F7C153DEE6BCD6B92EB503F3FCC0000363899084170F1BF6C313E7508431B667678C6D3F0F49292DB55D50DDF256E861D8B8AF2F3C8F0B2475F74DAF70D2FEA0C569239184BA449F7EFB72BC79972BC0C7B87A498DE616B3AEDEC9F7D1E0FE0137D0C0402E16346D194D78BEB69D317A8EF3EFDB230EC34B0C7FBA1EF9179FE8B01E8F6753078EE2262A62EF2D2C37844F4CBF77F3C537A9DADFB6B86A254B30A107786E996FB6AEE6FF80B7F181FF0134F5F4CD42034E23136E51CB99";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "D71409CEAA8FF4CDACFC6CC07AC5FE267FBAFC29F8155893F459B3CD1C25E29207547A909FB8285CA53021565963AB514337292DCEBF13D79AB4AAF66ECF27E7F7FF031887778C37D76DE7B1B28CC2420A9FC66C0B5C61360F16CF0E50A2B6D5F54C882C493ECFA76C77E220C7A744F1C00D7655FF12AC3C689840B32D60E4E0260BE49FC534E71D432836678C375FEFF7FF07170D24CC0CC378C938E45807074BE4813027DA5431CFCA0874BBC1F9500C8F4A739AB96663787C3527382933B7DD139D458FDD700C955754E75BA0776C542186582E99CD7154D7030E2B888FCFF71C1E7E8CDFC777A8F6C058C0A84932A7C23099651064BE8CD6141079B2A1A4";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "F8E53E322A11FD4752B136D1F3F4E83BD158717F2BEF1249149AD05AB2E27BA86BD87FC6FE52ED613DD0C03FACC34F9FC7083F08874615D992581A628FC16C66D584896E4830ACCF8E9302E7D94E78D178058821CF5C85A01B04BC8310EFEF63DF766CDC25A2A8C72D54B178070DA04578F00F64C03E21A5F049C65ABDC73E3F01000F87A52681BA046F184AEB30D425A2C54C70D020AAA8F328BF3889DBC844046225BA5850F0019EB3E5C0865F6940ECC47FAC454D6207D54F3EC8C2BDCBE3EDD07012BF533BE2C0DC1E9BE793765F007F8FF84410FE573A187CAB7636C9AC7742C9AB139FBB3C3A803CA6F5223C9798876E277E08E5BBBAB8BF6076F714BB";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "DC1CABD221D006F8D121862EED0A52B63E108F8202213BFB0FEC1CD620289EFF103FC7F592722A10626B63ABA7A9A260161E5170634A8A0487BB574E9A72D00C92C3E16054CCF462D84716BE23E7886DB374DB87E0B8A3CAA520899F6D734391BA9F30E2FF95CB36215600474B9075FF10FFC1094812282F32A22C340CBD998E9619BC3492A3E2C3A41C160F12945308CE98182A955406D7E03BC86DDB3D91D422368CFA4C42E15175D8144C02E31DD3FDB8018470DF149136F780DC5F00197F01FE80341F1CB0E5D0955352894A5608C374F682551C622E7BF4AC1CF25CB0C4A8B64EF38681DDC7F0037C43477C0EDE5B50A1671438680D7BF02058EAAC7438";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N15
cyclonev_lcell_comb \drawer|pixel~28 (
// Equation(s):
// \drawer|pixel~28_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~28 .extended_lut = "off";
defparam \drawer|pixel~28 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \drawer|pixel~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N48
cyclonev_lcell_comb \drawer|pixel~32 (
// Equation(s):
// \drawer|pixel~32_combout  = ( \drawer|pixel~30_combout  & ( \drawer|pixel~28_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|pixel~31_combout )))) # 
// (\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~29_combout ))) ) ) ) # ( !\drawer|pixel~30_combout  & ( \drawer|pixel~28_combout  & ( (!\drawer|address[0]~0_combout  & 
// (((\drawer|pixel~31_combout  & !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~29_combout 
// ))) ) ) ) # ( \drawer|pixel~30_combout  & ( !\drawer|pixel~28_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|pixel~31_combout )))) # (\drawer|address[0]~0_combout  & 
// (\drawer|pixel~29_combout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\drawer|pixel~30_combout  & ( !\drawer|pixel~28_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|pixel~31_combout  & 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & (\drawer|pixel~29_combout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\drawer|pixel~29_combout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|pixel~31_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|pixel~30_combout ),
	.dataf(!\drawer|pixel~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~32 .extended_lut = "off";
defparam \drawer|pixel~32 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \drawer|pixel~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "2EC00033A88078887F1E4003C18EE078FFFFFFE7F30FFE783FC0807FFF80000F9F80186039FE00000F007FFF1326ED7C3114B1EFDC37EF9FC2AFEBF28C58311B27E6A028838D0183F5595E94CB5AD1F59FC1D85740A0968AC7FE4001F01EA6DE3FFEFCE3F30F80383FC00C0FFFFF00079F00007038FFFC000300FFFF715CC2D90ECA30EBD2FBE35CD656F702539F0953BEAF34B52454EAEDAFBA0D899EB166347FC3D5C79C2C89A0973FC000781887163BCE3863E38F003813801E003FFF00E39F0380201CFFFE003180FFFFFD603113E8CB3D53D2E5E35D9E9FD7B11E984AB52B9FAC9B887F096B92EE52A336CF14543F9FC51F46B4317D143F7F80F80013D0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "338EB973E3FE001C638004003FFF00180703C000007FFC063B86FFFF3A5CEF9D1031F1325CFB8D05BF875B6946A7DA3AB4F9DC8CD017AE8B5C675893A3301A58BF9227F1745A7D5CE53E3F83F804FD81470EF97FFFFE0087E38000FFFF8C001E0303C000003FFC0F7B867FFFD846E85D03B9744C00770A01CE916D3F38BF47609A92939F1270EE6F43B32A10BC8B5ED79AFBF3654E094CAADF7FBFE3FE30F5ABE7EFFDFF7FDF1CE063E001FF07FF001E009FE3E0380FFF0631840F03D69CF80A6388FBC100238E1DD6DC7D8DC30F9CEC9F7666FAECED6813653C15AFDF5014741CF3FB0F0B77B3805C4AA990FFDC720EF7FFEFFC00CFFE0033F801FC07FFFFBF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FF9FE7C03C076E06318000003EA3762574B70128C0FF4D5716CB7E56E061E00EFD7CDD87740D735EC06E8987C440E3BE9C599BCA23B03ADEA6294880004FEB7EFEFFC7FC04CBFF1F33FC01FC007FFFE1FF1FE7C03F03060631000000C29869CBF3D4AEFB40F0DCBAD643A77B12D2C4DCEB0AE0B7A32F576E78392018B28CD92C3C6A7BDC8E92A2FE22224FFFF8C0987FFFFFFFFC1CCFE30030FFFFFF000FFFE1FE1FE3C01F01FF00200000009E370ECF44D53B94D0F05C38521A0871D8B3778959F57A505BCC369A6C57416E528E8C2FA2915A46D3C2BA7F34BFE64B04C16B89FF8FFFE71D78C319F07F0FFFC303FFC0181FE0000303FF00001D01E60C6E5680";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "B7C614173BF93265009F8881BF839A8297E80481BE5AE877005FC0B28079D31FA9A46ACC51A084CD64BAE944E4BA7C89FF1FFFFF897CC330FCE607FFE300FF000003E0800007FFB9CC1C00EB7D4EAB11EEFD3330E39BB36AA0BB8939731DD40C7FA108BF3CCFD23781205414C3701A07A2AFFEBDA967D15038F6AD7446C2B3FFFFFFFFF8C0F3FE3BC3860FFFE0003F000041F7E003FFFFFFFE1F001700809B762DCA4C83929A9FEE517C2288FD139A2836052A371C869D37871DB603758D3B767EBC74EFED2E3C4FCB6AD7D8CF4E84E1FFFFFFC0F054FEBF80070FFFE0001F0007E0FFFE87FFFFFFFFFF01F96C3FA30DAAB448773A9A1DE8837B3CC730A4969B";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "E7CD06F48E229358E9D9C79A7176AFF80AD8003F0EE2A3DE970E30700678349F5725800083FF000F0FFCF9E1FFFE60F0001FC0038E0000808000000010380FE445A03604839C47467FE8DBAD231022439B20E1BAB227780E70D8A34618763790FAB80018FE82AB5EFC831EE07C7FB368691B000083FD001F07FFF8E3FFFF6070001BE007CC0000000000000010380E45F8D8BE06873DA48D714F8A4B43200781CEBD85483F3F30626403CA0F95B0D0488C3C001BDB22742217F0C780F071B570A2A0000081F800FF07FFFCFFFFFEE070C000FC07C00000000080000000300C19A822947BBC61E0989AFF60C55A56B29F32BD0681A30100755E1F157C912123A9";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "2D3E00176833EB3A4FF8E00FE0013ABF98E9600181F000F007FC7FFFFF3CE1F9FF007E07E000000000C000000010001645A3BD483868F6494945472C6FB321A6EED9B1B4BDFB017E8484FEC22EF9AEF4F13E03F3CF0FEB0A3800E00FFFF88F203A82060380F007C087F01FFFFF7F73FFFF807E03E0000000007000000001800AABBCA608312EE2734344AECDBC3D27A396140B98261DF27E47F51FA9BAAB0CFF1E8C07009F6FF74ADB01C3DFC10C876A58AE8F0780600F8007F001FFFF7F7FDFFFC07C00F00000000038000000039E365AE4F5EF60883D719007BF0F500EC87F090BBF7DE860889079E35A1633D63DFBC18803003C76241753E3E08C07C3F3AB";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "1BD2470780000FC0077021FFFF7FFFDFFFF0000070000000000000000003DCEDA523022FF0D12D197810B86E2128C97E097567A7F4A18892EEB0B122ED57E8179991C0C0267134CDD0F3700003E3B7AB63C6000784001FE08F3870FFFFFFFFFFFFF00000700000001C0000000003C3E53A297CCFF0D792549FEF45BD2008C3D00074BCE0EE5CF012E6432CCCB4BA1A975D95E460AB7FC3EEE0F939FF3FE1562A03DC0707CC001FF01FFE60FFFFF7FFFFFEF00000E00000000700000000038FB988ED9F3F78DE73179C0558937468643F7CC7646EB8831CC334168CD9B3654587C1E1447FE1320B589F211FE3FFF853BB58C00007C8001FF01FFF61FFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFF00000F00000000000000000038F9768D3767C784EC907BC553C0AE2C8F0BC450904A1237F95F78F97965CBCA8B17A7908013E382839D84D801F4407FC4C4382D11F83C0000FF01FFF03FFFFFFFFFFFFF0000FF000000000000000F8038F8198029E84780E4E80B3CAB47103CD122BA12663C9243FCA9E70405A52CF5802AB4F9E0300386E09D538FC0F1F00FC666F9980DF03C00000001F7F07FF3FFE3FFFFFF8E03FFC00000000000000F803C72B537FD131799D3B9AFCFA0DCCF20C7E1425701CE2F92C22EF3C0E3FAF64E201465B3FE0993145B27CDB3F0F1FF81C66D0895DD803800000001C1F07FF0FFC1FFBFFFFF8FFFF0000003C000007F8038F38";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F91FE3F9450C1330CCE4449274C1828F588D910146B0D729381F98D0F16099C61C7BC670BCCCB21B7DA610BE60EC6FC3F3325A38024AEAF0674256908E22110B2D5BAA56BBCE832E870EAE020A7AF7F10DE07FC8D71DEE10C8C44CDF024264E12FE3857560902789B1DF88A8B445BE6EDFA7B0755CA2CA485B520E3AE60E8C0FBC07E59E9A979F02063B4A966CC51C677440D406EDEF4F4DBD4858FF83937FF00E3F83F6259D9C180FAD2BDB708F26D573A84165A2C020E8CC9F079D44CBB5987376FF09411898FE218FDA4DD734F58011814DDCE41B14276950E8DEDCEBBC16F208B3D2161ACCCA38E9CDD8C5CB7FF04F00001F87DA1C318F7D60618B4C9AE0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "8731345555CC35F200BC0F645F44A05F41F467F7A623BA7F9E75D039B2BD246F52BC5BD3B4619F83E4C652C3089E7CF24CC7CA78F0C9146B849BD302232B7FF80F03E02364FA1F30D36ACEDD753A6EC25D7697D6FD3DAC731EBCE7D8FCFA85CFEE0D4D8AAF3D9DE24A041D4DE0F1CFD74A59B3380283C151CF35F06113BEE08F412674F283C368E8BAD3665396C5FFF80007C07EFC19F38FFB21715BED34192CA488983C88A62B018AC704EFF2AD180161D0C6CAA248712D418CD96D2727D3F7238B36FF3E69184718FBE85D8CB0BFFD69C5FCEAFAA8C71DB1A972AADC59FFFBEC079CC3800001840B90D801FF20997925299CF12B18C3988B6739EFE13F8DE7";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "3F0330D2BA82F13A81F199A7AD4F9045A6EEEFF679E766CDE39A518DA733EFA437CE2324498F25FCE10CAD603630FDFFEDFF809BB8807CC73E696FF0C30FC9F4525D132F13CC40F889B78195D54614936D96CB48CB721358206E9EC8060580E7C2C09E499A7841982242243B28C1742F9E35DF48E42EBB369A95BD24FEF0FDFFF1FF83BB258E207F1AC045519088AD431756E22E33C33B0FDDB79974E7F6D5C2282AE83517F733ED532CED2D229A60F112EDDBA88B67AE2433BAAD70308A9109F4A1B34D40E68795EB843A3CA760FCFF3FFFC3DBA68E001F174288ED898C106C72C45FEE35C3D103FFA3BC8BB1FF3FFA6296D596DB09A92B535E0603F5F55EF6";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "5DCF0ED00E2D61896282CF7B2A543406A579D6A9B9C5BBFD310C6F52FEFF79FFFFFF01E0FF3F7886EF425CEAA6609BE10F2179601E044F82C4C7DE88C2791EA5346C6FCBA8274E260E00386101D027B49F4ADF9CBFA60FCA41A19075AD2C4BCCCAAB8F2EE5322B092C1D2C7430F179FFF38380B9FC73FC0E3120D9D1814078F2CB0AC161E11B233245843E77994A1FC94E906C16CF638A3BC0786F94249C7B56F801DF038860804AA8768D13D6DF4C03E7725A4DCC568556B8458C9B20FF7DFF610784CE3076E71C085D9980CD14495A8185D0F5CF0F3BC844E62F47D80CFA5391A0C8552CE322BCA0D59D48F28BD04302322D2D5F705033C2EAD0EA74D8C25F";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "076C59191BC5356FD4E64247174580F1AF7A5690790E3568C47E3C3E5A803E1EF83A4231DE6F17D505BA539F1FCC4E60CB3BE7E49E3C83E480FE1E3FC0000FC3F8FCFFFFFFFFF03FFFFFFFFFFFFE000502517520FA843D37AC68F5515D20996D6D52DEFEF8720C9972F067E3B59319D66861CD027B5F35141D41B5F80FCBC061022623399C7FBC373BF31F7FE0000703FC7FFFFFFFFFF81FFFFFFFFF87FE000482383B42290FA87C548D3FDB19DDDAAA1BE5F83FF9799B3F9A20D3E7460432F8310BB24C9F5F5CE7C45D43780F17C0318E05D2E1B8DF71883FF304FFFF000401F81FFFFFFFFFF81FFFFCFFFF03FE1C1C87025C8216EFB290470B02EEEA2D179B";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "117EF72801D0765C76C2170E0DFA31C6E52CE91BFD20DDA043F76EB4C49DBC183BF2CE00D84066F89FE103FEFF808000F80F07E3FFFFFFFFFFFFFC00003FFE3EB811803ECD682EA7967CA7A38A8342918BE6D52015B6BDBF7627EFE60E06121ED3E5CC8E20DAE4EC74FFFC5CC5FE308FCD993610DE4FCDD03FE103E07FE10001F8000FC0FFFFFFFFFFFFFE00000FF67EC2F8E8F45FCEA879AE35FB14DC12AEBDB6B05F4002D68D886747F1EE0679568566DDE342A24BE86E1A070D348DFA801F9B2732C0DF5F99003FE0C7E03FF30001100007E1FFFFFFFFFF9FFF00000FF67E5D687AC0F03D810203F5D93126AEC3E3B48975DE11603644D476CE6D6585A5D5";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "7826199B9FEC5533318275397BE3381F36A85141C75033093FE4CFC03FF00001000001FFFFFFFFFFFF99FFE0001FFE787665D7D68E382BF9EB10FCA8158E0C1F542FFD4FC600771F29FA04729DFCAE1E4D1E135E002C1D3B9A0C7199C3C1C9F07B1C10A1CF20CC007FE0DF80F8F0000100C000FFFFFFFFFFFF99FFE1FFFCFC23ED232879FA586B6624B5AF4908F24FF954C159F9FC2DB64E1104A7E398F0BCC70CB17B41FBB231CDBE5F1D8F838044308BC31E9C9FBB30F7FFE0DF80F830000000E003FFFFFFFFFFFF8FFF80FFFFFE26EA99A462CDD99F83B9EAAB7A85C906E731A4AA23C541D64E186C4210CC974FB737C7880338CAC07D40997B93A80064E7";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "55DCD0DC91B340FDFFF3DB81FE0C000400C003E1FFFFFFFFFFCCFF00FFFF84341A69DBF1E9DA728612BD7A5D4CEF042357DD1383DCEBE24A037C428F036FAB796BF025DF02DC2C3D40DCF26AAC706430A4B613B9A744C3FF1FFF9B81FF0C0304E00000FFFFFFF0FFFFF01E01FFF00034F157D7989B93164D62B1FFDA0568C811AA6B5AFC61799BA112FBBF7F8685E1A24F5E7FE713AE738BCBDE1CED153F7FFCA30FB849183CCFFFFFC01F003FC07026E000003FF03FFFFFFFF0000FE3C0002580A85CFDC1ECFCB695C641132ADCCAC2952A6F0E383C229F5DB603FC2394D62D4EB95F0007AEF0E7161FE324303FF81EA818589E2C418EFFFF001FC00FC02026";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N6
cyclonev_lcell_comb \drawer|pixel~23 (
// Equation(s):
// \drawer|pixel~23_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\drawer|address[0]~0_combout ))) ) ) ) # ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\drawer|address[0]~0_combout ))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~23 .extended_lut = "off";
defparam \drawer|pixel~23 .lut_mask = 64'h04268CAE15379DBF;
defparam \drawer|pixel~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "03101005476DD4EFAA3BA60FABF27324F83FA30B5B43D58177B9824F7E53EBFBFFFF7740367403FFC003FFEFFFF01FE001E0C7FE0000000000010380EEE081105B5DAE7736968C001A37966DF6980E47F459F3BF9DE7F00ECEDF434792587DD34B81358D2F1D3817649794B7F6F80FFF7FFF3FC033F07FE3E0019FFFFFFC7FF0000003FC00000000009C030A52D5C15FF42F827066A68E8F224947B9A0DCCEE68F562E195F87DCFDCE1BE56FA19B35CF4BC16364B7DC3CB5AE34E26BF828135F7FFF1F8611DE7133F7C10BFFFF7FFFFC000103F000003F0000FE03339FDB6EEA148030011BA78A6E158AC9F25EAF675FE1C66D3C1E0D0638D22068300497BBD3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "D8EEB42425703FF7AB3771FC07DA867EFFFFFF0F10DE8137EFFF9BFFFF1FFFFFE01F03E000000300001E1BBDC1F9C8A33DFB200321BA9443AF1E105283F4CB9BD57D07A0E487C7475A98A61687F5A7587F6A27C1B0C5CB001B34924D57726D3EFFFFFBBF90FFF83FC77EFFFFFF3FFFFFFF3F01000000000000033B973285B2606CCBA07329B9F0B43FD562FDEBE544BD3EB20865FBC500C5BE3D460070AA679060019D6B8832FC9B08CD2CABA884811F9FFFFFFFFFFFFBCFFFFC7FFFFFFFFFFFFFFF0300001C0000000D3A62671F31EE77CBA73341DE766003AE9CA4E5293759BC9A2D4B56BCE110ED78BB21412BFEA05CFA2666D92F944E9660AC99D8FF38FF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "DFFFFFFFFFFDFBE07FFF7FFFFFFE000FFFFF7FC000000000031C0605A7C2A7800CEDA7925FC9F14D6B05ACCFFA1A77C41322B4C9DEE1E59DF4E37A6B9269EE136CF2CF1A999C163AC5759805A4BDF83FFFFFF3F1F1D8F9C03FFFF0FF980000007FFFFFE004000000011C09291F11F5793B7DA74673C3F16D405A78D26E162B7B43D4253BA604D63FB8FAEDD02E3AFC3F19DE6BF509471A330E514DA306765C01FFFFE0F0FE30E0F03FFFE0FFE0077103FFF37C049FC17E0000483D44B022A085087E1FE7230DDEA86620C79FF01FE9F85BE6DDF3996E5BCDF9F09C256C0AF81F0FC86C7638B4B77F248731EC3E988C033FFFE0D8FE10DF983BFFCE7FE33F0007";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFF07C03FFFFFF00001C4321C62797384867DF7663045337D068B038D41EACC3B613CE938B279B641C17C1F5E3AE781F8F145D998CF695A10EFBBECB1ECDA2020FFFE0703C30CC1CFCFFC47FFFFFFFFFFFF87C03FFFFFF0000141D48D4A12857D1E7E252733C93389C3C973871CC9E037D19D5BE3DB556801A579824BCE83BB2FF7015DD72FA567A48B4948084A83BC60FFFE0301C63FFFC8F07E1FF7FF87FE03FF8F807F13F0E00831EA3F0319A4544D3E7E2715B6193B639E1C53C9BFCF328C9B524B2E10784F816D0971AEB61ADA9641B1E5D0B464C67295295B8984877C987C000000381FF1C0FE0E3FFFFE03F800079FC0FF01E0618C03F50CC1D9C851C";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "92074DD359FA914F38FEC11072C4CA061DDDA06C4254C17C735D2D73E9A00116DE3EF1F3AF4CB6319F9F061FFF0EE6BB6D1DD501800000001C1F030FFFFC0073FFFFF8FF9F8070007E0000FFF8038E39B65C43C059F0448B8E371BDC32F13EFC82B7FD5719164E7C5B71EEACB801B565059FFE1738DFEB9084C1C01F0007318B9B9E1700800C00003C0F0003FFFC0001FFFFFEE00FF3F0FFFF0003FFFC9BC346A7B3B2F0D974D4671EFE039C1F3A346FC5B778A96C9CF0FE84BCB017D63C1E96714F79E72FFB385F6068E03F3F008F976AE06000000E00003C070001FFFC00007FFFFF000FFFF8FFFF8003FFF8BFE15826F48A20993428528600C63CB21DF564";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "D1294680BFD5D29B4808C0A5D92898FD47F939563262B406B87CF33CFF1F7E55C9E00700101C0000FC000000BDF81F003FFFFF008FFF38FF873003FF707FF35D56BD2F033817D14E3FEE272004E0FE74ED88F1A0BB7D50A29B4CFE9EFC3B4C9BB080FF3667ADDC7EF9F9E01CFE3F9E6376700200380C0000F80000301FF83F037FFFFFC003FF00F700FFC000307FFEA04E5A1F3418E341EDE0B0CE1046983233E95ADF19954CB0530DAD7F61197061182250FCD0FDFAC8DAA7F9E001F8FFE37C19B00000380C001EF00061781FFC7F8FFE03FFE121FF000000FFE000307FF0A03FA73F359C2B60253E8878B8561E4133D8AA48CB235293B061CD760DB0E32DEA";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "1EC8B5F514D9634BA37C7001F1FF33534DB80000000C0007F80061F81FFC7FFFFFE0FFFFF100000000FFE000387FF03E7F0619889F290BD15C4F942D47BB220EC670F0E6A546E7D826F3774BB0A7DD7A62099CF357E565C5C8FF3B61C3FF33D9123C0004C0040083F80001E1F4F8FFFFFFF0FFFFFC0007000FFFFFFF383E67FB6C2C57C03FCD0359F8834E6D3416FECFFFB0FE2198D8062712300F67B6A3A06B3C39090BDA0B614425FF3FF00FFF30F7787D0036C00000C1FC0000C3E27887FFFFF8F8FFFC001F003FC03FFF383C737D692CD7786319045AF104DCFA5697559BBA1BF5452983CB5A2856A20DA4685AF0484002150D2CC1C843070C181FFF3015";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "CA7D0036C000E00000000001077007FBFFFFF81FF801FFC07FC01FFF807FFA512BA44C51C7317B3C173821E784D2168F19C831B36FA40D63FD74681D95FFD14AD477412A23D0B2E4E3C380483F1F19C8654B00B6C000F8000000000107301C73FBFFF807F00FFFFF7FC0300081E7EBBB1935DE43CE314893E9F1EBDFDC91B19A07ACEFD1D20889F8F0CF4FE439CBDE681529F669DD31301AB1878067E0000C67F84900048009F06003002001CF80003FFFFFF00FFC1FF1FFFBFEFF00E0FF9E2A0064678C1F39A1285A14D3FD679BA4950F695642D9B4E38F6246CFE95D159B9B858ED584273FCFE595078070030004B504FD00048C0CC0001F806003CF00001F";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "E4C1E340A0B36FC848D275200707B7DBCF4138CE07FD3FFC3C7FC1FF0003EFC00111CFABABF9E4F971C5082E2F53C68A8C9A14511003FF8FF8FFFFFFFFFC0BFFE0E5902DB5534D9A0B6DE0AEBA210DD4BCFCCDF0B25C139B69E9EBB0068FA091DC90F7B067FD3BF83C7FC3FFC000F780CC160AD4E76C3B1951B602EE3DE230A9F7B920111DC7FEDF003FFFEFFFFE1F3FF0F122E87F248CA037847B72CD4D9B395A523CEB17E6A5E3DBC5F28E00F9A7CFE02FF99C23F96FFC387FFFFFFC00E7C0012319F79F91537FC70B49DF6A8F9839CD00373117F7FFFF000FFFFFFFFE7F78F8CDC1EEE748164D2B3715EBC2A5CA3EBF7A6791A80F516B1162F867007FA7C3";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "F338E638F3C37FFC7C7FFFFFFC0003C001011B679BE762583DDD493E0D9954F03890550FD9E3FFFF008FFFFFFFFFF83FFE11EA0DAA2514D31B84E72E4989C642A866C06279835E9A0330DECBC03F2FE0F6F919F9F21E7FFFFFFFFFFFFE0000C003F29AEBA04AF2DC01CD3E52FD716133B9E9F3DEE00020FF83C77FFFFFFFF07FFC12699B1E4A5232BECCABBDA8D0600D6C2509A452BBA01138D3AD9DF03FBCE4053483E3E4607FFFFFFFFFFFFF00E0383FEEB2966400E8FE10208E9DD21E9630332F68592100B03FE7C03FFFFFFFFFFE3CE1F350B5701FED9BB69EECD1E74F7C21E4E0443AC4DC0F04524CD2F167B8E40627FFE3F9803CFE7FFFFFFFFE00E63C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "EC67981F96A6810DEDEA4F15D4A536038C624C7A8020309EFFE03FFFFFFFFFFC009EA8939B18C587A394D024C2ADC710264C0A3421818BACE252E8839CE7B0F1FA30FFF8F71F3FFC3E79FFFFF80FC038C036F61C41DA1EEDCB2C76896A1D3203D9E08F8D5E203D8EC7E03FFFFFFFFFFC0091FA03C3F6C110A8E9632628CAAE55F52C0AF6AC40783D3191F4DAAEE3C4FFFBCFC0F8CC3F7FF83E79F3FFF83F0079C18BF1FC1B0E19EDF7E515A7289AC048116A05B6E1C000CE03E07FFFFE3FFFFC00D040F8F3488929E0DB5409A7D3D1CBBFD5FB06B540F8D76B07F41750C044FEFC5F8C07307F1FF83E79FFFFFC00003DCE0CB64FBFE90071E46379354D16E07B";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "8C042BFDF4E01EC663E3FEFFFFFFC0FC8087042055B6B2149E25C7F97FDF266F480FEF9CB8129CEA250417E414739EF1C1FB1F8380FFFFF8FFF7FFFEE7C33D150D0912073F438689B945855BD795A9ECF6B871FD223C1CBE63E07E03FFFFFF3E01F760D06F4B8CD00556B33AEA6CCFB328E1F66C879F80FC07A60C06D4789EF31FFEF0F87FFFFFF8FFF7E7FFCE7F9D04CD71146D9571648CFBE2BEB2CDB45EA4892F2127CC1141F063FF3E00BFE0E7079EC9FD4915C143CE383DADB1911317BD099132A4F88F8EC1A8D10DDF32B81CF87FC38E0FFFFFFFFFFFF3E1FF0E3C01041225361017313DB4F9A066D765E70376374D6F44EA2F5F4CE7FF1F001FC00083";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "C000703FF07FFFFFFFF0000FE1C00035D0AFA30B13513A83DD568E4BC647A30057A73A3F07F2A51C70262F850C61C665CFB250F8F9A60C16297E055F7F9F07FEC51A148D044F8FFFE03FFFFCCEC000060000F83EF1FFFFFFFFF8000F00003B32D85A5E1629D2281CE858B16E04B52DB70E1EDDC73382E36FCE17F1C86DF8D6C0C951947F80AFDDD7D3CEE252D8C63F0655F50A8D26DF3FFFC06038F8CCC080000000FE7C73FFFFFFFFB8000F0480703A5C4CA5AE4ECB8556A427401B3F07C65050D5110C80F8733E50A7FB7B2EBB0D7158506B0000AF8C943078345E6EF3E380D5F5328D43BE3FFFC070187C0FC080800000FF7C3FFFFFFFFFF8000F1C00003B";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "2F2FD37EB0ECADB62BF037E57523E7234C2C6F79FC963C88BA71723C1977E471CC4013B9FCA47019E830DB7A0DF309E33973268AA6CC7FFF83FF1F3C0FC001C000007F3C0FFFFFFFFFF0000FF800403DEE60DC88A4ACC028ABF7DA3DDB61352633DB8DB87FEDB32A8E84EBFBEAD8D7D0B1411CCE06B3FE0C3945A1F3E6F0F602F77A2EB653803FFFFFFFFF0FF9C001E00080381E0FCFFFFFFFF0000FFC00802448F043FE4E5D8C1FA2496AA7226822A697D658C47FFBA1206A6CDC7589EC078FDB7C673102B303C47E7D4C7FE271971AFCBD3EE961C61FFFFFE0FF07FF8601E000C0000FCC03FFFFFF70000F1F010024017FC8E58C5ECC9CA5334DB49FC65961";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "EC2BA70420B2E7E5EE74F4007C35F0F0E602E3DEBADC0375F99EFBFD96369F6AC358B04DA307C7FFFFC21FE7FFC780F00000000E0000F1FF8000000C1FC10002A699BF67F765021AA65EFB58188A359FE1418E2A18FB6A243F8DBFCA1E37E994040CE01EFA9C00FA6CB603FE167F3CCAF939A94D577EEFFFFFE00FFFFF8780800000000E0000F3FFC000000C1FF00002864B3B35175D59D510F4453C97DE61B4E51D7CA29DCFA520364C1B167E70554DC5ACE03EB138E08A56507FFE92F1330EEB1A68CDACC0FFE0FFF007FFFF87C1000000811E000023FFE000000C3FF80002A66F7B3AD51BEC36B991CB7D55B106D40D66329AA1874842A5A84DD8F2C6B24A";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "0D8FC71E04F0E00B29A133FCD31FF48EE419817240C0FFE0FFFC03CEF9C3C7200000001E000023FFF000000CFF000006A430FF99B35AE639654E0CD4E12268C0EED807BE2ABFD4927F7585CB7F801D7CDC878F0184F3E7F39FBD89DFC9F3CE8D2BE36B555021FFE0FFFF81CFFFE0C7700000001E0400E1FFE0000008FC000044240CFE0C4CB8D57A252E29C0EF90382DA4E3EB642ABB5D35E3B96C6593460AE02E203F018AF7EF8F3B0308F80E0E2A0D178354765813E3F0FFFFC0FFFFF08F300000300E0200E1FF00000008F830004C3A17FC03190F52F074CA7E9AEE8FB2230F6CF161FAF8D6898C5B73CE19461964EB21F39EC667C3D0B607FC7D3E1A8CDC";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N42
cyclonev_lcell_comb \drawer|pixel~26 (
// Equation(s):
// \drawer|pixel~26_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # (\drawer|address[0]~0_combout ) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (\drawer|address[0]~0_combout ))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout ))))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~26 .extended_lut = "off";
defparam \drawer|pixel~26 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \drawer|pixel~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "F043727466FAD0BF8744C16A4D4E0FB312104D20FF8C3EEA606512DF42C1E0E3FC7018FF0FFFFFFFFFF7E00F0FF824620AA1418CA10222BF67BD37C6430705920BF993A3D427A3BEF7FFC000780338138081EEF5E418446AC84E581E6A4CC31BD1126DE3E00DDCEEE545124F6D5FF01FF38FF0FFFFFFF8FFFFFFE00FFFC06724F5DB7BFB8F2C41BA2C41F8AC18057474F1CB3ED15A2FBDDDE7FF3000F003FF300C1CEF5AB214E4E416070B5C7A153BCE89F3F6C71FFB83A63AC21E60FFD80001CCF003FFFFFFE0FFFFFFC00FF8000F04D286061B5AB8984867F244513BEFD4603F328BF38DF9C2CC433F6001F0EFFF00E47E4029F7608A001D3019156CEB2845";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "0260F8C618093F204F3A1C603ECBFFF3360F03FFFFFFE07FFFFFC0E1F8300404ED087598F947088CEFF3C11694FB60763BA87477E9F89B1F081F9FF8F3FF03F8B06E2FE473361C4FF1986EBE27188C819B73C4FEE7FE782036591CC07417FE0CC9FE00FFFFFFFF3FFFFFC1F0F800010453038EE90343A5352547CC15DDEF06E0B089F199881410EED8E73FFEFFFF000973DE6479AE2F56B152DE551E3BD6FF7FE664D73E38F1F0C1F89885C0F0F5CC3361FFF007FFFFFFFFFFF18230C01806981B0BBA6350F2BC777DF32092C72CD0A01EDA6E351670F13C7CF0C13EFFFC00F34898F0AADDFAFB5BB024ABBA88C6877CE643FA3E6F219F01EC677FC0FC88C319";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "C1FFC7FFFFFFFFFFFFF1C23203C70698859631409AF6A1F2F4FF567929E461A48BBC2C3B6D3BFBE183D0C38607F002F3C8185BF53A3ADE3643E1A04EEF988C64C6F8AC66478320F134585800CF18DCCC01FF07FF3EFFFFFFFFF8C31007670718D4EC0FC7A630545B21E9DF148FC6AC83C0F591596C3E3FF3F99FE0C4000000EF88F72DE25ABB7A5774813DBE0B986C5AE3DB80E0390673FDF3C45F030FF0A363C1E707FF3C3FFFFFFFFCC3100620001CFC86EE0FBD69FC986E3B80E1914B7CDAF16C3702AC7C93F79C3F00E00E000727C8A064A2AA4CC774D3F793A7506D17261C1B40018FFC001C6C6C300700C7BD1FE1E787FFFC7FFFFFFFFCE3F80630073C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "F4F065A3D529E700978904AD24C25F3FE0C63AA23071C98E1C3F7FE0FFC07FA7F0DF425961CE33C843A7339EC19661BFCFAB8F01E03D21DE5DEE083F008C44FFF3FF07FFFCFFFFFFFFFE61FB07600CBC28FD7AE43C95A3FA926CA3C6ACD80E972DF33A67E8780FCC1E3F3071FF004707D12FA4953CFF52729753C5D78DC7B88233CE1CE1006188135D9FF7E07C8779FFFFFF03FFFFFFFFFFFFFE60F803E006BC1A6A6280DC789BFD1BCA311CCB1D9AD57720E54C787406FC1E3F8031700000C8AFAC3E56B6C7DD9EFB3D61529D5154CCE33DD37300FEF7A1C47C10039C83077F7FFE01FFFFF0FFFFFFFE60F0000107FC9565463E7E458DB7AA96FC3590418840";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "3D6FFE31F3302F87AA8AE33E927EE3F098FAA3D98BD54BBE879633A1339994AF6B0F9F0FF41BF40C5582DBFB96229E15438008203ECFF7C3FFFFC7FFF8C03F800071070E00007EFC00FEA9E88F9FC5BCDDFBFE71DCC933B42DF67F0E2C3EF6883A9FA0D20955379F33D80B7EEFC4846D0610E3A533527E6037A0147D092EBE164F801F303D26C7C07FEFCFFFFFC03F8C007907C031007EFC01FC91E5B34D65EDA2C7C2C3A66D13D2E49E0E06483E967A837D4C41155014E1B6FABD2906678D45E325CE06D78D7AE77ED349475FE43F125FC01F003E3887C070E78EFFFFE0FF1FC3F907F0311E040000F949625E48BDA2A6C89C63D859D38430469C4070A41773";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "AB2BB16FC8E1C6964FD0285E7B9E71825146A73DAD4017C663874E61B1661F3FFFF0016195B31C1E09FE4E549FFFE53F91E73519317F8FE261172DD9C0373B80BE63721C5E10972EB58A37030038F0F0804553F0B2F22A434E7BC21C9757390504A53BDBC42624E1D8625660A1BE1FFFFFF8017FD087083F08331E1D9FFFF2B053E70909237F0FCF60115D3C4020941B9658730044D705E0B53F2300601970788EC4BE4B28F322CEA8A3D5802A3AD9C3084229230CB9C9111FC73D0F5D933FFFFFFE0481BC20183F0211FFE22F8E62D7EBC08909C07F1FC7F19155F382B2C67B58A83B0F7B50BE8D2A372200000FFC1C8295950CC86C03010F2AF95934D81884";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "A757DB18FE6D7FE922576CB1F23F3FFF1FFC0CF532FFF03FF111DC7A480B18D86800D9FFF8FE7DC379AF750BEBECBF0D5B49C01B025A089D182E0203F02FFF1F44AA6B70A684824A65130F23887AA67BB9CF59692FA5B883553AAD40FB32FF3FDDFC0E75CE8FF0FFF9E0FC3359F3FB9158E7D1FFFFFCF9FC70A3FB2E2A74CA58E115FF9F3209335431F064F00F83FE8378A25AD8CD1639082A9652943393226DB3EA8A1017C9524CB2301D590A9EFF7FF8C38F79F9700FF01C00CE05FB9419B2221F93FF7F88F7C7EA21C2D945A0E24FB62DE4FFE4368EDB1B5BECFCE1E0FFC0FBE715C52B2C5C23CB814A9B3F7C732EDC5033CA832872276B3BBE656C52FFF8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "F803CF7FFEDB07E09E3FCFFD650E91EBB9DDBFFE7C9FE7FFEA9932E51D080EA0F112E6F3F0BFFCA5B5A721803C0FFFF0F84BF1B37F5953D9D8D7DE095A5DC46E01BC32FD3DD0BED7C3FD6B80AB70FFE0F803CF787EFF000071C7D1486D968AC68CD53FFE7FF02787FB0A8DDE868BE6458E099172FE768CDA800901FFFF8F1FFC3DDDAAB4285346252EC5FCDC00E34166889EC7CA415F584E2B36AB4B5DFFBFF0F06107B60E3FF81E80DFF426A9CD6CD12BD57CFFFCC9A38CBB345753F949DB59B9DAEE721100F26B891138407F78EFFC34303A4805ABEEDC27641EDD6BFDC0CC89AD10460BC9ED71F554C0A908F6BFF0707005C60E007F9861CEC6B62CECA3FF";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFF0FFFFFF00FFFFFFFF00E1FFE87403E1BBBF1F0E411846D2CCB0821249DDC2E12354B8E2194B185031FDF6CFD73604B9B7A789BC1CC43D41E0781FF00757A0FC0D041E0E0100FF007103CF000008FFFF0FFFFFFF00FFFEFFFFFFE3FFF0CDE7C08D8C1F4724ABB15E10E1101848D0E6E413B44EA5D902EB3E793A075C7F9AB1009F23A61DF66FE9407F7FFFFF864CBFFF0F001F0FE100FC000707CF000060FFF80FFFFBE000FFC41FFFFFC71F81EB278372F7FFE3A385C84D27D76AB60E39E71C607CFF59C3E8E045390B1CDE5A18DB9FB551BE03E2F5A90207FFFFFF0EBED7FF4F001F87F003C0000F07C70003E0FC181FFFFBC000FF800FFFFCEF1E7EE9";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "198322ABFFE1CB691688C994C2A2C20A50C4BAF73EA56A6E26370F4C674984CD4ADF8080D8C3D571E29FE0F03FFFF19CF79F6F181F80C00700000F8FC70007E0F8187FFFFF00FE7F000FF0E0C7FCECF9F1C3FD8BF80150B248918BEEC7B7A72814CB9108DE00B9E039A9AFCCB233E9738AC5B096369FB2B8CABFF0E03FFF95503D8F6F180784000700FE0FCFC7000FF1F00CFFFFFF03FB000000000007F483702E408D5FF873CEDB8351DF88A53A67E11FFB79FEC1F344F5B9A8A7E5A3A2605AE8F7872569234A96CA7DF8003FFF99138F2F6F38038E0007077E0FCFC7001FF3E00FFF07FF87F3000000000007F53E89CB7F61FEFC32E8C63413935E9923FFD7";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "727F4256398C7F181034AECA875FB27A5D6AF600A86EE208BAFFE0031FFF56B2479B1F3D8787F001FEFFC3E7EF000FF1C0033FFFFFFFFF0C8C200300FFC16860E9E6330F81E70DD8B355CE1077D856FFECEB7E112EED7735CAD71F37EC155C06E634C81C8B8E14C3038FE0001FFF6F4A47F1933FC3EFF800FC1FFFE7FF001FFFCF003FFFFFFFFF0C7FF10F00FFC50C4FC3C033CF0036855585DF764C24DAA6E1CACB38FF7C25CAF994EB8B8538DC97576DB7B118238D6AB03B03FFF0072769AAE3F0F327C7F3F800F80003C3FF01FF820F807FFFF0FFFC3FFFFFFFFFFF8544EFD703380FF8D9816E61CDB31050DED007B6D3EFB43EC4C1806E0A6C5B23A22377";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "283A2C24D8005DA04300FE1F8000CEEB19F0E32667F17E06F1FF2101FF01F0000FC0FC01F07FE07FFFFFFFFF3F1E19992FDA6EEE036276043E223077E83C467BB024D2602701CA39D210E1FE1569AE8E69A0CDBC3B9BC2A300000007F3E065D6CFFF03263FF07F8EF1FFF100FF0700001F807800607FF0FFFFFFFFFF3F39B5453D2A8C3F0102F5E1D10905F4C3FF13B712037C6C5EAF1AF4A03299A6FAC2EF536B599FF8BC815687E40000077FF06310960F83203FFF7FFEF007F800FF6601703F00078001FFFFFFFFFFFFFF3F664F39340D1FCF03F10997AE55E45F0A01BD0F3E71F3B9CCBA0DFBBD54D265D9E2F14D669E5FF2E474E3BF3C000000103C296B";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "10B565C89B1F83FFFFFFE0FFFFF08F300000100E000003F80000000800001C4C393BF8E757C9726299F504F63FF7C398F7FABDAF48F31F036FB33FDF2C5EE081B533E399150EF0D0402FFF367EE71F29D85A2D17C3FF03FFFFFFF0FE38F18F000000008E00000300000008088001FF48B5BBF8F4E8853040C08D33625B46A1823570797DAA7A9B5AF9EC8C2595632D50ED3289E00D23F8D8403FF183CF0C0CC8C824D31633FC00FFF0FFF13FF8F18F80012000CF0878070000C0000CF000F79FCAABF0E77CE28DD3D1A8B4702911DF29BC21A79F3A4E1A7D1254180AEB6C0D952CEEE0E71960F877C0E1F3C73C078FACCBCA6B9627FE83FF07FFE1FFF873DB00";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "016083CFFFF83F7800E0000CE001FFD7CE8B700F3F220DD0B94DEFB26401CA789566BCEB703FBDEC3F6D68CC55841A17BBCC780418CC19798FE0FF379C00E6375A4A18D20CFF87FF0FE3C1FFFE03FB000001C3CFFFFC3FFF03F0000CC00F9FF7544C03F08325BACBB02A5A228E132483B980C6879A27C1FF2640ECBC5A1729B79C0678020A0FE8C83C007F90CF0720FAD6BA5B8604FFFFFF3FE3E0FFFF07FF040000C3C71FFF3FFFC7F0000C000F0FDF0A2C0F84E098C708CB9A7171AB9084DCA2A8BD68EA9B6E4BD6D806DB40DC308FE6C33C790DC3E9B0C084FF9F4CFCDD3A27B98400003FFF7FF87FF81FFF0FE00000000000043FC7E7FFE0000C000F0FCF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "04BDB70FED5962CAFE0566250C728E04BD41FE086D409F3BE724248BFD3051CFC14200DD98F1EFB09FC7F1A120385D03EFAA97F80007FC07F8FFFC1FFFCFE0003E000000000F8183F000000C240F0FCF199EA78BEDDA382A678B3CE47907118CFB3A476C82635C5D2E30A1A84108B826CD6C138DB20CECDF3F07DD589F1F5EDCD0D67F380003FC00FFFFFE7FFFFFC0007F04000000001C13E000000C200E0F8FDB0E3FF8EDD5C0F95DEF9883452EE89CF46B302E3B4F3987D863FBE5D24CA71DFAE8339C4F640CA31F01B569818FA95CCF7620881800FC607FFFFEF3FFFFC00C7F8E010003C01C39E7E0000C012E1F8FFB0931D86AB5D6839BCCD04085039F7A";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "4ED6A454FCFB1218EFFBED592F35841D0A4880E14CF304801F8FE3CBFC70C74CD8D611801603FFC03FFFFFFFFFFFC0040100000003000013EF800F3F30307FFFE608E1000AA2D1D882EFCD2D06C63EED1E199E68C69EB858F98696D7CEF2C4861718040661CCE7803FC701F7F60E46E37AA59C801703FFC01FFFFFFFFFFFC00400000000000F0083E6001FFF00303FFFE41AE1210FE9E78AD7F8B546AF4B1420FD46C973BE58A9C1DD6577EEE0838C5668FFFFFC7F066F23C7E0E3CFC3107EFB264698818783FF003FFFFFFFFF3F000400000000000FC183E73FFFFF00203FF7841A63770D4991F6920FF607C9D8F1F01ACF6C5C863011AFE0DF8AB7AE8170E6";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N36
cyclonev_lcell_comb \drawer|pixel~25 (
// Equation(s):
// \drawer|pixel~25_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\drawer|address[0]~0_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~25 .extended_lut = "off";
defparam \drawer|pixel~25 .lut_mask = 64'h018945CD23AB67EF;
defparam \drawer|pixel~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "9207DF203FFE7FFE0FE0F8007FE600C0FF0003FC01FFFFC3FFFFFFFF7F49537AEDE89C4CFCCEABA86CF2E54E2607FDFEE1F438EEA827863F6D83942AA9BF450466859EE761098DAEF8008070001E3572FE03FE203FFE3FF407F0F9807FE600007E0003FCE1E3F1C7FFFFFFFF7FD5F360EFF69838C4C7AB0557BCD9A039E1FB413CF1E223FFC4572C1A42BA9278F05A2E86437F0567BB27871B3CFE61E0CF146E9F03CF3D06390000F39907F0BF007F0E03F10C38E063C0EF7B9DFFCFF8D6F55C6F1A33801C7B0A07F09267A9D1E06D45A94106E14F4EA12EACBC35DA22707CD6ECCCE3092366A7E00018EFF3F6C7CFA78F03CF3D0730E000F38187FF1F00FFE0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "03F01E387077C0EF4F99FFFFFDAA2658050CC39E0C7A0AD980064773BD0669025038697686E9E51092D8A30339F5DD066F0FCD8989032FFF078007F21FE050CC4F03EF3D83FFF0006103CFFFFFFFFFFCF1FC3F00787FE0EFCFD9FF07FF49EBC41F35D9EF747A378EEE9C448D73BE1FEE1FF785523100A47AAE0EDB2F7CDCFF3FA30E9488CC89FCFE07D002F61FF0403A43C7FF3DC1C7F8FF000381FFFFFFFFFCF8FF3F003F3FE1FFCFF8FF073C314BE03CB28A33707274AE26F6E16BF02CCEE58C432F0ED97BA04A39FE4D51969B3527F40C1DEDF43C4DCF181B816719E05A9130C7FF39E0FFF1F80003000007000FFDFC1F3F0E7F0FF3FFCFF07FDFF07DA71B";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "C72323CCFCC0F4BD97C090C85378478C85DF89C4D187E565825E1722715C068248086C39FDD32CC21937E5C701E0E49908C6FB39FFFFE32007C00F00200000F3FE0F0C0FFFC3F1FFCFF07FFFF17E4EE401DECF2BFFC76530AEEF84AB11856358231D7B977CF0A67CE0CA915B2C2CA55FB01848EFF6E7F0461FF5EDC600E08E37A8EE1329FFFF83F807C00E00F007C003C3E7C01FFFE0F0FFCFF17FFFF007B373DBD9A6117F87C52D0FA78C1EF00077DFA41E333EF69AB4652C60DF0906EBA7405CFF180337D7A549FF35C5C6003868A581FE0329FFFE03000FE00C000000C0078377F81FFFE0F0FFFEF17FFCF00700733B7A0C123F118134FE022A6BE6519024";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FECA78070DD6603F5FD6CDE02FADEDA29353299933F0D5CDFE37E18E7F0F93688BFE9B33C7F803008FC000000000000003F3CE1FE7F000FF9FF1FFF81719812138F3D0345162C1B1FD8524BE65A306A53760EFF10AE0DD9D63DBCC2DC2991C7AFD7030C2D9756B9DF316218E3F0E698FFFFFBF7FFF9C07FFCFC0C01FFF00000007F3FC0F03F800F98FF07FFDF4D840EFC81E3DDEE082C7BE273BFF3175D29CA27558A80565571F5B62CA8F92F067C40630E100785D4202CDDB199306038F857AFFFFFFFFFF8D8FF87FC0C1FFFF00008F1FC0FC0003FC00F00FC03FFFEB6F3C58DC64704FC026088D3004D4327080179219D66C0A85886CFD7F1986B6020B35F3";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "D382A9FDFFE4B8B41A8AB341CDB43C8C1B4404737E4B6EEC40623CBFFC007C1B790D656927884C525BE5D7EDCD98D38AF9F4F648E022476F1AF93AFFE09EFEF87870013B0C0F20F09FF24CC438A0F688224981F80FFF44F4D91718D72D0D307FEA57D370D2921A40F7EB3CC07C0F08E70F271AA93FEA8F058B52891879284A190C5E7A1EAF8E931426D03D6FC7ED5E3CFF000181C1CFB0F6D8E786833A837A3E3D713DF8CFFE099D1AA477FD8E89639855B0287CEC0A14C3547B04E010BF1F333B0467DDA3A72E23355AF884A5D292D9E490603C7FB486C05205200229855E3FE78000C03FE7DFE71816FD729E6770AF65C23C78CF02B407E7E1911376BE6B2C";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "58400B5E1F575A31EB60480000FBC3CF258BA3E904824CFA5BBBC71B468E163E3CBAE9A6DF165EAFBFC19F8516645F3FC0F000608373CE0FB8313571F0BAAD597A352E1180FAAC601D48A033F4AE0014B7A77DFFFC04BF9DABEE7C0000FFF0C753AD9BF5D5A7213A222C5AB88264C3A1C225507061D4D49B09D077CAD52D5F3FC078033F31FDE1EFFE75B9AAE1E0CF25B68CFE0108C550C99A47DE3487C9591574B259FE81373C12F429AF07F0F8F00FD1270C90BA46391996278087F82899E95F44697CFF246CABAF3C521F25F47B3FC07807783024FE3FF9FC43C5271A722C97497E3B3561BE44CD838F1CC86D8AAD38D353E1722BFF9C6DBFA23E70700000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "ED196392A51ADF5CF1AA6D82C28AB644C61D5E3A5BAA514401A9E437922C3FFFFEF00FA799FDFC3F79F071DC0213431F978C4013F4AD33BF84002182A4072F3CEA7926219A26F22E6E7E5AF5E3E220008C38E57065689F297F914DA70A2984F91139E5402A9608E45D72C07D900D7FFFFFF1084E5E0BE73FFF5B0D3E910E4567A6D9A0142B99733B4FF80F04FD24DB69114DCB84E5E5A1DD62E63CA40F3FE007F97E11DE8EBBE0718E95F238CE185466A9537C035E272D73F177C12935F3FFFFE7F1183FFCF2C3FFFE4DA99F55A08A560A689861D4537818FFFF4F6A6B9E8D4F9663A69F65EB4592B37F83E4FF7FFC3FED1A25357560A87275B8480C5545B6E0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "CCF1CB08121D82115C9FDDDEF371FFFFE0F9183800739DFFE0F24B13A180C6F1E450F751512C3706247C8C991F9FA1A3F044ED4765EC65A951845DA8437FBF9F4E3BADE9A2967ABA4A9E9DEE829846009FB6FBDE5F72BABBCF55809F81B8E7FF30F99FF3CE303CF7C3FFA05064DF7FCE046E04795DD410887A0F9D9999BA5B1A4621A5561DE07BFC24184D855D8023F78705F74E67C4FD84C225509DE233B67FF708E885312954EA9DB77057C44EE7FFF031C0023C007DE0844225C3B1C01F13879E855844230FF781FFD8A0FB62AC08D509FA106DE9A3E2312BEAD3C19F5FCCA9A94E21B9D3064BAA4FDC3EEF9BF8DEF1A81ABAB7423615227007F569BBE7FF";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "3C283A83F66A00FA601FC03FF11D99F15E2607911D49C96464F7C951F936847A61EBE3E86F0F01F67FC1EFF09CC1FE701FC0FF0FFFF0FF7F0FFE6060000F315400D52BD6E2C02AD552D56AA1044DE021BB59F50679C10075B64B003FE1FFFFF7B215748344E7A2801BC565DE39383E4D606106705387201338020C1CE703EC38000000F03FC0FF3C0FFEE1E0E0CF706410B02DFDA758EA2AACD0BA2CF6B3FD2979318A549EB6FC6EDF61803FF3FFF71175191309CDB5052FB0C111C460A57257F1450507B80350C4B7F6C8E6383BC010000100F01BC3E73C0FFEE3E0F0CF50641C46429E15416F4984A164F6A80E300D1B6B69A073A6C406D0F040018F9FE0EB";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "4B211F1C89D4E16774F80C12E618F5CFF979871FBFF0AF1B441D6718C020C080000000001FFFC31FFFFFE3E0000F5004ED6934BE12706FF479206632B08E76C69C21846F5D00F127D33F3C010797CE675C768CFB1F84A7F2D16B21A04270092FCD9C2D070C0F791C78C1F38F000004003F000003FFFF0007FFFFF3F8000F7084D5C0E04890BC6326B81FA40C62EAA0B67B9E05C0A9ACEA02E93F1EE303F7E0BF2914B7571F1B614A62469AE656F70AB38CFBFCC604E180FC033D983807800401FF80F007FFE300C01FFFFFFE000E20C6D5E0641FFF58545ABC4A9C099429BAC283F8F3AA1ED431CEDC6F0FEF07CF99813DAEAE89F3D45DE0E584C5DF3C8A7D13";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "EF00CC64067F271F3E12C1FF0FC14000FF00FF1FFFFFFFE71FFFFFFF000F00FEDA919EE8EC999839D4120FA54F835C5DB0D043911D43FE0F866FC7EB7F809FC2A66FBDC4374249574F90A21AF691BF6E1AF660340720761FFCCDC0FFFFC7E000FC1FFFFFFFFFFFFFFFFFFFFFFC0F803E4DB2021789E9B6F9CDB1AA7C77E58017594C22CA61F0F421030315ECBF3CFF0133AC4F0CE92FDC39F2AC1FB2749067B3DA5B681B0E563F79810E00FFFFC7E000FCFFFFFFFFFFFFFFFF3FFFFFFC1F003E43D2A2E8F7F9F8755428B1DA3A9CE60FC21B0FC75530AE027DE1F4F1BCFBF861CFE4367C08CDA7F8545CEBB37B3EE0D3DD9537E49CE43FF37EE4FFFFF8E7E003";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FCFFFFFFFFFFFFFFFF0FF3FFFE1F003E405B349733A6186890EA6BB064676065DE05418CDDC1800198FB7707B01A69142803005CE9083F7FABB3488F5C0770D9719AF3F690E116C38103FFCFE0E3F027F0FF3FFFFFFFFFFFFF0033FFFFFF001CFD27CB53837D52494B216CA34549FDD2BE42552FE54EAB42607BF3F8C0FC879264D82F9602E9ADE35C28AC8F307F633C2FA4C776DFEB80047E1EFF1FC200FF77E0F81FFFFFFFFFFFFF0FFFFFFFFF0C0CBD525C969073006BCF9A89DEDE421704A60FC9CF71FDD18BDC7B9C0488800A7B6B7BA696051625C11FA143F1FF1F4C7F393BFF36DF1F800BC0FE1C0F83001FE7F0F81FFFFFFFF87FFFFFFF00FFFE0C05";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "13300BC000032C76011E1900BD1DFA38F18B402387E3FF00FFFFFFFFFF1F000E0000000000078039E71FFFFCC0003E63841AFF730D5A835EAEABBA9FFED80F0AD7F01200D452CC8A0FEB9BBFEBBCBEEE2C6783003FC32804FC01FB00EF150570F78C1003C7E3FFC0FFFFFFFFFF1F000E0000000003C00039E71FE3F0F0003863A408FF031D5C69100D86890181315ABE34F5C635FC1FC3AD9FEAD25E7DAD93D7029FCFE0FFE3141D03E78E60F47E4DA316235713C3E3FEFFFFFFFFFFFFFF780F8000000007800033F01FC0007000083FA4088182191E7CE03CACAB161137C2DB85B151AD2C35A4E98C4C8442071CF44482FB1CFFFF641466001C70703980F082";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "66131F1183E1FFFF7FF1FF7FFFFFFE1FFFF00000010000063FFF80003000003F84E40D84391E26972F4CEE601E675D3BBF4137E4009C1F338A3544C4710ABC5935C920103F3417CD1F0C607030E061A13114EF1003E1FFFF3FE01F3FFFFFFF1FFFFC0000000018043EDF80003000003F05E37D8CF3A4E8307D8BD9A8E319E04EBFE3773124C15A84CF898BA489B030F75052CFC01C3117B90031FE033ED9B7A2E648BE0003E1FFFFFFFC0FFFFF003FF303FF0000000000C3C78F00003991880743196D8C23844F28DD6D9BD8A6FF61C4E58EFE10B6A338E5AE95B3F263438F56C1729F87001D9739F833C7C79D148FBA39077E0083C1FF0FFFFF1FFFE0003FE0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "03FF00000F0000C00186000019908C06430B42BCE398DCA30BAF52741881E33DB7AE9528C5CA7EF6FD18D10DC27CE8DE41C71F87002357BCF8F0007C67EE8F1671D88E008380FFE1FFFFFFFF80000FC000FF00000700000003C0000019B00F06E2EBC67EE198C4F047B357337CD2D0FB028D74F9C75FCF057FC0057A3C636EBAEC4F1FC03F7CAB87F97FF80000220B00207082018180FFFFFFFFFFFF000003E0003C00000000FF8003F0000019300FE5A0E6CBFFC1972C9B45CC4E376A8D390E78993FE0BC149CC085A641A5B1C8B74EF78C3FC0FCFC9B83F0F030E0E73234DE27DEA3000180FCFFFFFFFFFF003F07F0003E00000001FE8780E0000010300FE5";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "22FED39F00E763B643155F216864C4F359E34E7D8F68EF9D45A57ADEAAEC6267C001E1FFF81CE5FAE70060013932ECA32A7928001980001FFFFFFFFFFFFFFFFFFFFFE7FFFC070006600E000010702FE52E81305E24CC2295D8A5A214FAE3F6E002DE444F82FE20F1EC341631AA38101B770700FFFC19EDFA0FFCC8036D72873D2B66AC9C19800000FFFFFFE3FFE0FFFFFFFFFFFFFEE30006300F0000007827E52E8D105F209AC151BCB91FB3F2F045F9F7E2304CF780D2C96C2CDE468D2C58E7980F00FF3E3A67DA7FFCC83E793BF72E8AD8F0FE19C00707FFFFFFE3FFFCFFFFF8FFFFFF1E000013E00E8000007827F5AF023C47819B28051FB446B4D750476C";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N42
cyclonev_lcell_comb \drawer|pixel~24 (
// Equation(s):
// \drawer|pixel~24_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # 
// (\drawer|address[0]~0_combout ) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) ) )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~24 .extended_lut = "off";
defparam \drawer|pixel~24 .lut_mask = 64'h0A0A22775F5F2277;
defparam \drawer|pixel~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N24
cyclonev_lcell_comb \drawer|pixel~27 (
// Equation(s):
// \drawer|pixel~27_combout  = ( \drawer|pixel~25_combout  & ( \drawer|pixel~24_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\drawer|pixel~23_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\drawer|pixel~26_combout )))) ) ) ) # ( 
// !\drawer|pixel~25_combout  & ( \drawer|pixel~24_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|pixel~23_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|pixel~26_combout )))) ) ) ) # ( \drawer|pixel~25_combout  & ( !\drawer|pixel~24_combout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~23_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\drawer|pixel~26_combout )))) ) ) ) # ( !\drawer|pixel~25_combout  & ( 
// !\drawer|pixel~24_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~23_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|pixel~26_combout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|pixel~23_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|pixel~26_combout ),
	.datae(!\drawer|pixel~25_combout ),
	.dataf(!\drawer|pixel~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~27 .extended_lut = "off";
defparam \drawer|pixel~27 .lut_mask = 64'h202570752A2F7A7F;
defparam \drawer|pixel~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N33
cyclonev_lcell_comb \drawer|pixel~33 (
// Equation(s):
// \drawer|pixel~33_combout  = ( \drawer|pixel~32_combout  & ( \drawer|pixel~27_combout  ) ) # ( !\drawer|pixel~32_combout  & ( \drawer|pixel~27_combout  & ( (\drawer|Add3~1_sumout  & \Draw|draw~5_combout ) ) ) ) # ( \drawer|pixel~32_combout  & ( 
// !\drawer|pixel~27_combout  & ( (!\drawer|Add3~1_sumout ) # (!\Draw|draw~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\drawer|Add3~1_sumout ),
	.datac(gnd),
	.datad(!\Draw|draw~5_combout ),
	.datae(!\drawer|pixel~32_combout ),
	.dataf(!\drawer|pixel~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~33 .extended_lut = "off";
defparam \drawer|pixel~33 .lut_mask = 64'h0000FFCC0033FFFF;
defparam \drawer|pixel~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N35
dffeas \drawer|pixel[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[2] .is_wysiwyg = "true";
defparam \drawer|pixel[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "D0B98E3930080FDFE0E43F0F12B06221B220B7861F08C0FDCC1BC54DC86CA436C8715AA31A3FC69FD40E223439FF0000040101FFCE430AA43042036865E0167C4B011CF70F5A17E0098CA6855F1FC06368CFC3CC5F9FDFFE70EE3F873A336601E9A6A714CA5FDFE014C6180DF16CD5F79E8C12743DF3027B24C2C6363C7F7C0003C1FFD9F0F3AADE5F8B78BC14D249DA7B88E71ACF2901AAD278E01BD1E2F88F6F283F310F9FFFFFF0CF1FC7BB837ED05D1E606AB06919CBBFFE3ECC93062A6B133DFC6C33410266D3EC0E7E1C307E0003E3EF18D0F33374800372AF6A8A479DB88AC04C6F168992D35077CC283B1E1B612BF84C83DFFFFFF0EFCF77808747E8";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "DD0969BB08FCD602D8807D4AAFA230B7F24D7A0D925B04E24276BB0B0000FC0003C7FFD871C2192A29060035E793D7B922970034B8F5183D5CE0F97EA19173B7BEABF96F3FFFFC7FF1AEC3F780707F0F83AF8F48411387454CB74A4DB73B1475763B36CD688F0FC3F1CFF7D7C180FC00020F01F831C043EA7CFEE7878E180FD2A4288FC8A786DF4C4457CD027C8D7F71E1783F374FFFF83FF39FF837C0F07FFFC1E1D2EA5EAA7BCA46D8857940E5028F37BD0B44E90016AC57EDD5F3F1801000000700060F86DE542876DB152CA1AF6D0927470C89331ED27C54E55C184E4C4C356A7E66C0FFF83FF3F7FE30CE11383D39CE2EF507E68534C5A7039F06660A2C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "39405AC5DBECF500283139ABE0000000000000869F27C5892D820CCC8064133DD6E0162C1B3802E433787A51BAB1A1CFAD54650C803FF83FF9DB1F6ED56D7D9FA885A7FAE77E2BE8A51436315D6E0F73783DECC7C56DB400DF723519C000000000000093CF6C9B2930E0FB8D0BE418C1DD98FAD13A65352D192BA6072DD5C75472E512F1883F783FFDCB1ECF7F7CA2C7C1CACE66FA99DC375A74B3FBD95907F878B015C9976E931CEE34E3E8C000000000807033FF118CC910F3661EEE872EB5B90FB9EC7B15260AD610600E5526E74BA124FE639C3F383FFD23C37F04AE9FE483F5489AE29423B89787A17D723920FCF8ADEEAEB673FAA303B41AFCC0000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "0000FC01F808A1FE3AAA6A9A780185397807C3D27809BC1550ADE7F8A45F13466FE3DF339E7F387FFD08F998E47FDC64758A29A2DAD12CC2B1F9B15E368607F97CD3E0A634F1FBF3259574F0600000000000E419F01D605F3FAD6BB1EA8A9317ED8443B4B0D3432DE2191FF9DA6C689AEDBA11B71FF8387FFD1BF8E8D5CE936C4F459B27060725CDE7C7C293A5DC52605DBF7CFB1086B92CDE347C30383300000000006831AD05C30A1D59C17DB033211CBBB656A7D6D8E612408307CB0B405A13D726330C6030FFE267E7C7F1F0C3D737395F6BCE0E11CD09DD870BAD3C91827521268733DE4C70ADF02BE41C338000000000C83102F9EE39DD45FFCD59DC14";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "7F044EF4845EE71B61DD527349B6A0D8125125F308E030FBF29CCFF34E386DC4F7B82711EE3C0EEE0A5D37FCF20D38C11AFE3F88AAFDF470A0521F061E100000000000FC03F27AE011D019BBBD16F274CE19F10759241EF07B9D9EF60FADDBFA138AD8640CE000F1FC5CE7F9FE180F2B8FC5006862988F32039ED39A73F371E86B0B1D3896D2F7FCDECA0F973F800000000000060EBDF723C55C5F43BDB1A7662C29293D73EFE70BC04F1EACC1FAC3C5AA76E8181E6000C1F65E38FBFE0753EF3E6CBC64213BCF64187EA181C9D22B50441C342BE7D5CF2723A37457FF800000000000179DBA1AFF01AD7D6520B658C9EBAE115067EAB0E42C4FDDB7E3B67C42";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "ECBAF1F03F0000C1ECAE0EC83C0B0E30283AF926770D67B284BEC7F6FC9913B086E027DB7F13CC7D5F44ED9FFE00000021E00007BF095D6F197C2AD9E4CDC6ACEDE22311E4149E3B3E40630464243CB6617A020F3EC001E1F2700BCB583CC3F813627B3C94D5F87B7CDF53E4FE8CCE79AFA17C6BBE0B81E02C41FEBCFE00000003F000C739EF2282F7882DBB4AFDCE8691DD2CCFE1E86F1DB320031B7F843CBE076DC30F3FE001F3F2003106807383192E37B25437B2607DF86F666E0EAF2C6468F7779AD62801385CAF842BFE100000018000C3358B61BD084559427B0F5D1FD2DE134001E5FF177733811CFF96F8BF064EFF8FFFC001F3F22731063EF00300";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "720F6BF8ACD885AC1A32EE51E3A2A2BC7400914FABD1E806FD5AA39FFFF80000000003E2169B43CA71BF53B66226509E0219CD499C08330DA77BFCE0FF00819BF0F1FFFFF70007FFF6D7B004C2F7C3E07E0D407BE1B7BC70E3FAC3AB639CF70CA8F00B213AD8FE43A74A29BFFFFC0000000000402E80C4AC37381B790FE99755425FA3F19D12200008F9FC673E007CDFFF9B211FE7086FFFF1E7391382E7C6234A0D1BAF5E6B7E01FC2BE26883D220F510966FC25950FF97336AD87FFFFFFE0000000000F9921C36C81EFFAAAF85108E6BD73FC19E8A280159FC343E3F0DA743EF807D1BC708FFC3FE1E3FFC03FF9E1F4408CA77C0927D2E8424840EC3D4CE98";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "68A1FC1BBCD1CF9F8FAA97FFFFFFFE008000000078739C7BEE8A9BB2AB00FB8141D4C3B3E137683C7EFC3DC63D9DB659FF667EDB87D0FFC1FFC267FBBC061401C50EB78CC847491905167D3E63D2399AE4380CF07E8F07E7E7AB167FFFFFE603C00003007C6D2465E71EFC152330E9E70C343DB7E28FE87C272079C3100EA0CCE02B2C3F8780FF81F6F61F1FA70655C0B1FE71F120B3C4BCC41BC6AE98DEC0D4195F351D9ED8028A27B8BA3FFF3F03FFC0001F107C20D8F6B5F030BA2BB8B0BFA9D532B7F09F0006A59FF3D90FA9314F0863BDCFCE003F01EFEFE7BF59FCED987E6FABBFE47D762D208A3F4A7760708FBF6436C7FEFC48AAC5BC853FFFFF07FF";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "9F254D3317980ECFAFB7E20A996631A094B6015BC669C0FD6D123662C007C1E07FFF80801F0028D2EBF79C7C2C086606C2FD373D03F963C5A289E5DFE01502492A18AC09FF90FE76AE1CF0D003CF981D45459A99EBB2729B5B00E7DDE34CD79ECBA963BBB1B22B8590EB9AC38007C0E03FFF80060E0100644FD18F9F878666155E1B07E321E1700E410A53E8198909737A16D7180FF07F7E11427FFC01FFC3FFBFDD61FE6D07FCF28342DD0AC570C54FEA91D4264B1C6F2F4E144F05800300601C7F8106000100E38F8D11D8FECB4003D586FF1C5CC993DFB7FC83EBCF830FF070E9679C1FF87FFBF68E310E0C0FFCFFCFFD87DD2D00E9064B0A367C310125FF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "9815ABE4A64691B64A79A9BC00000000003F810000000ADF7A2111F8AAB4D29C981F00E6A74A93CCCB3C782BE03E07F139A6379C3FFF7FFFE7EDD122000F803FEFFD30C7AA335FEA14063FE8323CF6EB2793BEEB3E155BFE4EDBF8A600600000000700000000EB618BFC64C9BD12E5ED3BE1CDCEB14E61C4BD799FC6FFC3F8F207CCEFBE3FFFFFFFF22FC7318D9F33187E91E2134649960498DC68F85E1ABBE658D7A8F5E4696A415365295200F00000000300000000E3656C05CC8E40F387E29BC3739E3C0F06DD5BF37ED120010C3E03F4FF3C3FFF7FF3FBBCA818B39E77C0098D27121F34478A09C5951A5835AA69CD29935BF6480AA34072868E00700000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "03800007000843876DB203811C169CAE9786783EB25FF202F7D86CDC88800C3F074DE4C01EFF7FFBB07830805C00F380E7B690DE5F19C1AA84CDADDD9694CA6423BFC2BDB42213D721818F846000000007C000060018053F020BFC83F7D3576114477E64A3FB39DC2FAC768C77C8FC7F86A3A33000FFFFFFAF61EBFC2000F000F6BC18BE1EDC2476737F47B23530EA3DC3B01F864059AA534C1E32BC7C003C0003800000003848385C488D4F2E36E9A20B1E7E478D8C65D25E6D72640831FF0F9ED1E2D4003DC7DFC033F57C8C3EF60009CEBAE7FB26F8DFDC7D40BD11E5E27D93738D84A7B9BB08FAE2F7BC1F003E0000007F800F7851DB9A2A93FF9F0F06B1";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "2FFCE4478DDEE219A56D7224E7ECE1A665CCC2EF0038070BC0221C01E33FFF0F096B9B9028A97D9C0517C6009826A2AF7D1E767988700E1F1544E94C0F007E006000FFC0CFF0D9EFAEB373BFD5845945E818C0400073DCFA67B26D12E037EE52D5A8777780000F0083C4CFF9F8DFBF1F1E059D582A2F3C91E4A6731540771AEBECE5A89E80450729ED9E98DC03877E00000003C00FE03D2A599EF1701DC8148DD900C0640059F7CFB0496F6730E7F60E2673B4C4C0000F83C0C0407FF35BE21FBD2EE3BE1B8E84DEB4460BA16070E74CC00FCC9519BF854ACB8143F801CF3C00000001FF0E4045FA3845009667E7FCE3230700E600C4E0A0720C6379BE0FF102";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "393A81DE18F7BD2362F4F80D90F88200FFC07F800083800003B48466BE7E4A9D666A33E1C3DDC70FC01FB8E03EF41E476806F5E7FFFFFEE60B9407709FFAD2D7FCB2E9B03F19C5829268D95369E0E482B9FDAE1C56576BBB7FC948B158388000FFC1EFF0000100009389D4F2B0F3FE13971ABBE6E292AE07FFE7DC704B3519CB2CF90EE3FFF7FF580B11C67EFC814CCB21F37E8FFCFCAABA8B8B2ADC63730FD5AE86822D7946106A82E37669B00000001FC3EFFFB8000010E07416DA6A7BA28380A7CB32E3E29D0000CBFC38874BE7E3F63C0B09FDF7FF8AFBAF71C2E40005D1FECC1C7EF622AEB944E506239E85CB5035DB1EE2829860841EE4708FE0000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "0E07FF7FF800000062C98CD6932550A55D45303A330FC3C65E35FC3111EB30FE022BC5C8FFF7FFFDF74C73C33F3F2714B9A4D68BCEDD4011CEEB1066AA02312A6B77600D2A5F20E21EE66031A00000020007FC7FF00800000A646E73EB927DB858BB307C4C781E04C48B06E1F729FF3EE22C93A9FFFFFF08C4A090073FFF9C18706F16D16EED78024598519D2E835221EE0FCA1AECDF304AD6E28ECA0000F01E0000FC3FE0C018001E65588DCB9F9DDE54BFD1727BF7F8073BF9B3CF08F6553433DEA0A97FFFFF8A0ABBEF87CFCFDF9F847A2A519EE88CC39501EE49370EE7EC98728C59A841307FCFFED023E000E00E0000F83803E01E024162F789DB3849EB";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "F32FA41E108C79FA7FF08ED18CFEB43C63DE80A7F3FFFFAF0FC367DEE66FC30F61CD101C976552008199080072D4C5749C9B06DF0A0CF87706BCC23AF81F0000000078387FF01C46CD4D1CAF2B78F06326044E3F37E7BEE4DFF6BA3E7AC8803C87828E43F1FF7FFA20C7C34838FF7B005C96F3455C72F27AB04479E04ADAD141A6B89B3FF39B1847E79E1F9C781F0000000010307EFF0107C5DEE32165365C145F79E363C7E498D087D6C533EF0F0274CA32A6C9F9FF27670A3461409CFF1F87A0A178864F65B6696F1B0EBFC12A294503E56EA1530F8C7C39F889C130180000001800F07FE30104C8644DFCEBF76C393C7E9D3C0E38651C47E07EC7F9B55A67";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "2B3AB609F80F7FC61C9CC0FF0C00F1C36F8C47E063F2884C1BB38A6789BAD6488CDF8A28F5B6077BE9083226440000001EFC00F8008008006AA14D0FF2F7F80AEE296471F8B1FAFF4FDFE0AECB9EC6BA413AD5F9FC0FFF9EABCBD86288030030485C5EEFA83253801745F3F7218318DB74243AF37D06007AE08ECB75440000001FFE00F8000008103EB89D18D7131A0AF23697C205B331EFFE6CC18F95F4A17BC605D5F9FC0FEF300BD3CE00C9CF8860AF18F43FE2507B7FA3BA9E4F42CE1462838590F311861FC713F46886400000001FFE00F01F00009658CCCD3DB9F7E7077AD9776C0F9FFFCC3335AC3223DF473C25A0D8B9FE03EA32ABA6617C0FFF800F";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N24
cyclonev_lcell_comb \drawer|pixel~40 (
// Equation(s):
// \drawer|pixel~40_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~40 .extended_lut = "off";
defparam \drawer|pixel~40 .lut_mask = 64'h0C443F440C773F77;
defparam \drawer|pixel~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "C00000007E5F46EE4AD61924A8CB35E095054976C16F000F71CFE7DD1D28B0783F7CC8878C001E03E06FF3FF79F323B8581BC28C0E147A6B735A1769489066348167FFE9E35D548448FC947FFFFFFFF3800000007DF0A53C5856E1F81B731086E9E48C10A98F00FF8FA7E80D180C200FAB729CE00C007C03FEEE01C743753C98C8B3A11EFE3E4A5A5C7B133686110F531D67E32530855D44826CE9F40FFC7FC000001000FE5652A7E05A3D69A30AADF6619AD898E3EE60CFC2BBC4013B444000F0FA55D40000600FFD0E19C34466B08334DE19279DA1CBADCB70EBE7703CFF618D9727D109E93C0C017405FFFFFFFF0000000001E6B011A68028E938A0066E60";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "7ABFF36393EE0087CC799C00E8063160EECB73747E0DF03FE27B1CC578ABB983D7948CCB69FEFFA9A2A009E7F4971978E00C14C78960EB9062307007FFFFC000001C060182A32755FA130001DF8C2DA94D1BC83C424C1C91DD711D0C87E212F31A57B34541CF90FFFC64FC0F2EDF7E00A3FBBA8381F348B91D39F9CFFE9C190A10BECBE6B6288F6C02824003FFFF8000001C0703F3AE17ED090E8BDA608858294E58A4004E1C5880D7A07D80C0FB12BB5D43C6BD44001083CEF63FF99A378600F6DEF53912C7F756B587FB9E01451807D5839E6E8A4D5A4CFC92B407FF0FFFE300000080FB2811ED6E7060CDD01B9B264CC7A340D1881800594999E701FF9E5C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "4C86272FBC570000B0FE1F8F22447DC09D30C9A21FC7D6A236831B1C3DA530855440CBC9D4C16E2F0D096C0FFF03FFFF00000010189BF131AD30ECA4980BC5E834943CA073883A7046F911BF71E7FF3400E11FFD2A8F000935C00F30236002E0994F6B59CD4F904436860BC0E59CEEBE2E7C2DA4846841A41C95E33FFF03FFF0000000008E0B992AECFB8D4447B010469F961BA37DF1F078FC5A11FF3087FBE8009D28460BBD383E33E003FF4AEBE33F09DD286FA47F8718118C0BF18E01FE94587F0F3AD8370363A24CE33EFFC3C00000000000CC71B4334406DD069075D20B6D01DFA7221190FFE622B3E0B80CD3F4A43E90D1C2534E5923FE1C410D2BEFC0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FE1CDE656C6FAB0A9A98080EC9CF3C2452FF87DDFE79F3E459BDFFF0FFE3C00000010001CE5D87F588FC7F34827A33DD6E03B3BF1570FFFDF4C7A780D80073F886FFF180878B809E29FFE3857A33CE3FD39C90F21D16E4360031C71165532C8192C27B85C1619754BE53F1E0FFE1FFE1000000008A9767E31704CB8393FD101A261D9E6CAEDCFFC00F0CA0C0901C228084F9F9007FEA176F93FC31E88003003C3DA0C95AB5F25BEBFAA3248A219521ED0BDE844C3AD19EB9EE57FD40FFF1FFF80F00003803E51E3A17E6098488513054883085D1DC363F8F7240A040003E048781F1F90330270827E7DC2EEDE1C204C3C1673EFA8AB267D47B3AE43172F431B9";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "735EE21A299693B67ED3FF640039FFF80C00003003F3227C33C3902FB56E440030CD01A052AE7F8F7E12A210001F0F0C03677D00003B10787FDE335865C601C6A368A4B350130E2D079F73D214F61B3985ABEDB24DB6734D00E76281FFDFFFF881C0000007F354F30D93EBE73AF9BEE0B34511EA85187E0E3FE64FDC018FCD930F6438C00040FFCC7F9284BC4E0FC370404E48301B5CA98D007DBFA120BCE74C7EE1CFDC759387405D268427FC61FFF833E000000FCE372C84B4A0278238627574829BF0F9506E7FFEF44FD47807DD33304800E000FF301B3FE5734747FFE36736761330E608C96E01CA6605CE6F98C4C5DC1DB5D98DD043D5A13B97FC1CFFCC";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "7FE0000015150F3324B59F418BC0C39684F94E70A2236771E39A40E86E0380E79E450FF800FD8F80C0BB318661AAFE73B6CE0541BF07329A091E2618A9B183811F407FEDB8E35DE63F4844271822FF8FF3E000001688328BAB3449CB4DE9F3D8E5EFA8746F2F6360E1B6E37847E003C9C3479B990049619830C3B7043CE2E1F1FD75DF994CC5BF6B676BE439A37289BEF0B9A72C0F1CCC06680D56F1181B0FC7FF0000083FDE54F3CC4250AB6E8E8DB5FD8F6F0801B2E63839FDC0FC7FF10186FCC51BF91018C2B0F8B061C43ECFC3FF67B28C4F421E219298C50CA71E9D99EB0A6200EFDC2123E151E1C3EA30DCC07FF800FC1845F60FAFFE6CC0EFB5854F76";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "ED503CCFF5466E08ACFA80FF07F980042F881FFF00000E5639F299FE3F3603F868F24C77C7EEE562649935923E0C6F1B8AC28791A032D990C118474D7DE0303FC000FCBA3AB491353DF6C055A3AD8C70985182FBEEB278293E1426FF27F981EDAF9B3C7F00003DB21761E8FC1FCA03F8A11F5FF74229513A4C77E132355821DFBBF7632AD9DF0793E887B695D7E38E7FC100003BD90BE81871873F425FBDEFE91E09230193C16054BE155B78107873FC82F7E03F80003B6B9C076839CFEEF07FCD7A9D131B2FCF4B2308124A9DEFDCD1B51A9C822BC0F15209AE4AC3939CC24F8000002741A7997F37E70F6981BB5049E14F010C41F0EEA63E7EC9380E38D3F0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "1F07C7BF0000383719EC9013C7E1F03FF5CDA20BF5B680B48BFFB1C96C42247230E67BDDDFE103520A7E4A75BEE07CC7801800094909A0814136BE4FB76556DA1F2E0072418A4CFD1E5D0B3C0E71FBE300FFC7B800007F0482B8F013C3FC671FBCA2F113A03B7948F9CD468473522B60C038772D67F365F404FF4754B01C01C0F0002421D0B38A61849DBE11C0FF783215843BC1838AC8FE000232038E7BFFE30641C3300000C691C2110000000F8703E760074209348AAF9FEDB316B003D31C4441E56C40CD2E7844FE8223203E00E0F00060D0186B48DDC1E36E2CCCB87883A9A43A6031ADA0880000B07CCE7BFFE39F00C1600000D9771C14E0000701C79C";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "18FCF8E3FF088D2B1806AD3FED9C49DFF2D8B32660EBD7E1DAD1C321E5BC4FFE5B9004D80FF033C008C804E0833EAFAD6E1B168D0C00D9B68675CA8CDB9D429D5B3DCE0FFEF7468AE44868C27B000FFC3FFFFC7C745F8A35A31D5CB204573DACF290C121E3D648F0EB30FC91993F3405DFF5E528C7CF0D03000207EEB8C587DDCCFF09AB9BE0DED841CBBA681CD49BF5B2CBC0FFC7CA9F3098F193B1BE080FD01FFFFE383E4E9792FAB96835D9CD3E6E7D69394A805798FC90DB3A014083F5EAA0601D0FA5D03527007DF473520630E3206931826198F749E4846133F5588193ECE40FC1FF3A7004CA8D9BF9BF800FF07FFFFE3827DDA11AAE4F4B500381679E";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "3A9EBB513256A44E898BDCFD4642753F8E7CE101AD44526773C3D5BABFC00A0800E0B57B2FE8059C34BA10481950ADA050CF18B1FF1AE419097197F92FCF1FE00FFFFC1058BBF73152525BDF62A436740668E3828CC5BE8774823F0C90678DED0620F7E7835E523C9BFAA46D203DCFE9C034A893EF4BDC104FBD5763CE6E6A6811FB1C20064DF72A721B0407BC073FE00FFFF818D683F182B8C719BFAA6557747F746EDE9BC1918148550F073C25789AF05795047639FD3B6B9780FD54C4BC6FC1A2F87B77410A64DE3284006C6BA93833E1FE67F497135690CF03F018704FC00FFFE07F8640FD95708EC27FC2929919C976921FC60FAF7E0B86E7A782688039";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "02C5A8A59E0EFB4489D77FD9A8EC5417CDCB7A466C4A2899AEF47866C5A06EF3E7C07FFFF4A20CBEC230C03F5BFCCF803FFFC008F6D9EED2B3F83E698C67116D10AC3EED410F2BC30A38FB4802E7001E02FAAF57493F03E4A6D587978F305469C1B991BD5982A5C0798EC9DA06B7C05204000F60FA101FC60FC1C07E3BFF3E00FFFFF000AA79FE2D49200287496DD80886B17544D11F29DA7A737A700299309C06870552293F0FC502DE68C5780FD275E0D5FB9D66177910527E3FAA217005D9FCE0800CC2CC13FB3FC000FEC3F07E00FFFFF007E79FF9AC3C477EC7D48FB5F831B2724C8EB83549C313FA990958F82BE0EF383808F0EEB809D863898478073A";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "DC3663C15E130137EE3E048DC3FBCC27C11FF07CFC61E3FC0FE000C6C7E71E00FFFFF80DC6FFEDD95CB782CEF48F3954486D418F81EA38B6C7D3DDDEFCC4C44F21C35B9FC5EF1E7E286053D700970F8D7F2DA808A064EB8666300D20C3199CB43E603FFCFFB633063070003BC44F8400FFFFFEF9ABFFEFCE6C12314C6FA464064B9C8228012D468ABC3FE3E9F398C248AC908768B367E39951BA7A495671DFE57ED654F2CD98C664A610058F91C27EBAFFB800070FC01820D9500038C05FE000FFFEFFF463FF7F75685B1D7640D1B71B3565033EDCB139DAC73837F913E0767054987083AAFE29699EFD827AD27051E138F09619059D0E6B5C041A60063BC6E1";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "3E90015E5674751A32C093A173DCA30341446487ECFE4B670CDE02193F93FE7FE17F80EA2E10A66AA99E1100545EEE3106CFF3C075AF1305B021303A7F7F78E03F3EE0400115CB5F2A556C03061EBAF1BE9C01B0518C8952DDFF75A2D3D9A383CC453739F3034BF960CC32EF1039D33FF0F18DAEC16D9C9C732D7F63742EC47A479FF89891193755706231457E7FF8303F7E7CC70197AB637E76B433E01FB603B1C6EF847FB5CD12615BEB2F6718BB93F3851ADB6193727E9C03E12BD4930380FF9E73D5E4F5916ECB04276D8129DD4B3CD73F00DF6BB72D70E9869D3A7A07231FE63FE7601EB740E9424638600E3A00EE319839304A59A1FBD0D24606B267B5";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "61CD96A36F40D1815F3FA470A4B73FC0003185A6477A5F5DDFEB584E73DCEA5936A09F1C45F0770184E99DDF3AF29A071C0381F2F85FB27EDCAC437C10843D004F5ECD1AC3F11A6908F5347A0453A0709ECD8633496008C2DF3FA7774666467FC06D14D987C91B28B4FD0B885DDF1CC3466FC63ECB8EF30000FF17C33AE2DB3FFC03FCF0FFFCFF4F67F34FF8000443C394A0C357DEA128837B2D1613596600CC8FC5FEFF81B36882537F97565898307F8FA2D1F0A3D8851C60598E5B8BD3F9D41C36380FEF81F000108325380EF206001C001CF07FF97FB20957FD93CE069A7F3B933F8C2FE0688A59C85DEFB746B95483F4F31FBCA228862D7F10A497CB71DF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "D94AFBBBAD5BB1C4BAF396E18FEDF748EDD8378C279F41C38690A4540DE602004800067C3FF96B5725BF38AC8E0F787FD3127183867B1F0DA2371DBD77B9C9CBBB34DB6C3FA1C84F290E0CA7184C46A485E14A325491338D668E4E4466F913B188E4FBF9838682F3CFF940DE0BC723006801027C3FE068DA85575B2F00007AFF92F209A5A581C67665AFC2D3439596B77D760D9FFD82F3BFEF0001218002873221BB376FD82129596128ADFA129186653BC6C90391C431CBECA7225E77C7C7F8010003301FD9D170BFC1B1254C20F30C22FBD3B953820063FC1FBDF6919A6AE4DAFFEC5FC6AF66BF1C818D93FFFEC58EF8584EA0DA33CE1A129C686A82A58FB9";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "A6C0880719E53440031A7E4FE38F807E011F43811F81BE2B40E6A08DF4701F0FC33C246575737FD2C3FF00EC4866301AB2560081E0004B3D3CC1ED37FFA3DA5582786751EC1E09DC0C42FDD207EBEF76D3E8983F042D29CFCD988A34F22087FC00FFE183FD65DF7100B24D8DFB12D507005E181F93CCFFD2B918558DAB9CF4FC7519E83E3C00E7006D71350EFFA8C102C7C83BBB14CD6A4C213E90EE95F3F7E54AE898FF841A9194D56E960D171C8FFE00FCF0C3F55FF06F109B663512C137EF03A0DF01603E0FF29AD02F9E90782600B6D7EFF9FE78685FCC3F8AE0302CE73876C7DA18053FA8B24ECCDBF08D283ADAAB18981FF6F2294F89FFD3FC9E5C1FFE";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N18
cyclonev_lcell_comb \drawer|pixel~39 (
// Equation(s):
// \drawer|pixel~39_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~39 .extended_lut = "off";
defparam \drawer|pixel~39 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \drawer|pixel~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "41EC41F803CE9F021F76001C1E41F001FFCFF1C013FFFFF1CC54FC82D2737EE20314F11B9288A43142FBD9DA11C015AC00D037925FF1909E43C60FF4F570536FB7D0F0CC0541ABDEE475B91FDBDDF1C5CD02B07F43E7D08601A7800FFF4CF803FFC7F9CDB2EFC7F17D09FEE9511421621EEC2D6DC6F04F0E8229217F19801577E311EFD52E3CEF8EA301E7F6C5505E2E372DE3E76136B39103F43C842C3535CF323EC440339F184201CF800FFFECC007FFE3FF62FE65C7F1A69A183B68893A45C55044C3A0DB3FDC0480C10FFDA0D784922D1B3B3011214CDFFF93F38467C3BCEFBFC3F031FC0022D3CE1E41D7F1ED9236E21A402CBF003862FFCFFFC1E00F0F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "BFF78E5D903C8F71C65218A10ED1308DB2A0FE634EB2BF87E720E11C8170100546539B37230EAD612F2025F01C7F3FDDEEBC07F98077E0ECAFA7E03C63F699B2F5985AA3EEB073CFF03FFFF000000FDFFDC39466F9DC1F71D29269A6588EF33A5280A63DC6C23E4F1706D1BD79583CF13C4E7F2B6E33AA0F31E619E1C0E01FE361FF8E02F7EEDF9099EF8C07690DC03E072C4E9E3A7CDDD03030F80000001FFFFFC1D4CF3F4711B161D8C794A1EA8E8EAAD196251E1B7E38770A0F3E0419FFC9C03063A12841D908967F0A81F8C70FFE7EA4DCE5F46A43216507A46F65FEA9F3C363310ECB4D8D6A11A0200000207FFC7FC1A52A99A70189209E0485392943BA";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "A8F6761C38DBFE70915A20797930309F01818C38F8BE4B1159CF0C0408C607C03858DC849C7543CF0A9CB703C8008B67830F89FFF68CEE720F80020000F8FFF8FF377401550C4726FE7603C49C57824FA9F79000EE006FE08CFEE3C1C080159E91E1FFDB18CE8312570FDAFFE0C00F9B338BD818409B5CF13590AFBD8A7F3A7C813FFFC7659E9723E0C0FF0181FFFFFFFC20C54F51168C2ADB8ADC83F7081DD24571BC047CC18BEFFDD306041EFE519E815200D808616F823BB7FDE110E0062F2495D8F8BF408C31CBB9AA031A80D2B37C2C003DF3F0062840FFFF0981FFFFF04854D2545FAC582D3805E951914D30BBCE11479AF483C9EF20AC2F7251FE4199";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "330BD9E55A53F0F924EDB51E8C1E0358291A20FC936FA4DF867251C1E03C6D8C83C3FFBD0001EED4773DFFF8E7FFFFF00117902FB6FE26F53B9E029F542F7B88001A80677BF88E7A5C2FAF42D61E4D88B3047BF94D9E0C1C95B3B5F38E1F1623E08411EDD4E024A619CD1160C079B889603F87B31C87246099BFFFF8FFFFFFF8E2F0690C33DEA2D50F64122DD9A6AA44EC9ABF9B6D5D77C9019DA7C3173F0A9853727DCF74D0FFFC872C5BEC4BE3E2618ABB967F2C1423A79CACF303FD7DC00D301F8C8E1EE125A724E3FFFCFC0FFFE034F7BFE3CB6FCF0818706D8E666BFD373C5A181CD42DB8413EF3230F9BBFE76F400BE58330EE78087F35FC7275F8FC01";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "08AC1F613E8BC9E061B77FB0A5C9CD1F3270627EF7B5BFEC3D3CF0F1CA009EAC2C9895BD2C071783001FEF4301F7730001EDC0A09EE3F23537C783F87F030F3B183FFC39F90719F1C82EE7646E63C6F53214971DB30A1A7396507FF1FBE03D863ED87B02CCF82087A1E001F72C00C3ADDAD6C54D60771FF3C01FEF3F3FFFB780000787001EF06228574EFF8587FF07C718E7FF871C08C8F5D82C23FC1B4845255119F325E9066E536211FFF18630F5F29FDC0C33180067B7DE9803D75047FC1644083A8DC071BFF3F00FE92038FDA7E7C01B84E4E2F11DD274B81B82C7EE023F1D8BF8CD0C7F4425B7ED63C3F397A7C416107CC3A99E0A0D87108C1C621E3D12";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "847EF0FB6024E0AF1C9F1FD4DFFF8428C1D62AFB80266383C01FDB382AE08FCFFFD9C87D1667E3E3AEB30F02CC04040F0F8438B50E3E473A62E1A30203A92BC440BF319F09A8E4A1A91EB75CC3800333331F3EABECDAFCFEF8FF9FD3811E3E72CA182B020C988A0338E11AB43AE6339FF0601603C59830403ECFCF4FBCE01D1E03978049FF08C725CAFF482659B24B1480D933EC88E8DCA18159B69C7F8F45834D33179CF99CFE4598BD9F9E3FCE3A02D7853CFF00787D8C4FE23EA3DD66607FDE61FE3A99E0C803A19FEFCE44F0301C0047C0B603C580C27DE33004B59DC83B60473EDF0FCFCDC8A101B6EA839B8D9EB49A15093E4CD005B806078C3E070F40";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "DB33B38CFA3C022187E2CD8039904FCCA2CFC633F003C00F0380E7EEC27CC03AC0B97E0471FA3C7C22E1EF056BC21CECA78A38148FFFEEFED081560BDDD6B0B7A1C737F7C194960DF8C01BC139FF0FA2D82DB0403C3F7DD3064CC1F7F45FCF08A1DF933DC9C207FF207C61E6B1BC39C563C13EC1999F4F87DB200304C4FDE3E757F00529EFFFC98080B86CC75DD2838F014E29E0042A90B9C0007C1C7C00E79222F3D39D8D723BED010E7FFF0C70F829413F867367E5E183C723806683C289CC2D3F41B3FC6867800A403380B8FF70673B04796D48F3214F9DE8FF994EDB95B842F2A5C76EE59BF0007FCE73FE10643509BD13C5CEF303E0078F33FF0800F06B";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "CECFFCFCF9F02001989CC0667F0553D0605C9C703FB076432D073FDF4FF0B90D02FE3E5D48C02C4C7F176414865E0B88666E1A359FF3FEE000430FEFF9C0E7928852813AC0619CFC0CCEFA833FDFF02A7C0FC3C1DC053FFC307F3FF079BB9A52F0A520FB9CAF30BD2C005030C3664C7CCE82FD38E8E7FE321F30DC24B01279FFB7FEFA05CC9878E43C40730605D8F13C083589FDFE61F8000CE1F4DB035FC70A3F0E9F1F038C00FFF9C1C00F18AF245D809D1ED3E2CE6A5DA92040E5C5777137F682C93010F7030F1EFEEE547002DCC03F1B4A0CC80C30407C5FA20038D61047373448713261E1077FFFE8CB845E0FCA361E31A3F9FFDF4FF8F1C789D77CF522";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "3D6F9C3E4FE69C77BCEEFCF7876CC00237E78A678000A83C52DCFFFFFE0FFFE1CD7719EFF490998197E1F922E98DAFB012BC06D756D8901261A4E109FA5C8049400DE6884FB338DBC7F29F9FCDF987F12E118ACCB84CD1F7438F7997BBC7000D26638A57C10EAECE2EE4FFFFFF1F0FC5BA3E718008331241AF8343672064C0865F055FA265F1C95BA9AB086F3A20E9BC3F398062C563061A27E2A03DE400E01F607B43E681E19BE17F9178E01A206E160C10CC517DF9C1BA5018013FFFFE00088C4904840B285379F2DE07229892DB6723D55AAB63D46ADA7C76CFA3B36F38B859FB1413C5A623141502A71B66FFC004637EE556E1B340E280E130601027BE33";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "1DD0E788F47BC21E29DCB903FFFE009022C68CAF0B2801BBFAD80716D6E9807FACACF424054056D9CD73DBC302D3F347C7816CFFECCF3B1BD9BA227DB003C1FFE4B0E85631FE800DFC7F3F0C0013C3E1F9D6E3D65DE4640C33EF2700F0000E501E0EC79F96E85533FD40603F881327508878A0FF5DCF84A6ED3818FFB1052091CCB091173A9033FF9D69E2CC970C3BF985ADC964C83CB3C483E0033FF8C42380F1CE004E40393EF4CF0D258301801456013A80FE06EF87C1F121189B0342A8873791DAE9DACB5011026786705D050006FEB1B5F304A027F3DD98FEFFC8E73FF9E48FC8644C1FFBD5F1BFCE3F90C6B0060C26005C61CECEF4D9F3D6E17FE8CAAD";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "C2D5E6783DF170BE77E20C34C302695B6B925BD933873E8FF92B9C47B78A086E73FA443368B8089591007CC3DFDE033C10610C13270C402C40107F00E17849999FE1FFFCD2E40677FEC0E4638F3DB8C2AAB3F067A3851BB20FEE03E742FDE84C979C51AA17C3F34C86A65F985EF300C0173E9AE2F94C16958F786500971002226FF80F26630380CC1C0F3B07180049B493C303E6E2D99723385E428761C3DC1A827BE818E93E54201FD8060F52F97A709053E387E6F87A493908C0CE900C60E810D4BD81314FD48A2F05A5789CDE0C22307C0F05B00FF78C1F06046E080E4C2D1FBF03866239F98338B0AC0338039CFCC3006FF8A30E3B4D0190073FBE019BC8";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "5F075B6D9E2187B55AA746766FF0189677119F10279FE0ADDFC75DFF00763244CF3CF0FB521E1EC58FC0B3E5C3B126DD63C7C20AD849CEC3312F5F211C3C092493FC201CBF83EB3CFF30C5E2E07013C83DD792B27F2140FA7D388570F070393979CF3FE1D88FEB7DF8D9B1C1007B9E461F3C001EAD0F61E4802F48F41F9A7CC2664C780B1DF19F7E6162405E4C5CE204A4FC409F3703BA38C1F0C4F2CEF02383CD391F9893EF42B10EDBAD48F17078677FFCF7E26CB46E60C05E1580437C44C0613DF8C442F7473803D0107B981998FC05F9A79B2C2D9E385CF841ABE7A6123B57785C7C1A1E27800C7E5A7D92E4652CB40C0A1CD03081EDE7558948E35076EF";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "1FFE87F231742CCE20611F00797FB583FE7A0932C6D95938F34F90786704D830059116BFAC23803261D8E32FF8501A43788793981A3B67DE3F7623C192E06A57CEE56D7CEFE7F06C180DAAA8236C1688E7FC8FF81F544C1CA05B7FE084E6348383F986A2FCCC5C00F3CF9347383B2892319DD5B273AD0070630DDC2F87D116892F7812581BC1E3F23F222539DA0C22AFF0FFD9C11188080C774D839C0177DE7731F37FBF23AF937F20CABF91B86006EF7C302E8503839C3800270BD8FFE4D9557A5C0D62F97C00F052F783E6BBCB7795B0C89AC000F6E0E203A238CFCE3FBE1909F03D07071808CCE394C43E7ED2A83D2928A1E6689B9D430809171080E8F8FC";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "CDC3AEA5FFE0E83F007069277C72D7B57D237D82FCDC0FEFEFF4630144CCBFE21F3F39C003F6FF631ADC1107F07F318CE515283E1CFF894100094B3B47C4B30E1A278F11019F26F6DCE39FF00303C700FAF5E191F894F01083F8F35B8665084981C78105C062F0CA76830AE24402B79DEFBB5C8007E0BBA3E5F80D4F987885863065A5FCC6384E6D73DE93A835D5A443D63290E6DF1FBE722E2B37CFC5380D9FF6F7770B79E423D69BFCD8A33A9D486783E24300181D098D7BE1B724FC18813C0FDA2E03B798C0A399E615DF8C70B923B596CAFFE0F823ED9991C04BB7E8963610C89BF8EE9F0A43DE62DAC0313C76D86654C00333E7BFD93DE073BFC2CCB3F0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "18D8BD31CF04F1959AE48027060CBEC0EFCDC00F027FFFA07A3E1F5E8C7F85189741DA40007DD1EDAC03570C78779331BCC38FF1ED73ECA1E190C3FEF92CE94005B820CE13D08FA67D81860038C72E7F18263F5540B79D6462E77FE781038306F9E7013F7D877661F3EE5A189861BA3E124E8A00FDDED1ED905185031664C3949D7E60CEE9404001FE87F0F805E999401BFC50E01BDEEFE68780C7CEE7F7BCC787AEF2BB614C051E720780C81939C0F941F0F01F5E0C05CD0E5645209C608398E8D3557C7929640C8B65DAFCAAEA81F3ACB8E032C573FE330B27C3F803C1BCB3AB83C9E7E4C2F3D8737E047307F03C3FF8ED087D42BDF337E1C67F1C03BDAF7D";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "DC0A1CE065AF347FC4AB0B5DFE7880F83BE772C5392ABBFC93A8D13067EA818ED3CE2022C503C73E31FF537C0601AB30B87F2FA9E23C51D5583301F0F3F04C00F8497462857D92CC803E1F3CFF9C41BFE2620ED8079014387B1B9765733E8F1B000CFDC7062D5FE0C24F1680E80CD3639F7F071FBC9423C21DE7BAF9F47F0439B9F88E56C23FB1D937F183C49BF084047CC108627699148C781C03FDFFE0BE47C085FECD0D53061B0AF4CD5593003F16DA439E01FAB468C3B932F102C60233D2F20624FEF74DB839DCE67CF9E5C0CE66B9455D52DF20E1CE8839C73CF9F1B60C07E1F763D1031FC98C0C01EFFFFFE13901B7FC850B9E0312CBA9405A4B1F8714";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N54
cyclonev_lcell_comb \drawer|pixel~41 (
// Equation(s):
// \drawer|pixel~41_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( 
// \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout 
//  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~41 .extended_lut = "off";
defparam \drawer|pixel~41 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \drawer|pixel~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "07001F12130CC1E4B207E4129A72C08080B8606BCC187F3A61BE3017373F87AF223D163A7FCC3136683EE82184BF1E9AA40037C2B58C8567AFBE0AAA9BEF8D181C4E1F767C600C06E9FF06F2607330061FBE079EFE1D372623E7E5AE8B89C73FF9C398E833F309EE6206A19747DECFB04A0CECD205CC30B6853E38300C1EC176A3CE648549BC4D845157241746EF96F7184F1DD1BFCCE31F6639CFF3DC73180710FC03CE783855BBCFEE0D2DCEF79C73C43CCFE7DEE40AE85D015EF64B33CFB73F32B83DD8321F0347C1DE300C8EE08A7E3D7695467C77CC7F5661F76670688B0FC70F937E18D9198F1D9FC31C4BEC0998EE83C073071749F7CE39A93977B39F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0BCE6FE7230C0D181279412CD83FF050F16C4079561E03B560E94FE3E78678E7C83A5DF5B9EC103866B8C82FBB8768CA00000181DDF809103C8FA30038ABD31EFFC7FFF806C878CE701E63D82AB7A88014B7A90F5CF00E9409981301FE0303A7B49F4075D1F0E2AA993228C7F8333B8E01B50430383E2FF9E6903CD302389DA483E7068303700CE0C0C74320314F591E7FC2E7FE3CF066A4A200CE60DF475741386BCAFB57F016281C08F986708747E456DFBC002FFFF1CC50CD2ECFFE73C784C38D60E54EF22F35D3321A0C18E581B7E66CFE8706601E0040004628333AD91DFF8093FEC3E0694640FF9E601A4F589F7FABC9011CDE65D0C7B3C38797FE9C48";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "55599F3CD1FD6CEBCC224ECFC673F8E1E7D3122F9BCE4F892C378A321A03FC30242C1E879C4433F004308C00F2E6591D0B842B734ACE4CF11E0112C72B464833985AD9F8E487C84C3CA476044C708308C63BB14393F8C0C96A358ACFFDF3FC380F03DDF4B36C488A306B8A55EDC3F0362634DE985F8023E000FFF800F8CD591A0186DBFC424DDF0EFFFC3E30DA4088075FD3870718B878417C8788647940430C009F207B6312997908E2D5C004823E6408715A73189FC31BD7C587CFE220E60763FACE9F9C00638003830000C5565905808703E1BC2280EE6603FFF9E051976ECF122B0011AF31C4FC4483F4F24F4618025FA459C3169E7B7AD35BF8031D1EF4";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "E8E3A59F113113306CBEC9604C004E06403ECE4051BFBC18060C3F01C7B7B21B80847FC31DDC001BBF01FFCF17C190A2EF0A3108F9AD03CCFCD978E7F4C8CBE03B28AD3B9116CF6501D065B3E14B72A4643DE2F001C631F9E7C136001EDE4CE0819D1F89BB804478122F0FC3E677CC1000940C601D08F01C307FFFD070C0985DDF023FC1F687BC0E06398BCE11A30D1769D12D07D514F9F61E9F62AD1C746BE837CA6200CCF8C1F2383A2F0E1FEE4DF183DC1FFFD34F7B19175187E3EE088920F8D5CC200DD4F00C0F83FF903A3CCE3F887F77E1F7F220E7F9E51A1E9A0736E0FC8BC6739621FD3BC8F9212242F4B626C034823BF9F13E027F059E1E310CC360";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FC4CF21FF3A72399965B230DEF1C1EDC186BCC21FD56780C30787FCFCF3F31FFFC4FFE0C3BD9BC3863F2CBFE000FCCF0FFB60498DA23FFE90C01E06DC336E821C0F916C8791382E270CB4DB670D8C630204C00DFF7B183989860F8F0E1F0FF3E08070C3E0DF70C03CF3C1FF7F67FE47F8069F5139FA493C00EF81803918F7DFF6D2C7D44A69FF88E8FC803ADC92D773BBD8E16763777FC534CA44DB4CF0384304F4061C1E7CC011C70FF001F0308070FE00F01FDCE8F75E7D89F4E01F91C3B8014479E17812947FE17FF9F0790DF133FC3F85C94FCC930000FD9F87C33B851F44AF3230E0FE03C532DB9E07D9FFC7F3060B9E18666F3E0CF900031F3FFFF8F0E";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "3E0F0FBDC7838B00495C063CF14E3870EBC0ECAF9045B9F9D47823FF3BFFAFDEB2318EB45ED50030E3D51C7CCF11B2BB94E61DE709801F5ED727309B3000CB9830B9200F007CF8E07FFE6E603F80409E02C7D85CE3F87A1F295800F2FEA370F9941E31507855BC362D31E3DE7FFFF3EF8CB568ECD2150007F8393FFFEC054173FD6F1C0A70C080601BA071AD3018F9871DB110CFFC7C3C20EFF38C607C00609C131FF95E03FFE68E48B1E086FF5C86791BFE6E8B038ABC263338327ECF8057D80C6C9C07D1E5000FFA1BE3F3F6D7AF341D806EECC4D993784DA6E3FA30EF0033E7609D6C0E000E0FEFF033E3FE001B980000786387E0C0CCDF625B3E7FB1F180";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "2C048189DF973827971FC73990075231083CE3B32F12F1FBEB118383F6FA9FCC1C402013623C291B7F2C9FCA30C3FCD09860DB6CF403061F03C06663FF03CF0023007C607EE3F0F9BCE2E67F074E1EC0B3F90111C19801A0FB8FE7997C0739E3FCCBE4B3E8F649CB20B1F0F1C87498E07E6F17059F7FCA1A5D61423BECC303FE06E0FBDEE400047E00011867FFFFF03F3F0078E72070E0FE79FE7800FA6FC947BF021EF0C308019E1664EDDACC03A9C0FAC728E2960A39D4AAF3731823A757E45E6E1DFE6FFE08D8AAE2ABC9CE844042E7F0E61E64200DFE010FF0CFFFFC787FBF0778EF8E781301F1E3BE000A4F354FA0782300C61039C3E87068DA8C019300";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "9A964B4EE4034BA481C91AA8CC370A965CC03BFCC1FA9AFF211A7AA00C80E6420EF9F0020E71FB1F000C00CFFFFFF3F0DE7FF03F8DFF80FFF3FEA23FF487B57B51F9C18126001DE9C8F06F3A980C6A80FB0C1CA009054CE205D742B6B23CE71B999CF4388623DA07A1D5FA13816007A27C3118E33C3FF23F0018F38FC7FFFFC041DFF39E01FCE09FE7F362FFF90FBEA35BF201833E0F1CFC0FF0E1F2F71CDF60F7C074600B02FC5BD9D2F1834900200B871CE438CF3179FB0034C30AC2E00027890B18C4003F843F80199703C71FFF013301F9E6063100CFCE76ED787CFC2E5B4E0CC1C23C1F1CFD8FC0F8010FFEC898EF6CD4F9E98EAC4B80B2460FB15FCE1B";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FBFCE43C27A1FC152788DF6A5C47843E7B9A483BF8440C3F003C8B38EF03F8001FFFE6730D31003C0F612D98787AC33E4EF83F3A19E181F967C0F3E4F00E6A278929EAE533C92C745EAF28877731467301FC4FF8B7BFFEE5D3D1B7AA500CCBB6EAD918600CC0383E01FFCB7E3F01F0001F1F6139E93107F80FF6CCDC7004118ACE80201203C091FA20D8F413000E3FCC191AB0E5060620147D1ED36FA333DFCF1E0004076044006046536E7A5F8C780C4ABCF3E627B078FE01F33D7E1E01FEFC9C1FC183F461FFFE00063F2C6030EA0A70B9C1C43C01B8324FFEE4EBC61F9C8FD9973F65A3F9D7CB8BB8C72846A607E031FFC3E00F2F60011E5C5963E0ECFBB9";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "F3BE1D0FB330FFF043F0DD7C0603FF9FF01F81E3D91FE07FC09FFF94E05ADAFA0FBB07F920877F3D9FE7E6A5843FCF8C78B7EC7E13FB07D8036305C39D865A3F30F1F707385F653CE3D9F2107C67C7BB037FF818D03EFFE1C7F0E2700701C00C030F9FF1FE7FE1E0C1687F95FFA2458207AB31FEA038CFB633C302B40030CE7CA6C2EEC147848830E7194E26E37CE9C3D8F10FF281C11383DC0073300207E00203BFFC32403FB820CF7AF9F01901C0000F1FF3CC7FFFFF03CD4301C7F032224700243000D7C3C743F8021D7400006400A7E995F7786D47E1F1F976A1D461ED00CFF3E7187F80603D93B833C38DE7E60603BF9F37607F30201F3FF6E019018000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "1F99000EFFFFE0838CA4F8FFF23C927E08273FF74E3FF74398063284000E67E047F2FF074465B181FCD062279D43CD0BA333F34AFC0027F8D1B801FC7BE7E47003BF1DF8C1F810301E1FF78781038FF81FE0000CFFFF879E1F46060F7703CE7E3F39FFF1401F7087FC67F6FDC7FE780C3F8566055B497E7CF93733BDFC471D5FD2D0047BE38037C0488085BB0660619F3C3F10C001E018309C0F90FFFFFF9FF81C3CF001FFF01F2339C2F1F6772E61FFFF9B0FCCC0000E0CFFFFEC00CF773FF0F702E2595BDE003C0D36CCCDFC077F5F6D5FFB940C641BD86900050FF7E03F3E7C3F2CDFC3001FF09C07F3883FFF9FF81F0CF813FFE0FE4FCFFC01F467601FFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFDB103F8019E89BC0FFE83C18D79E1EC70C1C21379FF83FE31B38038CA74B19B2C0049C0B4605206607FD1EF0201FB8783E5E9C63BE1801C0007F9C7FFF9FE33EFCF801FEE3F8CF9E0FF784773C001F0F8C9F873C0FF03CF10FD8392FD0BF1E8E109A59BF181C7F1E6DA7FCA4A7C8E33DFFFAABD49365607017C1F8F7010CC0F03CC31863FFF307C0061FF9ECFF9FCF7C3C7C00FC67F39B21C2FE28601CC3800E07E0607E0FF44D1130183111F8BFE0DA11D2699F180D7E1E67B7F8A4E7C9E1B9FFF2ABD59B646C63B7C0F8D6810C43E43C411861FFF307C00F1FC1C47F1FCE783C7C81FC67F39921E03C28601CE3800C07C0607E4FF44D1030383111F8BFE3";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "48C30179E2AE51402C6FFF3611231997F6798CFFD49E01347C9A299D78291C4779F34A3F77F679C30040A2000BD437C9F75435798DF863B9DFFFE9CBF88CE0F47D1F3FBFF3F8DCCFC00F03D6545428342000C2C3FC0E64B7DE56103735641027CFF138BC2716C62761184A02FF66FC09F80672FE707BE1E7F8B07C304CCBE4CA1B728FF8FE5C0FE1487FDB3BE1A59EC8CD0F275FE70323F83E70FC141252A9B43700C6F3FF7F7E3CCA379B191DE40400D81AA35F9011B8D42246AB869FF10FF87CC3730600F800F7C59E073321360D758D761FF8374D9FE55BA6D54A21A6929684076F600FD3C279A57F8634121FD6631F44CE29E33006430B506AE31CE1F461";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "B032A61D9171FAD7E4FB7481601BE0F6761AF8F20CC19E003B3C750575EB3949E31A70003F6D0F0908BF8AE257B75D5041730AF0CE072FBA810F83FBCA6CDAF59E4681F41EE4353E10679B188DE0F7D42C32AE298B47C2C5E5FB875EF846FE34FE15F7121239FF079861D2099614E3311C24BC983F7C1B07F6BC8BF6CFB5A256403BFAD126152739266701F8CDF4C99A864487E4E1EAF3FF116BF6E8B6FF225C6C9473A714C032F7FBE939DE1C83E001C013EFE6361D00E7D0DFF2F9D409FC3CF0581ED832003B960E464DFF00F24046619FE308A60617FD9CD807F80CC501F98038FE7BFC0A17802EEF15C949EFE529C0E58C5B8B886DE7831AEF9B9F0D881B";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "7F13420EEE3F00219943BDFB6E1B3FFA38F145A33A3EF8C5FE753867CE1C077CECECE4344FB439FA93200EE3C4207B4A9E3E81437B3B8EFEEC2A14E8B119F004649706679400527F83129FFF9FEC1F14E78B6A3EDEFC8E27CDBCA7C34F3E047238DF6C903EC7FCC4F30E81E3D013D975F3E3AC3A704478F8903FDB9F77B21C8CFF62FBBC1BDBFE7FD4D9DF1840FC220B928B061AFCE75FCFFC05CC4FCCE01F0B9FF87640C438F9EAD6934587BAFDFF73FC78F3E9FF1FFC6739B08FE31FF7BA5DCF5353E214CCF9F86CE7D6CF7853848C00F984993B2B063FA647FB2338003CFBEDDBFF581CE72267871A2B4C60980F0FA0FFA4D8162C0F0EDE489329A81CF9B3";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "7C03EC50FC9FE661C8B9FC007C0FA55DD112AD430F3899FB9AF0DECC3FAC9382FE4380EEF30F31806BBD0BE6C3FC9F86784DF8A236074473C7BA3F8C40D807F7B8FCFA2C3E5D187EE8F5D62418A0C9B1FF81E7ADFDCFE3C06C51FC01FC0CFE54119B5CFE7530900DA463CF7CE3B57382C9479F72060863CC0CB80BF63CFF1F18631E14DA358681F3FF3007BA3170F63FC6F54210CDE279E5632A5CB3DA490783FFE1D9D636676C03AC218103199CC01019879FCDE924C7C4B2FFE6C30385037EA1A7DE1BF98E9FF606BC1387FC80C12FD1F8EB3DA4FD0EF30728CE4987F9F93BFDFEB9336B62B61CC651DDBCE7307C3E3E60DE37C4202041D638000310CC300C";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N42
cyclonev_lcell_comb \drawer|pixel~42 (
// Equation(s):
// \drawer|pixel~42_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout 
//  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~42 .extended_lut = "off";
defparam \drawer|pixel~42 .lut_mask = 64'h02468ACE13579BDF;
defparam \drawer|pixel~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N6
cyclonev_lcell_comb \drawer|pixel~43 (
// Equation(s):
// \drawer|pixel~43_combout  = ( \drawer|pixel~41_combout  & ( \drawer|pixel~42_combout  & ( (!\drawer|address[0]~0_combout ) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~39_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~40_combout ))) ) ) ) # ( !\drawer|pixel~41_combout  & ( \drawer|pixel~42_combout  & ( (!\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~39_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~40_combout )))) ) ) ) # ( \drawer|pixel~41_combout  & ( !\drawer|pixel~42_combout  & ( (!\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~39_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~40_combout )))) ) ) ) # ( !\drawer|pixel~41_combout  & ( !\drawer|pixel~42_combout  & ( (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~39_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~40_combout )))) ) ) )

	.dataa(!\drawer|pixel~40_combout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|pixel~39_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|pixel~41_combout ),
	.dataf(!\drawer|pixel~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~43 .extended_lut = "off";
defparam \drawer|pixel~43 .lut_mask = 64'h031103DDCF11CFDD;
defparam \drawer|pixel~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFF8FC00F800000000FFFF01FFFFFF3C0606105F0489F83638F252DBEC89F53A677BABFFFFCC9ECFEFF1539F3C282BCCF81CF000639F3E41801F990FFE00000E6E3E70E07700FFFFFFFFFFF3EFFFFFFFFFF07C10E0000000007FFF0FFFFFFF1C0383DF219CDB6B11D055210755D723BAFE752FFCF83B5F069B63B02F3DA6D5DC8DF8F807F3023E43001FB61DFF83F006606F30E27603FFFFFE03FFF3CFF7FFFFFFF01838C0000000007FFF0FB7FFFF9C03C9C19DFD16F62F7E53904B36838C49F25813CFFF8D71864C97DBDCEA6E35338201BFFFF3073E7F007C7620FFC0380E606C30E7CC03FFFFFF01FFFFFFF7FFFFFFF0083C00000000007FFF0E3FFFFF8";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "E01FCF686FD52E0203FD58F486EF8790300DD138FFED1F265B6628605D0037F0613FF3F9FF3BFFE1EF0F1C79F1FCF1E3CE82C70CC7007FFFFFFF1FFFFFFFFFFFFFFF80C3F0000000000FFFF007FFBFFC211FC3E86395452BBB8FD453CF1DE70703DDBEB87FC48C691DBF7C534C38E84FACC000C0073FFFF03F3E3E0FF8FFF8030783CF389C003FFFFFFFFFFFFFFFFFFFFFFFC7E1F0300000000FFFF003FF7FFC270FC0163DC504EC45FBC4B99F62895CE7DB8B7C7FC7948554DF50ADD0241CA04703980E033F03F87EFE7C7FFC7F87E300C1DF71BE061FFFFFFFFFFFFFFFFFFFFFFFFFF033FC0000008FFFF0E0FEFFFC2F80481385C4CC6CF6C2F69A99B59C34";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "B002CE3C38CCA8714F57461FADE3F5AFE1FEFC3F031C0379F89CF801983E80733C60DF763C07C7FFFFFDFFFFFFFFFFFFFFFFFFF1FFFF0E007FFFFFF3E03EFFFE8EE07F1DF2E63A8F77B37A8E6889727B0192E89618C424D7C3B1CBE621F21B4C03FCFFFF031C00FC63B80000187F00F301C1CE76687FEFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFF0C003FFFFFF3E00FFFFEAE70FF0CF2C65D9BB8C2C3EA43676CE7A1CE644E81F06432A14FFBA57FE5CCC403DCFFFF0238008C4E6000011CF103F30C038EF6C0FFFFE0FFFFFFFFFFFFFFFFFFFFFFE1FFFFDC001FFFFFF3C007FFFE8E70FF0630828DEC0714C9FC12CA33545E1958729DF8CF1A97A831650C1291C6";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "03FFFFFF06F0000C19C0FC031C00077308020D8480FFFFE0FFFFFFCFF9FFFFDFFFFFFFE1FFFFDC000FFFFFF300FFFFFE8C3FFF8796C38A487C62E96B95BBAC3BA36952C41CF8447C173479858050330343FFFFFE06F007FC7FC38E200FFFF771CC1A7279903FFFE0FFFFFFCFFFFFFF8FFFFFFFE1FBFF1E001FFFFFF703FFFFFC0C0FFE03DA615384B67A6B16E64AF8199902A1B21CFCC3BBD30CF0616097E60051FFFFFE0CF00FF0FCFF0F000E0E33F1E7FA6687981FE3F0FFFFFFFFFFFFFFCFFFFFCFF1FDFF1E00FFFFFFF707FFFFFC1607FC00CB61ACB8C376B1F8DCA846540BF8B257DCFFCEFBAE32FC301F98077C50FFF3FF046003E079FFFF813E1FF0E0";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "C16245BDA12C0F1FCD06904D76A5FFE8FFC0025BC87CE443648B1C3F3F9F20000000883FC18FFC00000000000000000001E00000000000000001007BFA4A6EE00795D870310982EA50CD353006F0FEC0C3258A66F76D0FFE6EBFC4DABDC15E3BCC7FDC56A8FE2EF9CC27B690B72F24008000C03FC00FFF0000000000000000000000000000000000000000F9C931ACF723C7F0706119826A70FA8B2E890FF158CDC0FD08402123FCE93CE02600E59637CC3FB93F5FC028618D9CE3D8BC2724208000E079E021F1C000000400008000000000000000000000000000F7B4F503E323FFF0010418860AA2FBBFBED620F81BEB94045811B8F9FAF26503B932151C03";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "DF1F0B0A7D8FCA6ED26283437C84A401000000F0E0217FC00000040000E0000000000000000000000000186BCC5B9DB3C5FCE0031E1D8C296437B1C97C084C98BEEB00BE6E01F8C26A857394EB6A18987F9B563CA17C0E1095DD9C3323E3CE0100000040600007C00081000000C0000000000000000000000000385CC26E6E009CCC60031E1F886D105EA6DE1A1947BD067EFAEC0B7BFFC3E0472206B9C018D07FFD42E3BAAE39B6EF50F089B3985E0000000000000007F0000380000000000000000000001C0000000C39C9EBAC900077CC67033E3E0E2D2CC8409F1E1D77253A271C42953B1F0FE340D04A705C01C063F3C7D2A2B14F022F5291641F216700";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000207FF80008000000000000000000000000000031C022C913037FFF7EE678220380F21DCF8A807040C0E382A877396A7C61C0EACC1DA8F6CC801E373E168B2E5EDFA6F9DA54503C39DA7C000000C0E0E0707FFC0000000000000000000000000000000011C04E7B2BFF97F34FE67C600380F21D20FA417800C26037ED71334D29F30126805F8B70CB803C71FEAAD31BCF59BA0D7BE248060A623FE00001F0F000F000FC0000000000000000000000000000000004007050AAE9D874FFFFFE700FC3E65354DBC00000067DB614CCBCA883FB4219F82D00CF15707E70FE8F7CBBAC597AFCE0714CC934DB3FC00001F07000F1F87C4000E0000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000003AC64CB74A830FE7FF7700FC30ED2696CB0024012300C4A92AC577C7F4D802121006268B07E78F99645BD8F0EF7528FC63CFFB6A3DFC00001F8FC00F0C0303000400000000000000000000000000000879F14F6C1DCB01E7FE7300FCB0EA652D700000030100BE6FD53A262771CF4DB1917196DC07C2FF023B4F873E17FA850057FF92E63C3800001FCFE01C000000F800008007801FC000000000000000830065F1902679A81CE7FE7120E1B062E7A6D90084030C3B7EA6F4C910C7824A05494F976DB59DC17FCFA12FE9B7B81C35A5953B32597830003FFFFFFC7E00E0001F0000001FC07FFF80000000000018C000CAC3BC25C690";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "0D01E3BF9D3C71E2B01C19DFFF0788203F803FC1F801C00000000000FFFC1FC000EE30764937E212BF392B65AE9406486B199465E003FF8FFF000000000000001F03EFC0E8C0CCA608443D9F39E5FEDA6D00C1FF93609C8D900E0CCFFE8F9F603F10FF8FF801C000000000003FFF0F80CCEFF0238F6459136C782E6212BC31A9BD1E8825E007FFDFFFC00010000000C00F0E853DACEE313C0EB3BB2CFE59EA00D23C000F0F073A37DC060331FFF998301F2FF87FDC0180000000000003FF1FC000DF11F0E62D7600339C4DA574407DDA882E8825E807FFFFFFF0000000000080073EA7C5B4AA3A0C1A8C535A03F9FB798B3C18E027F0646D028300B8FFFF983C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "0C3FE1FF0C0380000000000003FFFFC000FF1390E28076C0146E71BDC6C7362B450CC6350003FFFFFFF00000000007C001F2B5FBC1EE4A5FFD3C429F89E1FFC38C243F41B67F9B2A03C0E16C3FFF101F08FF07FE0C1F80000000000001FFFFC00001931880C2F4C0149EDF8E14FED41332009EFA60003FFFFFF8800000000F8003F322B71DC9B37F340C368334707F01EFE6F7C38C87C0CDF8E033D60FFF801FF9F47FFC187F80000000000000FFFFF8000E7B0DFC5BD0018A38907555544E0FB519957CA1003FFFFFFFC00000000001C3E129EF84FD8F4E2B79E20D65604901E1E7FF83C4C3E3C4FC6193E70FFF801FFBE0FFFC01FFC3018000000001FFF9FC";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "1387BD05ED7DB8F3ABF190B115CDE9FF3A3A3CBD80203FFEFFFFC00000000003FF801FAC43526C8A3538CFCAF71ED11FE17F0C33C00070D4B6610F79E3FF800E03EFFFFF07E0C003C186000007FFFFF83FC7D5067BC561F397BE66EA84AA4EE0671B32CF00203FFEC7FFC00000000003FF8E06239BB474E54E922DC9F723961BF35F0CF1CD8000DD6BE0073F31FFC40003DFFFFF0FC08007C186000007FFFFF83FF3D306190967F39E91780BD293BD17615843C61E0000FE03FF800000000003FFCFF81F9B32C4CD0143CEEFB83338338077FC01C580001F48F807F59FFFC400003FF3F83F80E007C186000003FFFFFC3E0892855D0F7E7F9E56CFE134E742D7";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FAB358004F00017E63FC010000000003FFEF63C1784E8E19653C0D01103F3FE2300F1FE3C7E100ED0F47E7E7278C7E003FFBE003FF00000700080000183CC3EC1CF233420D03A60FD5509AE70FE434D3FEF7D9017FC0033E63FF81FC000000C1FFEF03E15978BCEE836DCDFC0C1C0F8DF0010E73FFE000FF3367F00718877E00FFFF00FF8000000700081800300063FCDCFDF0C3C220240C15647828F1C21DA88EFFF900B3FE800063FFC1FF401F18F87E39FCCF4AB67085FFCBC1826530E781F061CE3BF8F00EC19331FE1FC3C7FC07FFFC0FF000000000000C1E00F003FFFC0EE6312F2C70FC33A9E6924E5602FEEC0241874379EF9F30E7FFE0FFE03FFF7C";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "B1FF71A327F9B7E7004039A0733479FE1CD98CAC6498A180BC4E29E4ADDD1F0F3C7EFFFC9D09F2F2981FF9FFFFF0F8C25C01C701800000001C1F030FFFFC0073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0491847DB027F320DB8E80E75C33234AFC0193AE7EA1E7C07F6379999780BD2315FE5FFE18604AA6218301FFFFFFF83E32C6000700800000003C0F0003FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D9037CC8027F3B0BF1D81FEDC1F46C990039358D7037F0000C7DBF6231DC0D5BC4ECFF808AADA57730780FFFFC0FF0FDAA7006000000000003C070001FFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A10CB040067F398B6027F24BC3E040A67";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "17857EBABBC21E7B8FD03C3CEA20F7DE80FFF85EC1C4CD618780FFFF00FF80645A00000000000000FC000000BDF81F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3830C42000C7F049B6359FE220183584083BA44042EC7C9D601C6F0A8111EB8E507DFFFFF20D0E308D4601FFFF01FFE07FEC00000000000000F80000301FF83F037FFFFFFFFFFFFFFFFFFFFFFFFFFFFE95C0660033E710C915EAD0F4007F6F7A8F3B245F20D78DC230F13187856B3FACD5538FFF3CBDEBE537D801FFFE07FFFC7CF58000000000001EF00061781FFC7F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF095003F0033E318E963EAF85080735D4E881A742BB9E51A1E901E0E799015CCD399";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "E207F62E14C92D845C807FFE0FFF3C6FE580000000000007F80061F81FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0150001E007E018F2FFD47FC411578A70B902DCC58C7150F837EE0386D331E720E42E07FFD610E4E1801F003FFE3FFF3C5CE8000000C0000003F80001E1F4F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6029101C673FC03CF2CFA8FC6E11BB3894A0029CE5483BF6FB2FF10FF6B5B08F9E175207FF3BD20EFF9BB7003FFFFFFF3F5802010030C0000001FC0000C3E27887FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70D3111CE73F80F8F6CE51F91C03BA47B98347F476FD094131663031950ED4D4A222053FFE561B32001BF3F80C1FFFFF3FA3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "D4010030C000000000000001077007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9111398303E00F0F5EDB6C22007B40BD994E5F7A4E9EA8E8B4E29D328C29C0C57C92E38BC961DE23EF7D3FC000FFF1F1E15493300B0C00000000000000107301C7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7F92D0106783C01F0C561AE05E01F6B8CBFBCFBD3B6A31CD572D01ABCD9E36A4341135E1874EDA0C3CFF3C1F80007E0000FB1003100008008006003002001CF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABC0007D80000F864673C19CC3D9285B2AAF39799C1C2B4FC64E6DD1A596888187C96EDC806C7000015C5F800000000072214010000800C00001F806003CF00001F";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N36
cyclonev_lcell_comb \drawer|pixel~37 (
// Equation(s):
// \drawer|pixel~37_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout  
// & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~37 .extended_lut = "off";
defparam \drawer|pixel~37 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \drawer|pixel~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE5280001803F00FE34EA38E3DF38940BAAD33B1FC433D598E4CE0268215EFC2412CF499C853FC980001C45BE0000000007B390000000000E0100FF007103CF000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFEA2000008C3C00BF1462819E33E630F295C41B1FE663AA734739C067DC3EFBAE74599429F9222001EB7C51BF800000000644D0000000000FE100FC000707CF000060FFFFFFFFFBFFFFFFFFFFFFFFFF1F9418C003FE70001F90624F7CE4D37199ED331BFF982BDDCB60CC8354D984FFC54AA5BE7EF5CAE003EF8431FFF80000000E1ED80040000007F003C0000F07C70003E0FC1FFFFFFBFFFFFFFFFFFFFFFF1E1518";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "E603FE24001FB08058FACDAD3E7B1F120CC712F26FDE79DA3E5DDC651F9C7B1C6F89AC10C003CA7CB0FFFF0FC00007D7F80060000000C00700000F8FC70007E0F81FFFFFFFFFFFFFFFFFFFFFFFFC2BF80E03FC0407FF343D30F40B80FD623F080F331055B6EDF4D29C9163CF8E5DA4128F919876061F855958FFFF1FC0006672420060000000000700FE0FCFC7000FF1F00FFFFFFFFFFBFFFFFFFFFFFFFC57001F800C8007FF3A7503CB971FC1FC60C507F3F4AE4A4716F9BA9ECCCB60B05AB7B1F6D9A50F3F0A0EB87DFFFFC00062064020600000000007077E0FCFC7001FF3E00FFFFFFFFFF3FFFFFFFFFFFFFC9671DB80800003FE1A70B748C67E1A0BDE23";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "0DF7FB0B145207E39756284674A042602B1912000FF18518BAFFFFFFE00090A4C004000000000001FEFFC3E7EF000FF1C0033FFFFFFFFFFFFFFFFFFFFFFCC800DE19C300001F0B6CBF8EAC683AEF4B1811F3E76B3B300446BB7CC0241867384D768AD8000C7192D0038FFFFFE000BB41C00E0C0000000000FC1FFFE7FF001FFFCF003FFFFFFFFFFFFFFFFFFFFFFCA80FDC3FC3C0000E8B68BC02DBE454111B1F33F3A42D8A814C42B28D193AC6579020936790003C734CC00303FFFFF8D8BB76400F0C1800000000F80003C3FF01FF820F807FFFF0FFFFFFFFFFFFFFFFFC2C0FC8FFC00000C78B4D1BF4B22878E2BBFF7FE3958C395DAE7ADD56F027C78B2D29";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "A535E0E7E7FD45A05B00FE1FFFFF0E04E00F1C1980000000F0000101FF01F0000FC0FC01F07FFFFFFFFFFFFF3FFD7761E0E78101FC610D401C89607050AB34FB7880B582BE76BF15CE6C6BB1E6CDD64FA6E2C1FFC7F8F8A018000007FFFF8BD23000FC19C0000000F0000100FF0700001F807800607FFFFFFFFFFFFF3FFB7339E0C703C0FE010CA7BD17C6F3C3671C77FED57ED25FC8F44B5BBCFDA604E373FF27DB9FFF43EC6800180000077FFF8B8008007C1FC0000000F0000000FF6600003F00078001FFFFFFFFFFFFFF3FE2C09D18060030000F04B6429C62BB0C29C21FFD55FDEE3FDC237A4485F0AB48787414D9A7DFFF1BECD980C0000000103FCAE7";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "E0C6468F1B1F83FFFFFFFFFFFFFFFFCFFFFFEFF1FFFFFC07FFFFFFF7FFFFFFFC1703F8E0CDA66D542E3CA167D8A0D3F3F3F03CE9DCFF08F0E065FFD0F09EFF0484FFE3F9E60000E03FFFFFC87EF80031E09C4E5803FF03FFFFFFFFFE3FFFFFFFFFFFFFF1FFFFFCFFFFFFF7F7FFFFFFF89383F8F3E5ADAC316E4A47BCC090D8F7D014EBB0EC7E08D253C97C0B9980CE75ECFE81E0F61C00E03FFFF1FCFFF00310F0B8E25803FC00FFF0FFFFFFFFFFFFFFFFFFFFF0F787F8FFFF3FFFF3FFFFF7FFD993F0E0F9C8D24184B09421890E08EA282765CA177E0601B505B80EF2F0EE8CDBFEE0E7E21F00783FE1F3F83FF80030F37C72D807FE83FF07FFFFFFFFFFFBFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFF00007C087FF1FFFF3FFFFFFF7DDB37000FAC85420D06B27E8FEFEB380D952F5CC953F83E0BBE458CC6688EC302FFC7807E33FE17E7FE0FF381FFF0038637C129C0CFF87FF0FE3FFFFFFFFFBFFFFFFFFF00003C000FC0FFFF3FFFFFFF7CD3000007ACDD606402D488F881CC30021C04DAB5BC7BFF0821A5C3C6218CE700BFE7803F3FFF0FFFC007F9F0FFFC0FCE73C6D3804FFFFFF3FE3FFFFFFFFFFFBFFFFFFF8E000C000380FFFF3FFFFFFFFD91000001A57EF371F0D70692A9F0300C3328B0889932E47E27BBE677F13DF801E3F3C01F1FFF0CFC004FF9F8CFCE1FCC73DD140003FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBC03818001FFFF3FFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "D38188001B28F499F5CC756653FD01F83E72760000C84008BDB3A3C7FDDF9FC03F3E0021E0FFF0CF8007FF81C03861FD0F333EB80007FC07FFFFFFFFFFFFFFFFFFFFFFFFFFF07E7C0FFFFFF3FBFFFFFFD78098041BB68A442A2FA8005EF80FF0FC39B05FB824C3B6E78E3427C1EF3FE6331C0071C20FF37F0007E320E01F60E11F6451B80003FC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF3FFFFFFFFD70000071BB28D5E834F480723D018E3F867CF61EAE707E2306383EE43EF243B061800608F07F3230001C331FE0FC661105BD1081800FC607FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFF3FEDFFFFFD70600279992F4BB6D4EC47C09FC7046";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "F0CE1F6327B8E1E1A69847C6EFC6070306B800018C03FB00000FFF33FF808071109BC6001603FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFF0C0FFCFFFFFCE0700FFF990F38FC6CEACE32CC2A0C0E00994372D2A2EA3040A69B83F030701F2F804078030F80000070007F7F080FD9339C8001703FFC01FFFFFFFFFFFFFFFFFFFFFFFFFF0FF7C1FFFE000FFCFFFFFCC1700FFFCD9D2EC3069B8A2223D49C901D30ED71D8DDF55A26817AE1F020F91E5FFFFFF80F8702038001C0FC3FE80FDCB7B30000783FF003FFFFFFFFF3FFFFFFFFFFFFFFFF03E7C1FC00000FFDFFFF7AC1780FFFCD9C4E4F596BE82934D6A060362723B250D073980C2175271027FC1";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "3E6FFE3100F0185375A3DB008C011C2BF9AC7D9B20D1F687032659E15DD5B0C3EC30000B8247196EFC7E63FD9D60E1E4807FF7FFFEF0083C00000000073FC07FFF80F800000000FC00019CE7B6F7F9AF3EFFFFF01C38C853703E070010010853E2487E617F11A50FBF6766AC31EDA881C9802339AC32C0DFBF3456C54073C1E5807FE0FFFC38383F80000000003FC07FFF80F800310000FC0003B4E38529E6221CFFC3403E1CE871B1550E00300108C36458D18E73107A7E40A750DD50EEA181F3E3C0508DB1119C609792C67873C0E1803FE0FFFE3F783F80000000001F00FFFC00F8003100000000072461C62A815F18F881C018382825662D1C00008388C3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "6FE89B95BC00997D8F04DA20EBA3310079A5C0EC67C97606DC21D0C7F093E0C0000FFE1E7B83E3E1F0004048600004FF9E18F8E031000001800F63184FF20000C0600C002030B0AC6599300300070FF077D0D8CAFD00A350CC8436B029767981FF4C46D7CEF4D0009FBD2286BA2BE0000007FE003F87F7C0F00C0000600001801C18F0F0230000008008C325C8029B03EF400C003B37B3A2662C200060068FF8FE6878BC9703EE872E191B512C0D59023A80A5DFFEFA5A9F74030F06EFDBC0000001FF007FFFE7C0FC0E0001C0001E580C3FF0F000000000018B23D5497B16213610040F07B78AA370BC2200000003FCFE09B6C3D7900F111748DB31C4A29806";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "BBF97267FC67FF4E54CB64C96CA7C0000003FF04F3000FC00E0E2399E704F7AF8FFFE00000000000019AE3DDC048D7A4EAB1C01F06BD0CB351550200002000FF7DDFD25539FE830C8461DB47FBCBBF7C2A298EF73FDC77BCCE1E1635E99B00000203FF843F700F00061F03C0E60814619FFFE000000000000065E7C53E38EC3DCEF9FF9F36EFC7329503980FF000017F7A961E93F0F272D444196A2D5FDC3C930BB380C22DEF8F1C171AE5C856B30000073C7F8006FFF00FE3FF00F97C75F6CCBE1FE00000000038091BFEF80C60FC7017E9FBFFE3E6823A7B4FEFFCFE00003F0517980DD4E42E630B618224A908A3E57ED77A2BA6CF8F5090017A564A8F0007";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "07FC3F8001DFF81FE1C00003F75A115D381DC00003000000067BCEE78307FF3CFEC4F9F3F06082617FE701803FF0000FFA93610907C89E9DFFB576A799E8AB2ED5AD7C265F30C08FA7FC883A736F001F07FC3F8781FFFFFF80000E7F2411D37B031DC000000FC00008F9033AB9FBE003D4CE1F73FE298244791F01FFFF8FE0030480EE5BC2D12FEE533616D412462FBE212CBE1CCB286081C8C30FB66912000F0FFEFF4FF1FFFFFF00180F527E5FA71A1B1D83000339C03B17CC705DB0863B0402FD0E739F2FF6D9719B38FFFF00F003F3D0EEBC0C9847CF54D0F8CB0FE5B1AF20334EFDBD6E146971B96D725ADD000F8FFFFFFFF1FFFFFF80003839ECDF35EA";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "30C38ED823B337B504338113B521F783E1E0733FFFF03E04EE91F31FFC7FE01FFF801F00F000000000081FF0F007FBFE0661877FD4613937909251C714FD036F0D81E7E053E7C380F7FFFFFF87FCC7FC5F819E562209DF250FC078039023CB1FE0E073FFFFF1DC00EE71F38FFE600FFFFC0FFF000000070000001FF0003FF8FC0CC446FCEBAA95C8D0AB22E9EFFC7303FD1F0AB157EFC1C1E7FF3FFF0FFC00FFA01CE014D491A6831AFA187183F30BF1F000F9FFE00380403703FF80FFE00001F0FFFC0000001F0000003FF007FFF0FC317FBD1C58BDD3874DE14359380F73E0C3618593CDFFFCC0433F7FFE0F1000FFA07E3F3649BDCCFF1CC2C98180E70C7B";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FC60FFFFE00100C07803FF803E0C0003C7F0FC0000001F8000003F1E07FFFBFC23F8331F7A053CC21A019A60EC136FF13A86F99729FFFA00001FE0070C00FC078F9E8F0BD2E5AFC00E26DFD8C0088F3FFD93C7FFF80007C0CFC1FF007418000F0E01FF00000000C000003E0F07FFFFFC2EF8467F64F991BE6988F56A23E7163FFC410679301BF1010007C0010000FF07700EAC939ED5D991B3A836984730FFBFE4F7C73FFF0E0F010040FE00F0F8003C7E000FF80000000000007C0F3FFFFEF828F8087F1DA1A160537FB7DDC92BB050F3830B7DA67FF1C38000FEC10003FF0F780864F998BCF8C3C08B6328F8C087BC0493E23FEFDE000110278000FFF003E1";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FE0038000000000000003C0FFC3FFEF8B271869FD3219D03156EEA313018744771970DF7AD3FFBFFFC2003F9F80FFFFFF8086228F93975FB904D9F8EE06077BDF4F8E07FC7FC20F1F83F9800F0E01F0FFE00F800C100000000003C0FF81FFFF8E323B7E8D577E8C19DF8D38CD0106964316E9F17AC3E3FFFFE6000FBFFFFFFEFF81039C5C639DE1A5C32FC2A1C60F799F41800FFFFF873FDFC3B9F03F0003C7C3E00F800C3C0000000003C0FF81FFFFCCB59B618D787D9BCBA0F23629E64C3C2004EF88C2C7C1FFFFFC000FFFFFFF8E7F86F026366B2E71A68041E2AB400E7C1EFD96FFE7000001C73F3C007FF07C1E01E00F8000380000000001C07F80FF8FC";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "DB59B364989F2FB80B6BD50907B5FDAF00F4FC6720700FFFFFC07FFFFFFF8067F04FA2D994CEA792976BDE33C59181C00FC940FE0001001E63F1F03FFF0F87000C00F8000300000000001E04F81FF07C1354B95FBF57587CEABB05B618693A2F017AFC0EF0000FFFFFC0307FFFFFB8C7CE9F076DCE00719C1037EB9D8E0038FC3FED33FE0061881F63E007FF80F87E000000FC000000000000001F07FC1FF87C0DD14124FE926F03665B6B668E7BFB520965E649F0F806FFFFC0003FFFFFFFCF9F9F7AD3C1FFECDE230368769D616CFEFF2C1F7C00FFFFBFE3801FFC1F03F8808001FE000000000000001F0FFFFEF87C88DB99AB5DB8F7CF3707895DFF3E1A30";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N48
cyclonev_lcell_comb \drawer|pixel~36 (
// Equation(s):
// \drawer|pixel~36_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) ) ) )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~36 .extended_lut = "off";
defparam \drawer|pixel~36 .lut_mask = 64'h0252A2F20757A7F7;
defparam \drawer|pixel~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "CEFFFFF039CA8A27FF1FC0003FF041400000000000F00007C00000000000000F8000180001FE00000F007FFF0F1C73BC0E0C3DA01C0FE47737AC1C2E14C08523E983D89EBA521183797F47D61FB6902E1FFFE7B07726630C3FFFC0000FE097000000000000F00007C0000C00000000078000000000FFFC000300FFFF0F3E1178F0C63DA41E07E8376FF4067F624090C43BC08FB1A04F0EE18FBC12DED47478677FFFE330F18A0A6D8FFFC00007E680C80430008000700007EC001E00000000038000000000FFFE003180FFFF0322D070F0C73C8C1E03E836037C1AADB647E981755A679AA068ADE388151DC37BBA4A7F3FFFE3FFEB87172EF3FF7F8007FEE56E";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "0C700080000000039C0004000000000000000000007FFC063B86FFFF06C20000E00FF1001C0785AE107899C3566019E4BC46B7ABD4592F8309771D0D9C8A82A73FF3C3FEB20BAD3C1CFE3F8007FE2E0E38F00080000000801C0000000000000000000000003FFC0F7B867FFFC53A0FB9007F71CC000F07AA42608433987FC0CB2477B760074099CF3B0B8D38FC0445021FFA07698101090BB6FE3FE001CE29E418100000800000E01C00000000000000000003E0380FFF0631840F03CF9C000C604FFA4F001F81B6462C0AEABEF00C3FD5F925FC03B1B79F1CF2BA9DEF4FF0021FFC073685C59BD1650E39F00002530008001003FF0000000C00000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "000007C03C076E063180000008C08FC67378FE8FC000C3308633D0CF428097FE33E067849BD2B6D2DF0FD9F094DC45C09FD007F16ADAF3F0E5CF78F000003A8000003803FF04001F0C00000000000000000007C03F03060631000000332799EB7738718CC0004279863A4BDDDC1E6DFB90E5BDB8083470F26731D7EA81BAAFC03FF187E8D9093E149AC3DFFFF800948000000003FF001C000F00000000000000000003C01F01FF00200000004D321FEF8338F167C000C2F98203C3E51DC072B5966830E0442EC666631EB8E9B64A35C03FE3867B2E7A6950BA42F9CCFC01D80600700000FE003C060F80F00003000000000000000303FF00001C01E1ABDEC86F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "C0391AE700008EE09CFF9F953FFC9BB072AF0F81E419500F03F5900FB9972CE037C38773B27990E9AD80B0C81C3A280600E000007E003C0F0301F80003000000000000000007FFB9CC1C00E72A6A931FF0033EC000008EE40EC77F8A72015EDCF75A7713E640CC0F8370E1B12807C7F83EC0001DF275A59AFEBDB4F83EFC1100000000073F0C00040001F000000000000040000003FFFFFFFE1F000CF43793FE32067C00110182E44C8287BBFE0D86C83935307AC75F0E0F824BACA0004DB7F87EC001FBFDB04D14559CA6203FB297000000003F0F8F00000000F0000000000007E0000007FFFFFFFFFF000B4684CBFC37347870390102E2D08674E2FF2EF198";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "D32D12ECF791A54D07DE2C1C52BEF585790FF01F80384C50F8003C3FDC7FE6BF0CD22D83E1E0181CD47E6F9F1FF07180FC3DFFF8E03CFC0700FFFFFFFFFFF03C0700000000000FC0000000000001FFFCD63D9ACDD6CFA8792753A938CC688A9D79067FFF007000567C0F87FF866FDF26D24FDB29C3C024E3C30031F80FF3FF81FC243FC1E07FC0383BF3FFFFFFFFF8FC03800000000007E0000000007801FFFC5604DE9C54743CA6A852671DA0DB5343C189BFFF01787C06E3DFE3FF3BFC11EEBFB6752BBBC06DFFDDE08DF80FE7FFC1FC061F01C0FF81F03FF3FFFFFFFFFBFE07E00000000007E000030000FC01E3FC53049D3B5D14169A87A87A2DF6F32CF8";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "AAB007DFF9C039A404FDE70E01F9CB19FE59B826019D23E087F880CC0761C3E03C03EF00E07F87001FE1FFFFFFFF7FFF07F0F81C00000000000003FFFFC001FE6B14FDE5A314D272ECBC8FFB139625CB601269DFF98673E4FB38F70600022ADE92E940B5C0BF1CE08CF800840600CFF00E612710E0700E003FE1FFFFFFFEFFFE07FFF03F00000000000001FFFFF001FE29F4152BEF4BA900AB89E87B948916549AD3607FFCC673ED0587F80E0184127E32C8A0E9C0321863F8F8F1CC0E04FFE063C72300E0601E003FE0FFFFFFFCFFFEEFFFF81E00000000006000FFFFF001FE34E7C6987B79E70E76533645E609282722E1039FEE600E69A688C98C83FC6788";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "35EF4BB8E00FB104F101F9F87C1C3FE0F8CFE181F8603C003FE0FFFFFFFFFFFEFFFFFE00000000000060001FFFE001F812E188313880DB18B16BAE4C59DF892F75F1038FFF006FF589630781E3FC66437E30B5C1FFCFF10C7B03FD80FC3E0E0FFC5FE0C1F040F0007FE0FFFFFFFFFFFEFF3FFF00000000000060001E000303E01B63A03858C19ACD29923AB3D05C67B5CF7565F9FE10303AAB66241FE7FF6D18F08C453FFBC3F1CE1F3FFE70FC7F880F8C83E0E0E0C3C0F7FFE0FFFFFFFFFFFFFF1FFC00000000000070007F000001E119B99CE156C112FE44B11DBFFE20683338FFCEE3C638703D4D1183F0FF9825E607C235FF38F3C07E5F41FB9CDFFF881F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "1880E0E0E1C380FFFFF3FBFFFFFFFFFFFF3FFC0000000000003300FF00007BF3F9D9C6F39FC0977CCBB1A46C0199BD4398216E43C713E8C9540E8300030F45A130F503FF0060103E5F40F00CDF8F87F0B4C823C1C78703FFFFFFFBFFFFFFFCFFFFFFFF0000000F00000FE1FE000FFFF3F0CFC2FA0E8E0233F6E298A988A8CD7FCC3C73CFE1825572B953C1A07879B4BECAC53FE71031FC0CC7C00309F1C08000CFF02F89EF3F0FFFFFFFFFFFFFFFFFDFFFFFFFC00FC00000000FFFF01FFFFFE38067C20600E3F2466D42121B79243692267F7E0FF8C1B492CC27FD5FFC6A5D3CCC84C0000031FF040E001C37F0C007E0CFE06F1FCF7E0EFFFFFFFFFFFFFFFFDF";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "F46E159D14E283B01D26A4FBCEF98FF80607FFC0F0034C3E60F03FF0078038D27A4C000083FF000F0FFFFFE1FFFE7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC2C67F007807D416EA7C3C4323DE01BD02CA2FF875BE7006CBB165F5C47F907800607FFE000034CBE03FC1FE07F803B8D7256000083FD001F07FFFFE3FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC283F800780FCE38340FC529083C007AF51A3110AC4FF0071DE77C7E2B3BFC0307203FFE3C423E7DE0FFF0780FF8E3982336A000081F800FF07FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4781E580383E0A2CDD9031E709F903E4F61A37C55A4FF0079F7D5129D8B3FE070";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "F301FFE7E733F3C65FFF000FFFFE3CC2D01D000181F000F007FC7FFFFF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDD09E883007E1A45DA547F93DB0303C9FB183278FA2FF007C9B7CA09EE5F9E1FBFF01FC03C00FF3C61FFF000FFFFF0C3D5394000380F007C087F01FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9987D89F00FE1B469AB45297C203C3D7F1946FA647A1DF07FE7ECEA67666403FF1E03F800800FE7863CFE03DFC00F078D6A74800780600F8007F001FFFF7F7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F13903FBF01F616968A0034140600EFAFF0F4D85616780F8F02FDC28F2F08FC3F80007FC000006348F3C1C008C000303CD";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "9624400780000FC007F021FFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E363C7FE300F3069D8F8178DD0C10FD8FE0F392C3C6CC1F8F3F3188255F38FF7F0180E3F001800249FCF0C80000003C7CD89E8000780001FE08FF870FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFE3663D8CF00F36BDE21FFF5841C00F92300039D7637960F0F3E45BE97625461D709C0E1F809C00109FEF06C000000167CCEA740707C0001FF01FFE60FFFFFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFFFFFBB584D09C0073EDD9ADFFD3CE3847F75107C3AAC7CF703E0C3F72BDF613FA31840001EBF801E0FF2078FDEE01C000063C275100007C0001FF01FFF61FFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92D8178F8007BE56D53FB744F302F9AD137CF24D7E337FE607FFA899870399A0C200FFFFC1C618035A3DFFE0BFF800707D3E200003C0000FF01FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85B8FFE00007FED20DCC27108203F903E73CF41184E7C00C91702CE4C0C0C70193307FFFFFC7E00EBEF8FFF0FFFF00787D2F40C003C00000001F7F07FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0530FFE10107FC910E0024218EF3E9BE0C3CF4108BF2301CF0400165C3D823CF383C7FFFFE0CC6D38ED83FF0FFFFE078ED2781C003800000001C1F07FFFFFC1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "07FFFFFF39FFFC0F300C7C6381B40300DF8E89FE786F37D9FFE00030F4BF09F9E893818F83D9E9F9341B2405EFE320032C6395FF58EFE4E88AA5A068E3907F6DA42C02349EE49DA36F61CF2730A2000EF3E07FCF85FE100F3009FBA1E24A79608FFD5189404FE7F97FE0006FB281EC71D473CFFB2385997531E57AB8B7F9A3F0C60D9F336715721169678A5061ACE855B150D7427D5E62A1DA7B644E5320800FF1FFFFF999FE0007F02C6CD85A0F3B3303BFDE797E4FE0F8CCE00778C3C5EE1F0D7CFF0F3F3DDDFD6B485ECBEBA42C7F22DF8BE9ECCA8A3DE0BAEC60C046C2D3264FEC3FACF65E6044E37715FD68800FF0FFFFE07FFC000FF04EFF8429822314";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "7B3787992343E9F000C00F18C02EEF9FF10318079E1ADEC14A5BEC827486EE1FAF7E82B34A6BC9CAA5CF38FC003C5E25362FDF84B5BD4981DC46B1E13A488007F0FC1FC003FC000FEC0639672239B029BAC8B81BA383E07000C007C05ED483F0B0F5CE739FF9C35EDE5A342AF77D7C309F7C1EF2CA9000048E2B091FB3125E1A56D79201E7EC7F190E72119FCC020007FFF83F8103FE0C0005C8C41AA63858A3FE4AA7C2001E380004F8F8E05324EA012E3AC4B39C4F8B5CD45A14C7D79DD60CA9000E9D24BFF71858C1FAC3BF360173E2E29A48D8D758FAC72A773B754600041FF87F3C7FFFFE00059E72BC4FF52459FF24E4F31CB818000478FEE051BA9E1F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "F12A32A383004CA994576ADD7E9AF383F70FA92F4D181E96BF25334C38BE4EDAFA7DA491DA316CC49847319DA30F02001E007F7C7F7FFF0003FE9ABF37B5051E7C65D7C20CBCE70006387EF24D8289B3B33B7A2FCD8FDCAB15B66B7FCBF69757D5E66049FC26300ABCA0457130E5F92FCEF59A016FC3D012FE9D5DE4170F02000E007C7C6671FF80E3F63C647422611A4661C7B030BEFBF00238667317FE4B6C989347D4E5F1032B35280E4F13467D8268D59D7DF3297616B518CA3520C47A7058E175927419E3D3E15A8FF8689F030000003C3C6771FFE0E78937F6DB1E43394368C64E3CBE31FC003C4307C20098A8B38753CA12F80B4F35080797B6680083";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "A1938CB3D62A53A59ACF6C3136F2F947245A57364F258F25ECD6CA6E100086000000FE1FFFC087F817AC83A1589FFF8A5C64DE401EBC5FFD00FFE178FC78EB0811084DA1CFFF7A8625483889759EA0271BE44155BB05A89BA411BC3A3C5CCD4289121A37494FD0D9FCC8B962100086000C7C7F07FF8003F002F10768786678F4E788E64000B8EFFD81FC21F03B86156E236A4DB510FFF97F2B3078E78D9E58CE642B1E005A9A2726C2A876407E80CEB7C4ADF5317F1D89F0EF900709100082009EF87F01CF8100E0079904D98FBA87249DC5C4CE30A0C7CF80FE30C00C0400F5AB82107433FFFEBEEBC41A70A1AD0A285BAF0E943D8384CA93DDE15B6318C37D";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N0
cyclonev_lcell_comb \drawer|pixel~34 (
// Equation(s):
// \drawer|pixel~34_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~34 .extended_lut = "off";
defparam \drawer|pixel~34 .lut_mask = 64'h041526378C9DAEBF;
defparam \drawer|pixel~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "01E78399FAD400FB9FE0003FFFFFFFF13E1E7B6B0F79E07D27F81F480020FC7CFFF3FFF07FFFFFF98001F000E0FE018FE03F00F00000008000001F9FFFF0FEDC0A4CCC1BD76AC8E4B64C3BAC3891496782A9B9DF736A0071C9F4003FFFFFFFF07E0CF87953112985E7C9B541FD273E71FF9DF9806FFFDFFC0003F01F07FC13C7FFFFFF0FC00000C000001E1F1FF0FFFC0A6BCE0111950A718E3F1E3346628D830287CCB875E30060E0FE003FFFFFF7F7FB0B1CFB1E91549BD4CA5D87E5BD8267FE55F807C7FF8F3887F730F83FC43FEFFFFEFF0FE00018C000001C1F0FF0DFFC0A2B837F70727513396D9B0912536CD0E2E3A2F0180480011FFF80018F9FE0E7";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "CF141F02DE37BF2F8CF47D431B18F9EFFE6DF81FC00F2003C7FE07E0FFDF3FFFFFFFFFFFE0003CE000001C1FFFF0DFFC1B2E097FFD0A3E99DBA27FB37293B04121DD299FDA714101E33FC001079FC01FC02D032243882FD3318B16627E000DCFCE003207F00079FFFF3EFC0FFFFFFBFFC0FFFFFC0000FFF800000C07FFF0FFFC3356DDCF10B65634C7E30C0594AC84DEA5CAA1FF7D4B4C01F13FE00303FFE07F1EB30FB64313EEA3E3764B1592070CC38F002307F8E1FF03FC01E03FFFFFFBFE007F0FF8001CFF3FE0000001FFF1FFFE3356D9AF806EDF9B27552C0FFCA2E6C6DDA3BFBC3738250E207FF00F07FFFF40FC9F1F3AAFE4C1E00605B9C23A0DFE1C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "0FFF1387F87FD800C01301FFFFFEBFFF00FF00E000000018E0000000FFF0FFFE364683B0732F428DE8562ACF2786D8F4DDAC51950E72EB4F807F380F7FF0F941BCE21ED6AF814E1CEDF275FCF2187F8FEEF78FC7F83F880000FE00FFFFF81FFF03E00000000000000000000003F07FFE24670358923FA309413595C0AF4C7F9E9B0B71F9ABF247790003F80C3FFCFC00F1608FF95FC33FC79DE4E87C0C1FE7C3EE438FE3F019C00601F000FFFFF81FFF030000000000000000C0000003E0FFFE2847344F982E36058FD07C525ED0CBFB7532703F93F801547C01F8003CF83D81A0A366D24FFC2FF8994B0C7CF83EE0E3EC09C7F8E00BC00C7F00FFFFFFF81FFC";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "030000000000000000F00C0001E0FFFE2BCF87A75C286A4507F6E18825B59E5EA3BF3E731CB5F22A180378F8301983EE98BFA6928F07B7FF32178F8F230070E1600303F8E00FE93CFE03FFFFFFFC0FD80F0000000000000000FFCC000000FFFC2B13B7236CA9E2C2E044E5AE3B9D59B0FDBB313004F09A2B8003FFFF00037F4A82AFDA3ADE19DE0097E7CC70FF807FC03026C778E00FFFF8801FFFFFFDFF00881F0000000000000000F000000000FFFC6B3162667FABB3DA800666CB1F7E95620E7BA610803A95C3E003FC07707FED554C138DDE5CF0261CD79F60FFFFE073803E3DFF38E01FFFF300FFFFFFFCFFE0180F00000000000780000000000001FFFC";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "B13FFFFFFFFC3071FEE1FE0081FEFC3D0531902007E3FF00FFFFFFFFFF1FFFFFFFFFFFFFFFF87FFE1FE000033FFFFFE3AC1700FFFCC8FC7574D8F133BADA242EC45CE3FB253FAED40FD192B5713EC1F162787FFFFFFC3003FFFFFC0013FE067D0535200007E3FFC0FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFE1FE01C0F0FFFFFE38C0700FFFCCC07472752E42C34017CB007D1CDCB25FD0E4600111ABA03310FE201E03FFFFFFC180303FFF06007804E3DE4B6601003E3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FE03FFF8FFFFFFF8C077E7FF8CC7FA7E863E6E4F1E8FC1304D4261BF4AF9D31FC7C56E60FAEEC60DE04FCFFFF78181E001F80703E00FF3C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "74A6201003E1FFFF7FF1FF7FFFFFFFFFFFFFFFFFFFFFFFF800007FFFCFFFFFFFAC03FE7FF8CC1BBA8BF00E1FBE0DE01C3DC70DD3D998959F3933CE5C69ACEC6593C6E0103F38183C000F80703F007E3E25A5301003E1FFFF3FE01F3FFFFFFFFFFFFFFFFFFFFFFFF800207FFFCFFFFFFF2C00FE7FF06CDC0006CCC1995EFA71303CFDA290DD7EF6B634040AEC793A0FF887CFC0001C3E1878003E00003EE6383CCB72D00003E1FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFC3870FFFFC67FFFFF28E0EE7FE06D577272DFBC389E70F0C33EB1ECB05EE524F9F50C738EE38670C326CF8000001E18F8F83C38001C1F083CD27A500083C1FFFFFFFF1FFFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFF0FFFFFFFE79FFFFE67FFFFE28F0C37FE075BFACD65F33F3F870F0FB33E1F1A06F2C7ABA3E0546234385F04BD7BF00000003987CF8FFFF83800F08149AE2D0008380FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFC3FFFFFE67FFFFE29F0C7FFE075B01DE27F30C880F9E3F88A718CA0AA4339E1E60554597F99767C52CF00000000CC7FF9FFFFFFFFC30C02CB4520018180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0FFFFFE6FFFFFC6BF9CFFFC072676A2EC33A3B8C53DB0F8BBE42A1E5F3E65EE03D5D9C803238CFBA8C00000300EC7FF0F03FFFE7C3071CCB54C0000180FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF787F1FFFFFEFFFFFFC";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E9FFDE1F00126B82EB2B34D24DC303FC3CA3933CD118E0E595E0D1BE718F62003D001E0007E0F606E0007FFF01C310FDCCEAC8000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFEFFFDFFCE581FD9E043A6B0321C477FB618008004880693ED48F12EBDF63CD5F8E970FE78D00FF0003E1F6060000F7FF11837861CCEC4C0001800000FFFFFFE3FFE0FFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFDFFCE581FD9F0078AABC86CED7689E0039F87C5C2D3D6CF132C2C531C29A8C93BFFFFA00FF00C1C3F4260000F7FE01C3F8730C4A000001C00007FFFFFFE3FFFCFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFDFFC6483FD878079904E5227D278A5A03BE3";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "0C00201FC00000000FE000007FE60000FF0003FC01FFFFFFFFFFFFFF7FC4CCDC29E68030FC3EA69CBC4789BA3B5F7AEEE320FA28E03FB71D6C2C13C50AC7ACF1A0459FFF9F84658100000000001FC5310000001FC000000007F001807FE600007E0003FCE1FFF1FFFFFFFFFF7FCCECDC2BF08000FC3FA6BA477889E4215E7850035D142F403037AE5013C1C08473D08261837FFD9F8ED18003000000000FFDFB60000002F8000000038107F0BF007F0003F00038E07FC0FFFFFDFFCFFFCDEEC0171803801C0706B760C02799E0B07C3393F59B3020363C3106D9BB1671752D16BF0CFFF9DF0BE6E0000000000007F24A70000002F8000000038187FF1F00FFE0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "03F00038707FC0FFCFF9FFFFFF99EFC0070C039E0C06066C07A0C733C36908F6FA04804730EFF496126EB8EFB350C835A20FF3F9F763CFFF00000001E0006A05300000027C0000000103CFFFFFFFFFFC01FC0000787FE0FFCFF9FF07FF2627C01F04980F040633FAFA5C444188330CFABA6CF19CF9F873CEA9FA1C04DE91C94B220FE2F8F265DFFE00100101E00061213C0000023E380000000381FFFFFFFFFC00FF00003F3FE1FFCFF8FF07FC6E27E03C87D9C3000E73D9FA33E0E3076F3DFB8B140210F3CBF91F930B9826D990E836B60FE31DFACE7FCF18180080E6006D9C0F0000061F0000000003000007000FFC001F000E7F0FF3FFCFF07FDFF02E6FFB";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFE6C000003FF3CBA09100CC35C5A87B2C80505430C43C295B9C5B5C85CFF370D00FF319FC851FC319300400FE00F32E070104060000000000000000000000F0000F000FFFC3F1FFCFF07FFFF12FDF1FFE3E30240038E34A433404844B1CD93832A1D198BEB3C2669906A32ED721143F601FF71FF026AFC71FF20C01FF0083382701EC160000000000000000000000000007C01FFFE0F0FFCFF17FFFF02F8C0C3C39980E0078C34655300CE94507D13FD7A5E4442ABD33D73DABE1AD0311251960FFE7FF31B191CFFF320401FFC03ADA0E01FC160000000000000000000000000087F81FFFE0F0FFFFF17FFFF02F000C1CFBC00C00FF83774BEC0EB6F666B6E7";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "06E81D21053458FC0F4C5BFBDD8647F30DDFC7E735D73E53FE300001FFF059A70401640C0000000000000000000000000003FE1FE7F000FF9FF1FFFFF0340F1E1FF2300820FE0367AF993C1449D4A3863C4C9A6F06D8F45A2B765B99C6F77EA201FFCFFE1B3080E3FF100001FFF044C0000040000060000000000000000000000003FC0F03F800F98FF07FFFF3358000DFFFFC00007E0369DDC3FFCB4DF0BA63B083CD5F02C7EB95C876DA23BF0BA2DFC0FEFFF89F266243DF198001FFF107400000000000700007800000000000000F0000FC0003FC00F00FC03FFFE7E54398CF1C7D80001E0464B88737176480BDAA9090DAD87A89E30C5465D935CE9743F8";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "3300D602001F3833F6C6CFA74B33FF83C07804731E2765A339F23CBFFC007FE409DF2B9FEE78853253F79FE4B128F0675006503CA447E5BDB528F4FF655A000787FFFF3BF3F0E0FFE00C377EB6BCFB65E386FE07F0007C03C453D8CF0CFB3FFFF867F07061760E1FCA0A3C007C0F00F8F98BB07EE6FAA84307B750F726AD740653D422BB544891ED52C149E08524800300FFFF81FFF070F9E718761C9A23FC2C018EFE07F001079CF93C5FF5F27B7FE7B7DFD87C73FE049CC90A040010BF003CC9B536B52687D2A9E537F1AE84A99FF5BC77FA983A9E817A3370962CA01C8000007FFFC03FF83FF8E7E1EE2AEFBF7F0AE6FCFF87F0FE8C001FFFC0178E7D8648";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "A49F877E60EBCFA0DDF2300000FFC00FCDB58DE7E8B554EEE477F6A94DF7B2B5BBBE31662CF2C883FF9449A972BC8000000FFFE003FC3FF047C3231E0AC633DD0339EFEFFFF99C6001302FD70C6E0559E33FB3FF80FB683C9D89380000FFF0006F980CB6C89301791F7BF26A6CD8ED60762B6AF8C01AB3B107A64FB3971880000007FCFF31FE1E100183DBF7C51FF1867B08FFFFF83CCF3E7C3811DCFF8F2458783067FF80F3EBBEC92E600000F8F0001F17BBE03DCBC9C34D7C340EE81A0414746298EF2D225388989C9E84B34D80000007F8FFF02700000003D4C6D43C01B79A4E7FFFF31C7FC7CE7C70F00FAB4EC8270F9FE2F1E7EBBCD800E90180700000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "17070DE2B4E0574A90B7E9C17C3F9EAAE8B454CAAA5440DF5C82FD3FA69AC000000FF07879FE0000000E2E9C2C3BC3179A0F7FF3EC63038787FFE06BB849B03C209FC62279EE061EDAB0DCF003E00000A82610AA9EBDD7A3909E113AE17BA474E4AFD130016607C64577D5BB21CE8000000FF0303FFC180000853EE13E35C6F7BB1E3FF018470303CFFFE0CC018A83ED1648300713EC543CD60BA49C0F000000626346E1AA19F763E199D32CB49AC9A97198F108601D592407C5C39C87470000180FE0003F0C3C000181F733BD144C27F38F27EE33CF0000FFFFA0D7E56B5E298F8B991F93E6F471972553E3FF000000FE02E94850599A9E0B51DFD826BAC255";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "48997932843EFCFCDB7FD26D470C00001F07E007FF8C7E001F01A9CFE93438FE07E05031311C0800207CE04209156E660F97EC7F93E2F4673786EB483F000000B70F6B76AA3C3A11CEAF452483C14CF2282F5C024CC373AD7CA89105C93300000F07E00FF1CFFF083C0E647052B40080070E5C3F3E300F07840001B6F12F88FC798FC38FF3E1F02C6328CE16C3801C0003F9FA4142D50357C2F23CCAE36E000FF2FFA045135068585A961846915700000FCFFFFE3FFFFE1F782F5FEC214BE04C789FC23FC7EC1F0FFE000097F04EDBFF18AFB98FE3E0682E773608F1007F3FF37E33F35A0650A163E3B41761E3B2D91F498FCD698166D54D974D4B9D8DBC0000";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N12
cyclonev_lcell_comb \drawer|pixel~35 (
// Equation(s):
// \drawer|pixel~35_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~35 .extended_lut = "off";
defparam \drawer|pixel~35 .lut_mask = 64'h0123456789ABCDEF;
defparam \drawer|pixel~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N30
cyclonev_lcell_comb \drawer|pixel~38 (
// Equation(s):
// \drawer|pixel~38_combout  = ( \drawer|pixel~34_combout  & ( \drawer|pixel~35_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|pixel~36_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~37_combout ))) ) ) ) # ( !\drawer|pixel~34_combout  & ( \drawer|pixel~35_combout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~36_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~37_combout )))) ) ) ) # ( 
// \drawer|pixel~34_combout  & ( !\drawer|pixel~35_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~36_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~37_combout )))) ) ) ) # ( !\drawer|pixel~34_combout  & ( !\drawer|pixel~35_combout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~36_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~37_combout )))) ) ) )

	.dataa(!\drawer|pixel~37_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|pixel~36_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|pixel~34_combout ),
	.dataf(!\drawer|pixel~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~38 .extended_lut = "off";
defparam \drawer|pixel~38 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \drawer|pixel~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N15
cyclonev_lcell_comb \drawer|pixel~44 (
// Equation(s):
// \drawer|pixel~44_combout  = ( \drawer|pixel~38_combout  & ( ((\Draw|draw~5_combout  & \drawer|Add3~1_sumout )) # (\drawer|pixel~43_combout ) ) ) # ( !\drawer|pixel~38_combout  & ( (\drawer|pixel~43_combout  & ((!\Draw|draw~5_combout ) # 
// (!\drawer|Add3~1_sumout ))) ) )

	.dataa(!\Draw|draw~5_combout ),
	.datab(!\drawer|Add3~1_sumout ),
	.datac(gnd),
	.datad(!\drawer|pixel~43_combout ),
	.datae(gnd),
	.dataf(!\drawer|pixel~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~44 .extended_lut = "off";
defparam \drawer|pixel~44 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \drawer|pixel~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N17
dffeas \drawer|pixel[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[3] .is_wysiwyg = "true";
defparam \drawer|pixel[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "000000FFFF1F663347FF1E6BBB706BC00E673F181FEC0FFFE61FFDE0067C4001981207380FFFCFC000FFFBF7830F3F931F980F0201FF02680604CC70381C85C938C03000008F9FF74C3FE7FE00FFFFFC0000007FFC5470D9971E4CD00D205C630E2F7F1E1FC787FFF73FFE8E1EFFF3F86203E618FFF0F3000003F8087FC23FC3C0FFE6E605E0E44000307CF00B6DDD0671F43F000086E6FAA8F073BF81F7FFD00000003FFF31EF8309BE642D9B2BC1E103464736FFC7E7FF9F3CFBFE7F83F3F3C2FFFE1FC3E0FB00000107FB3DFE3FE0DFE21127818758F804781E9C0D95DE6BE3FFFFFE00467F01248383FF807FFFF00000003FE413FC6B3130789BBE0B2060";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "01D0C7243DC63BCF8EDC3CFE7E3BF3340CFF1E1E3B64DE00703D198380030DF8002AEED7CF9893E7C47C0F2FE675F3604FFFF83E002607E9FA0C7BFF1030FFE00000001FC6E7F8E676C067E0413EAE7801B8FE050FC43F8706D5FF0F101B83F6051F00180761DE3CF80337E1E03CC819C016E0B00F3B53F4707E4F03F065B3100FFBFC3FF87C073873F8F80783F8FFE00000001FC5BFFE1F2FC019C0318332F8784C0D7503C0118132970F07C01907E300301CF80E39FC47981828118CFC781FC1ECFF3F073E4C331FF30C00701830300FE1FE7FF8F0E09010C0FC0007FFCFC00000007F8EBFFE43BF013C8029831E7CF98E6174580021FE72D60787FC1C7FC1";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FCD235B87E00F80307E75636A71C380FC1B87D391033CC69C0F0887EF860713C1FC07FFFF8EDF3C0000F3FC007FFCF8000000008D03FFF2BCC87FC906525A6C0EE9C70845E00253F730803CFFC24FFE003173518CF0000A33E1BD58F40103867C1C407833E77C8904600F999F987FF73FC000F60FC0FFFF8003E3F81C7FF3E0000000000CEFFFFD27E5FFCF69DE160347B5139ACCE002506038803FFFC42FFE3F8EFBF1D0F00008221E1B23CC0203C73E0E0038327ED91B06F803F361F07FE95FC000000FC3FF3FC003FFF01FFF07E0000000000D09FFFC73F7F80F6B880C4C0FA53C3DF8080318403E8037FFEC3FFC7FF1FBA3F0E00E0C7D7E7BEF4B82FF839";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "DC221C3F3FF4928FFFC00733DF0C3F8000E00000FFE1E3FFF01FFF39FFE01E000000000259FFEFE53F3FFCF1988FC247CBDE3EA481D238CD07E8263EFFC7C7843FC387FFC40FF07E287F91E24457F00CFF33980F9FDACD81E7C00E3FDF1DBF6BC1FFC000FF8803063F8FFFFC3FC0040000000006E7FFEFF15FDE3E7C10B403DACBBE81649F977EF93C240419F39FC3833260FF977087E39F1E3B867464D1E004FE19CCFDCC02867C67E0060F8FFC3F1E0047FFF8003FE0001F8FFFFF3FC0000000010009BFFFFFF967FF1E70AD2FF2C8F926017A238747F97F243809F3FFF08BA2607F0399000EF09F01FE7964D06000F81F7000FBD39A773FF8038001C7C714";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "706201E3EF999FA6FF6802C40039FFFFF3FFFFCFFC5E0C07F0039C30661F3F40103E003D89BE000F7FFE620000000F0FFF7F7CFFFFF8200F802020C78407FFC76398C47F1FEF09FC07FE77E1E7B7E0C7FC360C7BC879F070FEB48D80001FFFFF7FFFFFFFFC5E2804FC100FF893067F4F90C600467C60000E3F92CFC001800C1CFF7C383FFFBFFFEF806303838E0FFF7F207870801B638F8C007ECBCF007FF8FF820C0FC7F9BC107FE1B5CE200381FFFFFFFFFFFFFD5368C87C33CFF90BC7E35B338300487454107FFE8ECFC800001C3CF078001FFF00F05BC0066F3887FFFF780DB01C80E0304F0E000C4A54C1F09FC7032C1EE8E1AE987FE5CB49B003E0FFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFF3F3C0DB1C33D0BE23FFC2DD83F981B78E19187FE3E4C0E0100000E7807D0007FF027F88FF3C107981DBFE7C358006C1E0377E6E00E80A4E67A0838201307D7CD8A2E5FE2F7A731007FCFFFFF3FFFFFFFF3A3153983390374FEFF29A03F8C78C0F211C7FE1E06078380003C03C7F8406FFB69F603F7C68FBC093E1FE5771DFF9A0F87F0F670C33AF60E181FF0F81D99D204197FE300372F007FC0FFFFFFFFFF7EA6ECDFC3C7E60777189FEC3FC787FF8002D983839ED40FC0001018100FD0406EFE73F25FF301E3BC0FFC3FF17937C9FA3FFE19EFFC6F0C75E638187FBE380E11F9DAC1F1E1FC20E0F3F007FFFFF03E7D4ACFA9FFE4C0073DC888078";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "E33000FFF39510073CEF40FF00018003CFF80000FFFFFF4FFE0E9E01C03E03F8ECAC3CEF2420E1FE987EF9EC7E03E1AFFB33006F400CFE0FC1FFC73B021FC03FFFFF03C7AED22C933C59C0C23E88038509307CFBE6D90019BE0B67FF20018003CFF80000FFFFFEC34FE00F03E00E03F8F5BF3F6FA46671C680081E33F3F8116BCA0F9F361800070C26F879232000707FFEFFFFC792FD4C0AF7A880D05E861FF47420FC018FF700313E0B3CF810000003E0F000007FFFFDDCA4070FC7F00EF07F05C1BE0FFC667F87A3000F84F4DFCD6BCE06FC5E3800018C26D031EF601C3C7FFFFFFFDF7790CB8A77A8B0F1C08230549620FE003FF80E633E01BCF80E00200F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "E0000780FFFFFD2DAC0F9FEFF801F03F0DCC9C07F870FF3303FF8F8664FFED71CF1E781DF801038C188031F9810000FFFFE7FFF8B939CAFF37C67F5128E630638AE1FF8C3F8F8C3E1E05BCFC0E00001CFF000787FFFFFA11667FFFEFFC00601F7C3E410FB8FC007801F339C38F9FE6583FF87C2DE003E608030038CB8FE001FFFFFFFFE32F7C738A9C43801F770015F60C83C7FE7F8B880000043DFF8E00001CFFBE030FFFFFCC99014FFFFFFFF00000E6BF473E10F8B2DF9FF37AADCFEFCE383BC1FC6DC0CEEC001C017C7C1FC000FFFFFFFFCD1FF33F123E5EE0F0773814F56083C67FFF8A40080005BF83CE00001C7FFF011FFFFFD578534C1FFFFFFE0003";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "3E1F40DE183839FBC1869BC28FEC63FC3EC79CFFEF01CD670C01FC004010007FFFFFFF9B61E01878CD1D49B3179E070BA6400FFFFB8B203C30253FD9FF00871FFFFF003FFFFFFB6071CCE3FFFFE1390F3E1F40801EA84DB31C861E3C0FE89BFC3FC60FC7FC00CDFF0003CCE2A0383C3FFFF1F364FC8C00EF668C288CD7CE2EC6674007E79F1CE06CB0643E9CFE0007CFFFFF803FFFFFC540218E93CFFFE03DFFC007A087FEA031F380C2F3CD6FD583EFF38606E77E10FC7E60001E255CE0FC00FF807EB0BDFC0E7792581F0B7F3030763C48C0FFDF0C603CB0E1381CFE01FFDFFFE7C01FFFFEEE7F487CF3C7FFF039FFE9C1B7FD111599D1FC30107FEF1BE7CC";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "800E123F47802E00E03F9F8FBCD8C000000E05E1DD064F9CE7CF60CF211F1DD5FD9FE0FFC004200000EE81C0FE01FBFFFC03FE0FFFFF88FE9CCA2783FFF802FF37602E03D127A79903123384EF5A5F8BE10E023F79800701E03F9F8FFC487980001E0CBE62C7F7C733FCAC00E31FE645C21FF9FFC474200000EF0BDCFE01FBFFFC03FF0FFFFD0BC07F464407FFF83C3C783FD263C81F870F03E20FF27642003BF00602FF81C3E701E37F8F8E84EEBF800F9CC578FEC70C016039F4DADBEFE92605CE3FFFE07A200000EF191FFE01FE001C001F0FFFF8838C010AA78FF1F87C00FC1F12D61967C70621C7BDE1307EBF337C070FFF80C3E701CF7F0F2CF00D41E0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "1F3CDDB3CCC4CBC603568500F303EF3A9BE407FC207BD1C386FF9837FC01FE0008000783FFF99BC819AEB264F1F0FC003C1E12DA1F78AFFC7C0FFC3E70380F387C073B9FFFC1C780CF0E032FF84E87C703E12E3A6471B5F1BB5D3CC726070F73FBFC03F8007A70F3CFEEC03FF800DF0008000383FFE1BA46010FB964FFFFFC00BCFE1AC019FC0001E61FF9A3C063E64F3E07E10003C00FC00F00002E7FFC87DB2BC69070101E419705E79C03CCFF9EC4F8C63100603956BBFF957E3FF0003FF8000003CFFFC331203F7F68973FFFFCF31CFFCCC4BBFEFFFFFFFFC45980667203BCFFE08001C09EC0E0000C0C00003814ED653F3FEC0C8166E483E4E3FBE79880";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "61C07000E019AD7FFF49023FE0007FFE000003FFFF8856947F7E8478AFFFE0F03C3FE07CF97EFFDEFFFFC733300238198C8E00FE1FFFB842FF000CC8001C3219A945FF9FF7FF7F8BE83E03CDDDD3F7084FE06000F81181903CC7860C021F7FFC000001FFFF3998FD7F31E62368FC1CF8FF9FF81E9C0DFFDEC71F9173739AF8FD71B4083FFFFF107FE180C4F1001F3703908427DF18C1E3D4C8FD9F1E6CDBF816D8E060007803363833AE8E04E73F7FFE000000FFF735238FBF079B67663D2210FFC0FF00FFC1FFFEE61FC17E63FBD801CF720FF9FFFF987FC0C071F0001F0700D083E7D80600D81F89CDDC0F88903C339800600008F3AE6BA7403004663FFFFE";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFF9F007D1F7FE61F1CE70CEE2D2303C606FEEF0000CC0007C1FFD8CFE83FFD967FFFFFFFFFEC8FFC0047FF3FC73607E10000F3B425F079E770CF0FF9877F087FE0039C1E07BFC0CEFFFFFFFFFFFFFFFFFF9D0F3CFE8C660002A77C08554B027BE0DA6F000042200801FFFC5FF04BF1E9FFFFFFFFFFEF8FFE387F7C3CE7608E3F8000E18434FB78E4C6780FF0C3E3081FF8C0DB69077DD0A5FFFFFC7FFFFFFFFFFF1E8F9E656C6E038168F4DB59436613E0920E000032380401FCBC7FFFE0F9DE1BFFFFFFFFE10FFE3C7C7D30FCA741E7A001E0046178700C07000300E1F39800370FB32E8FFF3841FFFFFFFFFFFFFFFFFE1ACFDF9B0BCFE7C11007994F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "467F0883F20E00003E781C00EFFE3F9FF0F8F8A781FFFFFFFC03FF3E78D839FC83C7837861FE0062DEE00E07FC6000F8FFF01CC770B21EDFFE844007FFFFFFFFFFFFF9FE14C0C436061C17FA0BF018CE7CC3383FC38C001021701C0C07FE1E8FFC6C7D29803FFFFFFE18FFFE20887FFF6BBD86F8E1FF307DE3F9FE0FFE6000F81FC0F7F9863267B3FE8A7003FFFFFFFFFFFFF8FC0BCE1A20F0F0E8270AF038CE61C067FFCF9C400027207C0000FF1EC7BE783F6987FFFFFFC2083FFE84A007FF063D0CF9F0FFB72463FFFC1E013900FC1BFCC231B2732CC30265C007FF0FFFFFFFFFFF7F04CFE5DCF6006FCD429C7BC85FC0643FDE0800002F81F80001FF9E63";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "BF001FD83A60FFFF8C001F8B9C9381FF1CCDFB63F8FF918B62FF1C1C0199007C9A7F8617B8FF13E00310900FFF03FFFFFFFFFFEFE41C7AECB7006070C673C1001793F89FFC0802002901F04071E7FF23FF1E0F9BD6D0FFF774000F0B9D97FCFF1882673E3A7FA8D762FE0C0019800E7E0E7F5C4478783DE003E41C3FFF03FFFFFFFFFFFF73FB4119F00001123EC3F2967F91E39CFE00000017C3F0003087FBF7FF7E1829F1E9C7FD780003F73CE7FC3F081E1800137FF76F64FC0C0070001E47C07F80FDE030FC639D8C1C3EFFC3FFFFFFFFFFFF326613F7FFF901389F8631AEF3001F98E3E0600013A37000380CF3FCDBFF70203C4E81C474000080FE1BF000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "001F307C1C7FCF0E66F80FF1F1C0DC67CCFFFFC7E187FC073E3C1AF0FFE3FFFFFFFEFFFE31A62C0DF8FF80747DFC0F5CF2003F80F16000000CEC6000180073F8F9FFF07F80263FBD660003037BF3F1C0EC80F08EE0EEC431FFF1C71F76CCCC7F8CFE7807FF7F98E77F9008E0FFE1FFFFFFFFFFFF755D0FE3F00737712C3E0F59DE021E0DD80C000000B8600010002380FBFFF8FFFFF358D08C03DE180003FFFF3E9F7986A70E6067FC63E40E3556C00304E2038FFE1F91AF6F9006C0FFF1FFFFF0FFFFC7FC4C5003F007F4136E320F13180F041D8BCE000F73D0600000000787FFFFF8FCFFE050681823D0220003FFC3C21FBEF9924E780C7CFB1C3F6457C047";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N24
cyclonev_lcell_comb \drawer|pixel~50 (
// Equation(s):
// \drawer|pixel~50_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) ) # 
// ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~50 .extended_lut = "off";
defparam \drawer|pixel~50 .lut_mask = 64'h474700CC474733FF;
defparam \drawer|pixel~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "C1FC3FFFFC3FE0021F8FFFFFFFC0000000300038F3FFFFFD9BE7FF03153F8A0BFC470363918FC3F07E27E00BF1FFF2DBA220381DC80E686EC3380FF346D06080701F0F3C047E07E19FF981E01814023CBE018FFFFC1FEF0601DFFFFFFFCC00000038003113EFFFFDD4F2FF122D4CAB10FF50330DFDFF80FEFE37C08FF9FFF270411FF0189803E76E63FE07F1793061C1F0321C1F7FC86FE09FF800FBCC34C63F73C1C3C03C7F078201FFFFFFFFEC0000001C008C3FE7FFFD6D83FFC23AA9A9CAC1FFEBDFC5E40003FCFF00FFFDDF3000D1CCE0D27003272C3FFFE3F007E7FFC3E0C03C0FC000BFC24FF0007FE7F40E73F7FDE6C0307F2FC002FFFFFFC1E00000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "000871835FFFFF7D3D33FFC1F5D9907D8C9FE9FF9A4C80001FDF00FC018FF001819F60D9830DDB001F2039F0007FFFE3E0C3F8060008BF0E1FC7E03C73F21E7308606663F1802F30003FFFF000000000003C645CD1FFFF7D2E4F9FC0621693F73C8049FE1DBC01800FF9E07C8187FCF1C38E00C90E3FCE000FE61DE1C0FFFFFF61FFF1FCF01E201EC1B07C007603FFFFF8F071803900C34FC030F80000000000003E18E72A7FFFBDE03B3FD3015AFCD46CDF99E61EBC01C76FF110FDF987FFF9FFC01C44CE7E780709FF0C81F8F8FFFE7F80E3F9F399803E59A79C007D01C7FFFCFC38FF3931F3A7E020200000000003803E3631973FFF8D9F05FCC398767D03";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "6CF9F9FFC1BC018F0FE13FF881CFF0FFFFFE7FC41FC0780E4630F00008F9FFC03FD8E3F883F3800E4CDF8F00F8FFC77FFCF00FFFF270F129F00000000000000700F859FF23AA7F02BF8DFFFF238A7CBB6DF87FFFEEFF801F03E1FFC000FFF2FF7FE1FFE71F00F00C480FDE0000FFFF843C77E7E03F878300862F9FFDF87FC67CFEC000009C6018EAFF0000000000000003F8A63F3BBF3C1943F9E382F708BED439FE7FFC03FFC41F83E0FE041EFFB6FF7F4C00E7FF80601C1C380300E0FFFFE03863E7007F3F03C033C79BFFF800EE307FC3FFC3F00007DD3F0000000000000FB7985C303A1367E48003F0C340CD50E3CFF1C7990C0386185FCC1F7E1FFFB6F9";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "CF0401FD86600F1EE7C83312701FFC3831663F0070F0231F878E31FFE03C7C0303FFFFC30001E1132FC000000000000FFE581FE0442E361300611ABC051ED7F7FFF480038800C7897FCF9F7E19FFBAF8CF0383F98421FFFF872433E1701FE81FF87C1E1033F02339FE3CF17FC0783807803F87CF0087EC4057C0000000000007FC5FEF03DB11B5CC00FB1BE08D4E899C13F480679A404FF7FE1D9FFF18FFF8F86FF181FF8CEFFFFF873787F233FFFC1F8C781800E3E400387F63F3FFFD7C0003C01F8FFE00E1EDC7121C00000000001FC6B87FE0130F34F807FFF1FFCB09D3DF027407E332E0381700F01FFF9C7FFFEF7FF819FFF11FF80FFF39FC7E0607FFFF";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "F36010FBC087EFE000A07FB079C1FFFFF3FF8101F8798003E1FF0FF00C007F32C3E4DC81E000E87FFFE01F80FE0870FFFFFDC0C26B1C0E3338387C078000F0FC180003FE07FFFE0C0FE0C018E01FF806C3F0989BC301EE739EE07FF003E02387FFDF8701F0000078611FFFF030003C332EE2E331E000E00FFFE01FBF0000307FFFFF87C2EB0F9EC66730007DF800F83818E0000003F8FF0C1FE0C0000438790691F9FC83CF060E72FEE1FFF007F023037FDFFC30E00007783F07FFF060000019342A2671C000400FFFF019BFE000201FFFE787020B0FFCEE5B800078F811FC001DF800FC03F87FDC3FE180000C703BC72FFFFFC04F9E0E7E7EE0FC1DA3FE24E3";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "7BFFF0F8803C0070FF00FFF0E000040FB1E236038006007FFFE03BBFE200003FFFE7CF831B9FE0FFF18300F8F3FBF8000FFC00CC01F87FC67EE1C001FC6633C78770F1FF0FB8FBDE18E0CC9D83FFF7C3C0FF00D83C660001FF007FF3FFE03E03B3E43702009F89FFC700FB37E2060C7FF07FF9FC39F80FFFA1CFC0BFC3FFE10003EF808400F8FFC3F6FF6821DE6C73070750F31F8FF8E3DE10E6CDDDBFF02D038CF0E0FB382200039F407FFFFFF03E03BA7C23FF007FFC7F8001FF23C0861FFFC07E01FC81E03FFC3F9FE03F83FFC000007FC0CDFC3DFF0183FF20038641F0031FC8FCCF0FFFF3FF10FECDB93FE3BEFF3D863C07C1922003BFF9FFFFFFF80F7F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "BEF0207FFE3FFE1E0001FE0007E03FCF9CF001FDF0003FF00000E01F01FF0003C039FE027E07C07C21FFF00313C3E010678DFDCC0FFFF27F307E6DB863E7B50E3D3DF20FFFDA6603FFFFE7FEFE000FC1BDE2203FF23F83CC0183FE000C603F0F9DE010F1F801F8001F80601F307F3806E001FE3C1E008FFFF8FFFC03B8FE1C18C7FFFA980FFFC800E0407C7063E25A000334041FFBCE6007FFFF83E00000F8111CF01C7E7373C7E000018000FC7FF80EC1C001FC6003FE7C3FDC001F003CF80FE03FC07FFF88787FF9800C0180FF8F9803FB82A0EFF31F80000FFFF671E086383E047C381104600FFF800183FFEF87F3063CE3C631F3FFE007803000F800000C";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "3F0003FF060C3FFE7FFF001F8001881FE06383FFFFDF863C1BB8E01ECFF0C7F00301C340EFC01F838018E7FEF9E10C082608D9F98000011FFF80000FFE00F871FB9E7E033FE1FCFC0FC0F900FFC0000C03003FC1FFFC3FFFFFFFC00F863B099EF0C31F0383D03F811B40303FC09E8380FF01FE800FE00031E03F3FEECFE1FE0077F839F9C360071FFF800C06061F0EFC05DBB901FFE1F8000FE1F378FCC0070C00017F0003FC00FFFFC1FFF0073FD39C00E300FC1E1071C199A03FF9C37070080F01C10007F003FCE0FF1FCE8FE13F3FFFFD39F0C7F00FBFFF9F9C0003180FC7F2DBD88E33E1E0007FFFE77878C00FCC0801F19C01FFC04FFFF1FFF1CFBFF3C1";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "DFFEFFFDFF381F0F1FDF17FFFEFF86000003F9C8FE213EC70F7FF07FE7F8C7CFF9EF4F3F8DCF8030431FE3CF00301E7C78FF8FE7E63F7821FF81C7FE1E0076E73A0461FC0FE000601FDEC66FFF9FE08707FCFFFFFF383FE0603897FF87E607007C01FF28FC303FFF0FFFF078FFC3E711FDE34E33FE4D007041103FCF78311EFE20780E67E7FFFC01FFC1C3C61E0C3E500A0075C0E187F00007DEFFBFFF97E00701F07FFFE39073FF1FC6D79F80000700FFC030EA007C7FFFFFDFF8600007366CFC62BE63070000F061E79C067C3BFFF60F0706FFFF09FF01FFC1C7000E3FBE37FB0F5100F807F0000388C79F8133B008E1E721E0E0BF813F0006271F8008FF03";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "CE0030EA001FFFFFFF8F98477C0330CCFE3E3E8303C00FEFF007E300C73F7FE3FFC7C7FFFC09FF80E6E3EE00007F01D3E30E5801FF007000000F339B8027A30A3BEF000E0040E449E0FDFFFFFF1FF8FFFCF33E0A008CFFF0FC070F9FFE19F8787E014201FFE3FFCDF883FDE1C7FC7781EFC763FFF81FBBC003FFFE40607879DE0FEEDC0327C0300C70115B98B036B7CBCFEB0F1F00BF84B230CDEFF00327F07FFB13BFF881EC3C30E403073FC67E78607C1EC2001FFEF088FDE1C8E3FFE041000FE631FC487FC0C01BE7F6C070707DC08E70F9001F001C0C181F483B301C67F80FC7040701BF0CC01F7CCB003323863FFBB30000C3EFC039C21F8C3FFE3F300F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "E7387E3FCFF800987CE0FFE0F9F07FC00FF3FFF0FDFFFFC079FFFC41707F79E78E3FD9800001CE0C4C02D8FF778B83CFC3C000000333F040010F32FEFB330F3FF9F81FF1E3CF001F827FF800383FC1FFE7E00064C0C79CF81CE07FE000FC7CFE1FF8FFC0FF87F981F01FBC07607F83FE0B318980FDC0CE0C60007B3C0F87C3EC237E600E073F801FFF0FF2F803F61F3FE3FFCFFFE3C0E01F007FF830000FC3C7FFE0F0DEE18FFCE00C0000C018FE00071FF80FE0DE0FF801004FB91F607F838018D8DC7C79E6600C7307C7A0630D81F032C7E03E0303FE3F0BDFFC07FFFE3C73CC7C201FF8C3EC397001FBFCF80FC3FFF8E1F85CC33E08301E018000007E3F03";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "E30A03FFFC30F80038E7F33E007F8000F808FEFC39E73BFC7B4F3560DA0D81811F81E03E030C3F3E01FF60FC07FE38F0D0001F99FC3FCE317800FFFFFC0F83FFF8418C41867E08FB7FC1E000007F7F80010A01DFFC20F807FDF7E7260C3F80E3000FF3FC00E59FE03AEFF220520FD3E01F80FF1E43981FFE01E7C1F8078003C7D00701CF3C3F8E3930007FFB9C0F03FBFCC1F84104FE0CFBFFE3FC00001F3E38018801CEF460F8070CECED368C0000E723C391FB04EC4FC040A0F0C24403F332F3F9C381F8C987C7C0E783F806003FBDD0BD9CCCC0201E3F07C03FC3FE0E31F3FFE1F04125FC07FB8FF3FE10000000FE00780386F7E1FC0E0C18603CC40078E7";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "01E01801C00660787F5EFF0FFF7C0001C7E78DE78000E73C6CBF00000000001E1678F9FFE79042018FFE064602899FDF3E360EE0B038100A21E31EF9FC3FFFCF7FFC18F7C293F81C3FFC80000E0787FF1C0E0CC3800C21F8C3A07E0FC7FF000CC7E38DC7C000E0FE4CA300000000F039D3F9F1FFEFF04C819FFC4642CAF84137070E77C1E10FF9939F87F01F3C1F107FCFF81C7FC623FE1C1FFC9FFE07FFE01F1F8442E200001FFF004E7F1FE7DFEE1E0FF0CFC7FC01C1FE6135FEC00001FFF2EFCF00FFEC1835B80EE0003E6E6241B75BCE76C8E3139B63E30EF79FBC60007F89F8081FC667DF180DFC9F0387FFC0041F80E17200407FFE7FDE3F9FEFD87E3F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "1E30E78FFD83C3FE30367EFC0001FFE53DC600DFEC18093806E00006260F45505760F3C3FA878F61C30FE3C0FCF003380F80601FEFCFC71C39041E01C003C0001CC0E68DC0013FFCFC003FFFFFFC3FFFFE30E3D9DC07E7FC3C1AE0FF0FFFF065E1FE07FFE718723003800000701F05604C3F80079C07C3390307E0FF8DFCC0800380F0E7FE1FCFFF81661E30E8F000067CCDC663F0033C33800003FFFFC7DFFFFE200071C03EFF0CFFFCEC7FFFFFE76400C60FFFF8E0FFC00020E087FDFECF80FBBEAE196607901FFE00787FC1FCE0060181CC03FC3FDFF021070200FFF800061CCFC79C70007C33F03FCFFFFFC7CFFFFFE00063E1F13F0CF9FFCDE00000F331";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FE13F9FFFE0E7F8007E1F00CFDFE4F3873B3AE394F803F8FF8CF7F8787F9F78E0FFB820398C7F8F3E1FF8200FFE000C00F8103F038007FE3FFEF80FF1FFF8679FFE1FFFF3303FF8FFFC0FDE07FC1C0FCC9B00FF863FE038C0FE1FC1F7CFC0FC327B1AC1B8FC3FCCF81C93FE02EF0FFE00FCF19E30983F0F3EF7F8300F7E001C3E00000E07C03FFC3E00038F807FF8670F3C3FFE7131BEFDF3FC06180E1FCE3FCDEFBE7E0213F381E1FC7FFFF6CF8FC0F20358E1E9EFFFC4EF8EFBFF060039FF00F0F3C7E098030F9CF07C378FFE003C3F00000FDC00FFF83E00003F007FF83E1FFFFFF8793DBF9FF3F8F33FF0003E3FE9EFFE000630FFC3E018FFFFFC0007C3F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "60F01662FE3E45F9264741F9F00FE198700E1F101FE010DC1FC763FFFFF80F873F0000009E1E1E03F0000FF9C071C1C19C3FFE0EF86BC0FF3F1F9FC0E003F706D803E0007F83ECFF000FFDE300000C3FC3F01EF07F3EC2BC0300FCFFFF8FC0FE79C03FFFC7F01B83FFC03FFFFFFC7F87FF00001E330F0003FFC0B8F8007B83C39843F80F1C23807E7F1F809E0FC3FE06C303C000FF03BDFF3E0FFCF30E00207CC3381FF81FFFC372F1C4C4CFFF8F801FBFFCFFFDEC781F803FC1E7FFFCFFC7006101F8FC7E0738C7FFEFF07C7FFE07FFF9F8601F0DD38038620041CF079E1E3C6F87C383E61E387FFF81E67E1E047CF0720C03FC1FF081E1F8CEC4CFFF8F80E7";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N0
cyclonev_lcell_comb \drawer|pixel~52 (
// Equation(s):
// \drawer|pixel~52_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout  
// & ( (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~52 .extended_lut = "off";
defparam \drawer|pixel~52 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \drawer|pixel~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "363C46B91F0D2B006307B016DFFFFFFFFFFFFFFFFFFFFFFFFA8642FD3E01CE71020BC41E3C40E0F0001FBFE001F3FF87230DF9F7FFFFFE4B0754007F1FF9B630FF71E0B418DBF106F3EFE6339800E0FE3601714E198D98987CCF31D59FFFFFFFFFFFFFFFFFFFFFFFF54DA264C00FFD0C631CCC1FE38DB1F80007DFF030F2F9F31F0B0CF3FFFFFF2F0730007F00FF3AD8BE0F2DEBCF023B36FC8CC4BF9F03E0EC20879634A6B2F0F6FCE0FBA53FFFFFFFFFFFFFFFFFFFFFEFEA4796AC720829FFE3C08CCE1C1D9FFFFFF3FFF878241FFCF1C80211FFFFFF9107D081C3000003C8A700A1B2FF1E3F37B888009C6186246831DC2C3DE774E063E0E3FC427FFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFD67167581B13843C639ABFC6F3FFC3FFDE39FFF0EE240FFF79CC0110FFFFFFEC0F9383C3C0003F0CE1C3A283F73C7F8E3A7311D871FC11479BF85F783B33E001E0E003953FFFFFFFFFFFFFFFFFF7FFFFA9D807000C764BC478DEBF82C0780000C40C07E00FE600FF79CF1331FFFFFFEECCBF0007C0001C07ABC2E5B12AE247FC399E1E41710395C1E7F09F68DDBDF001E0E373ACBFFFFFFFFFFFFFFFFFFFFFFF97D9D0FC3382DC764F269E81440007FE0001C3C000F18977D81F3F317FFFFFEC20BCE007F00020602BB9CEAC75F903FC09FF0FC1787F3B0F7781A060C53DF000EFFF1DBCBFFFFFFFFFFFFFFFFFFFFFFDB61CF8F83CFD6F97";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "EFCEBBE14FF387FB000F30CE04FDC87F801F3F37F3FFFFEA577C601EF9803CF04A3E1F40F10031FF61F8F0003C8CC707431978152FF0F808D67C51C4BFFFFFFFFFFFFFFFFFFFFFF9CA7E1F200301E797DDF6F1FF6FF841FF000F3C1F81F5FFFF18033197F1FF7FE936B800883F0004FF944AFCF13EFD51865043FE003C891F39993A6C989CE01838297D0F80BFFFFFFFFFFFFFFFFEFFFFF9359F03DE48F9D7F39AF340E02FF861EF000F0613F6F2FE7FDC03391FF9FF3FEFEB8BC0801F00007F3463FFD50EF09187E007F1C03E59CF39B803087CEEB00C002F7D91C1BFFFFFFFFFFFFFFFFFFFFFFAEC40727F3CF8C80639FA5CFC17C0F8E3801F8327F07B2666";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "1C03381FF80F7FC10B03E0000FFF0E3F7AF1C7FB20FDE783FC490F787739E6FEB5DF8C1B4F180703F08E9C077BFFFFFFFFFFFFFFFFFFF7FF923F8C4FD5F8400CE5EC3C0FE730FD0080201CEFCC484183BE0319EFFC0FFF9EDD47E01C8FFFFFCF7A9FC0C9143E900084FD7EF8FCC0E11A0507FC0B5D6600031F89F2067BFFFFFFFFFFFFFFFFFFF7ECB638E3A0371CBC0CE9FAAFC1E230FE1001F03E0F864660C3FF0619EFFC0FEF3EBE4FF03CCFFFFF9F3D27EE4BC194517F04A71E30C1700AC301067FE804FD003A0FF82D747FFFFFFFFFFFFFFFE0FFFFED6BFCF3BFF807A5F869ECCFEDE8000030013973C003C1C77C3D3F10AFFE03EE3E611F9E000FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "BF03E9BA039F800CAFDCE40FF1CEC0C3F761C803FFFFFFFFFEF30FFC31C07FE30F8FAF1E1E3C0EF20C40CFFC0380DB00AB136F77CB018C00605A5FA61FEFFFFFFFFFFFFFFCA6791FEBBAA1C42370FC117E07A74A87C69EFC5B9C6401F003E003F7D31007FFFFFFFFFC7307FE01E00F377FCB7FF79E18003E0301EF9E73F0DF08441B7307DFC30FFFC0CA18273FFFFFFFFFFFFFFFF12B701C032B887FDC76C8F35C1F508C8FF578F075CF03CC3FA1FFF9E6ACF01FFFFFFFFFF171C0FC01F7200FFFF23FFCDF38007C1881BF8FF9F1C21F800F53E7BFB9C0271C931067FFFFFFFFFFFFFFEFE3D684E00029247C3F70905A9866BF219FF6C01449CFC1C71FD9FC7C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "E26701FFFFFFFFFFE321F0CFC3F371C0EFC602E178FBBFCEFCC1C7F9FCF8D5A0001F48D7BFBBC07FC0300B6FFFFFFFFFFFFFFFFFC227BE60E0DC51D8073E099E9BDA9EE01FE31E0C97C063F81BF7FCC860D803FFFFFFFFFFF18FF4CF67C03C00C48E02EF1833A78784E0C3FBFEFC1BDFA07F0EB73FB381FFE034078FFFFFFFFFFFFFFFFFC5A0E301F85A1B78F301CE7CF4389DF01E087F0894E003FC0049FCC0073DC3FFFFFFFFFFF1FFCE063F8C7C01E9CF83D63871BF83847027EE0EDF393BE7FF06D76F90013FC094050FFFFFFFFFFFFFFFFFCE44E1C30FDEC73E03F43CFDC939717FFE33FF0D50F001FF0058F8C00600FFFFFFFFFFFFF1DFCE063F0FFC00";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FDFECFC9B3C00673E63CDFCE03DDB5C3EC0001A0C7CE0007D9C33F1FFFFFFFFFFFFFFFFFEE84C016078063F1E233CDFC2FFF437993A5F30300F800FF00FF01E00030FFFFFFFFFFFFF10FCF07C30FFC00F9FECFD6FF8787FFFFFCDF9B83E007F398000BE1B9C700039BD3B33FFFFFFFFFFFFFFFFFD97FC3CC07001C78FFFA4D7ED3BE9FF1938BE000C7F8007FC1FF80E00048BF1FFFFFFFFFF01FC603831FF9C0CDF31C64DE0CB60FFFEC1E18C3E3E0FB4066703C64CF006703D3157FFFFFFFFFFFFFFFFF109E03C0C000FFC9B00EB23622317FC19283E00109FC083FC0FE787C0043E31FFFFFFFFFFE7FC00003FFE1E0C7F20C08C01DB4CE87E7FCFE83E7200E";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "D077EC03C24E006F8F9372FFFFFFFFFFFFFFFFFF9F1E0384E084F821B3F7A634C2324383FCB7E00028FC01C7C27E797E00ED81DFFFFFFFFFFF4380043C07E3FEC1F23873C07F30E006F67CC183E3E672586F90007E400007E793F2FFFFFFFFFFFFFFFCFF9F0C239EE000FC1903C7A4450FF28187FE7FE000182001C3EFFF7F0F1FE5D1FFFFFFFFFFF187E0E03F07E3FF36FE63FFE0C8007F07F801CE60E03FC0412886E200380103E780D6FFFFFFFFFFFFFFE0EF9F00FB0F32003F861BCF957237D38C87FF8F0000240003C1FFD9CEEFFFE06B3FFFFFFFFFE5CFF84067FFF3E77760363FE08BB061A0F9C091079FFFB47F0887FFFF03F5232780D3FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "1EC36E40EFDABBFF08A003B187B8EE8112347F1913FACF1865FBA5F4FFFFFFFFFFFFFFFFE0FFFFEA000FE3803BF0250151D74FFCE8066039900D73E0000E033438A7301FFF90FE7E1F3F0F0003FFE7FD8483F4FE1BC157F8DCFF19C3EC70C95F07DEFE59169E18190F13BCD5FFFFFFFFFFFFFFF9F1FEFFF7800E000000001AF3B0327FE0E81E70003F0CDFF00006010F78AF180FFFF07F7E0E03800001FFFFFFC00391E341F815F6FC233E06E98038F01B0F9DC0FD499A2070040011FFFFFFFFFFFFFFF9FFFEFF228001F1C700F87D17C928FF03CC36F3F877FF83F3C000000FF0B9880BFFF87FFBE8F3C0F0000FFCFFF003FFC101FF0F0D1C23F783D200F800";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "750C480288AB1C7192003829FFFFFFFFFFFFFFFFFFFFF71D0021F1E71333930B82AF001F9F34F3FBC3FC0033E03E000EF9C0D80BFFFF7FFFEA11E0FC000F803FF6033FC7E3CF60191627FFF00C3DFF1BED77C0F9B26C7B51DEDC48CBFFFFFFFFFFFFFFFFFFFFF79B73FC60C6E621FC5CFD40303F8F30600381F86018FFFFF80DFFF0B029FFFFFFFFE9E010FE0C1F0018F6630D9F47842FF3923FEE13C019B910CACCDD0D14F2B090CE06599BFFFFFFFFFFFFFFFFFFFFFFE3F7FC0080A4D97DBE6280FC7F837001E323F0E11E3FFFFC01FFF8A02BFFFFFFFFEB93D7FF3E1E0000F073089E1FCC7FF962278713C7C3B899DE18F6492F3AE711CEFCFF17FFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFE710FCE0381F8279DCE6501FFFF81200FFE07C7F01F0FFFFC00FFC9BF17FFFFFFFFAFD7DF7F9C0000001879985E1FF9FFD9072797E18E1CF89F9C7FA6EA56B14E2C6F81F017FFFFFFFFFFFFFFFFFFFFFC50FE47FF83F81EE6F0E240FFE78080F93DCF9FFB8F87F7FC007F6BC3D7FFFFFFFFA0CE0C03C00000000F7F907E1F3FFB8E03E73BCC0CC0F8C3BC7FFAD0E56F4B9E13FE3CCFFFFFFFFFFFFFFFFFFFFFBA6004477ECF31C1FF71C901FFC78CB3E1319E1EFBE7F03FFF007F3BFCE9FFFFFFFFC0AC0683F0000000F93F911FFC19FF00A0073CCE0819F8837C0071279AC0685DF9FE053FFFFFFFFFFFFFFFFFFFFFB54388448C7FA0F0E983";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "B403FFC78CBFE3F83C9EFBE7180FFFE1E637C4F5FFFFFFFFC0DDEFFFFC000000F99B910FEC90FE00B8E73CF1081BB8D2FE1E00A4828FFAF84CFDF37FFFFFFFFFFFFFFFFF3FFF329398CDEC7FE07810C34FE7FFC000B3C7F87DCCF1F31FC7F1B1C60FC47AFFFFFFFF83FBEFFFFF000000FFF19387EC16FF0D58460DF1B06B18EEFF0688C582BFFD5D736A1D9FFFFFFFFFFFFFFFFFFFFFEA6C39FCEEFF10301B835FFFFFE000B9E7C0327EF061CF07F9FDE77C78F97FFFFFFFC0FFE07FFF841C0078E0FFC1FC767F0C681E0561E0900035FFF54F89C37FFCF5428382AFFFFFFFFFFFFFFFFFFFFFD243FFC60F990807FC1F7FF8FFE000BCE09F8E0FFF86C00FFEFE";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "31C00FC1BFFFFFFFE0DFC00FEECF9C1E7A60CFF9F8F03F0E2027C1C1C09C43F9F7855D9DC2FFFE49D7FE4357C7FFFFFFFFFFFFFFFFFCA7183FC30F0F0807F1FF37F8E3F000A610DFF98FBEFE601FFFFF198FFC0C9FFFFFFE70DFC007C64F981EF1A92FF7F2E0201FF3621801F19C13F8E0F09DD6E0F3FE294981EBD7C3FFFFFFFFFFFFDFFFFCD8419FFA0780182427DCC7F000F9008B06E733FFFFFC1E03078F1E4FC03F8FFFFFFFF0FFE007C7FF80CF61B66F83A6C7E037FB5A3E00F3FE3E70E3BC93C6ED71FE36B432E417E3FFFFFFFFFFEF1FDFFC36F3D84A0D9C72742F9947F2003D809D86F7323FF828CFC202031E4C007303FFFFFFF0DFF007FFFF80E7";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "E1B066131004EFFEFB247C84DFDE34C0038316268D7BFC02C2D27213FFFFFFFFFFFFFFDFFFFDF8C639B1FFF1987BCFB25C07000DC7FCF8CA3F1FFE1A41ED8FF780CC00703FFFFFFFF0DEFC07FFFF80007C9000581E08307C7C2C7986CFC714B207F8DD2685FFFC2C019BAD67FE7FFFFFFFFFFFFFFFFE1C3609B5F8031FFFFFE4D9EF8FC5DFFEC0843B8FCE1A00FE7F8FE18FC0387FFFFFFFF0CFFFC7FFFF80003E1E0CE61F19B7797E18FCB67F0307380783EBA7C4FFF10F9FFA3143FE7FFFFFFFFFFFFFFFFCFC63E68DE39002E03F89F218C705F84FFE16038CE640007F8083F58D8078FFFFFFFFF0AFFFC0FFFEFFC0C6301CF307E1C3B37C47FF1F0802083C";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "013FA727E2FF1E6FC80E6033FFFFFFFFFFFFFFFFFFD8B9F9EE5FE9065163AFB9E4E0461DF847FE320F887C4E3E3FDE70619861F0FFFFFFFFF887FF80F19EC1E0C77995F9E701C9A73CE7F93F290A0F7F007E1F27F67E1E9FE026CB11FFFFFFFFFFFFFFEFFF9C63E6F87D15F9A563A77DE9F8A230F943C33B09D8381FB31BFF982CB9F301FFFFFFFFFC87FF00718F9CF8FE33DC7DFE601DB0798784072D2407FE007FF621E47F72000E536BF0FFFFFFFFFFFFFFCFFFF170C607ADEC045F0040C9D1FFA0E3F823C1F9CFF07FFF9B071F8C6E48FF83FFFFFFFFFCAFC38000DF80F84406C719FE663E38F0076A74847820FC0073E460C47FF383FD27E900FFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFED9E01FD641B86F80101C1A8FF990E7817DC0CCE61FFFFC7C20F87E7741FC3FFFFFFFFFCA801E0047FFC782673E7C1E627327FF1FF7A75C44000F88021E460C6FFEC83E6C104007FFFFFFFFFFFFFFFFFE4DFE10004E47009830DE74DFC194C301F9FE45C411FFFE3E16703E535DFC7FFFFFFFFFCA800F0240EEF703FC9F738FE073BF3E438C308764017619180F87BE2FF3F703EF84D403FCFFFFFFFFFFFEFFE7483FF060039C06371F2165CB8593A201F6715BDC064FFF3FB8043F767C9C3FFFFFFFFFE9007F80000FFE00F0E770C3E0E1FF30DC07FF876805501B1ED7A7FC2FF7CFF9FF875441FCFFFFFFFFFFFCFFED9FBFE34132E00EC39C1F0";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N54
cyclonev_lcell_comb \drawer|pixel~51 (
// Equation(s):
// \drawer|pixel~51_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~51 .extended_lut = "off";
defparam \drawer|pixel~51 .lut_mask = 64'h018923AB45CD67EF;
defparam \drawer|pixel~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "0403F803E03E0013D80FC0F3C3F8780077E60FC007800FFFFFFC73C7EF03F8001FFFE78F03C1FFFC009E338780790CFDC0FFFF03E7E1FE07780003E0F00F86E0F0CE74033BCF438C7E9E4C5F8F7E99F0FE03F00770200003FC1F8873CFF03388E6E71F8003003FFFFFFF3381FF01F0001FFFE1C7E7C1FFF80008F3C38003E679C0FFE003FFC0EE063F0007F0000FC33CE0E37DFCF806400C7C009CDFDF7C1FC0FFFFFBFFE0640003F99F1003C070000046C3FC0020307FFFFFFF0181FE01FEFC9FFFC1FFF381FFFE0007C0E3800FF3F9F0C7C1C7FC01C7CE70000718001FE3802075FF039C01E7C7F8397F187E78001FF1FFFFE00FCF6000E19C21E3E0100038";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "0FC1E0003030FFFFBFFFC183FE03FFFFFFFF81FFF81FE07FC0E00073003BDCF9FFC707FEE00787C3E018071C003FF07F0072E1E5CC03F7C7F87E7C301C7847FFF0F1FF003F9F6100001803F07C180038FF800007103EFFFE3FFFE38FFF01FFFFFCFF9FFFFE7FE1FFC18800720063C601FFC73E00603F07C1C03C030C0030F00098331C84C787700F1FE678100080E7C3F8F00FF0FE010C7C1C0003F001F80001FFC0000F803FF83F3FFFFE0FE701FFFFF0FFFFF3FFFFFFFFC180FFC00FF3E380FFC3C00037FC0F8007FC018C000078009819F6B2FFEE381E0E0670962381E300FFF007F880001FFE1F8003C003F80601FFC0600F807FF03FFFFFF81FE701FFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "E07FFFF1FFFFFF7F80C3F8000FFF7381F7C03FF73FC00F8007F80CFC00007800380EFF42C7E67FFE00CF9C106383C30BC0F0024700001FFF1F80000387F8040FFFC0E00701FFF03FFFFFF87FFF03F007E01FFFF3FFFFF87E007E01F00FFC3F81C0C1FFF13FE08F00039808FDC0007FF0F8037EBCC3C1FE7F01EF047C0387031F9E30068803800FFF8F8083BFFE7F807FC3C0E00001FFF83F7FFF9FFFFFFFE007E003FFFFFFFFE0E006010FF80FC01E000063FFC03FFFF00300001000C0F83FFFF801FE98C3C0003FF1EE37CC038700E0B33FFD0C0FE407E78F00030FFFFFC0FF83C0CC1FC3FFFFFF7FFFFF883FFFE007E003FFFFFFFF01C00003FFF81F800000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0023F0007FFFF0840000100007D81E1FF803E3C0F780003FFC070000032733183E3FF90C0C3E03DF8600031FFFFFE07F87C19E1FE3FFFFFE3FFFFF9C7FFFE01FC103FFFFFFFC07C01E0008780FC0000000708078FFFFF800F00FC0011FDF3F1FF00F61E07F07E07F1F83A0032327331F3C000318188F039F80103FFFF8FEF03F0FC31F1FE3FFFCF83FF9FFF9FCFFE03F83C3FFFFFFF80F843FC000101FE0C38001F81FFFFFFFF831F03FC00131FF3FFFE40E21F07F07F07E1F83B0072367321FB80003181987039F80303FFFD87EF03C1FC39F1FE1FFFCF83FF0FFC1FC7FE03F87C3FFFFFFF80F863FE000101FE0E38003F83FFFFFBFF831F03FE00131FF3FFF";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "003F0DE00FC70387E63BDFF000E0011C0013C3C0018E7803C007FFC008FFC1FFFFCFFE0FF839C3C000033800000FCFFFFF878300271C00081FFE0043FF2210E1FFF9F70479F00101FFCC73C1FFDF01C0203FFFE00FC18387E01F07000000003E000703C1F18FFC000F03FFF7F9FFF80007EFF4E38060EFFFF10007FC1F8FFFFF7D1003F8408007F11FF7FC3C08348683C38FF78E37F003E0F07873C3F0FC03C07F3FFFFE1FF001038000001F030807FFE00F0003F0FF8C001F80BFFE00FC3C7FE7C781987EE67FFE18007FF81FDFF300F80023981F38CFFFFFE7FF83C03A608789FCE3FE0FE003E0CF81FF83E00078C07F87FFFF9FFC00C010003FFFFFFFF0FF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FE0F0F83F803F8FF8EC3FFC0FF3E3FFFF3C0138FFFA2C7F81807E3003FFFE03EC9C0719810CCFFCFFFE31FFFF014218C1DF8C1E70F0000E118E7FF07C000F8603F873FFFFFFF00E07FFE71FFFFFF807FFE07DFC3FC00791FCEC7FF03019F7FFF9801FF207FB2C3F1C90FE3007FFFEFE0FBC4F0701C0CFFFFFFC73FFFF00060FBFCF0C00DFE000000139FFE23C000F8781F8F1F3FFFFFC020FFFFF3FFFFFF807FEF1FFEC1FC00018F8F8E1F0700C3F9FF1C01EE707C78C3E1C507F380FFFFCFC7FB8D97801E1CFFFFFC07FFFFFBD3CF07FC7FE0083A181CFFF661FC79C010007C071F9E1C0FFFF00FFFFFCFFFFFFFE07FFFFFFFE0781FFFCF1F1C443F8070007F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "0FFB8070806FC7E064003FC1EFF8CE0EF83DF470CFFE0000130FFFFFFBF91FCFFC3FE01B1E3C3103041DE079C03C003F601FDC1C07FFF81FFFFF9E7FFFFFF0FFDCFFFFE0001FFFFE3C1CE07FF83E1E3F83FF00E08067FE600C001FE183F8E41CFF380870F0F9CFF0FF8E0F0FF07CF8E07E1FF7F87F7FF3FDC61C81B80C3CFC01F81FFC3E07FFF87FFFFFF87FFFFFFFFFC0FFFFE7000FFF0078007800FC1FF73880021E0080F7FE7E18001DE303FC643FFCD03061980A701B898C0C07C03FB0E39E1FFE01EFFFF300631E39880E7BFF81F80FF9FE07DFF1FFFEFFF0FFFFFC7FFFC0FFFFEF8E07EC01F0003E000C3FC3309F803F0081EFFE3FF00018E303FE76FF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "9C8E70C1F80B303B80BE03670C3FF8F19C3FFC03C1FB6300E1FE79C00C7FFF81F107FFFE0F8E03FFFFFC00FFFFFFFFF0E1FFFFFF8C0000FFF0013E00077FC300CE01FF81C1FFFE17F0001FC307FF9A7FFC03E39FF10F333E04B644913E3CFFF81863F807802223FFE1C7F9E380FFFFC183CF1FFF3FC003FFFFF803FFC7FFFFC07FDFFC7E0000FF7FE00FBE0001FFC180C403FF83C1FFFF03F0001E030FFF051FF800021FF30A039800B3FA5077003FF800E3F807C03201F80007C0F3C1FFFFC007F71FFBFFC007FFFFF867FFC71FFF003F01FE1E01C1FF3FC18F330780FC31D8C00F3FC3C3FFFF03F0000001FFFF0587F08FDE07F189C387FF93745FCF2011F8";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "0700001E1F0C3E1C3C07E3E19C71FF00FF87E073CFF8000461803FF8F83FF8602D9E0FBD40023F0787E0EFE18780E0F9C3FFF43CC7BF039FCF881BC983F07B1FE03FFFF07C7FF000E7FFF90E7FFC0FF80000001EFE1C0FDE3C07E3B18C07F83FFFC078F003F0F1E06C00C078C8210F9072411F1542023F8703E0FFF00F81FE723FFF98798F8383FC6130115D3BF07207E03FFDCE3FF3FC0061F9F00FE3FC07F80F00000E78384DC7F00E0330CF0FE07FC7FC3FF820E3F3184E019E39CCFFF06834337FC767CE1F0383C13FF00F81FF067FFE766679C38FFC60CF915D1BFFE473F03FFF8C7FE7FE0600FDE03FE3F3E3FE0710000070000F88000E07B0F98FC39F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "0C3E1FF8FC03F6080C7980EFDFFFFFCF0E1FCFFB9E1E00319C0E3FE00781FF1FFFFC8319C05FF0387E78F88D83871833FFFFFF81FE07FE0FC37FC0FFC7CC30FF0038000001078771F01E1FE018CFCF80188F99F0DF0FF48C01F8EF01FFFF03987940CFF3E0000124F8DA18C00030FC7FFE798320C05FE001E1803CA102007D877FF8F983FC0FFF1FFF3F80FFCF9738FF803DF800030F80C460003F80C87F98C02FE7DB00DF0FE4181FF8F80070FF38183B407FFA3000001F701718C00070387F3C719F027053E0F9CF021E5218187E781E700187F81FFFFFFFFF81F7CFADB8FE007F9C003C1F8986DF007F80087F907F5767DA00E3018630F8700000107E7FB0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "39C07FC61E028C1B603538C03870001E1823F3271C63C08D1C078E5E19FC00001C300187E03FF3FFFFCF03FF0F4938FE007B0C0C3C3F8F00BFFEF300187F900FCF37CBF803000FC0C063800383B043F0380071859C070FD9E3C778C001F00007F003C10CC321C78C10138E6403FC00061E38C180607FE3FFFF0007FF076B38FC0079DC003C3E1FF1BFFFFFCF387F10008F378DFF1B387FC1804008638780C3F0FFE0E0BAFC0F112982E1EDC00781C063F0713C701F81CF1C303987F01E3F06071FFCC18023FFE3FFFC00FFFF026638F98078FC01801C00EE2603FFF9E06E187E10F625FFEB3FCFC700C0FFF30F80C7E0FE60609B3C0F13D780CF67FFFC9CE0F3";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "F0E06600E0CE0F3FE37CCFFFBC1F8E063FFCC1C06FC07FE7F803FFFE003871E38078000301C000007F01FFC007FE1F3E0F0631F7033DFFCF03C187E00F004C00FF3061C78E0F0DECFA3043C000D6FCE3F803E30FFFFFCFF81FC239FFFE1F8C007E7E007FC7C03807E21FFFFC0187C3E00078038001F80003FFFFFFCF87FF1F9C20FE3FFE0D003C0FFE0207C00E03711FEFD961FFCE0F02F2FB8041CC1CE2ECE7F83663FFFCF8FFF1F80330F1FF0F8C007C3F00000F8F0307E731FFFC01F087C00039C3C0010C0003F07FFF8FCDFF0FC07FFF7FFE0C0FC007F8060600840707FFFF8C40738F1E01C63C063F4181E2781FFFFCE3C7F9F03E01FF0621E1FF0F0080";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "88FF0181E1B060C01F6000FB0CDFF9880F8780FFC79E020C00FB198187CBFFBFF9F539C00FF8063CFF809C000C180FB1F2E7ED8601F86006FFFFE7780040FFF80100FF8003FFC0CFFFFFFFE7CC67E7C3C0000303FCF07B883C4E1FFA0C9FF0183FF100C3E719C4EFE1F958030082FFF9F8043101F07C1E1807C00000700C1C4C06FB6007007C001E787FF7B80061E1F03100F8C007FCE3FFC18F03E7C99B6643C0FF0703FF007E7FCC13E3FDFC1FE3FF3804838070187D3FE3BF180760040FF87C05300100FFFF0803E00703C0C7FCC67CFBFF07C87C001E783EF389C060E1E67800F0E00FFC23FE3C8001C7C9EA3000E0C70FF1E30FFE3CF3CB8CE203E1EC7F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "700C87FE7078033FE7078C81FFF800F07E1BB8F10F3FFFFFC7C07B0673F3F8CFE0E3F97FC07C0006073FF901E07063603E70F1F0FE041FFCC2F00003C6093BFC61C701F8001C0D001F93E206FC1F0C1CE00C8FE27878032DE607FFC0FFC10030FE1EB7F11C07FFFFE781E10DF218E0FF03C7B6FFC07C04000F3CF801F0723E663F3801F1DE061FFDBCF80000C3F93E6679C700061E19F7FFE067FB1931FFD99CE08E039A0CFFCCEFFC0739C01F800001C01ABFE1380300FFE0E001FDCC0E03FC0F9F16BFCC000411FF807C00FFF07D961E1FE0F8DE040FFEDE20000003F9FE047FFF01FDFFE60FFFCEE00606780003C7C0EE703EE7FFE11FFCE600041F0C0803";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "C0153E01F001003FEE7F83FD2003FFF9C73F089FC4000703FF8E38183E1FFD5410081C0C7FB807FB21000103C3C07F8661C1FF3D83E87F000FE3F838CFE7FFFC18F0F81AF3FFCC7FFCEE60001F0C1F0758053E01E0038E3809C39FFCC0000071C71F0F8FC0380303F3FF001C301C3B54030B9C067FF807F8DFFFC41F703E1CFC0081FF7E63C8007FD83DC72780FC03F844C6F81CFBF8C00FFFFC3037CC001F0C4005363FFFFFFFF338EF21FFB9020070038003F800E00380F9CF001CFFF8798C0F1B301E183007F84F1FC8FF786183000007847DC3E7FFC0763A233C3FFFFF07565900601BF8E18787F81337E0600F086002A83FEFEFF0F4C0784DD835E30630";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "03FC106C03E0018038C603FFFFF0646C1F1A62BF170067F8230FC0FC3FCD8FFCFE3F801303F830000F8623F8FC000001202CF8C1C1F8C583C7F807B7C02007F878026C1FC03E1804E0F24CDC25400630007E183C03F000001C6E03FFFFF03E641F9CC301E7006FFC399FC07C03C30FFCFF3F800407F860000F83E3F83F000007D78E0C9A38798003FFF00783810007F83E03380F0E5C87E663E7CECFE60F0000001E3E11CE788C039C3E7FFF1FE03FE01F87800C0F04383C3CFFE100FBFCFF80DF9FC013FE7E8008078013F800FF001F3B90E7B838030E03FFE0CFC1878001FFFC01820C732331FF07C9CEC3FF3FFBC1C01F3FCFFC3FC041CE3FFFFF1FF00FF0";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N24
cyclonev_lcell_comb \drawer|pixel~53 (
// Equation(s):
// \drawer|pixel~53_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~53 .extended_lut = "off";
defparam \drawer|pixel~53 .lut_mask = 64'h40704C7C43734F7F;
defparam \drawer|pixel~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N6
cyclonev_lcell_comb \drawer|pixel~54 (
// Equation(s):
// \drawer|pixel~54_combout  = ( \drawer|pixel~51_combout  & ( \drawer|pixel~53_combout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|pixel~52_combout )))) # 
// (\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~50_combout ))) ) ) ) # ( !\drawer|pixel~51_combout  & ( \drawer|pixel~53_combout  & ( (!\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|pixel~52_combout )))) # (\drawer|address[0]~0_combout  & (\drawer|pixel~50_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a 
// [2])))) ) ) ) # ( \drawer|pixel~51_combout  & ( !\drawer|pixel~53_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|pixel~52_combout  & \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  
// & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~50_combout ))) ) ) ) # ( !\drawer|pixel~51_combout  & ( !\drawer|pixel~53_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|pixel~52_combout  & 
// \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & (\drawer|pixel~50_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\drawer|pixel~50_combout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|pixel~52_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|pixel~51_combout ),
	.dataf(!\drawer|pixel~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~54 .extended_lut = "off";
defparam \drawer|pixel~54 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \drawer|pixel~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "0EFFFFF03AB3119FFF1FC000000088DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFE7FFFE01FFFFF0FF8000FF027FC3FFFC3C201C001C0D2DAFFFE1F13F86E3E4A14781821EE4832F039E17AFF13EE81FFFFFF072CB015FFFFFC0000000D15FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF87FFFFFFFFF0003FFFCFF0000FF021F87FF3E3C201E00180D1DF7F9017C3F9FC73AA2804C9862E4E1B1921E1FA7F3AE987FFFFFF0F4219EBE7FFFC0000000DE9FFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFC7FFFFFFFFF0001FFCE7F0000FF1E1F8FFF3F3C001E00180D61FFE143263FF786BE36E0666045D9E3A88B3FFCFC7990203FFFFFFFD82867A00FFF7F800000A67F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF8003F9C4790000FE3E0FFFFFFFF1001C007D9D6FFFE707661FE7E7E3987077CC6B67833B761E01807902403FF3FFFFAF9161BC03FE3F80000097FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFC003F0847980003CFE0FFEFFFF71CC0000FF9933FFFC37D8003F2363EA70FFF1748FCF067C01C8FC7C47801FFBFF6F21F1268A71FE3FE00000961FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC1FC7F000F9CE7BF0FC3D9C000F9FCFFBCF00007F8D3BF3F8E73E00031FB27BE3FFFEB5DF9F02AB57340F3FFA801FFFFF3801C677E0D30E39F000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFF83FC3F891F9CE7FFFFFFA0000078FFFFF8FC0003F0D7BFC30C07E00F001962CC387E1972FDEC1853245E43FF2009FDFFFFF44BCF6A1B30F78F000006CFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFF83FC0FCF9F9CEFFFFFFF6C0060B8FFFFF8FC0003E057BFC23C1E21E9C18283BD3BFF1B12FFE61848443C07DA4003FFFFFFB664FC15DA9FC3FFFF800C6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE0FE00FFDFFFFFFFC4CC000FFFFFFF07C0003E057FFC23D9E3FF8E5D129479FFB96DF9FE61BA4C48B1CD78003FFFFE72FFCFB26596035FCFFC0192FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFC00FFFFE3FE1F983CC00F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFF1E0700007E1D7D007FB9C000665F0C85307E194F3FFF01B7AA2EC41F00003FFFFFA3F00DDAF49C7CDFCFFC3B4EFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF8004633E3FF1F182C831FFFFF3E0000007E1D6100FF738C0122130FB3520C19613FFF8171DD200A5CB0003EFFFF05F78439E28187DBFFFEFE51FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFC00000001E0FFFC0C7863FE3FFE7C0010007E1D2F0186AC000181F7C83A796C3907FFFF80596B3C515660007EFFFEC3F5C07383A749D9FFFFFD53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF80000000000FFF88275F3FC3FCC78703800FE19A301052A0020F067";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFF01FFFFFFFFF0D403FEF803FFDF8F79FF801FF7F9FFFFFFF0F3C006000FE3FFFF803F98070C1E93D2B01F1FFC2EBCA5FB7AAE420F1CC3CA471C758B533CF01D3A61A52C202F8044AAF93DFFFFFFE07FCFB9FFFFFFFFF76F81E34D81E07001CE01803FE7F9FFFFFFEFB1FE1F8027FBFFFF0067B88308672CA998079FFFF70EA90FA414A11F9D9FFE6F9E63D46A5320C8E1833DCE1E37873585263FFFFFFFFFFFFF81FFFFFFFFD84FD8430F3C0F03B03F81BE3FE0F8CCFFF8FFC03E1FE0F178FF0F00FFBC03186FCB4D523BE3FFCB42A020BB99D1C39D2CE47F3FDB80DEEECFE008C20CD223B318C7E35677FFFFFFFFFFFFFFFFFFFFFF92BFFC1201C3F3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FCD887E1BF3FE1F000FFF0FFC01F1FE0FE04000781FDBE3F391FFD285A281DFF3BA2518CF0381006D90408FFFF84C0E4B21FC3D5CC366CA233C18DF06C77FFFFFFFFFFFFFFFFFFFFFFFC47831BC7C01803EE5FE33F7FE07000FFF83FC0CF7FFFBF0630038000BF3E391E24B205567C0F2463A166DDAFFF8CF004F9FFCC9AC0FAD2600BD6E0572D462E3AF1E0A8FFFFFFFFFFFFFFFFFFFFFFFE597399983F98601BE9E003007E380000FFFF1FCC23F60130033883804E873C331E182947D69BFC05E0410808C00F886724FB3FC0A68189068703D8C74732B8F89A8FC4D9BFFFFFFFFFFFFFFFFFFFFFFE0D893CC0063CC61AC39CF200781800007FFF1FCE399200";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "2113CC8383FEFB9873170CF65DEC59FF32A024A9A1FFFEF0C018F233C05ECF076194278FC786F1BCFF313E017BFFFFFFFFFFFFFFFFFFFFFFFC2AF93FF079FCF07F824FFC007C0000003FFF0FC201938C3E03840FCE011458F3460C7A9907259833EFEA6FFFE00004C0E02600C0FCFE2FE60FE600E3B5AAEEFE64E9E6A7FFFFFFFFFFFFFFE7FFFFFFFC7803868C631C8B9D817FC0307E0400003FFF8FF001D0DF0603801BF9F0C8B8F3B00F8F593E7ED4D8F2B447FCE60608C9F8AC04C0FDFC7FD7730C1EF3B455EFE0E19BFD4FFFFFFFFFFFFFFFE7FFFFFFF898800587403E56658EBF8E3C7E0E00003FFFFFF7FF906712079011E3F83F78F39007E462DB3F2B";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "A1BFC0F039DE7261FCC02800C171FE7F9993783EF9EDD25DE3E63C7B5FFFFFFFFFFFFFFFFFFFFFFFF919BF9881BFB01466493F801E7C400000FFFFF8F4780C1BF08F8C300FFF79F1E39038F1734A6038439585C99CCADABBE60E7801C383CE78A528EC3EF82F9D79E3EF8E7B5FFFFFFFFFFFFFFFFFFFFFFFFEB740D880D930E0FA2327800078E00001FC3FF03001E665E28D8C241FFFF888E7A078F8334AC7C1D852ABEC3DD0D21EE31FF83F8EFFCF302ECA2F00FE33EC70E01848125FFFFFFFFFFFFFFFFFFFFFFFFD5143B8F081B7109811C7000060003000FE3FC00403FC8C62F5E0643FFFFE35E764187F3F9B46183C60E713F8D7F106F33FFE3B9018C383";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "CF131E0C1FE66D13A7C1E03C6C68D836F575CFE000387CC0FFFFC3C0200019800DE21F77FFE01FE3E4018060E0007FFF003E0000FFC30007FF0000000000000000000000000000000000000000000003CE031E0C1EF7999E373C61003E0F2D26DC7DC000007000307FFFF80078003F063E7038E7C3C03BFFE0FFCE07F003FFFE0027C001FF80003FC40C00000000000000000000000000000000000000000003CE021E1D9C78610570A4E71722DF992894B780000178001003FFFC00FC03F00E7FC1F3E783C073FFE3FFFE07F007FFFE0007E001FF0001FFC00C00000000000000000000000000000000000000000003CF021C399C07B4FEB8F3023EE4FF326C";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "6F27F80001C00013F8FFF8F1FE07F8E0007B87EE0181FFE0FFFFFF03F801FFFFC003F000FF8007FFE01E00000000000000000000000000000000000000000001E713FC5320F89A04EF83B02A0B996C37EC467E0001860013FC3FF8F9FFFE39E1131B3F6C0083FCE0FCFFFF03F800FFFFF0013810FF800FFFC01E00000000000000000000000000000000000000000001E7F3FC5760CCCF50CB8437A913900D6789077F8000C6001B0607FFF1FFFC11FFB33B9FD80003F863F8FFFE03F000FFFFFC073C00FF801FFFC01F00000000000000000000000000000000000000000001F3E03EF76CFE58AE63CF207B0E70889B64B6FFE00060019B8700CFF3FFFC1841";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "B1E0C778000FF107F1FFFE0780003FFFFF0FFE01FF803FFFC01F00000000000000000000000000000000000000000007F1E1BFF01C7FFBA792DC4F243E4019443E46FFF00000600C899C07FFFFFC19C3800F8CC0000FF10FFBFFFE7F00000FFFFF9FFF01FF80FFFF801F0000000000000000000000000000000000000000001FF8E39FF83C3F2483618B4CA80030B512C8357E0600003006786727FFFFFFE31FFF7CC3000403F1CFFFFFFFFF00000FFF8F03FF00FF03FF08001F0000000000000000000000000000000000000000001FF87983E0D83FC301433F75A18AE2C610C00C0C1C380070033B8103F0FF9FE33907C17C00C703C07FBFC1FB9F00000FFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "1F00FF00FE03FF00000C0400000000000000000000000000000000000000000FF839C1F0903EC40246E36C2ABAFD2023E00DF43C3803E7C8CC70FC00030F033F000C8000FF80003FBFC0F00F000007F0BB003C01F807FC0000000400000000000000000000000000000000000000000FF03FC1F9917E25FF113E74713A27B500F003A8301E03CCFE779C01C00000A3BE31C30018EFC0000F3FC0000E0E000000F0003009F03FF00000000000000000000000000000000000000000000000001F801FC1FDFF197E066EC1E53E5FA9D11D38004BF007019261C3C7FE600001033C327C3FFFFFC00007FE0000380F000000F000701FF07FF1000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "07D01B836CE283F5841A1BB93FFF8FF801FFFFFFFFFC0FFE00003FF007FFC0E38389FFFF7C00FFF0F000001E0001800000000000000000000000000000000003E3E7F0078003363E657C3D4BC1FFFC30CF9CFF8117E700726DC580FD3FFF078001FFFFFFFFFC0FFE00001FE07FFFC3F1839BFFFF7C02FFE0F800001C0000800000000000000000000000000000000003E7FF8007800397603A80361403FFF8609F9DF109F3FF007F69857FA18FBFC00001FFFFFC3FDC07FE00000780FFFFC1FCC3B3FFFF7E07FF00F80000000001000000000000000000000000000000000003E7FE2003801F96F3520325F81FEFC1C0BF9D901C53FF007E23E65043873FE000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00FFFFF81FCC03FE4000000FFFFFC0FCE0AEFFFE7E0FFF0FF803800000C3000000000000000000000000000000000003CF7E7000001F926C8947FD3C3FCFC3803FBDD0524BFF007F70873F41E3F9E00000FFFFFC3FF003FE0000000FFFFFF03E6327FFFC7F0FF83F780FE000008080000000000000000000000000000000000787FC7000001F924F734487FC3FC3C3001F38F9D2D21DF07FFC27F3E0E1E00000E1FFFFFF7FF007FE000003DFC00FF80E73477FF87F9FF07FF80FFE00008080200000000000000000000000000000000F07000000001F1B4F80018A407FF106000F318353D000F8F031EF0CF1F0400007FFFFFFFFFFF9C4FF0000008C0003FC0E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "1B47BFF87FFFF03FF80FDE00008000200000000000000000000000000000001F1F0001C0000F1BEFF812DBC0FEF038010F011C12D301F8F3FD5C8473FF40000FE7FFFFFFFFFFC4FFC00000000003F80E0D4FFFF87FFFE01F70078F00000000000000000000000000000000000000001F1E3A030000098BF61FFA9001FFF04C0F0001B04ED780F0F3E79BEE723B41E00FE3FFFFFF7FFFE0FFE00000000001780F0CDBF8F83FFFE00FE0019F000000000001000000000000000000000000000047387A06000001CB961FF85B03FB80D60F7C039C525FFC00C3F7EDBF833F60E03FFFFFFFFFFFFFFC7F8000000000007C03995FFFF83FFFE00FE0009E0000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000006E381000000001CA133FF38303FD079E0F7C03C3D1437FF807FFBAC8150078403DFFFFFFFFFFF802660200000000007F81D4BFFFFC3FFFF00FE000FC00000000000000000000000000000000000000007C780000000001CBDBFFE00F03FC04FC1F3C07F06898000F607032AA29C03F007CFFFFFFFFFFE00F220700000000007F81DA7F3FFC3FFFFFFFE080F8000001C000000000000000000000000000000000FCF000010100038AD9FFE01E0F0C1BC1FC3C07F07753C000FF800F16B43F9C20FFFFFFFFFFFC38E1D227C0000000007F01DDFE3FFC7FFFFFFFE3E0F8000003E004000000000000000000000000000000FC";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N42
cyclonev_lcell_comb \drawer|pixel~45 (
// Equation(s):
// \drawer|pixel~45_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\drawer|address[0]~0_combout ) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (\drawer|address[0]~0_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (\drawer|address[0]~0_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) ) ) 
// )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~45 .extended_lut = "off";
defparam \drawer|pixel~45 .lut_mask = 64'h028A139B46CE57DF;
defparam \drawer|pixel~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FF07870FE4E07C00000000000000000000000000000000000000000000000003F0FC071FC39F888DCA4748AF4F2F33E3FBE7C3023F00F8001A13002000E1000384001C0607FFFF00000000007EFFFFC1FF1F8F9FFC00FC0000000001C000000000000000000000000000000000000007707C070FE39DC80F9A8CDDB662F04204E7FC08111F81F82237DB03F061FFF073EC017E1F07FFFF0000000E00FFFFFFE0FF3F039FFC03FF000F0000000000000000000000000000000000000000000800387C0F1FFBD8EBC00CC0AE1E3BFF4DECCFD3F4388F81FE0173D387F103FFF083F8011F1803FFFF80001E0C003FFFFFC0FC7F831FF8017C00F800000000000400";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "000000000000000000000000000000083C7C8FFFF9D86FFDE077F918B0FF83FF1E8C943B8DC07FE07833C733878FF00FD80387F803FFFE80001F00C01FFFFFC07C7FE31FF3007800F01C000000000400000000000000000000000000000000083CFFFFFFF9DDEDF317CBB9E7381FFFFF3E00246767F87FF07E29C3C3821FF00FF80187FC03FFFF0003FF80600FFFFF00F83F8E3FFB000000C01C0000000000000000000000000000000000000000000038FFFFFFF9CFFCFD102B8F46249FFFFFFC3E60D8D79CEE4001D68180801FE07FFE00C3FE01FFFF003FFB00600CFCFE00F83E1E7FFFC00080000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "307E7FFFF8E7F347F353871832FFFFFFC07EE9D02FCFC0073C916000021FE03FFF01FFFE00FFFF007FF8007E00387E01F03C20C7FFF803F8000000000000000000000000000000000000000000000000307F7FFFF87187DFE68FCFA7C2FFFFFF003897AFB3E7C00F5D7E6C203E0FC019FF03FFFE020FFF80FFF800FF001F7F01E07861C7FFFC03FF00000000000000000000000000000000000000000000000030FFFFFFF871BDC040706858F5FFF8FF0060A78FEF2700134AFC57E03C0FD800FE07FFFF0F07FFDCFFFE00FE000FFF81E063E1F7E7FF039F8000000C000000000000000000000000000000000000000030FFFFFFF871B4834ECF63DC19FFF07E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00C197AFE6F80012DD982BC01007F800FE07FFFE0C03FFFFFFF000FC0000FF81E0E3E7FFE9FC003FC0000000000000000000000000000000000000000000000021FFFFFFF871B1B0444F33E0C8C120FB000667EFE2B9CE11FC0613800003F8000E07FBF80000FFFFFFF8FFF80800FF01E3C1EFFFE8FC003FE0000000000000000000000000000000000000000000000023EFFFFFFC38B0AFF5493FC1DC0401FC01CC0FCFF55BEF347F9B046E0003F0101C00000000007FDFFFFFFFF03C00FF01F383DFFFF87C00FFC000000000C000000000000000000000000000000000000863EFFFFFFC38B2A70ADF39DE0A3B23F503DC7E07EDA317727F3EB7CE00038000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "C06FFE31000FF830EE5C3CFF7FFFFFE30C3014183FD1C1820039C03E34198F03EF28000C718DF7EBE3FE7C04A3B4FFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF84E079F0012000FFFFF01C07F830EEC1F8FFFFFFFFC3119015805B119B05C07FD632F4099F01CF801C3E600CC3BB5FCC68C0BBABFFFBFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFF03FFFF8CE078E618A000FFC3C03E03F8306EE3F1FFFFFFFFC3EB90340FAB103E6A7F3FC7FC220B9E01FE203F9F41811C0700EFE3C2BBABFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFF1C6039E4818000F881C01807F864EF33E3FFFF7FFFC3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "180077F9D00040640FDCCC175EEB0E006013FFD3E1CF1679C03E29C34FCBFFFFFFFFFFFFFF83FFFFFFFFBFBFFFFFFBFF9FFFFFFFCEFFFFFFFFFF1F183FF3FFFF00600000000F706DED57CFFCFFFFFFF0F028370320019C5830DC049927A30601FF6B81FFC0FA12C0403E0802C3E3FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFF801FFFFFFFDCFFFFFFFFF83F3C380360FC0040000000087061ECF3DFFF9FFFFFF8FE38173F20011CAF6CD8E2243B352603EE98DCE000F9939F28020D420A33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFE78FFECF803E61D0F00000F00087960E803DDFFFFFFFFFCFE599F7F6002FD4E4589E5E4FDD86707";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "7D6676FF0063BF8F28C26144F517FFFFFFFFFFFBF3FFFFFFFFFFFFE7FFFFF0700FFFFFFFFFFFFFFFFE79FFE4F830E799DB01C01F0100FB70C943FDFFFFDFFFFF7C5BDB0D40027CB05980E5D2FE20407F8D19FA00C003B0C03FFCF24C0DF3FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF80FFE1FFFFFFFFFFFFFFFFFE3FFFCC600F001DF01FF9F3110F0F18D3FFFFFFFFFFFFF7993DB89800E0157DFE0849E728FC0FF5A7C7A1EC3F0007CD0031238610BFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF3F0FF3E1FFFFFFFFFFFFFF707FEF803E0FF800811FFFFE01981F907EFEFFCFFFFFFFF03125960801C0CF424FE049F26C4C3E33FD8F9C941F00070D8021437893BFFFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFDFFFFFFFFFFFFF0739EE7E381DFFFFFFFFFFFFFE07FEE780FFFFC30038FFF3F01F81E303D701803FFFFFFF061639E780381C1E2FAD709FE734CF1A25B3003D1F0F00FFC0015A7C035BFFFFFFFFFFFFFFFFFFFFFFFFFF8534B01C7C001DFFFFFFFFFFFFF807FFFD80041FFFE3301F73FE1F81C204DF01FFFF8FFFFFFC14B63C0730BC5FD32A70CC1EAE4F6A30327BE5CCE780FFF7FDA27B32CBFFFFFFFFFFFFFFFFFFFFFFE7FF8BD17FC81C041DFFFFFFF9FFC7F0038FB8800004FC27000E739F1FF1C704BF38FFFF00FFFFF018B67003787C7F37EA78C70FD67064303F3BFC7727E462F1FE21FCD009FFFFFFFFFFFFFFFFFFFFFFFFFFEBCDBFC60C";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000001CE00001803F0001F3B900FC3FC5980689FF0117EFF0190DFC33FC502260F833EE007B8B82040980005155FFFFFFFFFFF827DFFFFFFFFFF1FEFF00FF8EFC30FFFFF7000000000000000000000000000019E000008C3C0000F3AB81E1F31D20099C1C0117EC10134D3F157F23CED4FCA072E7D36792582001E3A151FFFFFFFFFFF99C1FFFFFFFFFF01EFF03FFF8F830FFFF9F00000000040000000000000000E073F80003FE70000077A5CF83E7308077F3C80117EA183E91DFC9BE05CE62FF79B8BC2141AD38E003E3B911FFFFFFFFFFF1C1DFFFBFFFFFF80FFC3FFFF0F838FFFC1F03E00000040000000000000000E1F3F8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "0003FE20000077A3DF06CE6201EBE009022FE70E1F1127D48313493E00BE7EBC71BB1E70C003C35110FFFFFFFFFFF80FFFFF9FFFFFFF3FF8FFFFF07038FFF81F07E0000000000000000000000003E7F80003FC000000F393FF0C0C5F0313C01802EBEA638E0253CCD982E8787E31C89371F7CFF6061F87D9B8FFFFFFFFFFF8647FFF9FFFFFFFFFF8FF01F03038FFF00E0FF0000000000400000000000003CF0000000C000000F9D3FC3818BFFCFF9F2602EB8931C631CDFE5D87F530E06F93507F8D6BA50F3F08EEF87DFFFFFFFFFC587FDF9FFFFFFFFFF8F881F03038FFE00C1FF0000000000C000000000000038E01C40000000001F9D2C8C7193E190C3FE4";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "02EF8383F3C2B2FC6D107321F73FFCCB0F12AE000FFF8B28BAFFFFFFFFFFEF5A7FFFFFFFFFFFFFFE01003C1810FFF00E3FFCC00000000000000000000003D800C00003000000F8DEC0BF32F801F0C3FF02EB879DD816EEF8791C5393FFC70684066138000FFF9FA0038FFFFFFFFFC78D7FFFFFFFFFFFFFFF03E0001800FFE00030FFC00000000000000000000003980FC00003C0000178DEC34366FC3BE083FF00EBC4A1F8EA2D3C718F21D7FE186EE2BF1A70003FFF66000303FFFFFFFFC7CB7FFFFFFFFFFFFFFF07FFFC3C00FE007DF07F80000F0000000000000000031C0FC000000000C078DE4746C9383F0183FF04EBE4BC394826BC3CC5FD4FFDB331B5";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "C33FE0E7FFFC0A204300FE1FFFFFF182FFFFFFFFFFFFFFFF0FFFFEFE00FE0FFFF03F03FE0F80000000000000C0030F01E00000000060FCD1458D94703F2707FB0328E4BE408D9B4E3E27EECFFF4E19C14226C1FFFFF89D2000000007FFFFF050FFFFFFFFFFFFFFFF0FFFFEFF00F8FFFFE07F87FF9F80000000000000C0070F01E00000000000FC714B1A2CF03C6F1FF702B96A9EDF0FBAD78790FEF9F8FC7EB1A28F9FFFFFE1B800000000077FFFF38AFFFFFFFFFFFFFFFF0FFFFFFF0099FFFFC0FFF87FFE00000000000000C01E3F81000000000000FC60D6E630F8F019FFFF0039EBCE8014409E83D2F090BEC7724D25C7DFFFFFE1658000000000103FF315";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "F03C01C01E340F33F80FFEFC06E00783FFFF80C000003E00E0F1F3E000801FFFFFFFE000000000000000000000000001FE1E00404D2F3830B0DFCA38180300F4F2DE101F80180380F7FFFFFFFFFFFFFFC07E01C81E063FA3F03F87FC03E0331FFFFF80000001DC00E071F3F0007FFFFFFFF00000000000000000000000000003FC3F814059661207BF3363100FFC70FB01B0F90E801001C1E7FF3FFFFFFFFFFF9FE31FCF0F4E6700E1FC078E03F0F3FFFFFF0000000380003003FFFF00000001FF000000000000000000000000000003F0FFC3A0F67417FF36043FA0C7F0701F03A87C0C120000C0433F7FFFFFFFFFFF9F81FFEF865E4F00E3FCC60E00E0F07F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FF9F0000000100007803FFFFC1F00003F8000000000000000000000000000003E0F84FA0D6CCC4FE13FF6781FC1C600F389E040836000400001FFFFFFFFFFFFF80018FE797A6703FFFC0C0F70007703FFE0C380000000000FFC1FFFF8BE0000FF0000000000000000000000000000003E1F87EC0D2C871C24E012279FFF709C0FD6F02063FE00E000007FFFFFFFFFFFF70018CF7DA462071F33808F7800F003FE76838C000000001FFC0FFFF0F00003F80000000000000000000000000000107E7F838C0CA906182207560EBCF3F8FE0FEED090239800E000000FFFFFFFFFFFF7807FCE7E47F07C3FF381C27073F783C070C1DC010000001FFE7FFFF000003FE";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "000000000000000000000000000001076FF030A048707E01A4DAA9CB3FEF83F8FF690C8032C00400000003FFFFFFFFFFF807861FF8C78C03E07A7FF11FFFF83C07071F80380020F1FFFFE7FF00001FF0000000000000000000000000000000072FE030B04C9000C02C19F97E1FE74BE7FF399FA033C1C000000000FFFFFFFFEFF80FC427C1C789E39C37FC31FFFFF81807E7FF00000073FDFFFFE0FC00003F800000000000000000000000000000000327C031504CE01F80CBCDB91E60777FC2FF09FF303383E000000000FFFFFFFFE7F81F01E3E1FE90E3780C1E31F7FFF8000FE770000000001C7FFFFFF80007FE0000000000000000000000000000000003";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "37C030484BE0C97D00DCB3F158D7D54FFF81FF5B3F8FF00000007FFFFFFFFFE7F03F7DD9F3CED063F0181E21C66FFE000FF710000001001E7FFFFFC0000FF80000000000000000000000000000000003F7C438686BA8EEFDE9454EFCE0A0B4AFFE85FF5BFFFFF0000000307FFFFFFFC7C07F78FDFA00701F0FF00FE38FFFC7003FF320000061881F7FFFF80000FF800000000000000000000000000000000003FBC080372B4DF0FD90C9135311AFAF00FE9FE71DFFFFF9000000003FFFFFFFCF807F022FF4000CE1E3008F8E9D7E8300FF33E08000FFFFBFFFFFE0001FFC0000000000000000000000000000000000037BC0E033AAAFF1002AB7AA6E42BFF9DF";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N18
cyclonev_lcell_comb \drawer|pixel~47 (
// Equation(s):
// \drawer|pixel~47_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout  & !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~47 .extended_lut = "off";
defparam \drawer|pixel~47 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \drawer|pixel~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "0C01E3FF81C07F5CFFE01E0000F87FFFFFFFC03FFFFE0000000000000000003FFFFFFFFE09851E1E3F011343DA180633B7479B860003FF8FFFFFFFFFFFFFFFFFFFFFE0043BC0333E087C3E7FC7E600DE0C00C1FF8C7F1FA1FFF00F0001707FFFFFEF007FFFFE0000000000000000007F33FFFFFF8E26871F7C0015B9F8C0306D3CF78FC60007FFDFFFFFFFFFFFFFFFFFFFFF83C43BE07E3C00CFC4E0FFBE04002200000F0007C3EFDFF803C000067FFFFFD007FFFFFE0000000000000000003FFFFF1E0F86818FFFF0004E3CD17FFBC30B578FC60007FFFFFFFFFFFFFFFFFFFFFFFF83FC33E47C0C04C390C4031E0400730000002000799B03FC00C000007FFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFC01FFFFFFC0000000000000000003FFFFF1C0F827F8F3FF3607E3C9A00F21C834BC7C60003FFFFFFFFFFFFFFFFFFFFFFF383F807E03C2001C38180091E003C7018008030001C3E03FF00700000FFFFFF00FFFFFFE00000000000000000003FFFFF9C07803D0F3FF3001FFE46FFCC0CC145F30360003FFFFFFFFFFFFFFFFFFFFFF31C70E3C80CFFC7F3C1803C8F80FE10180000008000E5F8FFC01800007FFFFE0BFFFFFF8000000000000000000007FFF1FC03FC3C3FFFF9C0600DD8D83E00C59AF18121003FFFFFFFFFFFFFFFFFFFFFE11D207BFC00CFCCFFFE0C7D9FB0FE1E18000000C0001CFC7FE00400007FFFFC1FFFFFFE0000000000000000000003";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFF87E03FC187FFFD8009F8E1B49E000CDD8FCC100203FFEFFFFFFFFFFFFFFFFFF8000603CDE638C3880C00EFFFF38E01F80F0300000001CCE7FF00200007FFFFC1FFFFFF80000000000000000000007FFF836027838FFFFF03D06AC027381FF89397EF180203FFEC7FFFFFFFFFFFFFFFF8001E3BC7A73F9F1BC1E0FFFE379E00F80F0F00C00001D47FFF803C0003BFFFC3FFFFFF00000000000000000000007FFFC320218F0FFFFF0F3E054099CC31F89B93FF8800000FE03FFFFFFFFFFFFFFFFC007FFBCFEFC0EFF3C3F0FBFF3FFFC7F8800000400001F77FFF809E0003BFFFFFFFFFFC00000000000000000000003FE0F73031CF0FE7FF051EF594C0781E0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "06F0C7FE8000007E63FFFFFFFFFFFFFFFFE0FFFF3FFEC1E0FCC3FE011FFF3FE3FFF00000000000EF08C7F818380001FFFFFBFFFC000000000000000000000003FC03F3816CFC660FF11F315FA0043C1F013036FE4000003E63FFFFFFFFFFFFFFFFE0FFFF3F78C3018083FE000FFC0F81FFFE0180000000FF04E7FFF81F0001FFFFFFFF000000000000000000000000033C01F080A13FE40C0ECF51675E01E3B0736016FF2000000063FFFFFFFFFFFFFFFE0603CF3E3070FC0007FE7C06F00781FFFE01C007000EC183F1FFE0030003FFFFFFF000000000000000000000000003FE18304082DFFC30661F05C067FE01F7F89E10BFA8101F00E7FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0000000000000000000000000000000FC01FE0FC0FB9FE7C6D403C92D692F59C380968C00000A4F3FE00063E00019E3C32803FFFFFC00007F80001E000000000F803F80FF87FF00000000000010000000000000000000000000000000000000FC007FC0E063EE671FEC19C035B9AE5C33009AA80007C6CFFF08F02030019FC9C35207FFFFFC00007F000038020003F007807FC0FD87FC000001FC0000300000000000000000000000000000000000007C0037C07C03DD72C87E679031E8A05C7E00BE6430007CF08785981C1F141E090FAFFFBFFFFC00007F0000781F0000380F807FC0F80FFC000000FE0000000000000000000000000000000000000000007";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "E0003F67E039EFAC73FE422725E2BD7B00027447000300077F3047BF9EFFE80FDCFFF3F9FFC00001EF001F87FE0001E3F003F80F07FF80000000E0000000000000000000000000000000000000000003E0003FE7E079BE45F390E1E41116027303D23AC78003807005B044638FF8DFC063C000C007C000003F003FFFFF000003F803F03F1FFFC000000000000000000000000000000000000000000000000003E0003FF1FC39FE81B7E805C26974766807D00783800073C13AF06BC91FE3FC603F00000003C0FC007E007C7FFF807803FF01E07E3FF9E000000000000000000000000000000000000000000000000003E00037F07C38CE817801DCD5D809E1A3";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "C0001FC3C7009A518A78721533EFF39FE001000003E3FC81F860F8019FC17F83FF80E0783FF83800000000000000000000000000000000000000000000000001610000FC0E1800E207F109D388EA4A4301EFE721E7001DEA964E07F4C00E073C0003000003E3FF00604000001F80FF03FE01F0787F801000000000000000000000000000000000000000000000000001618000FC0E385E026F2E14CEC390675C619C93517E001B7BA51FFBC67FFC3C3C0003000003C7FF70418000001F0EFC03F003F0F8FF00001F000000000000000000000000000000000000000000000001618000FE0C7CF357982038F7330614FB3FA3775D7E0030BF47180181FFE1703E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000070FFFF0060000001FFFF803F003F1F8FF00001F00000030060000000000000000000000000000000000000163C0007F8E3CF0CF1BB204DD0E39FFD363937307FF003BF00D8C01FE001FF0FFC0000000070FF800000070000FFFF801F0038381EFC0001F000000300000000000000000000000000000000000000003E3F001FFC61E5902559D0761FE79682E81E9DDEBFF003FC81B840061FFE7E1FFC00000000F0FF0000000F0000E0E3C01F8038707E7E01C0F000000000000000000000000000000000000000000000003F1F803FFC71E09CA127A8FE8BAD891980C1433AA3F003EF848F600001FE00083C0000C00079FFC00000000013E1FFF00";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0CE139421E6BFFFF8A7F2ECC413DC010FFFFFD73C780FBC227874000FFE3CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFEFFF80631F0001FEDF87030007E1923034B6006F0FE3FFEBC86ED0DF4FFFE0B803B83D23F0003CFFFE2C7900031BC07C4777077CC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8380E73E73FFFF07060007E19030679788FFFFF3FF03DF99BB51CFFFC0E0059BA405B0807CFFFC42FC7C030A13FDF1C387FCBC7FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0730EF1F33FFFF00100007E1983067848D9DFFF3CE545FEDFC44FFFF91098A2940E4C0003";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "DFFFC1A89DFFF35A76B600C0F86B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E7C467EC43FDFFE00300007C18E0B284B9FFFFCFBC87D0FD3BCB3FFFC187F8AD01F92600187FFB8DDA2983F34E48E39D00FB080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7CC09B24E00FCCFE0030000781CF7F2973FFBFEC7990601F9662E87FFC01178AF4F25A600107FFECE7930C1FE70AADFFD8843941FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFF3C7D81832200077CFE7030001FE1CE79A137FFFFEF71939C1032CC3E7FF00347F44198F3A00007FFC934F30C0C07E29C37CFC1FCB3FFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3FE1C71FE380007EFE7820007FF1CC76B1FFFFFFFFE0039C10F9F10FFFC004CFE3D6EF23200037FFF9EED35F3F6C197663CFFFF28BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3FC1F737FFE80C7FFE7C60007FF1CC97893EFFFFFDE037E250F232C7FF00CA7F806D88DAC00071FF4F1EE3BC44E8038001C7F9F14BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFCFB7B637E78EFFFFFE70003FE1CE93123FFFFFF9FC37F35C7E95D1FF01EC07A16F6430B00070FF097DC39BB7A8FDF070C330C413FFFFFFFFFFFFFFFE07FFFFFF1FFFFFFFFFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF9F93F6A3C7CEFE7FF770003F01CEFEB07FFFBFFDFDBFA70E6E3DFA7F03F41E516FA61A300078FF1143C1A0FABB9E7001E3003A33FFFFFFFFFFFFFFFF3FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF3FE1FE3CE1E7FE7300037019EDB60FFFFFFFFFDBC2F03DC616E7704F3BD8964C8D100002FF8E20C8D5748000FC87DA0064CB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFE3F0703E7E1FE0E7FE71001E7011EEA43EFF7FFFFFE385B81CF809C781C9F390C02D643982017FC03F08C37D12BA3C879B3823927FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFC6C07C3C070F";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "7000818300078D00FFC0063F8C1C87FE1C2E606D08E09E00C04FDE5A9141D0FFFFFEFFFF7CF123DE67E000000000FF0381FE38FE7FFFFFFFE3E0FCF00003FF8C000000000000000000000000000001FC70038180000F1DA471800063CC0586FC006460C1B1F83F807C81FAD2807E0F0DFFDFFE1FE06CCC807FFE000000003FC303FFF8FF7FFFFFFFC3F0FFFC0003FFFE000000000000000000000000000000FC70300080000F8D80E38000E3E0D304000064C7BFCFFFFFFF07E006BA1C00CC747FCFF80F934C626CFFFF000000000FE323FF9FFFFFFFFFFFC3F8FFFE0003FFFF800000000000000000000000000000F9F0F80000000F8591FE0018C3C1460598";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "1076C1F9E83FE1FBF01FF784F620F035FFFFF85E0AA8FC707FFF0000000000797BFFFFFFFFFFFFFF03FFFFFF4207E0FFC00000000000000000000000000000FBF0FC2000000FC481CC001BDFE2867DFF3877C0BA647C1CE01F8FF28AE3E40F3503FFFFF1A2300FA53FFE00000000007D5FFFFFFFFFFFFFFF07FFFFCFE007C0FC80000000000000000000000000000173C07E0030000FC4BE190F07FF830F027F38F7DF8193F3FEF001C1F83E08EFCE31C1FFFFF37DE421F4BFFE00000000007E4E7FFFFFFFFFFFE10FFF9E87E003807000000000000000000000000000000F73003F00300007E4A219079F7F8C9CCB7819F7E479431DE18FFFF07FDD73DFE2FA";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "A1FFF7E6C0C6E1F8BFFF80000000C07D5E7FFFFFFFFFFFF807FF9E07E003800000000000000000000000000000000FF3000000000007F60233801BFEB239047801D7211CA3DB000FE1FC06636418FEBD41FFFFC0101BE1F8BFFFC0000000C0615BFFFFFF3FFFFFFC07FFFE1E0B07000000000000000000000000000000019FE7000387000003F632670071FE684A6760019701980944FC200F0006399A707FA091FFFF2449F1FFE097FFC0000000C062ABFEFFCF3FFFFFFE03FFFF3C1D87780000000000000000000000000000038FCF010307000007F233CE01E3FC548D618301179FFCF89DFD81C00F870F0EA31DC39CFFFE83F8C1FFE7D3FFF3E00000C038";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "67FEFFCF3FFFFFFFFFFFFFFEF88FF8000000000000000000000000000000073103800000000FF3118803DFF82906A0670317D388FAFF7271CE30EFC0DE2B48CDA2FFFC148001C10CD3FFFFF000E0E019FEFCFF4F3FFFFFFFFFFFFFFEF8CFE380000000000000000000000000001807610107C000000FC31D90061FE0928300AF0117D180D095FCE01CFC39E0497840FDCD07F52C80000022D1FFFFF81FFFF039BFFEFFFF7FF7FF9FFCFFDFFE307FFFC0000000000000000000000000000006600007C0000007E302001E3FC3448301AF0117F7C00C98FFF7E49C0F7970541801721BC0F207000012D5FFFFFFFFFFF8385BFEFFFF7FF3FFFFE07F9FFC30FFFFE0";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N36
cyclonev_lcell_comb \drawer|pixel~48 (
// Equation(s):
// \drawer|pixel~48_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) 
// )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~48 .extended_lut = "off";
defparam \drawer|pixel~48 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \drawer|pixel~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFF01FFFFF8019FFFF00FFFC03FE00000000000000803C3FC011E08000FC015E6B148441F9C33F871E1C68EE319FCB92B493E41057E23C1D857D859FFFFF81198000000000001FF9C5FFFFFFFFFFFFFFFFF80FFE7F8019FFFF81FFFC031E000E0000000000803C1FC013F08000FC005E6A4FBFA1E3C13F87B0FC49E5CF3FF8408D5FE98014E475C8C340037FFDFF8E518003000000000FFEFBFFFFFFFFFFFFFFFFFC7EF80F40FF80FFFC0FFFC71F803F0000020030003C1FC0071803801C00FE6F7F1EE786007F83F08111E1C01FF98B97D8E4BF1B67331AAFC00CFFF9FF0C96E0000000000007FCFBFFFFFFFFFFFFFFFFFC7E7800E0FF001F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FC0FFFC78F803F003006000000781FC0070C039E0C01FE24E83DC70C00F0F7F13C40FF87EF104C731C8E401D3735C2B0DC0FFFF9FF0F4FFF0000000000007309FFFFFFFFFFFFFFFFFEFC300000000003FE03FFFF87801F00300600F800E01FC01F04180F0401CFA61166443E07DE93F98160F61F16004F5FE9721FEE9D0FFD84DC0FFEF8FE0F1FFE00100000000075DDFFFFFFFFFFFFFFFFFFFC7E0000000003FF00FFFFC0C01E00300700F803E01FE03C86180300018FA7114AE01C0FB293F88F70041F0833C756238C19EF1F363BCDC80FFFFDFE047FCF1818000000007A81FFFFFFFFFFFFFFFFFFFCFFFFF8FFF003FFE0FFF180F00C00300F80200FE01FFB";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFE6000000000FA768F400300E7C8FF8344825DBD44FC31CF7E095C2063FDEF2600FFFF9FC19FFC3193004000000F16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF0FFF0003C0E00300F80000EE03FFFFFFE002000001F26DBEC04773DF3C2F8C73E259FDA7BFE6F1B7FCA0CFA2424FD401FFFFFF0059FC71FF00C000000829FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FE0001F0F00300E80000FE07FFFFFF9800000003F223E900C0F39EFCAFF41710787C6803073281979C1F9FC263C80FFFFFF31A48ECFFF3004000000025FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807E0001F0F00000E80000FE0FFFFFFFBC00000007F1234A00E3E066F8BE7";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "92F29C5AFDF38746FF0C9853047958D901DFFFFF3192F0DFFE3000000000237FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01E0180FFF00600E00000FF3F0FFFFF3F0000001FF1270C13C2D8C0F9B87A536119AFEC70E9A6261982CC4F47F1701FFFFFE18AFE87FFF1000000000405FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03F0FC07FF06700F80000FF3FFFF3FFFFC000001FF1A5343FFF8820F83E3AEF51B3AFE3818E31C00183C7F98C1EC00FFFFF81DA4863FDF1980000001F0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF03FFFC03FF0FF03FC0001FE37FE73FFC7C000001FC1E1587F7F0917F86624BB08643FE701F0CD94D98364EF05ED4";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "0C00FFFFFFFFC7CFF1010018CF30007FE78004731E1F639F04DE3CBFFC007FFF0629B76FE1F8FEB2DC0D1FE381599FE06007CB00912FF41A8EEFF0FF0D0CFFFFFFFFFF3BFFFFE0FFFFFFF8F0CDBF03F61C00FFFFFFFF83FFC39018C0F3F8C0000787F070000E063FC6D63C007C0F00FF067527F561FB6A80900F9FF0E040FC006027E27C3127601933C779E06D36FFFFFFFFFF81FFFFF0FFFFFFF912F63C0037FE00FFFFFFFFFF9C07C39FF201F88000081FF87C00060CBFC4D6040010BF003F067F40F321859E27DF8FA0609337240DC3E7F9800A708079F387CFE04A16FFFFFFFFFFC03FFFFFFFFFFFF220DFC08033E700FFFFFFFE83FFFFFFE01001FC018B";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "181FFF7E0007C79FC4DE000000FFC00F027BC975CB85A4E6A68FA665AB4465B3C7AE3B19F7F338C5FFE786611B36FFFFFFFFFFE003FFFFFFFFFF3D242301C06103C1EFFFFFF87C600100301003EE039B1B3FCFFF8007E78384AF000000FFF000807C571C4B84A107A5879DE48880E59F8E308600001C8F34FFC67F8399AEFFFFFFFFFFFF31FFFFFFFFFFF2842600003803F0FFFFF803C00000001FE3004F039B80307FFF800FE781C44BE00000F8F000E0F468502BCEF9507C83F8008A06DCC78C7EF808C4CBC0E787DDE197BED2FFFFFFFFFFFFF027FFFFFFFFAE87F800003863B07FFFF0FC00383000001FF06F310BC0001FE3F01FE783C401180000700000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "F8F3E49DB3FC90DEF0402E006D8789B318CC48123E17C0AB3C41FCD7BF88FFFFFFFFFFFFF9FFFFFFFFFFEA5C3003C31863F07FF3E3E0FC7878001FF3BFCF7FC3C7000623F81E0E01C62F64F003E000006FD2F636D1C6EFCFF0603E3E1D07FEF11127D520380600B0C40833D03EBFFFFFFFFFFFFFFFFFFFFFFFFEAF402007C7F843E03FF007C0FCFC30001FC8018E43EEEFB00007F01C0C03CE08937C0F00000023927754EDD2F03FE061CC327866D5E914F7D5287FFC867179B9D7D339B4FFFFFFFFFFFFFFFFFFFFFFFEEA202207CFF803F03FE00FC0FFFF00001FC41E0EC0127FF3801FF01E0C0F8F1B2C1FFF0000005FF34C2B958C795E00E1C012F87EBF1A";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "25F6DD2707FDFF6A214BC78C7A57FFFFFFFFFFFFFFFFFFFFFFFF8A103607FF0007FF900EF103FFFFDF831FC3F9E4E01BFFE7EC7FF01E0C1F0F874277FF000000AFFFDD3E261407A031AFC4CA7C401D826520C018B7C1032183A38603F343FFFFFFFFFFFFFFFFFFFFFFF3679F9F07FF00070E63FF000FFFFFFFFFFE70F631F8007FCFFFFFF01F081C1F2A1A583F80000057FC36FE7E1202983DDFFDEE1CE155255300601DFB3F3087674AF7B2E4C7FFFFFFFFFFFE3FFFFFFFFFF1E80FC1B3FF8000600000381FFFFFFFFFFF70F78EF8001FCFC7FFE01F181E0F0C8DA5FFFF0000123D2E780C0FC28C1C23ED401C76364966703F2878DBA47DDFB731F74B3FFFFF";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FE1B83ADFDC7FF040000003FFFFFFFF101FE030704860F83180010B8003F0380FFFC00007FFFFFFFFFFE0000FF00000000000000000000000000000000000023F9C3F01CA10DF1B3F129EF37020E7BBF7C1D81D07CD3FF8E0000003FFFFFFFF001FC0007300E307C0031C4C0013FC181FFFE00007FFFFFFFFFFC001FF800000000000000000000000000000000000003F9E7F0016098C8F78D6A299EC61302C7FC15B0EB785BFF9F0000003FFFFFF7F000F8E007408E647813339CB819BDFD87FFB60007FFFFFFFF780800FFC000000000000000000000000000000000002003F9E7FC00E0FABE176C7BF2857C339E74FC719CEB7C58FFFFE00000018F9FE0E0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "30F3E0FE4008C0E00307833C0318FE0FFF9E001FFFFFDFFC380007FF0000000000000000000000000000000000002003F8E7FE0090F2CC94BFF674C90C8C0E2B3E639E04BC2E7EFFFCC00001079FC0003FE3FFE2C070DFCC0E0CF01C7E000E0FCFFFC007FFFF86000000FFF00000000000000000000000000000000000000003F0CF3E300F46CF8D30361C03F0DF82A53E669E049E278FFFFEC0000303FFE000FF8FFFF6C0E3E01C1C79C409EE070F038FFFC007FF1E00000001FFC00000000000000000000000000000000000000001F0CF3E707F8E7819F715E3F00CDC7F7A1E4880448FF439F1FF80000F07FFFF3FFC7FFFC660043E1FF8FB81C3C60FFFE0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "0FFFE007FF8000000013FE000000000000000000000000000000000000000001F1CF7C7FFFCF6A734F7418F71F8421881E4B206D84760C707F80000F7FF0FF3FBDE3FF126000CFE3F10E07FF0E1FFFF00EF7F007FFC0000000FFFF000000000000000000000000000000000000000001E3EFFCDF9FCFCD4F3E3675779F36050A1ACF000727F1C7BEFFFC000C3FFCFCFFF0E0F004C000FFFFE11C0FFFFC1FE7FC0E43F003FFE0000001FFFF000000000000000000000000000000000000000001E7CFCFCF9FCFA6FBE8BFF5623E5AD91871F3000010FFA06783FE00003CF83BFE606046313003DFF8E1B80FFFF83EE0FC0C01F800FFF000007FFF000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000001E7C7CF871FCFD983B001E6C7E483D6A7C3F100001C79AE33E7FC8000301807FF787FC64E70FFCFFFC3F00F8F000070FE8003FC00FFF00000FFFC00000000000000000000000000000000000000000003E70FCF030FCE2986D783E2D800ABACE4D7F50EC0040086F3FFFC0000000000C4FE700289E1F9FFFFE7E00C0000007FFFC0273880FFF00000FFE000000000000000000000000000000000000000000003E70F7E061FCC68394001E0C7E0D4ED6BDD759FE00038ECB3FFFC03F8000010CE72E398AA63F027E3E780800000007FFFC03E00C0FFE00003FF0000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "70C0000000003F8FFFFFFFFF7E00FFC1F9C21FDFF81C00FF0000000000E000000000000000000000000000000000001C63EFFFFFFC398A39F84720DECB34A7E6C7CEFE07EDA18657F03F3493003F0000E180000000003FFFFFFFFFFFFC000781F9C63FFFF81C003F0000000000E000000000000000000000000000000000001C63FFFFFFFC3D0A3A77312CCD31EC7F6F07C33C07ED5CB9F7FFFF4B56003E00010000000000001FFF03FFFF9FF8004FC1F8C47FEFFC1C010000000000000000000000000000000000000000000000000063FFFFFFF83D0A9A701FCE05F1E2FFCC04031007ED833441FC7C308E0030E3821E00030000801FFE001FFF8FC000FFC0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "78C43FEFFC1E0000800E0080000000000000000000000000000000000000000063FFFFFFF83D76838C000E007E09FF003C8C11CFC85BFBA038303FAC6630E3832FC01FEFC0C01FFC000FFF8FC0007FC039C63FEFFC1E0000C01FE0C00000000000000000000000000000000000000000E3FFFFFFF01DB500070FC1863E13FF003DBE138FCC006EDABC038DFC063C00000FC03FFFE3C01FF8003FFFFFC1003FC0F3831FFFFC1E00000003F0000000000000000000000000000000000000000000E7FFEFFFE01CC5BE737F80077E17FFC03DE01F8FCE994CECBC03051E1C04003BEFC07FFFFFE01FF8F83FFFFFE3E00FC0E3839FFF7C3E00000000E00000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000001E7FFC3FFE00C7EF2737F0C0FF817FFF830300E9FDF9029914003395F3C060033CF80FFFFFFFC1FFCF8FFFFFFFFF00FE8E3031FFF7C7F0000000000000000000000000000000000000000000000000001E7FFC7FFE00C715C6CBF0FF800EFFFF804FE039F9DC0FBB6640333C7000286003E30FFFFFFFF0FFFF9FFFFFFFFFC0FFCF3863FFE7E7F0000000000000000000000000000000000000000000000000003E7FFCFFFC00EE1441F6F0637F09FE70F057F819F98700280E5C335838003C0307E73FFFFFFFF0FFFF0F03FFFE7FC07E0F398FFFFFE7F0300000000000000000000000000000000000000000000000003";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "E7FFDE1F000EE533246F0C08717FFFFF0163E103BB78E045E63C3781FF8F9DFFFCFFFFFFFFFF07FEE0007FFF01FC00C1F0B3F7FFFE7FFFE0000000000000000000000000000000000000000000000003E381FC1E0406E50DE954100842FFFFFF33407301BDFFF32810403CC0719FFFFFFCFFFFFFFFFE07FE0000FFFF01FC0041F0B7F3FFFE7FFFFF0000001C001F000000000000000000000000000000000003E381FC1F0006650E90503018DCFFFE0707C0330312F1F33EB63EC1BE739FFFFFF9FFFFFFFFFC07FE0000FFFE01FC0043F093FFFFFE3FFFF80000001C0003000000000000000000000000000000000003E383FC0780077680337831FF39FFFC1F";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N48
cyclonev_lcell_comb \drawer|pixel~46 (
// Equation(s):
// \drawer|pixel~46_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\drawer|address[0]~0_combout ) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\drawer|address[0]~0_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\drawer|address[0]~0_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) ) ) 
// )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~46 .extended_lut = "off";
defparam \drawer|pixel~46 .lut_mask = 64'h028A139B46CE57DF;
defparam \drawer|pixel~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N30
cyclonev_lcell_comb \drawer|pixel~49 (
// Equation(s):
// \drawer|pixel~49_combout  = ( \drawer|pixel~48_combout  & ( \drawer|pixel~46_combout  & ( ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~45_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|pixel~47_combout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\drawer|pixel~48_combout  & ( \drawer|pixel~46_combout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~45_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|pixel~47_combout ))))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \drawer|pixel~48_combout  & ( !\drawer|pixel~46_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~45_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|pixel~47_combout ))))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\drawer|pixel~48_combout  & ( !\drawer|pixel~46_combout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~45_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|pixel~47_combout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|pixel~45_combout ),
	.datac(!\drawer|pixel~47_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|pixel~48_combout ),
	.dataf(!\drawer|pixel~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~49 .extended_lut = "off";
defparam \drawer|pixel~49 .lut_mask = 64'h220A225F770A775F;
defparam \drawer|pixel~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N12
cyclonev_lcell_comb \drawer|pixel~55 (
// Equation(s):
// \drawer|pixel~55_combout  = ( \drawer|pixel~54_combout  & ( \drawer|pixel~49_combout  ) ) # ( !\drawer|pixel~54_combout  & ( \drawer|pixel~49_combout  & ( (\drawer|Add3~1_sumout  & \Draw|draw~5_combout ) ) ) ) # ( \drawer|pixel~54_combout  & ( 
// !\drawer|pixel~49_combout  & ( (!\drawer|Add3~1_sumout ) # (!\Draw|draw~5_combout ) ) ) )

	.dataa(!\drawer|Add3~1_sumout ),
	.datab(!\Draw|draw~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\drawer|pixel~54_combout ),
	.dataf(!\drawer|pixel~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~55 .extended_lut = "off";
defparam \drawer|pixel~55 .lut_mask = 64'h0000EEEE1111FFFF;
defparam \drawer|pixel~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N14
dffeas \drawer|pixel[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[4] .is_wysiwyg = "true";
defparam \drawer|pixel[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "0C01E3FF81FF80C0FFFFE000000000000000000000000000000000000000000000000001F779FE1E3F01037FF9E00603C9C06007FFFC0070000000000000000000001FFC383FFFC1F783C000001800DE0C00C1FF807FE061FFFFF0000000000000000000000000000000000000000000000000007118FF1F7C0007C7F7003011CAF07007FFF80020000000000000000000007FFC381FFFC3FF00001F000000000200000F0007FC1FDFFFFC0000000000000000000000000000000000000000000000E0007981FFFFF0004FC3CE7FF83CFE707007FFF80000000000000000000000007FFC301FFFF3FF00103FFC0000000300000020007E0703FFFF0000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "000000000000000000000000000000000000E0007DFFFFFFF0607FC3BCFFF1FFF6783807FFFC00000000000000000000000C7FF8001FFFFFFE00007FF60000000000000030001FC603FFFF800000000000000000000000000000000000000000000060007FFFFFFFF0001FFE38FFC3FFF67C0C039FFFC0000000000000000000000CFFF00037FFFFF800007FC300000000000000008000FDF8FFFFE000000000000000000000000000000000000000000000000003FFFFFFF8000002202001FFF2260E01DEFFC0000000000000000000001EFEE00003FFCFF00001F3820000000000000000C0001CFC7FFFF80000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "0000000003FFFFFFF800607FE0CE1FFFFBA60301FFDFC0010000000000000000007FFFE000219F8FC07F3FF100000000000000300000001CFE7FFFFC00000000000000000000000000000000000000000000080187FFFFFFF03CF96FFE03FFFFFB670101FFDFC0013800000000000000007FFFE380018FFE007FFFF0001C0000000000F00C00001D7FFFFFFC000000000000000000000000000000000000000000000C01E7FFFFFFF0F0FFC7F860FF1FFB670000FFFFFF01FC00000000000000003FFFFF800103F000FFFFF0400C0000000000000400001F7FFFFFFE000000000000000000000000000000000000000001F00C00E3FFFE7FF04FF0C17C07FFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FC6FC000FFFFFF819C00000000000000001FFFFF0001000003FFFFFEE000C01C00000000000000EF0FC7FFFFC00000000004000000000000000000000000000003FC0C00F3FFE60FF13020C03FFBC3E0FD6FF0007FFFFFC19C00000000000000001FFFFF008700007FFFFFFFF003F07E00000000000000FF07E7FFFFE00000000000000000000000000000000000000003FE0F007F3FE40C002060E060000040FEBFF0003FFFFFFF9C0000000000000001FFFFCF01CF8F03FFFFFFFFF80FF87E0000000000000EC183F1FFFFFC0000000000000000000000000000000000000001FFCF807E1FFC301FFFF83F87FE0007FE1FF00037FFE0FF1800000000000000";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "000000000000000000000000000000003FFFE003FFF901FF9EC03C21E6F6DC1F3FEBE4FFFFFF63FFFE0007C0000061C3FE7FFFFFFFFFFFF807FFFE0000000000FFFC000FFF8000000000000000000000000000000000000000000000000000003FFFFC01FFFF19F1FFC1EBA16008BC033FEB14FFFFFFE3FFFF8003FC001803E3FCFFFFFFFFFFFFF80FFFFC0000003F007FF8000FFF8000000000000000000000000000000000000000000000000000003FFFFC003FFE38E087E78DA121E4BC38FFEB107FFFFFC0F87FC601FE00001FEFF9FFFBFFFFFFFFF80FFFF80000000380FFF8000FFF000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "1FFFFF601FFE106003FFB7453BE33CFCFFEA8C7FFFFF00107CEF803FE0001FFFC3FFF3F9FFFFFFFE10FFE000000001E3FFFC000FF80000000000000000000000000000000000000000000000000000001FFFFFE01FFE0021839F2E851F180104FC3AC6FFFFFF8068066F8383F0073FC01FC000C007FFFFFFC0FFC00000000003FFFC003FE00000000000000000000000000000000000000000000000000000001FFFFFF003FE00A187F7D9010F78010FF83AFFFFFFFFF003032F87F1E01FFC1FFF00000003FFFFFF81FF838000000003FFFE007FC00000000000000000000000000000000000000000000000000000001FFFFFF003FF30A1FFFFC713AFFE00BF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFEAFFFFFFFF799CB3AF8E19C01FF07FE000000003FFFFFE07FF07FE60000003FFFF007FC00000000000000000000000000000000000000000000000000000001FFFFFFC01FFFCA3F80F0C17BF1B82E701EAE03FFFFFFC0E4BDFFFF8FFFE00FC0000000003FFFFFF9FFFFFFFE0000003FFFE007F800000000000000000000000000000000000000000000000000000001FFFFFFC01FFA043F01E1807740F98E31E090F9FFFFFFF03893FFBF87FFC03FC0000000003FFFFFFBFFFFFFFE0000003FFFC00FF000000000000000000000000000000000000000000000000000000001FFFFFFE03FF00C79010280E4401F7E0FFD58F9FFFFFFF83D77801FE00000FFE";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0000000007FFFFFFFFFFFFFFE0000003FFFC01FF000000000000000000000000000000000000000000000000000000001FFFFFFF81FF01CF10122C3E48381FE3E3F58C07FFFFFFF0037C01FFFFE00FFFC000000007FFFFFFFFFFFFFFF0000001FFFC03FE000000000000000000000000000000000000000000000000000000001FFFFFFFC1FFA0FE1BFF2F27F67867CF81E501E3FFFFFFF8197C0061FFF81FFFC00000000FFFFFFFFFFFFFFFF1F1C001FFFC07F8000000000000000000000000000000000000000000000000000000000FFFFFFFC0FFF0061E7DAFAE2EF8F01F0FF133E3FFFFFEF80A0E00001FFFFFFFC000000007FFFFFFFFFFFFFEC1E00000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FBBF0180011BFFFF890036333FC28000FFFFFF2C3FFF0038E780C00000028C0000000000000000000000000000000000000000000000000000000007FE0000001FFDF870300001F8F9FF00BFF90F01FF08C3814C030FFFFE09800BBC4C018003CFFFFEB87FFFC07A27F3F7F0080EB80000000000000000000000000000000000000000000000000000000007F80000073FFFF070600001F8F9FE0647700000FF0903FBC80CD7FFFC0A00359C2DC20007CFFFFDB0383FC0641FEBFFF8000D78000000000000000E00000000000000000000000000000000000000000FF00000033FFFF001000001F879FE0687200000FF1E3BFDF033AFFFF81500688E13C60003";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "DFFFFAB70200033C8E31FFC0000D78000000000000000000000000000000000000000000000000000000001FC3800C03FDFFE003000003F81ACE79060000307F783FFCAC279FFFC005006A0EEAE400187FFBF9E72600033F64006300030D70000000000000000000000000000000000000000000000000000000003C07C18E00FCCFE003000007FC0A8E7C000400387EF9FFF8F7E75FFFC00B806B802E6400107FFFC5863700000F36200388039960000000000000000000000000000000000000000000000000000000003807C1C00077CFE703000001FC1AF9E400000008FEC7FF00F0CEBFFF001380385800FC00007FFFB04037003F81CF3C03FC1FF24000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "000000000000000000000000000000000000000000000000000001FC0E01C00007EFE782000000FC3A67D000000001FFC7FF00600E7FFC002300004E01FC00037FFF40E032000E80671803FFFFCEC000000000000000000000000000000000000000000000000000000003FF0C00000007FFE7C6000000FC3D872000000001FC81FB00C01E7FF000600000E073B000071FFD81E0383B86C0000003FFFFD8C000000000000000000000000000000000000000000000000000000003FF041C00000FFFFFE7000001FC1E41C0000000003C80FBC0083F7FF000400210F83F1300070FFA67C0387FB6CFC00703FFFF91C00000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000007FF001C00000FE7FF7700000FFC1F4C00000000003C01FFE1003AE7F000C00710FC1FB300078FF4E40019FF27C1E00001FFFC33C000000000000000000000000000000000000000000000000000000007FF001E000001E7FE7300000FF81D7800000000003C01FFF201FCE77030F81F907E83E00002FFE9C030134F0FFCFC7821FFF8F3C00000000000000000000000000000000000000000000000000000001FF00FC1800000E7FE7100000FF01F9800000000001C03BFF307F5C78037F01FC03E63C180017FD7C0F0074E0C7C3C7860C7C3E3800000000000000000000000000000000000000000000000000000003EC003C3F800";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "F000018300007CA8003FFFC0000CFFFE1C0FE016DF008000FFB0053C813E30000001000003FE3E1E000000000000FFFC1600000000000000000000000000000000000000000000000000000000000003F00001800000FC28007FFF800011FEFC0007E03A6E0000007FFE064C80001F02002001E01F8F0D800000000000003FFC1400000000000000000000000000000000000000000000000000000000000003F030008000007C28007FFF000033FC000007C07A2000000007FFF9941C00C3F3803007F07C6F81200000000000000FFC3400000000000000000000000000000000000000000000000000000000000007F0F8000000007C3801FFFF0000C7FC00";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "1007C07D18000004001FF86CFE20F00C000007A1F330FCD0000000000000007E6C00000000000000000000000000000000000000000000000000000000000007F0FC200000003C2803FFFC000187FC003807C07C9C7C1C1FE00FFD79FFE00FF30000000FCBC00063000000000000007E680000000000000000000000000000000000000000000000000000000000000FC07E003000003C2807FFF800010F02003807DF7EEFFFFE0FFE01FFC2F7E00F0CC000000FA9E01E0D800000000000007F680000000000000000000000000000000000000000000000000000000000000F003F003000001C3407FFE000021C33071807E0067F1FFF8000007FE30FC00306";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "6000081898C01E05800000000000007E680000000000000000000000000000000000000000000000000000000000000F0000000000000E140FFFE0000E38F8070027EE033F23FFFFE000067CEC0000C32000003A90001E05800000000000007E6C0000000000000000000000000000000000000000000000000000000000001F0000070000000E141FFF80001879F81F0067EE07D738FFDFFF00063E7600003FB00000CAB8000005880000000000007CCC0000000000000000000000000000000000000000000000000000000000003F0100070000000E143FFE000030FCFE7C00E7F003D7BE01FFFFFF870FFD800003BC0001CBF8000005CC0000000000003D";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "78000000000000000000000000000000000000000000000000000000000000F10380000000000F167FFC000061FE7FF800E7F077D55FFC7FF00FEFC0E28840319E0003E980000006CC0000000000001C80000000000000000000000000000000000000000000000000000000000000E10107C00000003F167FF80000437F7FB000E7F07FFF4DFF001F03F9E077384001C3000A6380000016CE0000000000003CC0000000000000000000000000000000000000000000000000000000000001E00007C00000001F0BFFE00000C77F7FB000E7F03FEF74FFF818E3F8797FCC1801F1F83E5E07000020CA0000000000003D60000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N48
cyclonev_lcell_comb \drawer|pixel~59 (
// Equation(s):
// \drawer|pixel~59_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( 
// \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// \drawer|address[0]~0_combout ) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~59 .extended_lut = "off";
defparam \drawer|pixel~59 .lut_mask = 64'h03CF111103CFDDDD;
defparam \drawer|pixel~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "006FFE31000007F01FC000000000001C043FF3E7CBD1C07E003FC03FB3E18003EF67FFF00FFE0AAC000180033FC7000000000000010000000000000000000000000000000000000000007CE0000FFE2000FFFFF01C0007F01FC000000000003C081FF3FF931180FC007FC63EB3F18001CF3FFFC01FFF393CE00380C347CC00000000000003C000000000000000000000000000000000000000007CE0001FFF2000FFC3C03E0007F01FC000000000003C181FF3F033100199803FC7FC41F38001FE9FFFE03E7EE538FF0003C147CC00000000000001C00000000000000000000000000000000000000000FC60001F7E0000F881C0180007E41F0000000000003C";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "F80FF001E0003F93F01CCFF06E7300007D0FFFE01E30E3403FC00FC07FEC000000000000007C0000000000000000000060000000000000000000FF18000C00000060000000000FEC1D2000000000000FF00FF003C0007FB7FF1C0776377B0001FD67FFE03F01E4403FC00E0103CC00000000000000780000000000000000007FE0000000000000000007FF3C07FC00000040000000000FE01C00000000000007FE0FF03FC000FF60EF1803EE33790003E6F703FFFF07E39F1FFC0C81F3DC0000000000000000000000000000000001FFF0000000000000000007FFFC07FC06010000000F000007E01800000000000003FE2E707F8001FEC0C60801EEF9BC0007";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "E99071FFFF9FC00F1F3C6383F9D80000000000000C0000000000000000000FFFF0000000000000000007FFFC07FF0781C401C01F000007F039400000000000007C2C347D8001FF803E0001CCFC1C007F99F9F9FFFFFFCF000000F183F1DC00000000000000000000000000000007FFFFE000000000000000001FFFFC01FF0001C001FF9F30000FF07D00000000000000786434F90001FF27C0000080730000FF3BFFF9E1FFFFFF831003F007802C0000000000000000000000000000000FF0FFC1E000000000000000FFFEF8001F00000001FFFFE0007FF8FF3010030000000000E436610003F207E0000080208303E0FFDFF808FFFFFF8F1803F008082C0000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "000000000020000000000000F8F8007FC7E200000000000001FFFEE7800000000000FFF3F0007FE0FF58FE7FC000000001E4161A0007E21FE042708000430F0605BF003CE0FFFF000001C400036C00000000000000000000000000033B8FE07FFFE200000000000007FFFFFF8000000000001F73FE007FC1FCB0FE000070000003E691FA000FC27FCCC770C3E1318F19C03E03FC301FFF0000019C0303EC00000000000000000000000000061F3FF01FFFE20000000600000FFFFFFF80000003C0000E739F000FC0FCF0C70000FF00000FE291FA0007827F080778C0F0180FE3C03F03FC071FFB9C0E001E0023EE00000000000000000000000000180C7FF80F";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFF807F0000000000000000000000000000000000000000000000000000000000FFFFFFFC07FF003F678F0696FDFF3FCFC12FFE3FFFFF800060F000000FFFFFF8400000007FFFFFFFFFFFFFF81000001FFE00FE0000000000000000000000000000000000000000000000000000000000FFFFFFFE07DF00006F038B9830FC3F8F80EF7F1FFFFF8020FC7000001FFFF8FEC00000007FFFFFFFFFFFFFF00000000FFC003E00000000000000000000000000000000000000000000000000000000007FFFFFFF838F3C0030099203A00CE10F00DFBF8FFFFFE010FCF800003FFFF7FF800000003FFFFFFFFFFFFFFC0000000FF8003E0000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "0000000000000000000000000000000003FFFFFFF83877FC007FE0D8CF007C00E0009BF8FDFFFFE007EFC000078FFFFFF800000003FFFFFFFFFFFFFFE00000007F8003E00000000000000000000000000000000000000000000000000000000003FFFFFFF83DF7FEE7F7F83FC7E00000C0000BE07FFFFFF001E7C000021FFFFFF800000003FFFFFFFFFFFFFFF0000000FFC00FC00000000000000000000000000000000000000000000000000000000007FFFFFFF83FF7FCE037FF7FDF600000003E0FC71F9FEE4000318000001FFFFFFE00000001FFFFFFFFFFFFFFF3030000FFC01F8000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0FFFFFFFF81FFBC00F9FF8FFF3000000007E0FCFCFCFC0003C70E000001FFFFFFF00000000FFFFFFFFFFFFFFFFC78001FFC03F00000000000000000000000000000000000000000000000000000000000FFFFFFFF80F8BC01ECFF067C3000000003867E043E7C0007CFE1C20000FFFFFFF000000020FFFFFFFFFFFFFFFE08001FF807E00000000000000000000000000000000000000000000000000000000000FFFFFFFF80F89C03F8077C006000700006077E013E7000C79FFCFE0000FFFFFFE0000000F07FFFFFFFFFFFFFFF00001FF83FE00000000000000000000000000000000000000000000000000000000000FFFFFFFF80F808330307FC3EE000F81";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00C067E018F8000CFC67E7C00007FFFFFE0000000C03FFFFFFFFFFFFFFFF0001FF03F800000000000000000000000000000000000000000000000000000000001FFFFFFFF80F858038303FE00F3FDF07000007E01F380E0DFC01F7800003FFFFFE0000000000FFFFFFFFFFFFFFFF0001FC01F000000000000000000000000000000000000000000000000000000000001FFFFFFFFC07849009363FFFFFFC7E0401C00FC00D980F09FFF8F3EE0003FFEFFC00000000007FFFFFFFFFFFFFFF0001FC03E000000000000000000000000000000000000000000000000000000000001FFFFFFFFC07849803A03FE1FBF85C0C03C07E001DC0E703FFFE703E0003FFFF";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "0FFFFFC001CFFFCFFFFFFFFFF81FF87C0000000000003E00E0F1F3FFFF0000000000000000000000000000000000000001FFFF803CCF383070E03C001FFF0007FE1FF0001FFFFC7F08000000000000003FFFFFC001FFFFDFFFFFFFFFFC1FFCE0000000000001DC00E071F3FFFF8000000000000000000000000000000000000003FFFF8038CE10007FC31C000FFC7003FCDFF8001FFFFE3E1800C000000000007FFFFFC0003FE7FFFFFFFFFFFC0FFC0000000000000380003003FFFFFFFFFFFE000000000000000000000000000000000FFFFFC031DC1000F807000000007000FECFFC001FFFFF3FBCC08000000000007FFFFFE0003FCFFFFFFF3FFFFF1FFF80";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000100007803FFFFFFFFFFFC000000000000000000000000000000001FF87FC031EC0301E3FF000003E06000C669FC003FFFFFFFFFE00000000000007FFF8FE01067FFFFFFFF3F0FFFFFFFC00000000000000000FFC1FFFFFFFFFFF0000000000000000000000000000000001FF87E8031E80E018FFBC078000700000338FE003FFFFFFFFFF80000000000008FFF8CF019C7FFF1F3C7FF0FFFFFFFC01860000000000001FFC0FFFFFFFFFFC0000000000000000000000000000000001FF8388039A01E01BF8840F830CF800001B8F7003FFFFFFFFFFF00000000000087FFFCE003FFFFC3FFC7FFDFFFFFFFC3F800000000000001FFE7FFFFFFFFFC00";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "000000000000000000000000000000001FF030C0392000003BC6C8073FF0000000B8F3803FFFFFFFFFFFFC000000000007FFFE0007FFFC03FF87FFFFFFFFFFC3F8000000000020F1FFFFFFFFFFFFE000000000000000000000000000000000001FE030C03D4000C0334218FDE007881800B860803FFFFFFFFFFFFF000000001007FFFC183FFFF803E3CFFC3FFFFFFFE7F8000000000073FDFFFFFFFFFFFFC000000000000000000000000000000000001FC030603D501F80F6B54701FF87803D008800803FFFFFFFFFFFFF000000001807FF001C1FFEF00387FC1E3FF7FFFFFFF00080000000001C7FFFFFFFFFF8000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "0FC0307039500F01FA1070013F1836F0000000C33FFFFFFFFFFF8000000000180FFF00260FCEF0030FF81E3FC7FFFFFFF000E0000001001E7FFFFFFFFFF00000000000000000000000000000000000000FC4387019500E011DACDF075F306BB0000000C3FFFFFFFFFFFFCF80000000383FFF00020600701FFFF00FFF8FFFFFFFC000C0000061881F7FFFFFFFFF0000000000000000000000000000000000000007C0003819100001F568D2444030631F000018C1FFFFFFFFFFFFFFC0000000307FFF02000C000CFFE3000FFE9D7FFFFF00C0000000FFFFBFFFFFFFFFE00000000000000000000000000000000000000007C0003C19B00E0026C842A83E3FF81F";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "000000000000000000000000000003E00001803F00000F8DFF0000039FFE77E000E7E00FE1FBFC03FF9FD780FFEFFE0078787ABC0980001E4A0000000000003AE0000000000000000000000000000000000000000000000000000000000007E000008C3C00000F917E000C033FF863E300E7E00FFC7CFF0E7F343A18FF9F8E0010E066782001E34E4E00000000000016E000000000000000000000000000000000000000000000000000000000000FF80003FE7000000F9B3000180FFFF0000700E7E407FF1F3FD93EEE3AF4FF3E0643C0C04CF8E003E32E0E000000000000152000000000000000000000000000000000000000000000000000000000000FF8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "0003FE2000000F9F2001301FFFE4000701F7EC01FFE71FCF3EE5BB08007F818380782BF0C003C38E0F000000000000150000000000000000000000000000000000000000000000000000000000001FF80003FC0000000F8F0003F03FFF0C000701F3EB807E0BCFC0E47D983001F1F04C000CAFF6061F87E6070000000000007A8000000000000000000000000000000000000000000000000000000000003F0000000C00000007CF0007E07FFC00001801F3E9C03E05C3FFE47E72001FE01C30000337A50F3F093107820000000000628000000000000000000000000000000000000000000000000000000000007E01C0000000000007CE003FE0FE18F00018";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "01F7EBFC0FC331FFFCEF484008800086F0E33E000FFF8A77450000000000005C8000000000000000000000000000000000000000000000000000000000003800C0000300000007C2007FC1F800003C0001F3EFFE07F0BDFFF8E3979000B8FF5EF9F5F8000FFF987FFC70000000000051800000000000000000000000000000000000000000000000000000000000780FC00003C0000007C200C381FC00007C0001F3ECDE07184CFFF070C650015FFF4180EBF0003FFF67FFFCFC000000000053800000000000000000000000000000000000000000000000000000000000FC0FC000000000C007C280C7073800007C0005F3ECC3C644367FFC38018003033E39";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "A0D7E0E7FFFC6DDFBCFF01E00000002B000000000000000000000000000000000000000000000000000000000000FF01E0000000006003CC838E0C700020F8040130ECC1FF03933FFE18130002CFE035DE36C1FFFFF8E3DFFFFFFFF80000007B000000000000000000000000000000000000000000000000000000000000FF01E0000000000003EC871C1CF00060E008002166E1DFF07CCFFF8F00C005007E7A21EF9FFFFFE1FFFFFFFFFFF8800003D3000000000000000000000000000000000000000000000000000000000001FF8100000000000003ED8EF810F80006000002A1E7F1801822F6FFCF0F20057F8EC9BC07DFFFFFE1C67FFFFFFFFFEFC003A6";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N24
cyclonev_lcell_comb \drawer|pixel~58 (
// Equation(s):
// \drawer|pixel~58_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( ((!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout )) ) ) ) # ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout )) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~58 .extended_lut = "off";
defparam \drawer|pixel~58 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \drawer|pixel~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFF0000000000000FFFFFFFCF300000000004731E009F80FCB1C34003FF8000FFF390F5E007023220021FE07EEDB01F8007C300871FFBFC7F100F00F6EF0000000000C400001F000000002F03BFFC07FFFF0000000000003FEFE73FFFF800000007F0700001FE003EB1C3FF83F0FF00FFFB90066004160060001FF01FF5D3FF8007E200071FFFFEF338861FF6C700000000007E00000F00000000B30E3FFFC7FFFF000000000063FFFFE00FFFF80000001FF87C0001FC803CB1FBFFEF40FFC0FFFBD0F1A079BE201C003FE08FC5EC020007F87FF20F7F87F3F8001FF3E700000000003FC0000000000001633FFFFFC3E7FF000000017FFFFFFFFFEFFFFC0008";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "001FFF7E00003F803CB1FFFFFF003FF0FFFF59928879A4E13D0039E1E78693B0004E38FFF80C0703FFF8001EE3C700000000001FFC0000000000C387E3FFFF8103FE10000007FC6001003FEFFFEE0018033FFFFF80001F807CE0FFFFFF000FFFFFFCCFF3687861003C001FE0E7019C8001C001FFFFE08033FFF9807C61CF000000000000CE00000000000987E7FFFFC003FF000007FFC00000001FFFFFCF001800307FFF80001F803C5C1FFFFF070FFFFFF4E7CFE831F9207C000000E40062B8038107F003F3C0E07FE3FF98409F0000000000000FD8000000001507FFFFFFC003FF80000FFC00000000001FFFEF000800001FE3F0001F803C2A07FFFF8FFFFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFF0E3806002102EF00010006180D11C0703BFE239E7C0E303FFFC1840D70000000000000600000000000E9C3FFC3CE003FF800C1FE0000000000003BFCF000000000623F801FE003E35830FFC1FFFFFEFF1F23EE002000FF000003E010029AE0E2036C0380600EBC4FFF01FC0D000000000000000000000000077803FF8380003FFC00FFFC0000000000030018E3C1000000007F003FC003E0D2003F0FFFFFFE3F1726310160FBFE001C03E0001F6460EF036C87FFC006AFF7E301FC1D80000000000000000000000004BC03FF8300003FFC01FFFC0000000000038000E3FFC0003801FF001FC007F02500000FFFFFF3FF164483604079E0001C01E0001ABC8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "1EF03EC007FC0063FF33CFF38398000000000000000000000000DBE03FF8000007FFEFFFF10000000000003C06041FFC0007EC7FF001FC00FF87938000FFFFFF9FFD69BE7B0C01C0004FC40E003F16F61E203FE707C0FC21FF947000027C000000000000000000000001A7E01FF80000070E7FFF000000000000000F0FC007FF800FFFFFF000F803FF361360007FFFFFCFFEA37EDB3001E0001FFC0E001F19BCCC001FE20300FF007FCA0FF106B8000000000001C000000000024FF001FC000000000000000000000000000F0FF107FFE00FFFFFE000F801FF2D8EC60000FFFFF63E5C7977C001F0003FFC80000E206F200000C8003C7B821FF8FFF38DC00000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00047C61FFC7FFFFFFFFFFC00000000EFFFE0300FC000FFF00001FF8003FFFFF000000007FFFFFFFFFFFFFFF000000000000000000000000000000000000000007C0001F10F009300F9E3D18FE00783F00067E307FC3FFFFFFFFFFC00000000FFFFC0000F0003FFC0001FBC0013FFFFE000000007FFFFFFFFFFFFFE0000000000000000000000000000000000000000007E00001906000B0739C1901C60C00FF000E7F187FC3FFFFFFFFFFC00000080FFFF80000C0807BF81003E38001BDFFF800080007FFFFFFFFFFFFFF00000000000000000000000000000000000000000007E0000090023450F39DF703000C008C006A7F187FC0FFFFFFFFFFFE70601F1F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFF00001C000FFE00007FF000318FFF00000001FFFFFFFFFFFFFF800000000000000000000000000000000000000000007E00000F00204D39014730700800098C06A7FFCFFE07FFFFFFFFFFEF8603FFFFFE0001DC000FFC0000FF0007E000FF030000007FFFFFFFFFFFF000000000000000000000000000000000000000000000FC0000000063FC3681403FFF0FF8013C06B7FFCFFE00FFFFFFFFFFCFC001FFFFF800009C003E000007FC001FE070FFC70000007FFFFFFFFFFFE000000000000000000000000000000000000000000000FC00000000E3FE76F361FFFFCFFFF56E06D7FFCFFF3C1FFFFFFFFF0F80000FFFC000001E004000000FF81C3FE0FFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "F0000007FFFFFFFFFFEC000000000000000000000000000000000000000000000FC00000000F2DFF2737F8F8FF87FED4E06DFFFDFC71F07FFFFFFFF0800F00FFBC1C0011E000300001FE07FFFE1FFFFFF1080007FFFFFFFFFF00000000000000000000000000000000000000000000001FE00020600FA8CF1777F2787F07F9D6E46DFFFFDFF0383FFFFFFFF3C00303FFF01F0003C000000001FC0FFFFC1FE7FFF1BC0003FFFFFFFFFE00000000000000000000000000000000000000000000001FC00030600F99FFF07FF27DFE233DD78E51FFFFEFFF9F87FFFFFFFFC307C7FFE01F860F0000000701F80FFFF83EE0FFF3FE0000FFFFFFFF8000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000001FC00078E00FC7FFCFFFE0FFE47A34C8FC53FFFFE3FE61C3FFFFFFFFCFE7FFFFF800063E0000000003F00F8F000070FFFFFC0000FFFFFFFF0000000000000000000000000000000000000000000000001F0000FCF00FE7FE8FFFE0F800721EC81853FFFFFBFF7E03FFFFFFFFFFFFFFC0FE0002780006000007E00C0000007FFFFFD80000FFFFFFFF0000000000000000000000000000000000000000000000001F0081F9E00FE7F87FFFE0C000270243E8D37FFFFFC70383FFFFFFFFFFFFFFC07E038079800FD8000780000000007FFFFFC00000FFFFFFFC000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "F000000000003FFFFFFFFFFFFFFF0001FE03E000000000000000000000000000000000000000000000000000000000001FFFFFFFFC078C01FFC03FE1FBF0D81EC7C0FE001DC07627FFFF708F003FFFFFE000000000003FFFFFFFFFFFFFFFF801FE07C000000000000000000000000000000000000000000000000000000000001FFFFFFFFC030C03F8F033F331E1801F07CDFC001D9C7007FFFF3BCE003FFFFF0000000000001FFF03FFFFFFFFFFB001FF078000000000000000000000000000000000000000000000000000000000001FFFFFFFF8030C83FFFFF1FBF1E3003F040DF0001D3F7B81FC7C0F5E003F1FFE1E00000000001FFE001FFFFFFFFF0000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "7F07C000000000000000000000000000000000000000000000000000000000001FFFFFFFF80304838FFFF1FFFE0E00FF3C01F1C03967BFC03830005C603F1FFF3FC0000000001FFC000FFFFFFFFF80003E07C000000000000000000000000000000000000000000000000000000000001FFFFFFFF003860007F03E7FFE1C00FF3C3FF3803D7FDEE13C00705C003FFFFFFFC0000000001FF8003FFFFFFFFFC000FC03E000000000000000000000000000000000000000000000000000000000001FFFEFFFE003C63E73807FFFFE18003F3C3FFF803FFEDCF33C00F8BE0007FFFC1FC0000000001FF8F83FFFFFFFFFF000FC03E000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000000000000000000000000001FFFC3FFE003FF3E7380FFFFF8180007303FFF803EFFE79F8000FF3F0007FFFC3F80000000001FFCF8FFFFFFFFFFF000FC03E000000000000000000000000000000000000000000000000000000000001FFFC7FFE003F19C60C0FFF800F0000700FFFF807EBFF8879800F03F0003F9FFFE00000000000FFFF9FFFFFFFFFFF000FC07C000000000000000000000000000000000000000000000000000000000001FFFCFFFC001E1800070FE3000E000F001FFFF807E8FFE40E600F27F8003FFFFFE00000000000FFFF0F03FFFE7FFF800FC1F000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "1FFFDE1F0001E1CC1FB0FC078180000001E3FF007D871FD207C3F07FFF8FFFFFFC000000000007FEE0007FFF01FFFF01FF3C0000000000000000000000000000000000000000000000000000000000001F81FC1E0401E1FE199BF0078300000003C07F0079000C0FE07FFC3FFF9FFFFFFC000000000007FE0000FFFF01FFFF81FF380000000000000000000000000000000000000000000000000000000000001F81FC1F0001E1FF709FF0071F00000007C03F00FB0E0C16783F3F81FF9FFFFFF8000000000007FE0000FFFE01FFFF83FF1C0000000000000000000000000000000000000000000000000000000000001F83FC078000F0FFF3BFF0003E000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "000000000000000000000000000000000000000000000000000000000003FFC001E08000FC0001E54CF821F80300000102B0E63F800C7333FFE3EF981943FC79BC059FFFFF81567FFFFFFFFFFFE001A6000000000000000000000000000000000000000000000000000000000003FFC003F08000FC0001E4FFC061E00100000F0291EC0F000070CCDFF87FE71333C70380037FFDFF8E8E7FFCFFFFFFFFF000AC000000000000000000000000000000000000000000000000000000000003FFC0071803801C0001E03FE1E7800000000F7F19E8000000382740FC40E3904F073F000CFFF9FF0D391FFFFFFFFFFFF800AC00000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "0000000000000000000000000007FFC0070C039E0C0001E34FC3C7000000000FFFC8E807E0007C1B4F0E0001CF09C731000FFFF9FF0C3000FFFFFFFFFFFF83AE00000000000000000000000000000000000000000000000000000000001FFFC01F04180F040000615F824400001E60078228E01FF0007F2BB9821FE0E345FA01000FFEF8FE0FE001FFEFFFFFFFFF865E00000000000000000000000000000000000000000000000000000000001FFFE03C861803000000605F86E000003E60077238101FF803FF2417F019E01F743801000FFFFDFE008030E7E7FFFFFFFF8CDE00000000000000000000000000000000000000000000000000000000001FFFFB";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFE60000000000604F0C0000007C7007393011DFEC37FF0175FF11C1F8001E0C800FFFF9FC0B003CE6CFFBFFFFFF05B000000000000000000000000000000000000000000000000000000000001FFFFFFFFE0020000000E16C1C040701F03C07FBC0119FE603FE60A2FF040DFC23C401801FFFFFF0138038E00FF3FFFFFF772000000000000000000000000000000000000000000000000000000000001FFFFFFFF98000000000E1A8700C0F01E03C00C74E1007FE8030707579860CFDFBD80100FFFFFF3193803000CFFBFFFFFFF76000000000000000000000000000000000000000000000000000000000001FFFFFFFFBC000000000F1A8600E3E06607C18";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "B84B0B83FDF0007D51BCE79EF9FBBEC201DFFFFF31B1F02001CFFFFFFFFFF64000000000000000000000000000000000000000000000000000000000000FFFFFFFF3F000000000F1A8413C3C0C007C789B4F0803FEC000E64D2FE7CC38F3800401FFFFFE1860180000EFFFFFFFFFB56000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC00000000F988C3FFF800007C1C9F0E0703FE000500EFD1E7C00007000800FFFFF81C98EE0020E67FFFFFFE056000000000000000000000000000000000000000000000000000000000001F7FFFFFFC7C00000003FDCB87F7F00E00781D3A8F01C3FE00020C21A367C8310F9E18";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N36
cyclonev_lcell_comb \drawer|pixel~57 (
// Equation(s):
// \drawer|pixel~57_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\drawer|address[0]~0_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\drawer|address[0]~0_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~57 .extended_lut = "off";
defparam \drawer|pixel~57 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \drawer|pixel~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "3F00E1F3E007E2C0383FE003800F1B1706D33FFFFFC783C0FFFFFFFFFFFFFF800C0200F0001FE0000400000000007FFFFFC00000FFFFFFF80000000000000000000000000000000000000000000000003E00E1F3E107864038FFE100000FCBE7C1D33FFFFF8FFFF07FFFFFFFFFFFFF06018007E03C3FC000000000000003FFFFFFD80001FFFFFFC00000000000000000000000000000000000000000000000003E01E1E3E3801E59FF87E7189CDFE7134E937FFFFE87FFF003FFFFFFFFFFF00E00000FE07C3F8000000000000007FFFFFFF80001FFFFFE000000000000000000000000000000000000000000000000003F01E3C7E3F877437F83023658FF3E0F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "E7D2FFFFFE3FFFF000FFFFFFFFFFF80000787FE1FE7E001F000000000001FFFFFFFC0000FFFFF8000000000000000000000000000000000000000000000000001F10038FDFFF42071F804032B39F0C20E4737FFFFE79FFF0003FFFFFFFFE380013F8FFE3FF7C031F030000000000FFFFFFFEC010FFFFF0000000000000000000000000000000000000000000000000001FF0038F9FCF509F1B83C030A79F6C5C87F27FFFFF39FFF8F807FFFFFFFC100033F87FC7FFFC079C070000000000FFFFFFF8C000FFFFE0000000000000000000000000000000000000000000000000000FE0010F9FFFC03193C0C07F09FF88D81892FFFFFF9FFFF87800CFFFFFFC003E";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "31E03F07FFF00EF80E00000000003FFFFFF00001FFFFC0000000000000000000000000000000000000000000000000000FE1800FFFFFFBC073C00FE3A03FF98307D2FFFFFFFF9FFC760007FFFFFC003C00007C3FFFF00EF00400000000000FFFFFE00001FFFF000000000000000000000000000000000000000000000000000007E38007FFFF3F00E1830F67A00F160FCFE07FFFFFFFCFFE079827FFFFFFE0E00003C0FFFFFC0E300000000000000FFF8FFC0000FFFC000000000000000000000000000000000000000000000000000007F9801FDFFF1C00C03F06602E1C240FFFE90FFFFFFF8FFF07FE03F0FF9FE0C0F83F03FFFFFC3F80003E046000000FFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "1FFF0000FFFC000000000000000000000000000000000000000000000000000007F9C00F9FFE1801C13F17EE2E01651CFFE807FFFFFC1FC83C7F0000030F00C0FFFC7FFFFFFFFFC0003F0FF0000007F0BFFFC001FFF800000000000000000000000000000000000000000000000000000FFFC0079FFE3800F03E07FF2E207900FFEA73FFFFFC3C01F01FFE0000004041FFC0FFFFFFFFFFF0003FFFF000000000FFFFC009FFC000000000000000000000000000000000000000000000000000007FFFC003FFF981F99FC007216FDBE01F3FEA33FFFFFE71FFC007FF800000E0C3FE03FFFFFFFFFFF801FFFFC000000000FFFF801FFF8000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "07C01F80F71D7C0CC6030078FFFF8FF80000000000000FFE00003FF007FFFF03FC0E0000000000000000000000000000000000000000000000000000000000001FE7F0078000F041E67FFCF3FE00000F0F80FF80E418FF815E39003CFFFF07800000000000000FFE00001FE07FFFFC01FC1C0000000000000000000000000000000000000000000000000000000000001FFF800780007040FCFFF1E7FC00001F1F81F1080400FF80DBF980607FBFC00000000000000007FE00000780FFFFFE00FC3C0000000000000000000000000000000000000000000000000000000000001FFE00038000715F23FCED7FE000003F3F81F01C0400FF8015F86FC07F3FE000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000003FE4000000FFFFFFF00FF300000000000000000000000000000000000000000000000000000000000003FFE0000000071D38EB82B43C000007F3F81F01E0C00FF800A783FC01FF9E00000000000000003FE0000000FFFFFFFC07C380000000000000000000000000000000000000000000000000000000000007FFC0000000071D0FCBB9E83C00000FF1F00F81E1DE20F80029803E01FE0000000000000000007FE000003DFC00FFFF07C78000000000000000000000000000000000000000000000000000000000000FF0000000000F8D07FFF73BF800001FF0F01809F1FFF070FC0A0F0F00FC0000000000000000004FF0000008C0003FFF0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "1C78000000000000000000000000000000000000000000000000000000000000FF0000000000F85007EE6C3F000007FF0F0103DE1FFE070C00CB787000C0000000000000000004FFC00000000003FFF00E70000000000000000000000000000000000000000000000000000000000000FE38000000007859E0061FFE00003FFF00018F8E1FFF0F0C18301071C0C0000000000000000000FFE000000000017FF00F60000000000000000000000000000000000000000000000000000000000000F878000000003839E00467FC000037FF7C03839E1FFFFF3C081B8000C0E00000000000000000007F8000000000007FFC1E600000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000001F8100000000039B8C00FFFFC00007FFF7C03C01F037FFFF8004647E4FFF80000000000000007FC7E0000000000007FFE18C0000000000000000000000000000000000000000000000000000000000003F8000000000039B0001FFFFC0003FFFF3C07F00F80000FFF8FC199F03FFF000000000000001FF03E0000000000007FFE1380000000000000000000000000000000000000000000000000000000000003F0000101000079B0001FFFF00007FFFC3C07F004CC0000FFFFF0F278007FE0000000000003FF001E0000000000007FFE1600000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "0EFFFFF03983F78000E03FFFFFFF0D600000000000000000000000000000000000000000000000000000000000FE7FFFFFFC3C201C0003FCDBAFFFE00E00781C1E9F807F821E06831E7E61E8700FDE301FFFFFF071F100C000003FFFFFFF1A600000000000000000000000000000000000000000000000000000000000FE1FFFFFFE3C201E0007FCFBF7FF0080006038C49EC003807E08E1912061E0780FCE207FFFFFF0F3CD6E6000003FFFFFFF14E00000000000000000000000000000000000000000000000000000000000FE1FFFFFFF3C001E0007FCE7FFFF00C6000078C00EA001E07C11E398D180000007E0403FFFFFFFC7CD07600000807FFFFF3380";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001FE0FFFFFFFF1001C00027CE7FFFF0086000018C008B0003C78B783075940018007FC803FF3FFFF9FE0E17C0001C07FFFFF2C000000000000000000000000000000000000000000000000000000000003FE0FFFFFFF71CC00000078EBFFFC301800001C4014B0000F732FCF012FA1F8FC03B9001FFBFF6F61FEE075F001C01FFFFF2C0000000000000000000000000000000000000000000000000000000000039C000FFFCFFBCF0000007CEBFFF8E03E000000D02AA00001B25F9F01B3CFCC0F0003001FFFFF3E81C7F00030F1C60FFFFFA80000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000006000007FFFFFF8FC00000FCEBFFF0C07E00F000D041807800907FDEC089F78C040004009FDFFFFE0080F13F90F0870FFFFFBB00000000000000000000000000000000000000000000000000000000000E00000BFFFFFF8FC00001FCEBFFE3C1FE1EFC18C7A2E04000B1BFFE6086F386000048003FFFFFF9003000639800000007FF1300000000000000000000000000000000000000000000000000000000003C00000FFFFFFF07C00001FCEBFFE3C1FFFFFE1DEE46100000EEFFFE60837B8A3030D0003FFFFE760031C3838E03C03003FE1700000000000000000000000000000000000000000000000000000000007800C00F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFF1E07000001FCE9FFFF81FFFFFE1FFD89680000CDFFFF008939CC03E0D0003FFFFFE80FF3E30383FF403003C47B0000000000000000000000000000000000000000000000000000000000F810831FFFFF3E00000001FCF5FFFF03FFFEFE1FFD23240000D5FFFF800E9CC2F66320003EFFFFD20FFBC1FD8078400001009A0000000000000000000000000000000000000000000000000000000003FC0003FE3FFE7C00100001FCF5FF864FFFFE7FFFFA9F026000B3FFFF81264EC2DC6340007EFFFF0C0DFF8004873040000001640000000000000000000000000000000000000000000000000000000007FE0403FC3FFC7870380001F879FF04CDFFDF0FFF";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000FE0000000000DBFC00FFFC0020700600000008060000000F0FFFFFFFF003FFFF80007800FC318FE4C000FFFFDA3F39F9ED9181F000FFF980000C28949C0000DE006673DFCFFFCA26BDC00000001F80307E0000000000707E1C4FFE1FFFFE3FFE00001806000000104FFFFFFFF803FFFF00187800F8571A4D20007FFF0D0F3101496BC0E001FFF980001FE38BCF00C00000FE31FFDFFF0403BBC00000000000007E00000000077027BC0F3FFF03BFFFFE3E001F07330000003FFFFFFFFE80FF0F00007C00F85FC6CE63C01FFF06C3301FB167E00001E0E380003C7F24E1CFE00701FF21E3DFF83800678000000000000000000000000BC003FC0003F0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "001F87FE3F001E0FFF0000003FFFFFFFFFF8000780007E00F84FFC98633003FF3963607FFEC7E00101D8070000783F1931FFC3CD03CF8C63DFC07E004F800000000000000000000000158000FC000007FC0E1FFC3F001F8FFF0000003F3FFFFFBFF8000380007F01F84E3B96066783FF3D22C0FEC04000030018060000623F04919003CF1F8FB33FCE020E00CF0000000000000000000000002E70187FC0181FFC083FFC0001C7FFFF0000003FDFFE013FFC0083804E7F03F04E1FE4C7E71C033CA280941F0000078018040000467E06411003C73F8FA187007200009E00000000000000000000000056F83C3FF83C3FFC00230C0007E7FFFF8000003FC79E00";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "3EFC008383FE0787F0470F0D3C0F6200319D23B41E00010F00000C00001E3000400C27803FCF438300F8C001BC00000000000000000000000044F83FF001FC0F800060000003FFFFFFC000003FFF9F803FFC000FCFFF13C7F0560F864707C61F0FE2E674001FFFFF00E0180000FC002FF603FE001FCEC60101FBF1E73800000000000000180000000060000703E3FC041C0180003001FFFFFFC000000FFFDFC000FC001FFE0FF867F0100FF0C8FE7F1838F28C7C001FF9FF01F8900400FC007FD800FC1E0FCE8C001FFF93FE700000000000000018000000000F8006FF3FFE707C0F000E3C01FFFFFFC000000FFF9FE00CF8101FFC07C727F03007F811C70033";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "618240F000078C1E00C010000070007F81E3303E061F09821FF9F07C60000000000000000000000000B07F82FF807FF07D8E00001E03BFFFFF0000070C780FF80EF00C3FF00087AFE03038FE8F39E03FC3B9B9C18007048418000000000030789E33A03E061D0B861FF0707C60000000000000000000000001873FC2FFC0FF10F9CC180000071FFFFE03C00FC800079C1CF00C3BE00007A7E01078FFC0C63FC0C03C73E000170C011C000000010030301F0C1F00000D1B8F1FE0301C60000000000000000000000003213F82FF8078F09BE63800001FFFFFFF01C03FFC0000FC1CF8007BC0000193E054187FC078C1F8001FF7F000100E010C0000040FE73C00";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N18
cyclonev_lcell_comb \drawer|pixel~56 (
// Equation(s):
// \drawer|pixel~56_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~56 .extended_lut = "off";
defparam \drawer|pixel~56 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \drawer|pixel~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N6
cyclonev_lcell_comb \drawer|pixel~60 (
// Equation(s):
// \drawer|pixel~60_combout  = ( \drawer|pixel~57_combout  & ( \drawer|pixel~56_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|pixel~58_combout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~59_combout ))) ) ) ) # ( !\drawer|pixel~57_combout  & ( \drawer|pixel~56_combout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\drawer|pixel~58_combout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~59_combout  & ((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \drawer|pixel~57_combout  & ( !\drawer|pixel~56_combout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|pixel~58_combout  & \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|pixel~59_combout ))) ) ) ) # ( !\drawer|pixel~57_combout  & ( 
// !\drawer|pixel~56_combout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~58_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~59_combout )))) ) ) )

	.dataa(!\drawer|pixel~59_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|pixel~58_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|pixel~57_combout ),
	.dataf(!\drawer|pixel~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~60 .extended_lut = "off";
defparam \drawer|pixel~60 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \drawer|pixel~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "000000000AFF83FF87F9E0F91FF01DB3C0FF3FF900B0FFFFD40007C1FFF8FFF7C003E500000000001A7000007FFF3FFF0FFFFFFFFF0FCFE18F87F8803000007800F0001FFC1C1DF8003F1700000000000000000008FFC3FF0479FFFCC080059B88FE07FF04B0FFFFD6200801FFFC7FFFF40FF300000000001A7000007F7C3CFFDF7E3FFFFF1FFFF08787F8060000003C00F0001FFF1F74F8003F360000038000000000000BFFE1E66471FFFE4800FA9F80FE17FF0CB1FFFFE6380401FFFC7FFFFF07DAE00000000014F000007C7C30FF983FFFDFFE1FFFE1878FF0070000001E00600008F03F327000FF960000000000000000000BFFE07C07F01FFE2007FA8F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "81FF07FC0CB1FFFFEA781C00EFFE3FFFFF07FD380000000015FC000078F839FFBBB87F879E01FFE3011FF007FC00000700001CC7003E11A0018797F800000000000000000FFFF80801E00FFC13FFFA0F83C307C03CB3FFEFEB701C0C07FE1EFFFF83FE4E0000000015FF000020F87FFF138181071E00FFFE0006000FFE000007E000FFFF863E0880018D97FC000000000000000004F1E3E00000E7FB0CFFFA0F9FC0180030A3BFFFED207C0000FF1EFFFF87FFB1F800000029FFC00080D007FF0601FC060F0078F80000001E01010003E000FE3F827F0FC001F817F800F000000000000000F0063C06006036C31FF90FBFC0180020B7FFFFE501F80001FF9E7F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFEFC38000006BFFE07380F001FF1C01071C070058730100E01C01810003E180FE1F80FF03E000E017F000FC00000000000000E07C1C470060044083C30FF790008000B7FDFFE501F00071E7FF3FFFFFFF9004E00000E3FFF0F381F000FF18039F00078070270101F00001800E01F1807C04007801E0000417C000FC00000000000003047EF80000011A80FC0E19FF90038000BFFFFFF2C3F0003087FBFFFFFFF80FFDCE000317FFFC0700E0003F081FF8000F80070F0303F00000001E383F80000000300063800C17C1003C000000000000036F4FF00000012EE007F031FF001F801CBFFFFFF163F000380CF3FCFFFFF000006B003CEFFFFF0000040000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "001FF07C03800F0E0107F00001C01C183F00003800000007003C130F001C00000000000002EF5C020700005A80000063FE003F800E3FFFFFFC5FE000180073F8FFFFF0007FCB3F831FFFFC00840C00000080F0FE00010430000E38E087C00C007F0187F80080600700100D1F001E00000000000002CE601C0FF8005F60000067FE001E0C0753FFFFFF97E00010002380FFFFF80000039FC07FFFE007FFFC0000C08079FE47018060001C1BF1C6C80000FF01FFF001E0604F1010053F000E00000000000002DE4FFC0FF8035FC00C006FF800041C0751FFF08C27E00000000787FFFFF800001F9FEFFFFFE01FFFFC003C3C003EF862018003800403C087C80000";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "8F81FFFC106060460078013BFFC600000000000002CC1FF80FFC637FC800007FF000003C0711FFF08019E20000000F0FFF7F7C000007C00FFFFFC03FFBF800381C070400E000F003F80070000788000003C1F3FC30000F8000CC037FFFE000000000000002CC1FF803EFF0BFAC0000707038007E03AFFFF1C019CFC001800C1FFF7C38000000000FFFFC007FF1F000801F87807FE4807073FF80F80F0000000001F3F03801800F8001CC02DFFFFE00000000000003331FF003CFF0BF5C001C60F07C00780387FF800115CFC000001C3FF078000000000F9BFFF860FFF800008003CFE07F1FC030F1FFF0799BC000603800F3E0E00190F78005F884CFFFFF0000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000FF0BFE303CFE0BE9C003CE38006003071D2FF801C15C0E0000000E7807D000000000038FFC00FFFFE04018033FFF83E1FC701F1FFF03991E0407C7C00FF819C189C9201CF798D4FFFFF00000C0000000FC68FE387CFE0BE30100CE600070003F0CAFF801E15E078000003C0007F8000000000483F801FFFFF0C1E006C8E20061F0000F098F03030E0007E00007E01FCC03EF001C0008C4FFFFFF00000000000198E3C00038180BE007000FFFC078007FFCA7FC7C618C0FC0001018000FD000000000073FFCFFFFFFF003C00538C03001C001E61003800F8DE007E00041C00E0E07E2000E0003CB1FFFFFF800000000031C8F980018C00BE9C70007F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "1F0FFF000FE2FFFFC31AC0FF000180000FF8000000000022FFFE9FFFFFC1FC07BB600360181F1E01000001FFFE001E38040C0000FFFF00003E003850FFFFFFC000000000641B3C70C39FC09EBE700006070FFF041EE6FFF9C1FAE7FF200180000FF80000000000A13FE00FFFFFF1FC07327F0060181F8E0100000033F0780E78040000C1E7FFF8001F000028FFFFFF800000000049FE70060FCF809EDE780006721FFFFE7FFEFFF1C1FAFFF81000000000F00000000001906C070FFFFFF10F80023F8000001F800023000000F37FC278000103E1C7FFFE001F000018FFE3FF8000000000D070EDF90FCF80BF407C0FA6F21FFFFFFFF9F1E3C1FA7FF80E000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000780000001C9940F9FFFFFFE0FC002338000000F003003FF8000637FE270000187E207FEFC00070000167FFFFF0000000007A6F9F300F006001F60180F7C061FFFFFFF89F3FFE1FF7FFC0E00000000000780000003E611FFFFFFFFFF9FE003C1C1004000007801FF0000001FE040000783D21FFC18000000002A7FFFFE000000001F5FFFFC0C83C07F5F28000EB1FC7FFFFFFF8EF7FFFFFD7FFF8E0000000000030000003761FF3FFFFFFFFFFFFF19C0C701E00082FF9FFF023C000FC000003E03923F3010001C000005FFFFFF000000003CBFFCFFE4003E1F4028380E4CE07FFE7FFF8D7FF7FFFCFFFFCE000000000001000000268060C3FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFF0000C4143CC000004C670F883F01803F000010000001E001E007FC40001811F807F000003FFF00000783003F80FFE7FFFFFE0003E00604300007E3FB56F800000000FFE0FBDC001FFE00000003FFFFFF8003A80A1E70E0431BFCEF9C1F01C07F000038000000C000801FFFF0007E001807000000FFFFFC000FFFC03FC03F001F1FFE1F07C0000000000783E3AFF000000000FEFF03670FF3BF8000002FFFFFFFC000700283F84063C9E718001F00807F0100380000600004007F83F003FE000000000000FFFFFE07FCFFFE3FE0001C0E1FFE7F9FF8040000600213E25BE0000000007E7FFE1F7F83FF8000000FFFFFFFC0194003243F00781C3E071FFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "0010FF03C039C03070C003007E03F0C7F2000000388421FF8FFE1E7C7FFF0FF8001CE0CFF078DFFC040000F00073C2A0400007C0003E07F9FBFC03FF0000001FFFFFFFE03A40004F99C07FFF803D9E7F0038FE03F03BC078F8C800F010038007FB000000008021C307FC381E1FC3CFF9C008E08FF0FB9FF3800040FC0063C340000403C0007C073873F800078000001FFFFFFFE03CC00057CFC019FFC000F1FF787C0C73FC3FEE7EFCC8F0F800010003FFF01C0001C6038007E0300E0303FFFFC1E0FF00F8FF8FEFE00C03FF8007C080001E018000F0001010C000000000303FFFFFFF8071000027C00000FFF07C1AFFF9FE0073BFFFDE01FCC9F87800000001";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FF303C4001FF07800007660F2003FFFFC1F87F00FFFC0FD9FF0F0781001F8080003F800000E00000000000000000307FFFFFFFF71E000011FF0000FFF4E63DDFFF7C00E3BFFFDE00FC07FC300018000003F03CE030FFFF203E1FE47F800FFF9FC1FC0780FFFB8FB07FFF0618007800CC03FFF09F00000000000000000000C1FFFFFFFFFF2400000B7F8000F9ECE18013FC3101E33FFFDE01FC07FC00003C000000E03CE0F0FFFF003FFFC1FC801FFF8FE0FC0380E7F69F707FFFC03E00F8004E03FFFFFF00000C0000000000000F81FFFFFFFFFF486000003F8000F9DD80F92BFC33C3C07F7FCE03FC07FC00003C0000000039C0F1FF1F001FFFC1FCC01FFFC7";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "DC3E0000FFE79E7FFFFFF83FC0F0006FFFFFFFFF001E1C0000000000001FE1FFFFFFFFFF30001001FFC000FFDD8FFC4CCC3FFF987E3DC703F807F80100383803C03C00003BF00F81C87FEFFE7837FFF3FF3F87F07FEEF47FE7FFF03FC0E18017FFFFFFFF007FFCF9C0000000003FFBFFFFFFFFFFF00010023FE1C07C5DBBFFE6CC7F7F1860788107C3C3F8060C603C07C1FF00000FF81C60E03BFE7C7831FFFBFE1FC30033EEFD83E7FFF80F80000009FFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFE00000003DFE0E070CCF00E17FEE7FF020078800780C3C0060C000F07C1FF800387FFF0006001FE7878307FFFF81FF000001FF980FFFFFC000000380C";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "C1E0C021E00001FBFF8663FE000C1C0000380300100031670C0000027FEFFF80000000791FFFFF8D8E1CC63CC81E1D47663FFFFFFF8DBFC3CFDC7FE7FF0000000000000000000C80403C1FFFFFFFC7FFC1E0C07FE09031F3E386E7C200087C0000380000000031FF000000E33FC7FFC0000E00E203F3FF09FB33180FC80E1D81273FFFFF9F1EBF83CF9D7FE3FE000000000000000000088040018FFFFFFFC3FFFFF86078009801F3FFC203F3601C7C000C7801008010007E000000219CFFFFFF007F818C3C03FF869C6000F700C00C817C3FFFFFDF0EBFC3CF1B7FE3FE000000001800000001368077802FFFFFFFC7FFEFFE70010E3819F1FFF0107FE0261803";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFF011C080000000003F8000C31FFFFFFFFFFB606301BFE3FFF27FCAC0E003237C7FFFFFC006BFFFFF1A7E3FFE00040003FC000000002E011CF3CFFFFFFFFFFF077FE003CE183FF903F03000E0660007FFF001C086000000003F80007C707FFFFFFFFD8041C00FFFCFFECFFA00E0053CC1FFFFFFC006BFFFFF1AFC3FFE00040003FC00000002513F807B93FFFFFFFFFF003FCC7FC7003FFF03E0000C707E0007FFF801007E03E000037F8001030F3FFFF07F3300C1C003FE6006076644000C1203FE3FFFE002BFFFFF1AFEFFFE0001FFE3FFE0000006A17FFE7CEC7FFFFFFFFF001F0CE206607FFE01C0021E307EBF0FFFF800007F03E0000F7F00230FF181FF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "E0FF3443F3C0F838FC3186BFAC000A1107FC07FC20029E3C790A7FF7FC0001FFF7FFF8000007593FFEDF361CFFFFFFFF001E0CE600783FFC000003C070380F07FFF804000001C0000F0E002007B0F807FFE119C27BF1CC01FC3CFF78E600EA1807FC03F800035F0C301A3FFFF80000FFF7FFFC00001FB9C1FE7FD8E3FFFFFFFF80FE04FC01FC0000180007C3C0000600FFF81E00000000000F000020000087E3D8018F801FFF841F061F83FC11806B2C07C601000001BF04007301FFF0000007FFFFFC00003C711DC07F2F8CFFFFFFFF00FFC0FC03FE00000000039F800182007F001F000000010000000C0000000018E47CFFC00FFF047E077FE3E3D2986D68";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "1FC000000001ED8000C701FFE0000001FFFFFC000073B082807E57FB9FFFFFFF003FE07C017E00210000003F0001C0187F01FF000000078000000C000000021E6783FFE007FF84F80FFE003FE8BC05E83FE000000001D1E003BF81FC02000003FFFFFE0000CB31030030083F27FFE3FF001FF81E600C002100E011FF039900FC8E33F7C000000F801E00040000000703B0FC3FE0E0C198B30FFC6001F7BC02E038E000000003D8200F6E81FC07000001FFFFFF0008D21EF0800003B8D1FEC1FF0000FF000000000101E001FE03F800000071F006000007803F0000000000070030FFFFE7F800F8F00FCC2000707FC2E47800000000F3CF8C60C00FFC06000001";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N54
cyclonev_lcell_comb \drawer|pixel~61 (
// Equation(s):
// \drawer|pixel~61_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~61 .extended_lut = "off";
defparam \drawer|pixel~61 .lut_mask = 64'h0305F30503F5F3F5;
defparam \drawer|pixel~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "3E03FFFFFFFFFFFDE0000000003FFFFFFFFFFFFDCC00000347F80003E700060CFFC7FF039070000F81C000040E000F07C1FFC01FC7FFF00E3C000FF078307FFFF01FFFFC047FE0007FFE7E001813FC0380007FFFFFFFFFF9FE0000000033FFFFFFFFFFFB4C10000333FC0003F6C32704FFC03F0DFC00000101C0000006000F8F80E0001F87FFF70E1C0007F07EF07FFFF03FFFFF7FFFE0007FFFFF000C33F800F3FFC03FC000FFFDFE0000000013FFFFFFFFFFF5401800031C7C0003F36627CBC1C00FDFFC0000000300000002000FFF100C001D0FFF370C000003F007E7FFFFE0FFFFFFFFFF80023FFFFF8007F3F00C080001C03FFF1FFFFD0000003E1FFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFEA60000083030C0001F9360FF680800FFFE600800000000003FE000FFE001F001F7CF3EF0000DFC1F0007FFFFFE0FFFFFFFFFF800E7FF81FC383F1E00C00007E1C007FE0FFFFC0000FFFFFFFFFFFFFFB971E00008301C000007CF10C0400800FFFE380000000000003FE00030E000E0008F1C00E000019E1E1C0FFFFFF61FFFFFF0FFE001E41C003FF8000000000007F8038FF3F3FFFCF07FFFFFFFFFFFFFFE0F7338000431FF800103E7900C710DF9FE7E18000006000E003FE00000600000003F18078000000F081F8FFFFFE7F80FFFE0FF8003EC1C783FF8200000000003FFFF8FE009FFFDFDFFFFFFFFFFFFFFFC7C065C000737FFC030027BD81E3";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "10FFFFFFFF8000000000C007FE000F0000000003E00078004000000008FFFFC03FD8FFFF7FF0000ECF1F80FF0700008000000FFFF1FF00E7FFFFFFFFFFFFFFFFFFFF9E00FA3780FE7FFC00003FEE00E311FFFFFFEE0000000000003FFF000F00001E0000E000F000400FDE0000FFFF803FFFFFFFFF800000783F8002078001830000000003FFE019FFFFFFFFFFFFFFFFFFFF3800FDDFC3F8C3F8007CF71F80C801FFFFFC00000000000001FBE1000F0000BFFF0000006000003FFF0000FFFFE03FFFFFFFFF00000003FF840007FF01CF800000000FFFF804FFFFFFFFFFFFFFFFFFE0600FFC207FE38000003DC026CF1CCFF1C79803FC0007800C0081E0000F06";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00FFFE0201800000180FCF1E001FFFF83EFE3FFFF000201F87FE0E001FC383FFFC000000FFFE1FEF1FFFFFFFFFFFFFFFFF9FE01FF831C60F0000E281C4EBCFFFFFF0800007FF0007800F8081E000070700FFFC0603C0000078C7CFFF001FFFFFFFFC1FFFF000203FFFFC0E803F87C7FFFFC07800FF781C7FCFFFFFFFFFFFFFFFFF6010FFE31FB83C0000E3E14CF4981CFFF0800007BF8000001D8000E0000707800FFE000300000078C7FFFE03FFFFFF8FF81FFFE004003FFFE00C000283FFFFFFE07001FF1E1DF8F1FFFFFFFFFFFFFFF8C0001FE30F07F8000001FFCEF2301FFE7000000F1FC7E700F00000600000108007FE000E0007F000C1FC7E07FFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "01E01FFFC006007FFFC100000083FFFFF81870187FFF1FC3827FFFFFFFFFFFFFE780060007903C018000007E0E71801FFE3001000F07EFEDE1E00006000000308003FF003C8C07E0000080000FFF87FF00000F3F800C01FFC39F80000000FFF3F81C70383FFF1F018D9FFFFFFFFFFFFE1C000E000FF03F018000407E0E003E38C70070001E00061C7F800000C00000000007FF80381C01E00000800007FFE01F0000431E00001FFF003F8000000011E1F00F303803FE3E0180F3FFFFFFFFFFFCF030FF000FF80E380100003E0E023DC7C3C071081C10047C1F010780406000000607FFE0381800E0020080FC07FFC0040000E18E00007FFE003FC000000001C0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "E00F187003FC3C01C00DFFFFFFFFFFF9C039FF000FF8063801000006060F399FC7E0F0000000007E3F0003C000F00300007F9FE0103000E0060001FE0003C0000300E0FC00003FFC03FFC00000000000000F1C2023F81803C0061FFFFFFFFF860001F80007F8703000000000001F0680CFFF80001C00003FFF0000FF81FC0080007F0FF801E000007E6001FF00000000030DC06000003FF07FFFFC0000380000001FFF803FC000030003E3FFFFFFF8780001F00000E0FFC00020008001FEF07FFC7F8E067E00101FFE00007FC1FC0006007E03FC03C0000FFE0001FF00000000030FC00380007FF00FC0300000380000001FFF801E00000306003C1FFFFF03C1";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FE10000000007F8007E0000301FE70F87C738E067F803F8FF80F000787F8000E000401FC0700070FFE0001FF000000000001000FC0007FE00000000000000006001E00000C000000003F03E00001FF00F7B000001C0003800FE0000080FC0FC038718C04FFC3FFCF800F00000EF000000000181C06000F0FF08000FF08000003E000001F8003FFC0000038000000000F0C3C00180C180000C03F807FE1FF0000E1FBE0001EC000001FC0000080F800003FF18E00FEFFFFCFF80F80000000000000003C0006000F07F0F8008700000003F0000002000FFF80000000000000001E000000780C180600C07FC000FFFC0000E1FFE0001CF000000180000000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "7FF01E60FE3FC67EFE0740000000006070001F1000000F03E038800000000007FF0000001E1E1E0000000001C00E003E000001F107883F00C0FFE000000000F8E7FFE000007C10000000021C00000000FFF01EF07F3FC37FFF00FC000000000079C03FFFC0000400003FC00000000007FF00001E3F0F0000000007000004003C004007F0E3C07F8180FFFF1E0FC001F8FFFFC00000FC40000000030C0E0020003F381FF81FFFC3F3FFC0FC30000000003FFCFFFFEC000000003FF800000038006101F8FC7E07000000000F800000000001F81FE0F3E07FC781FFBE0F0781E1C07FFFC00001E1C000000001801E047C000E0C03FC1FF081E1FFC0FC30000000E0";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "1FFEFFFFFF00000F003F1800000078000003F9F8FE01000000800F801800C00001FF3FC073F07FCF80E01C0F000FE18078FF800001C08000000000001E007E07060461FC0FE000601FC0FE100000008007FCFFFFFF0000001FF818007819F8000001FFD8FC00000000000F800003E01001FF3FCC01F2FF8F80E0000F000EE1002078018000000000000000001E0C3E1F060071C00180000007C0FF800008000701F07FFFE3800C00FFC118607FFFF80000003F1800000000000007800007F07C007E7F9C00FFFF0F80078006000400080000010000000000000000000E3FBE2007007100000000000380C780000C400FE1E021E0E0807EFF000038E07FF70000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "30003F1800000000000007877C03F0FC003EFF7C003FF0100007E3003800001C000000000000000001000000007F01E01F00780000000000000F03840018430DFBE00000003FE7C000FE000000E0000000F03FF80083000F0000001FFE01F8780000C3FE001C00300083FFE03800087E100080000000440000000040007801E1FFE0FC001800000C701F2387300847CC3FE40000007F878DC0F1E00000C0000003F03FF801E3C00F0000003FFE0078600001C3FFE000007001E1FFE000003EFFF001C00000003F00181808C0007001FF7FF0F8000000000C181F3004300007FFFFC00000007F0FC01F80C40030C0060003F0000003E000060000003FFE003000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "0007FFC03000006000E0FFE00000003FF00000000000000078000040007F01FF7FFFD8000001C00C0C022000700383FFFFC0000000F3FFFFFE000CFEF8C00F0001F8000003C000000000000038000000001FFF843F079C0000E07FE000000001E000000000780001F0000000007F83FEFBFF8800FDC0C00C000000C00007C3FC3F7E600E00FFFFE000000CF800001F0003FFC00003C0E0000000000000000038001F0F1E1E0FFC00000000C018000000E000000021F0000100400100007F8380F8DFDC7C79E0600C0307C1C01C0F81F03EFFE03E00FC01C0F400000000003C0C0FFFE00000C3E0067000000000000000071E079C3C3FF8300000000000003F00";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00F2000003C0000000E00300007F8000F80FFEFC39E03BFC030FF3403C0F81801FFFE03E00F000C1FE008003F800380F1FFFFF86003FC00E780000000000000007BE0380787FF8F80000000000007F8000F2002003C0000001F00718003F8003000FFFFC00E21FE0020FF1C03C0FD3E01FFFFF1E00600001FE180007F80000001FFFFFC0003F80063000000060000000033E0780F8FFFCF80000000000003E000070003003800000F0E30D088000000703C39FF800E38FC00040F0023803F3F2F3FFFF80003180003F180007F800003C1FFDE3C0C02000000000000000003000001E0F80F9FFFFF870000000000000000000007800000001F0078000C0000007";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "03E01FF800800FE000407FB001C1FFFFF3FFFF00000180001E00000FF000003E0FFCE381E0000000000000000000700000023F01F3FFFE30C0000000000000001800000000000003F01F0000E000000703F09F9803000E739E007FF003E03F87FFDFFF00000000001E00000FC000003F0EFEFF01E00000000000003F0000300000007801F3FFFE01870000020000000018E0000000070003E01F00000007810711F9FF800F060E73FE01FFF007F03F03FFDFFC30000007000000000F8000001F04363E01C00000000000063FE000200000007801F3FFFC019F800007000000001DF800FC00078003C01E0000000FC3C73FFFFFC00F9E0E7FFE00FC1C23FE3C03";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFF0F8003C00000000000F0000040F81FE3E03800600000000043FE200000000003000E3FFE0003F830007000000000FFC00FC00078001811E0000001FC3C7FFFFF1FF0FB8FFFFF800FC1C03FFF003FFFF00F83C7E00000000000C00003E0383FC3F02009F880000000437E20600000F80000001F800003FCFC0000000010003FF80FC0007000001008820201F8307FFDFF3FF8FF8FFFFF000FC1C3FFFE203F3F000F8383E00006000000000003E0383FC3FFF007FFC0000000023C00600003F80000081E000003F9FE00000000000007FC0FC000200000000C000783E0003FFCFFF3F0FFFFFFFF000FC383FFC60FFC381DC00001E00004000000000000F7F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "83F03FFFFE3FFE0000000000000000307F000001F00000000000E00000000003C039FE018000007C20000000FC3C0000E78FFE3C0FFFFE7FF0007C387FF869FFC303DE00001E06000000000000000FFF81E03FFFFE3FFFC000000000038000F07E001001F80000000000600030003807E001FE03E0000FFFF80000007F000000C7FFFC780FFFC800E0007C707FFDC3FFFF022C00000E0000000000000000FFEF00F01FFFFF73FFE000000000038007F03E00000060000000000000000000F80FE03FC00000087FFFF80000007F00000003FFFC600FF30000000FFFF07FFF87C7FE022C000004000000000003FFFFF80F003C03C7FFF3FFE00780300007FFFFF0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000003C000000000000001F81FE07F8000001FF9FFF83FE01E300F000003FFFCC00FC00000001FE7F0FFFF0FF7E60A0801800000000000000FFFFF000FF81E0003FFE1FCFC0FC0F800003FFFF00000003E0003C00000000000003BF81EF0FF0003801FC07EF87FF03FC0010000FFFFFF800FE00030003FFFE0FFFFFFFFF7FA2801C00000000000000607E00003FC1F8601FFE1F8000FE1F078003FF8F0000000FFFC03FF00003E0000003FF01C00FF00FFFE1F803E79DFFFFE3F707000FFFFC10007F003FC00FFFFC0FFFFFFFFFFFB2800C0000000001F800003E000380E1FC70033E1E0007FFFE078003FF03000000E7FFE003FB0000E0001C03FF000";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N12
cyclonev_lcell_comb \drawer|pixel~63 (
// Equation(s):
// \drawer|pixel~63_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout  
// & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~63 .extended_lut = "off";
defparam \drawer|pixel~63 .lut_mask = 64'h031103DDCF11CFDD;
defparam \drawer|pixel~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "C0FFD07E001F00046FDC07FFFE0100C3F07E0FFC0000000001B00FFFFFFF8000007020E001C3F101F0400003FC7FE7FFC40CF0FFF401FC001FA26039E000000000000000006E780007DE7E003F0F001981FF98CE00071EF43B9C07FFFFC00003F01C1FF800000000033007FFFFFFF0C00030800001E7FFC1FC0000618C0FE0F78004E0FFE03C00003F321038C0000000000000000098700000F247801C0F0FFB83FF3F8C00067FF7D1CF03F3FFC00001E1C8FFE0000000000F3000FFFFF8FFF00001C00300C7FF83E7004070060FF2E00000E01FC07E3FD8FF7B1878000000000000000000B100E0006C1383C00F1FD307E67F000004FFF3D9CFC1F8FFE00380";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "E1CBFE00000000001F6000CFFFFCFFFF1001FC1F8007C001030038000307E7400000F0CFC07C3F803FF80DF0000000000000000001600060003E8827F8000F9707C27E000005E1FB8FC063FFFFF803006013FC00000000000F4000CF7FFFFFFF3801FC1FE00FC00003003C000103ED1FA000F0EFC07C7E001FF80570000000000000000003601C00003B4707FC01CE170C007C00000D80FB8FE003FFFFCE030007363C00000000000F4000063FFFFFFE10007C37C00FC00003801811F100CF3FE000F8CF807FFEC03F7807F0000000000000000002C01E00F03F7F01FC07FC163800F080003A00FCCFF001FFFFDF0700060B0000000000000F4000063FFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00003022403FF80001C0C03FFC0047FFE3FFFE1F003FFFF83E3C3DE0000000000000000003803FE1F87F83F01DC43C17E000C08660360CFF5FF800FFFFFFFE0000050000000000000F400007C3FFFFFF00003034007878000000C07BFC0007FF87FFF41E383FFFFC7C3C3DC0000000000000000005003FF3F8FFE078000C3C97CC01800E602C1FFF9FF8007FFFFFFF000032C0E0000000000F40000383FFFFFF3000E01821F079F0001001F8FC03E0FF3FF980007C3FFFF8FC3C198000000000000000000A61FFFF3FFF0008400871D61C0F003E612C1FFE99FC003FFFFFFF80003D40E0000000000140000003FFFFFF3801F0003FE07BF1781803FEFC07E00E";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "3FF80C03FE3FFFF0707C1B0000000000000000000AE1FFFF1F7F07C043F861D43C0E3C7C03181FFFB8FC01C7FFFFFF80001EA02000000000007C00003C07FFFF3E01C0003F80FFFFF80983FFFC03E0023FF060007E3FFFF8187C1B0000000000000000000AF3DFFF1FFF03E103F86394F00E7E7801501FFFA82001C3FFFFFFF0001E5E00000000000F3800003F07FFFFCF0180001F07FFFFF807FFF1FF0000383EF078000007FFFC187F1B0000000000000000000AFF07FFCFFFC07BFBF073A1C02F7F7800D0FFFF8C0003C1FFF9FFF0001FB200000000001CB000007FFFFFFF8F9FC1C01F07CFE1DF07FFE0F800007800F07800000003DC187F1A0000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "CFC08180E001D8FF9C078018E0000000000000000000000006783E063E0031F101F3F800003FFFFFFFE0401FFFF000071C0801F8000001D90044007FE0078E0F000FF0CC00180E010C10000C07FF1F01CFFE40C1E001F86780CF0019E000000000000000000000000CCE7E070000030000E0F0001C7FBFFFFFF8200FFFF00603000CF0FC000000E50060007FFF00F938C000F3482001C4310070008000FC1F03DF786413C00CF00100E001C9C0000000000000000000000019C7998F8207D8000000F001FFFF9FFFFFFC0007FFE00000F00FFC1E0000007500A001C3FFFFFFC7C0007C9ED001C0300070008000781F87CE208AEBC00EE00000E0026B80000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "000000000000000031C108DFE30FF3C38018C001F3FFC3FFDE3E000FFFE00000780FFE1F0000001900A003C3FFFFC0FCC6007ED3D0038000020311C000000E800400C584C40DE00000E001D9C0000000000000000000000067C008FFF00E78038718C001C0780000C40FF81FFFE00000780FEC3E0000001BC3800007FFFFE3FFC781FBA5191F8000019E1FC10003C801E00043A9BE81F00000E3FE30C000000000000000000000004FC1DF03FC7E1C71BFC0E000C00000000001FC3FF8F00108181FC03E8000001AE780E007FFFFFFFFC7C7F18A0C06000001FF0FC1007FE30FF00060505E01F0000FFFE3C0C000000000000000000000005000FF07FFFC8FF0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "1FF0C000C000000400003F3FFCFC0000001FC0380C00001930C0601EFFFFFFFF87FFE0C50F01F00061F8000000FCC707C018FFE61800F80019FC6000C0000000000000000000000067801FDFE30007F003F88000E000000000003FFFFFFC00000003C0180E008018904000083FFFFFFF13C3002B81FE30017040000000F81F018039F07DF400180030FCAF80C00000000000000001000000ADE003FFA00027F019FD801FE0000000000007F3F9FE0180C003C0100600C01F5B4000001FFFFFFF33E2003671F170006000000000780F018000F01E81800C0030FC21C1C00000000000000000000001A47F807FE00030003BFC9C03F0000000000003E7FFFF0198";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "0003C01007F0803F474000000FFFFFFF79FE3807BFF6E00000060E80003806008420700797400703FF8E2007800000000000000000000001763FF38FC8003FF0E3EEBC0010300000000000EFCFCFC07C0003E1F003F00061BB0000008FFFFFFF79E03F0BDC37100078027E00030000E404F8000769260003FF8FFC07800000000000000000000002B238FFC008E07FF0E7FC3FC0103000000000000F87C7E03C0007E1F003F010C185000000CFFFFFFF3CC01F8800139F7F78401E003F8001FC00F80007F9030003FFFFEE0780000000000000000000000207FCFFC007F8660067F17FEC1800000000C1000003C1C703C23FE0B001FC11C1E44000000FFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "1E009F800019D1FF704003807FC0E1BE11C800E632B9C0019DFC66070000000000000000000000077FFFFFFFC7FFE6004FE67FFC1800600181F1000000000303C73FC010006F0181FA40000003FFFFFD04000F00040099F8200001C01F80C0E0000001E60F21F801FFFC7F2600000000000000000000000D7FFFFFFFFFFFFCF00FDC7FE01800700000F0200000000100873FE010000F8081FA7C000001FFFFFF00000E1C5E001BF1001C00011E000000040063FF7B6E06207FFBFFE60000000000000000000000167FFE0E3FFF0781F03E30FF003C00F3F808007C03C00000000F39F010000780041AFC0000000FFCFF0000003E1E000F03801C08000C000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "0E03F7FF3A33E3F01DFFC7CE000000000000000000000034FFDE0E1FFC3013F87CCF00007F00F3F83C03FFC3E03E00000600E0100000800019FE0000000F803F0600C0381C00800788180000003C00041E0FFF063643933011DF870C000000000000000000000028FC039F3F183FFC7C018000007F0060007E07FFE0FFFFF8000000C03000000000181FE0000C1F00180600F060B803C00F0C0011E3C018460F3B3CFE020CB62BB01107861C000000000000000000000030F803FF7F18E0FC3E030000007F000000FC0FFFE03FFFFC000000C030000000001B8FE0003E1E00000000F061E00380079C1878E3C00047063FF8F4461FB9F40F11FF001800000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000001D0F001FC7E00399C0E060000007F000001F83FFFE00FFFFC000031C018000000005FCFE0001C00000000006021E0060007F818780181E307007FFFE4E7373F3CBD307E00180000000000000000000003300180007C001E0600044000187F800603F07FFC7007FFFC000013FC18000000005FDFF0000000000000006001E0000001FC18FC0003FF07007FFFFCCF2670DB5EE001C0F00000000000000000000006E003800030C0000F000D00003873801E0FE1FFFC18003FFF000003FF0E000000003F9FF8000000000006006000000000007FF8FF0007FE0700FFFFFE187CFFE791F801F9C0000000000000000000000CC38780800040000F80";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "3800003873801C07C3FFFC18000FFFE01807C706000000003FBFF0000000000006046000108000007FF8FF0E07FC4701FFE1FF187CFFF9EDBC03FD800000000000000000000009838701E00000001FC07000003FFF8C380783FFFE0C0007FFF0380FC783000000007CBFF00000000000000E6000100600013FF9FE0E0F9CE711FFF877387CFFFCEE7F061EE00000000000000000000019100600E000E0001F806000001FFF86183FCE7FFF9E0007FFFC187FFF01800000003FBFFF8000000000001F0000000600001FE1FE1E1F0FFFFBFFF9307E3DFFFC1C6D88033000000000000000000000313C00380060F007FC004000001FFF831F7FFE0FFFFF000FFFFE";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "0EFFF001C00000001FBFFFF001000000021F0000000000001FC03E3E3F03FFFFFFF9207E3CFFFE1407F5839800000000000000000000617FC03C00F0F007F0004000000FFF81EF3FF98FBEFF801FFFFF06F0000CE00000018FBFFFF80180000001902008020000000F81E7FE0E03EFFFFF0060371EF3FE370EF40C1800000000000000200000463FE004007FE007E02080000007FF88FF1FF3FFFFFFE003FF8F0070003FF00000000FBFFFF8000000C08186601C460000000799C1FF0C01C67FFC3C60271E71FE39894A081800000000000010E020008E0FE784007F8207E06180020003FF9C7F0FF3FFFFEFF003FE030070007FFC0000000FBFFFF8000000E0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "0180600CE003000107C383FF0001CCFFFC00E1E77E7BFC023C91FC1C00000000000000200000B801C630000E0003C04380070003FFFC0707FFFFFFFDFE01FFF780F0007FC00000000FBEFFF80000000000800047E007CF8383C387FF0000ECCFF807E3E7FEFFFC1FFE139E7800000000000000000001403E06CC00000000000701EF8FC3FFFEC003FFFFCFFDFF007FFFE1F0003F800000000FBFFFF800000000000000E1E007CF8781E703CF8000FFC7F87FF7E7FEFFF01FE00C0E7C00000000000000000002407FE0FC03EC1F1FC00E03FFC703F87FFE11FFFCE7BFFF8000FFF5F0007F000000000F9FFFFF00000000000000F0F81FFFCF83F800E0F001F7C3";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FEFFFFE7FCFFF0600800403C0000000000000000000581F9EFC00E02319FC03E071FC603F87FFE31FFF87FBFC1C0007FE1E061FF0000000007BFFFFF0E003E00000189F818FFF7DFC3F800C0F109F080FFFFFFE7F87FF0FFFFEEAF1E0000000000000000000603E0FFDE19FB619FC07E0E07620FF87FFF38F9F83FFFC0E0001FE0C1F3FE0000000003BFFFFF8E007F000003C07C01FFE3CF87F87800F103F801FFFFF7E1F87FF3FFF1CFB3FF0000000000000000000B00C0079E08023FFF80FE1E00601FF83FFFF83FF07FFFE0F8000FE070FFFC00000000039FC3FFFF007F003807C01801F9C1C70FF8EC73F807DF03FFFFE7E0F87FFC7C00980DFF00000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000001B8000001FEC7E07FE01FE370040FE781FE3FC3FE1FFFFF83C0007E0781FFC00000000039801FFFB8003801803E00001F8C1800E00FC73F83FFF07FFFFE7E0F8FFF07C19B906FF80000000000000000013C000FFC3F7F0087C01F87203C0FC301FE01C3FC11FFFFC1E6003E2381FF800000000039800FFFBF100800031F0C001F8C00018003C07F83FEF9FEE7FFFFBFCFFC0FFFE007E7FC00000000000001000138000FE5D11C07F0E0C186347C0FE201F800C7FC007FFFC040043F0780FFC0000000001B007FFFFFF000000F070F001F1E000F1C00007F87FEDFFCE1EFDFFFCFF83FF80004E7BE0000000000000300037F801CC420800F3063E18";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N0
cyclonev_lcell_comb \drawer|pixel~62 (
// Equation(s):
// \drawer|pixel~62_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~62 .extended_lut = "off";
defparam \drawer|pixel~62 .lut_mask = 64'h202570752A2F7A7F;
defparam \drawer|pixel~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "0000000000070380060400000000001C0003C00001FE78000000003FF00001FFFFCFFE0FF80600000003F800000FCFFFFF878000000000080000007FFF3E001E00060803860FFFFFFFCF8000002000002000000000018380000000000000003E0007000001FFFC000F0000080000000007EFF403801F0000000000001F8FFFFF7D000000008000000000003C083C067C00700801C80FFFFFFFFF8000000000007F000000000001000000001F030807FFE00F000000FFFC001F8000000003C00007C78060001F8001E00000001FDFF300F80000601FF80000000000000039807808001C01F01FFFFFF07E0000000078007F800000000000C010003FFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FE0F0F800003F8000FC00000FF01C00003C00070001F0007E0001C003FFFE001F80000601F3C00000000E0000013C0701C003E18F0FFFFFFE01800000000F8003F80C000000000E07FFE7FFFFFFFFFFFFE07DFC0000078E00FC00003FF808000600000FF800F000FF1001C007FFFE01FF80400001FFC00000000C00000038003FC003FF001FFFFFFE38000200000F8001F80E00000000020FFFFFFFFFFFFFFFFFF1FFFC0000000700F800007FFC00000E00011FF8007001FF9000C00FFFFC03FF80C67801FFC00000000000003D00F07FC001FF001E7E00007E000780000000007006003F000000FFFFFFFFFFFFFFFFFFFFFFFE0000000301F00403FFFF00000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "F0007FFF0000001FF8000001FFFFC1FFF83C07F00FFE00000300000003F81FCFFC001FE301C3C10307FC00780000000000002003F800001FFFFFFE7FFFFFFFFFFFFFFFE0000000003C00E07FFFFE1E007C00FFFF0000001FF0000001FFFFE3FFFFF80FF000FFCFFFFF800000007CF8E07E000800008003FFC7FC00380C00000000000001F800007FFFFFF87FFFFFFFFFFFFFFFE70000000078007800FFFFFF007FFDE1FF00000001E0000203FFFFE3FFFF303FE0600DFFE077800000003FF0E01E000000100003FFE3FE38080E00000000000001F80001FFFFFFF0FFFFFC7FFFFFFFFFEF8E000001F0003E000FFFFF007FFFC0FF0000000000000703FFFFF1FF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "9F7E7FC0000CFFC07F8003E00C3FF8F01C0000003E0403FFE1FE78000C00000000000001F00003FFFFFC00FFFFFFFFF0FFFFFFFF8C0000FFF0003E0007FFFF003FFE007E0000000000000003FFFFF9FFFFFFFF800108FFC1FB8847703E3CFFF8180000007FDC03FFE1C7F803800000000000E000C00003FFFFF803FFC7FFFFC07FDFFFFE0000FFFFE0003E0001FFFF803FFC007C0000000000000003FFFFFCFFFFFFFE00030DFFE7FF8CFC307F003FF8000000003FCC01F80007C003C00000000000E000000007FFFFF807FFC71FFF003F01FFFE0001FFFFC0003F0000FC3FD83FF0003C0000000000000001FFFFFC7FFFF02200018FFFFFFF8C783FFF001FF8";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "0700001E1F0C0003C007E00060700000FF801F83CFF8000061803FFFFFC0001FDBDFFFC47FFE3F07FFE0EFE1878000F800000800F87FFFFFF07804F783FFF8E00000000F83800000E0000001800000000000001EFE1C0001C007E0407000003FFFC0070003F001E06000FFFFCFFFF0708981FFEC7FFE3F87FFE0FFF00F800071C0000001F07FFFFC7EF00E6303FFF1F80000023FC000000060060000000000000000000E78384200000E00C03000007FC7FC000000E003F84001E1FFCFFFFFE0CC33FFFC7FFE1F03FFC1FFF00F80000180007607803FFFFC7FC00E6303FFE3FC0000007F80000000000200000003E0000000000070000008000E00400600039F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "0FFE0000000007F80079FFEFDFFFFFC0FFFFCFF81E1E0031FC0FFFE0078000000000FF1E003FF0387E070733838707FC0000007E0000000000000000000FF000000000000000007FF01E000007000F801F7F86002000077C01F8FF01FFFF0380FE3FCFF000000020F81DF8C0003000000001FF3F003FE001E07FC33F020002780000007C00000000000000000018F80000000000000000FBE0000000C7801FC0301FC400200007F81FF8F80070FF0000FC3FFFF9C00000007018F8C0007000000001FFFF8033E001C0FDE19E180000000180007800000000000000000030780000006000000009F9C000000007801FFF671FC400000007F0FFF00000107E0000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FE3FFFFDE0000C046038F8C0007000000003F3DFE023C07103F8719E1800000003C0007800000C00000000000070F8000000F00000000FFF80000C0007801FFFEF0FC5F800000FC0FFE0000000303C00FFFFF1FC60000FC663F8F8C001F000000003C1FCFCE1C0700FFC71840000000601C0C07F80001C00000000000070F8000000200000001FFF8000000007801FFFEF0F81FF18387FC1FFC0086000003C00FFFFE0C600001EE6031FFDC007800060007100701F81C0E00FFE780001C006070000C07FC0001C00000000000079F80180000001800000EE19FC00061F801F81E00E21FFF83FFFC7FFC0FFF000003800FE7FE0E700001C30033F7FFFFF9C00F0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00E01800000000C01FFF300003E00E060000C03F8000000000000000003FF0038000000301C0000000FE003FF8001FC1F0FE31FFF83DFFCFFFC1FFE000003000FF3FE1FF80000E1C03F07FFFFFDE00E000001C0000000007FFC3C00001E00C000000000000000000020000000007C0000000000001F800000000003FF8001FE3FFFE3FFFFC003C0FFE03FFC00003011FEFDEE1FFC000030E03807FF3E3FE10E000019C000307000FF803C00000F00C0000000000000F0300070E0000000080000001C00001FC00000000007FF0000FFFFFFF7FFFFC000007F807FE00800707FFFF8FC073800001FE00003F7FFFFE000000031C00060FC1FFFF07C00000F00000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "08FF01FE1FBF803FFF9FFFFC03FFF980FFFF80FFC79E03FC00FBF981FFF7FFFFF9F3280000000000000080000FE0007E0E07E20001F86000FFFFE078003F00000100007FFC003F3000000007C387E000000003FC03FF807FFFBE1FFC03FFF000FFF100FFE71FC71FE1F9B803FFFEFFF9F80220000F800000000000007FF003CFFE03E000007C0000787FF038001E00000100003FF8001C0000000007C7E3E000000007FC00FF81FFCFF003FE03FFE000F80083FFF01FFE0FE3FFF807FFFC0FF87C032000FF00000000000703FFF803C7FC03FF00007C0000783EF008001F00060000001FF0001C003C000007C7F3F00000380FFE1CFFFE0003C7F0E3FFE1E380";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "F00087FFF07FFC0FE7FFFC81FFF800F07E19A8F0F000000000007F078FFC07CFE003FF00007C0000003FF800000F80800070000F01F80000FE000003C1F1FBFC003801FFFFFC02FFE00FFC00FC0003E3E0008FE3F87FFC1DE7FFFFC0FFC00030FE1DA7F0E00000000001FF0E0E1F1FFF0007B980007C0000003CF800000FC1860038000E01F80001C2000000C001FFFE00380007FFF80FFFFF9FFC06300007E3E0800383FCFFFF1FFFFF39C01F800001C019AFE0C000FF0000FFFFFE3C0FFFFC001F19800000001000007C00000F83E6001FE00701F80000E20000000001FFFC00000001FFE1FFFFF11FF80078000000C0E000031FFFE1FFFFFE00001F0C0803";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "C0132E000000FFC00F807FFEE003FFF8003F0F80000000000000380001E00364000FFC03804000043F000003C0007FFE000000FE03E7FFFFF01C0038FFFFFFFC00F000030FFFC07FFFFE00001F0C1F07C0032E00000071C00E007FFFC0000070001F0F80000000000C0000000FE00764030C7C01800000071FFFC01F703E1CFC000000FF83C7FF802001C73FFF03FC0738FE001F07FFC00FFFFC0007CC001F0FC003260000000003FF00E1FFB8000070000003F80000000006000000000007EC0F1CF001E00000078FFFC0FF787F800000007BFE03E000000603E33FC00000003867007FE7FFE00787F80307E0000F0FE001B000001000073F87C1F83C000030";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0000007C000000000700000000001B8C1F1DE000E7000007C3FFC0FC3FF38000FE007FFC03F830000F87E3FF000000001FB3F8FFFFFFC403C7F80787C00007FFF801F000000018071F0FC0FC3C0000300000003C0000000003800000000001841F9FC00007000003C1FFC07C03FF0000FF007FF807F860000F83E3FFC0000000CFD1FCE63FFF8003FFF00783810007FFFE00FC000FC0FFE79C1FC0FFFE0F00000000001001800C0383C00000E00000001F87800C0F040003C0FFE00003FC0000FF803FE3FFFE8000078013FFFF000000F7DF1FC43FFF0E03FFE0CFC1878001FFFC007C007CE3CFFFF839C0FFFF3FF8000000000003C00041C1C00000E0000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "000000001FC00010000FC003C00000007001F00000000FFFFFFC03FFEF03F8001FFFE7FF0001FFFC00003F8000780FFC3F0000FC001E0000800003E0F00FFE1FFFF00200C3CF7FFC7E80703FFF001FF0000000000FC00000001F8003C0000380E100E00000003FFFFFFF03FFFF01F0001FFFE1FFE001FFF80000FFC0000007F83F001FFC003F0001C00007F0000FFF03FFFC03FC00067FFC7C00E03FFF001FC0000000001F840000001F0003C00000004100000020307FFFFFFF01FFFE01FEFC9FFFC1FFF001FFFE0007FFE0000003F80F003E3803FE0001800007F8001FFF80FFF600FF8001F83FF83980F87E0000000E00001FF00F6000001C01E3E0000038";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "000000003030FFFFFFFFC1FFFE03FFFFFFFF81FFF81FE07FC0FFFFF0000420F80000F8001FF80000000007FC003FFFFFFFF31E03C003F83FF87F83F01C0040000F0E00FFC01F6100001803F07C00003800000000103EFFFFFFFFE3FFFF01FFFFFFFF9FFFFE7FE1FFC1F7FFF0001C38000000C0001FC00000000003FC0030FFFF7FF3FF03C787FFFFFFFF87F00000E03C070FF00F000100001C0003F00000000000000000003FF83FFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFC1FFFFC0000C1C000000000008000000000001FC00007FFF7FF9F731FFEFFFFFFFFF8F700001E0FF000FF807000000001F8003C00000060000000000007FF03FFFFFFFFFFF01FFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFF80FFF80000000C0000003FF700000000000000FC00007FFFFFFEFF81C7E7FFFFFF3FFFF00003C0F4000FFC40000000001F800000000004000000000001FFF03FFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFE007E0000000000000001FFF100000000000000FDC0007FFFFFFF7EC3C3C1FE7FFE1F07FC000700E01E0FF8F8038000000F808040018000000000000001FFF83FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFC00000000000000000C0003FFFFFFFFEE7C3C0003FFE1E07CC000700003F0001FC0FE400000F0000F00000000000000C1FC3FFFFFFFFFFFF883FFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0003F000000000800000000000201E1FFFFFFFFFF780003FFFFF0000002703183E0001FC0FFE0000060000E00000000000001E1FE3FFFFFFFFFFFF9C7FFFFFFFFFFFFFFFFFFFFFC01E000000000000000000800000000000F00FC00100203F1FFFFFFFFFFF00007F1FFFA000202703FF3C0003F81F7F0000001000000000000000001F1FE3FFFFFFFFFFFFF9FCFFFFFFFFFFFFFFFFFFFF803FC000000000C3800000000000000001F03FC0010E003FFFFFFFFFFFFF00007E1FFFB000206703FFB80003F81E7F0000003000002000000000001F1FE1FFFFFFFFFFFFC1FC7FFFFFFFFFFFFFFFFFFF803FE000000000E3800000000000000001F03FE0010E003FFF";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N36
cyclonev_lcell_comb \drawer|pixel~64 (
// Equation(s):
// \drawer|pixel~64_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout 
//  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout  
// & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~64 .extended_lut = "off";
defparam \drawer|pixel~64 .lut_mask = 64'h024613578ACE9BDF;
defparam \drawer|pixel~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N30
cyclonev_lcell_comb \drawer|pixel~65 (
// Equation(s):
// \drawer|pixel~65_combout  = ( \drawer|pixel~62_combout  & ( \drawer|pixel~64_combout  & ( (!\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\drawer|pixel~63_combout )))) # 
// (\drawer|address[0]~0_combout  & (((\drawer|pixel~61_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\drawer|pixel~62_combout  & ( \drawer|pixel~64_combout  & ( (!\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\drawer|pixel~63_combout )))) # (\drawer|address[0]~0_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~61_combout 
// ))) ) ) ) # ( \drawer|pixel~62_combout  & ( !\drawer|pixel~64_combout  & ( (!\drawer|address[0]~0_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~63_combout )))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|pixel~61_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\drawer|pixel~62_combout  & ( !\drawer|pixel~64_combout  & ( (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|pixel~63_combout )))) # (\drawer|address[0]~0_combout  & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|pixel~61_combout ))) ) 
// ) )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\drawer|pixel~61_combout ),
	.datad(!\drawer|pixel~63_combout ),
	.datae(!\drawer|pixel~62_combout ),
	.dataf(!\drawer|pixel~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~65 .extended_lut = "off";
defparam \drawer|pixel~65 .lut_mask = 64'h042615378CAE9DBF;
defparam \drawer|pixel~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N42
cyclonev_lcell_comb \drawer|pixel~66 (
// Equation(s):
// \drawer|pixel~66_combout  = ( \drawer|pixel~65_combout  & ( (!\drawer|Add3~1_sumout ) # ((!\Draw|draw~5_combout ) # (\drawer|pixel~60_combout )) ) ) # ( !\drawer|pixel~65_combout  & ( (\drawer|Add3~1_sumout  & (\Draw|draw~5_combout  & 
// \drawer|pixel~60_combout )) ) )

	.dataa(!\drawer|Add3~1_sumout ),
	.datab(!\Draw|draw~5_combout ),
	.datac(gnd),
	.datad(!\drawer|pixel~60_combout ),
	.datae(gnd),
	.dataf(!\drawer|pixel~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~66 .extended_lut = "off";
defparam \drawer|pixel~66 .lut_mask = 64'h00110011EEFFEEFF;
defparam \drawer|pixel~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N44
dffeas \drawer|pixel[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[5] .is_wysiwyg = "true";
defparam \drawer|pixel[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "0000000000070380060000000000001C0003C00001FE780000000000000001FFFFCFFE0FF80000000003F800000FCFFFFF878000000000080000007FFF3E0000000000000000000000300000000000002000000000018380000000000000003E0007000001FFFC000F0000000000000007EFF40380000000000000001F8FFFFF7D000000008000000000003C083C0600000000000000000000000000000000007F000000000001000000001F030807FFE00F000000FFFC001F8000000000000007C7800000000000000000001FDFF300F80000001FF800000000000000380000080000000000000000000000000078007F800000000000C010003FFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FE0F0F800003F8000FC00000FF00000003C0000000000000000000003FFFE000F80000001FFC000000000000001000001C00000000000000000000000000F8003F800000000000E07FFE7FFFFFFFFFFFFE07DFC0000078000FC00003FF8000000000000000000000010000007FFFE000F80400001FFC00000000000000000003FC00000000000000038000200000F8001F80000000000020FFFFFFFFFFFFFFFFFF1FFFC0000000000F800007FFC00000000000000000000001000000FFFFC000F80C07801FFC00000000000003D00F07FC0000000000000007E0007800000000070000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000001F00403FFFF00000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "000000000000000000000001FFFFC000F83C07F00FFE00000300000003F81FCFFC0000030000010307FC007800000000000000000000001FFFFFFE7FFFFFFFFFFFFFFFE0000000003C00E07FFFFE1E00000000000000000000000001FFFFE000FFF80FF000FFCFFFFF800000007CF8E07E000000000003FFC7FC00380C000000000000000000007FFFFFF87FFFFFFFFFFFFFFFE70000000078007800FFFFFF00000000000000000000000003FFFFE000FFF03FE0000FFFFFFF800000003FF0E01E000000000003FFE3FE38080E00000000000000000001FFFFFFF0FFFFFC7FFFFFFFFFEF8E000001F0003E000FFFFF00000000000000000000000003FFFFF000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "9FFE7FC0000FFFFFFF8003E00C3FF8F01C000000000003FFE1FE78000C00000000000000000003FFFFFC00FFFFFFFFF0FFFFFFFF8C0000FFF0003E0007FFFF00000000000000000000000003FFFFF800FFFFFF80010FFFFFFF8047F03E3CFFF818000000000003FFE1C7F8038000000000000000000003FFFFF803FFC7FFFFC07FDFFFFE0000FFFFE0003E0001FFFF80000000000000000000000003FFFFFC00FFFFFE00030FFFFFFF80FFF07F003FF800000000000001F80007C003C000000000000000000007FFFFF807FFC71FFF003F01FFFE0001FFFFC0003F0000FC3FD8000000000000000000000001FFFFFC00FFFFFE00018FFFFFFF807FFFFF001FF8";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "08FF01FFFFBFFFFFFFFFFFFFFFFFF980FFFF80FFC79E03FC00FBF981FFFFFFFFF9F0C80000000000000080000FFFFFFFFE07E00001F86000FFFFE07800000000010000000000000000000007C007E000000003FFFFFFFFFFFFFE1FFFFFFFF000FFF100FFE71FC7FFE1F9F803FFFEFFF9F801C00000000000000000007FFFFFCFFE03E000007C0000787FF03800000000010000000000000000000007C003E000000007FFFFFFFFFFCFF003FFFFFFE000F80083FFF01FFFFFE3FFF807FFFC0FF87C00C0000000000000000703FFFFFFC7FC03FF00007C0000783EF0080000000600000000000000003C000007C003F00000000FFFFFFFFE0003C000E3FFE1E000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "F00087FFF07FFFFFE7FFFC81FFF800F07E1848F00000000000007F07FFFFFFCFE003FF00007C0000003FF800000000000070000000000000FE000003C001FBFC000001FFFFFC000000000000FC000000E0008FE3F87FFFFDE7FFFFC0FFC00030FE1C47F0000000000001FF0FFE1FFFFF0007BF80007C0000003CF800000000060038000000000001FE000000C001FFFE00000007FFF800000000000030000000E0800383FCFFFFFFFFFF39C01F800001C0184FE00000000000FFFFFFFC0FFFFC001F1F800000001000007C0000000006001FE00000000000FE0000000001FFFC00000001FFE000000000000078000000C0E00003FFFFE1FFFFFE00001F0C0803";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "C010CE00000000000FFFFFFFE003FFF8003F0F80000000000000380000000084000FFC00000000003F000003C0007FFE0000000003E0000000000038FFFFFFFC00F00003FFFFC07FFFFE00001F0C1F07C000CE00000000000FFFFFFFC0000070001F0F80000000000000000000000084030FFC00000000001FFFC01F703E1CFC0000000003C000000001C73FFFFFFFFF00FE001FFFFFC00FFFFC0007CC001F0FC000C60000000003FFFFE1FFB8000070000003F800000000000000000000000C0F1FF000000000000FFFC0FF787F80000000000003E000000603E33FFFFFFFFF007F007FFFFFE00787F80307E0000F0FE000400000000007FFFFC1F83C000030";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "0000007C00000000000000000000000C1F1FE0000700000003FFC0FC3FFF8000FE00000003F830000F87E3FFFFFFFFFF003FF8FFFFFFC403C7F80787C00007FFF800000000001807FFFFC0FC3C0000300000003C0000000000000000000000041F9FC0000700000001FFC07C03FF0000FF00000007F860000F83E3FFFFFFFFFFC01FFCFE3FFF8003FFF00783810007FFFE0000000FC0FFE7FFFFC0FFFE0F00000000001000000C0380000000000000001F87800C0F04000000FFE00003FC0000FF800003FFFE8000078013FFFFFFFFFFF01FFFFC3FFF0E03FFE0CFC1878001FFFC0000007FE3FFFFFFF9C0FFFF3FF8000000000000000041C000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "0700001E1F0C00000007E00000700000FF800003CFF8000061803FFFFFFFFFFFF81FFFFC7FFE3F07FFE0EFE1878000F800000000FFFFFFFFFFF800FF83FFF8000000000000000000E0000000000000000000001EFE1C00000007E0000000003FFFC0000003F001E06000FFFFCFFFFFF0F801FFFC7FFE3F87FFE0FFF00F80007000000001FFFFFFFC7FF0007F03FFF000000000000000000060000000000000000000000E78384000000E00000000007FC7FC000000E003F84001FFFFCFFFFFE0FC33FFFC7FFE1F03FFC1FFF00F80000000007607FFFFFFFC7FC0007F03FFE0000000000000000000000000000003E0000000000070000008000E00000000039F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "0FFE0000000007F80079FFEFDFFFFFC0FFFFCFF81E1E0031FC0FFFE0078000000000FF1FFFFFF0387E00003F83870000000000000000000000000000000FF000000000000000007FF01E000000000F801FFF8000000007FC01F8FF01FFFF0380FFFFCFF000000020F81FF8C0003000000001FF3FFFFFE001E000003F02000000000000000000000000000000001FF80000000000000000FFE0000000C0001FC03FFFC000000007F81FF8F80070FF0000FFFFFFF800000000701FF8C0007000000001FFFFFFF3E001C000001E18000000000000000000000000000000003FF80000000000000009FFC000000000001FFF78FFC000000007F0FFF00000107E0000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFC00000C00603FF8C0007000000003F3FFFFE3C0010000001E18000000000000000000000000000000007FF8000000000000000FFF8000000000001FFFF0FFC1F800000FC0FFE0000000300000FFFFF1FC00000FC063FFF8C001F000000003C1FCFFE1C00000000004000000060000C0000000000000000000007FF8000000000000001FFF8000000000001FFFF0FF81FF18387FC1FFC0086000000000FFFFE0FE00001FE003FFFDC007800060007100701F81C00000000000000006070000C0000000000000000000007FF80180000001800000EE0000000000001FFFFFFE21FFF83FFFC7FFC0FFF000000000FE7FE0FF00001FF003FF7FFFFF9C00F0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00E00000000000000000000000000E060000C0000000000000000000003FF0038000000301C000000000000000001FFFFFFE31FFF83DFFCFFFC1FFE000000000FF3FE1FF80000FFC03F07FFFFFDE00E00000000000000000003C000000000C000000000000000000020000000007C0000000000001F800000000000000001FFFFFFE3FFFFC003C0FFE03FFC00003011FEFDFE1FFC00003FE03807FFFFFFE00E0000000000000000007FC000000000C0000000000000F030007000000000080000001C00001FC00000000000000000FFFFFFF7FFFFC000007F807FE00800707FFFF8FC073800001FE00003F7FFFFE0000000000000000000000F8000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "0000000000000010000FC003C00000007000000000000FFFFFFC03FFEF03F8001FFFE7FF0001FFFC00003F8000780FFC0000000000000000000003E0F00FFE00FFFFFE0003CF7FFC7E807FFFFF001FF00000000000000000001F8003C0000380E000000000003FFFFFFF03FFFF01F0001FFFE1FFE001FFF80000FFC0000007F80000000000000000000007F0000FFF00FFFFFFFC00067FFC7C00FFFFFF001FC00000000000040000001F0003C00000004000000020307FFFFFFF01FFFE01FEFC9FFFC1FFF001FFFE0007FFE0000003F80000000000000000000007F8001FFF80FFF7FFFF8001FFFFF839FFF87E00000000000000000F6000001C01E3E0000038";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "000000003030FFFFFFFFC1FFFE03FFFFFFFF81FFF81FE07FC0FFFFF0000000F80000000000000000000007FC003FFFFFFFF3FFFFC003FFFFF87FFFF01C00400000000000001F6100001803F07C00003800000000103EFFFFFFFFE3FFFF01FFFFFFFF9FFFFE7FE1FFC1FFFFF0000000000000000000000000000003FC0030FFFFFFF3FFFFC787FFFFFFFFFFF00000E00000000000000100001C0003F00000000000000000003FF83FFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFC1FFFFC0000000000000000000000000000001FC00007FFFFFF9F7CFFFEFFFFFFFFFFFF00001E00000000000000000001F8003C00000060000000000007FF03FFFFFFFFFFF01FFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFF80FFF8000000000000003FF700000000000000FC00007FFFFFFEFFFFC7E7FFFFFFFFFFF00003C00000000040000000001F800000000004000000000001FFF03FFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFE007E0000000000000001FFF100000000000000FDC0007FFFFFFF7EFFC3C1FE7FFFFF07FC000700001E0000F8038000000F808000000000000000000001FFF83FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFC00000000000000000C0003FFFFFFFFEFFC3C0003FFFFE07CC000700003F0001FC0FE400000F0000000000000000000C1FC3FFFFFFFFFFFF883FFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0003F000000000800000000000001E1FFFFFFFFFF780003FFFFF0000002703183E0001FC0FFE0000060000000000000000001E1FE3FFFFFFFFFFFF9C7FFFFFFFFFFFFFFFFFFFFFC01E000000000000000000800000000000F00FC00100003F1FFFFFFFFFFF00007F1FFFA000202703FF3C0003F81FFF0000001000000000000000001F1FE3FFFFFFFFFFFFF9FCFFFFFFFFFFFFFFFFFFFF803FC000000000C3800000000000000001F03FC00100003FFFFFFFFFFFFF00007E1FFFB000206703FFB80003F81FFF0000003000000000000000001F1FE1FFFFFFFFFFFFC1FC7FFFFFFFFFFFFFFFFFFF803FE000000000E3800000000000000001F03FE00100003FFF";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N6
cyclonev_lcell_comb \drawer|pixel~75 (
// Equation(s):
// \drawer|pixel~75_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout 
//  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout 
//  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) ) ) ) # ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~75 .extended_lut = "off";
defparam \drawer|pixel~75 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \drawer|pixel~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFC000000001FBFF8603FE000C000000000000000001670C00000380000000000000070000000F8FE3C03FC01E0180E60000000071C0000003000000FFFFFFFFFFFFFFFFFFF0007FFC000000000000FFFFC000008001F3FF8607FE0008000000000000000001FF000000E3C00000000000001E0000000F03C0F80FC00E0100E700000060E0C0000003000001FFFFFFFFFFFFFFFFFFF0007FFF800000000000FFFFE000008001F3FFC203FF601C0000000000000010007E00000021E30000000000007C3C000006607FFFFF00000100FC00000020F0C0000007000001FFFFFFFFFFFFFFFFFFC6007FFFE00000000000EFFFF001000019F1FFF0107FE03E0000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "0000100000000000003F8000FFE00000000000E07F0000000003803600000200FC0000003FF8C0000006000001FFFFFFFFFFFFFFFFFFCE001CFC200000000000077FE003C0003FF903F03000E07E00000000000000000000003F80007C7F8000000003807FC000000000F00600000603C00000003FF8C0000006000001FFFFFFFFFFFFFFFFFF9F00007C300000000000003FC07FC0003FFF03E00000707E0000000000000003E000037F8000000FC00000000F00FFC0000060000781C0000E0E0001C0001FFCC0000006000001FFFFFFFFFFFFFFFFFF3F00007F1C0000000000001F00FE00607FFE01C00000307EBF00000000000003E0000F7F00200001FE00";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000C03FFC0F800FFF078C060000C080003F803DFFCE0000006000803FFFFFFFFFFFFFFFFFE670000FFCE0300000000001E00FE00783FFC0000000070380F00000000000001C0000F0E00200000FFF8001EF8027FF1FC01FFFC007FE6000C080003FC07FFFC60000006000007FFFFFFFFFFFFFFFFFEC7C0007FE7E00000000080FE00FC01FC000000000003C000060000000000000000000F000020000087FC07FF80001FFFFC1F07FF80001F800C1C0039FEFFFFFE2000000F00000FFFFFFFFFFFFFFFFFFE8EFC007F307C0000000000FFC0FC03FE00000000001F80000200000000000000000000000C000000001F1C7C00000FFFFC7E07FFE01C1D800E18";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "003FFFFFFFFE3200003F00001FFFFFFFFFFFFFFFFFFD0F7E007E180780000000003FE07C017E00000000003F00000018000000000000000000000C000000021FE000000007FFFCF80FFE00000F800618001FFFFFFFFE1E00007F8003FDFFFFFFFFFFFFFFFFF209FF00300FC0E0000000001FF81E000C0000000011FF039800FC003000000000000000000400000007038F03C00000C1F8F00FFC000007800310071FFFFFFFFC1FC000EE8003F8FFFFFFFFFFFFFFFFE408FF800003C0300000000000FF0000000000000001FE03F80000007000000000000000000000000007000F0000000000F8F00FCC00000000031007FFFFFFFF0C0FF01FC00003F9FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "000000000600000000000001FFFFFC3FFFFF000000C0000033FFF83E000700000000060000000000060000007FFF3FFF000000000000001E000000000000000000000000001C1C000000180000000000000000000400000003800000FFFFFC1FF7FE000000C0000031DFF7FE000380000000020000000000060000007F7C3CFFC001C0000000000F000000060000000000000000001F7C00000038000000000000000000060000186380000077FF061FFFFE100000C0000011C7FBFE0003800000002300000000000C0000007C7C30FF800000000000001E000000070000000000000000003F3E0000001800000000000000000006000000000000003FF8060F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFF000000C000001987E3FF1001C000000001C0000000000C00000078F839FF838000000000001C00000007FC00000000001CC7003E1F8000781800000000000000000002000000000000001C00060FFFC3000000C00000188FE3F3F801E10000000070000000000C00000020F87FFF03818000000000000000000FFE0000000000FFFF863E0F80007018000000000000000000020003E00000E0030F00060FFFC0000000C000001CDF83FFFF00E1000000003E000000001800000080F007FF0601FC00000000000000001E010100000000FE3F827F0FC0000018000000000000000000020007FC06006007C3E0070FFFC0000000C000001CFE07FFFE006180";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "0000000FFC0000001800000380F001FF1C01FF00000020030000001C018100000000FE1F80FF03E000001800000000000000000002007FFC07006007C0FC3F0FF790008000C000001CFE0FFF8E1800C000000060070000001000000381F000FF1803FF00000000070000000001800E0000007C04007801E000041800000000000000000001007FF80000011D80FFFE1FFF90038000C000000E3C0FFFCF780400000007F001F00000F000000700E0003F081FF8000000070F0000000000001E000000000000300063800C1800000000000000000001607FF0000001318007F03FFF001F8000C000000F1C0FFFC7F30C0300000FFFFF8C0003E000000000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "001FF07C00000F0E0000000001C01C000000000000000007003C1C00000000000000000001E07C00000000618000007FFE003F800040000003C01FFFE7FF8C0700000FFFFFF3C07F00000000000000000080F0FE000004300000000007C00C00000000000000000700100E00000000000000000001C0600000000060E000007FFE001E0C0060000000701FFFEFFFDC7F000007FFFFFC1FC00000000000000000008079FE070000600000000007C00000000000000000000F00100600000000000000000001C04000000000602000007FF800041C0060000000101FFFFFFFF878000007FFFFFFE010000000000000000000003EF8020000000000000007C00000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFE80C3FC00000701F00080000003F0000000000000001E007FC400018100000000000000000000783003F8000000000000003E0060400000000023007FFFFFFFF0000FC3C000001FFFFFFFFFFFFFFFFFFD0061FF000401C03E01C0000007F0000000000000000801FFFF0007E000000000000000000000FFFC03FC000000000000007C000000000000002600FFFFFFFFF010003E0000C407FFFFFFFFFFFFFFFFFA00183F800600E00F8000000007F0000000000000000007F83F003FE00000000000000000007FFFFFE3FE00000000000001FF804000000001003C41FFFFFFFFF81800000007C007FFFFFFFFFFFFFFFFE6000E03F00781FC1FF0000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "0010FF000000000000C000007E03F007FE0000003804000000001FFFFFFF0FF80000E0C000071FFC040000000070039FBFFFFFFFFFC1F8060403FC00FFFFFFFFFFFFFFFFFC8000201FC07FFFFFC381800038FE000000000000C0000010038007FF0000000000000000003FFFFFFFCFF9C000E08000041FF0000040000060033FFFFFFFFFFF83F8C78C07FFF87FFFFFFFFFFFFFFFF90000300FC019FFFFFFF000787C0C700000000000C0000000010003FFF01C000000000000003FFFFFFFFFFFC1E0FF0000000FE0000000000000007FFFFFFFFFFF0FFFEFEF3FFFFFFFFFFFFFFFFFFFFFFA000010000000FFFFFFE600F9FE00700000000000C0000000000001";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFF03C0000000000000779FFDFFFFFFFC1F87F0000000FC6000000000000007FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000008000000FFFBE7C3C0FFFC00E000000000000000000000000003F03C00000000203E1FFBFFFFFFFFFFC1FC078000038F8F800000180000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000006800000FFF3E1FFF0FFF101E000000000000000000000000000E03C00000000003FFFFFFCFFFFFFFFE0FC038018079F0F8000003E0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000002C00000FFE380FE18FFF3C3C000000000000000000000000000003800000000001FFFFFFCFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "DC3E000000079E000000003FC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000003000000FFE38FFFBCCFFFFF800000000000000000000000000000000000000000087FFFFE7FF7FFFFFF3F8000000EFC001800003FC001800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000010000007C63BFFFFECFFFFF000000000000000000000000000000000000000000003BFE7C7FF1FFFFFE1FC000000EFC001800000F80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000C0000070F3FFFE1FFFE7FF0200000000000000000000000000000003800000000001FE787FF07FFFF81FF000001FF8000000000000000003";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "000000000000000600780200000000000000000001C00000000000402000007FF000003C0020000000081DFFFFFFF0F0008083FFFFFFFFF0000000000000000000000400000000000000700007800000000000000000000000FC0200000000000000000001C00000000000C06000007FF000007E003000000008303FFE7FF3E00083C7FFFFFFFFF0000000000000000000000000000000000000F80F00000000000000000180000001FC0300000000000000000000F30000000000C0C000007FF000007800180000000C303FFFFFE3C00F87FFFFFFFFFFE4000060000000000000000000000000000000781FC0000000000000E00180F00005F8010000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000F8003000000C1800000FF80000030001C0000000C3F1FFFFFFF187F82FFFFFFFFFFC7000000000000000030000000000700000000381FE0000000000001FC1880F0000F780180000000000000000000018003800000C1000000FE00000000000C0000000C1F87FFFFFC3FFF807FFFFFFFFF87C0000000000000007C000000000000000000303FE0000000000001FC0000F00000000080000000000000000007F1FC00000000C1000000FFFC000000000C000000043F03FFFEFE7FFF02FFFFFFFFFFB000000000000000006F80000000000000000000FFDE000000000000E000002000000000C000000000000000000C0F0780000C00C19C00007F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FF0000000004000000063F00FFFE7FFFF007FFFFFFFFFFBE0001600000000000C7E0006000000000000001FFFE00003800000000000000000000006000000000000000001DE3C3F0001FC0E1BE000007FF0000000104000600061800DFFE7FFFF007FFFFFFFFFF3F001FF00000000000CFFF00600000000000000033F0780078000000000000000000000030000000000000000038007FFE000F80E1DE0000078E0000000004000E00060007EFFFFFFFFF0FFFFFFFFFFE1FE3F8F00000000000FFFF80000000000023000000F07FC0780000000000000000000000100000000000000000300F0E07000F80C0C00000070E0000000002001C00060007F1FFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFF87FFFFFFE0E73F0600000000000FFFF80000000003003FF8000607FE0700000000000000000000000180000000000000000600603FFF0060060E000007FFE0000000072000000030003F1FFFFFFFFFFF87FFFFFFC07F000000000000000FFFFC1000000007801FF0000001FE04000000000000000000000000C0000000000000000C000000F7FC00060E00000CFFC000000007300000003000071FFFFFFFFFFFCFFFFFFF801FF00000000000000FFFFC700000082FF9FFF023C000FC00000000000000000001C000006000000000000000380000007FFFE007FE0380083E0000180007180000003800031FFFFFFFFFFFEFFFFFFF8007FC0000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N0
cyclonev_lcell_comb \drawer|pixel~72 (
// Equation(s):
// \drawer|pixel~72_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~72 .extended_lut = "off";
defparam \drawer|pixel~72 .lut_mask = 64'h02138A9B4657CEDF;
defparam \drawer|pixel~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "1FFEFFFFFF00000F0000E000000000000003F9F8FE010000000000000000C00001FF0000000000000000000F0000000078FF800000000000000000001E007E07FE0461FC0FE000601FC0FE000000008007FCFFFFFF0000000007E000000000000001FFF8FC000000000000000003E01001FF0000000000000000000F000000002078000000000000000000001E0C3E1FFE0071C00180000007C0FF800000000701F07FFFE3800000003FE0000000000000003FF800000000000000000007F07C007E00000000000000078006000000000000000000000000000000000E3FBE3FFF007100000000000380C7800000000FE1E021E0E0800000FFFFC00000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00003FF800000000000000077C03F0FC003E0000000000000007E30000000000000000000000000000000000007F01FFFF00780000000000000F03800000030FFBE000000000183FFF0000000000000000F03FF8008000000000001FFE01F87800003C00000000000083FFE000000000000000000000000000000040007801FFFFE0FC000000000C701F0380300007CFFFE000000000787FFF01E0000000000003F03FF801E000000000003FFE00786000003C000000000001E1FFE0000000000000000000000000180000C0007001FFFFF0F8000000000C181F0000300007FFFFC000000000F03FE000C0003000060003F0000003E000000000003FFE003000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "000000000000000000E0FFE000000000000000000000000078000040007F01FFFFFFD8000001C00C0C020000700383FFFFC00000000C0000000000FEF8000F0001F8000003C0000000000000380000000000000400079C0000E07FE0000000000000000000000001F0000000007F83FEFBFF8800FDC0C00C000000000007C3FC3F7E600E00000000000000F800001F0003FFC00003C0E00000000000000000000000001E000FFC00000000C018000000000000000000000100400100007F8380F8DFDC7C79E0600C0307C000000F81F03EFFE03E000000000000000000003C000FFFE00000C3E00070000000000000000000001C003FF8300000000000003F00";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000200000000000000E00300007F8000F80FFEFC39E03BFC030FF080000F81801FFFE03E0000000000000000000038001FFFFF80003FC000780000000000000000000000007FF8F80000000000007F80000200000000000001F00700003F8003000FFFFC00E01FE0020FF000000FD3E01FFFFF1E0000000000000000000000001FFFFFC0003F800030000000000000000000000000FFFCF80000000000003E00000000000000000000E00D008000000703C39FF800E00FC00000F0020003F3F2F3FFFF8000018000000000000000003C1FFDFFC0C020000000000000000030000000000001FFFFF80000000000000000000000000000000000000000C0000007";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "03E01FF800800FE000007FB001C1FFFFF3FFFF0000018000000000000000003E0FFCFF81E000000000000000000070000000000003FFFE300000000000000000180000000000000000000000E000000703F09F9803000E739E007FF003E03F87FFDFFF0000000000000000000000003F0EFEFF01E00000000000003F000030000000000003FFFE00070000000000000018E0000000000000000000000000010711F9FF800F060E73FE01FFF007F03F03FFDFFC3000000700000000000000001F043E3E01C00000000000003FE00020000000000003FFFC001F800000000000001DF800FC0000000000000000000003C73FFFFFC00F9E0E7FFE00FC1C23FE3C03";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFF0F8003C0000000000000000040F81FE3E03800600000000003FE20000000000000003FFE0003F830000000000000FFC00FC0000000000000000000003C7FFFFF1FF0FB8FFFFF800FC1C03FFF003FFFF00F83C7E00000000000000003E0383FC3F02009F880000000037E20600000000000001F800003FCFC0000000010003FF80FC000000000000082000000307FFDFF3FF8FF8FFFFF000FC1C3FFFE003FFF000F8383E00000000000000003E0383FC3FFF007FFC0000000023C00600000000000081E000003F9FE00000000000007FC0FC000000000000000000000003FFCFFFFF0FFFFFFFF000FC383FFFE0FFFF801C00001E00000000000000000F7F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "83F03FFFFE3FFE00000000000000000000000001F00000000000E00000000003C039FE000000007C2000000000000000E78FFFFC0FFFFE7FF0007C387FFFE1FFFF001E00001E06000000000000000FFF81E03FFFFE3FFFC0000000000000000000001001F80000000000600030003807E001FE0000000FFFF800000000000000C7FFFFF80FFFC800E0007C707FFFC3FFFF01CC00000E0000000000000000FFFF00F01FFFFF73FFE000000000000000000000000060000000000000000000F80FE03FC00000087FFFF80000000000000003FFFFE00FF30000000FFFF07FFF87FFFE01CC000004000000000003FFFFFFFF003C03C7FFF3FFE00780300000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0000000000000000000000000001F81FE07F8000001FFFFFF83FE01E0000000003FFFFC00FC00000001FE7F0FFFF0FFFE609E801800000000000000FFFFFFFFFF81E0003FFE1FCFC0FC0F80000000000000000000000000000000000003BF81EF0FF0003801FFFFFF87FF03FC0000000FFFFFF800FE00030003FFFE0FFFFFFFFF7F9C801C00000000000000607FFFFFFFC1F8001FFE1F8000FE1F07800000000000000000000000000000000003FF01C00FF00FFFE1FFFFFF9FFFFFFFF707000FFFFC10007F003FC00FFFFC0FFFFFFFFFFF8C800C0000000001F800003FFFFFFFE1FC00033E1E0007FFFE07800000000000000000000000000000001C03FF000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "01E01FFFC006007FFFC0000000000000000000000000000001FFFFFFFFFFFFFFF8000000079000018000007E0E01801FFE3000000000000FE1E00000000000000000000000800000000080000FFF87FF00000FFF800C01FFC38000000000000000000000000000000C7FFFFFFFFFFFFFE00000000FF000018000407E0E00003FC70070000000001FFF8000000000000000000000000000000000800007FFE01F000043FE00001FFF00000000000000000000000000000000000FFFFFFFFFFFFF000000000FF800380000003E0E0201F8C3C070080010007FFF0007800060000000000000000000000000800007FFC0040000E1FE00007FFE0000000000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000003FFFFFFFFFFFE000000000FF8003800000006060F01E0C7E0F0000000007FFF0003C000F003000000000000000000000000000003C0000000E0FC00003FFC000000000000000000000000000000000001FFFFFFFFFFF80000000007F8703000000000001F07FFCFFF80001C00003FFF0000FF81FC008000000000000000000060000000000000000DC06000003FF00000000000000000000000000000000000001FFFFFFFFF800000000000E0FFC00020008001FEFFFFFFFF8E007E00101FFE00007FC1FC000600000000000000000000000000000000000FC00000007FF000000000000000000000000000000000000003FFFFFFFC01";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FE10000000007F8007E0000001FE7FF87FF38E007F803F8FF80F000787F8000E000000000000000000000000000000000001000000007FE0000000000000000000000000000000000000001FFFFE0000FFB00000000003800FE0000000FC0FC03FF18C00FFC3FFCF800F00000EF0000000001800000000000000000000000003E00000000003FFC000003800000000000000000000180000000000001E000000FFFBE000000000001FC0000000F800003FF18E00FEFFFFCFF80F80000000000000003C00000000000000000000000003F0000000000FFF80000000000000000000000000001800000000000000000000FFFFE000000000000180000000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "7FF01E60FE3FC7FFFE0740000000000070001F10000000000000000000000007FF0000001E1E1E0000000001C000000000000000000800000000000000000000FFFFE000000000000000000000000000FFF01EF07F3FC3FFFF00FC000000000079C03FFFC00000000000000000000007FF00001E3F0F0000000000000000000000400000000000000000001E0FC00000FFFFC00000000000000000000E002000FF381FF81FFFC3F3FFC0FC00000000003FFCFFFFEC00000000000000000000006101F8FC7E070000000000000000000001F80000000000000000000F078000007FFFC00000000000000000001E047C00FE0C03FC1FF081E1FFC0FC00000000E0";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000C0000003F8FFFE0FFFC7FF039000000000000000000000000000001FC000000E00000FF07FF07FFFF01FFFFC047FE00000000000181000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000F0000003F83FDF07FFC03F0DFC00000000000000000000000000001F8000070E000007F07FF07FFFF03FFFFF7FFFE000000000000C3000000C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF980000000FC000003FC1FDFCCC1C00FDFFC0000000000000000000000100C001F0000C70C000003F007E7FFFFE0FFFFFFFFFF80020000000007F000000000003FC000FFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFF380000000FF000001FE0FFFF880800FFFFE0080000000000000000000001F001F00000F00000001F0007FFFFFE0FFFFFFFFFF800E0000000003F0000000007E0000001FFFFFFFFFFFFFFFFFFFFFFFFFE7E0000000FFC000007F0FFFF800800FFFFF8000000000000000000000000E000800000E00000001E1C0FFFFFF61FFFFFFFFFE001E3E0000000000000000007F80380000FFFFFFFFFFFFFFFFFFFFFFFF073C000000FFF800103F87FF3800DF9FE7FF8000006000000000000000000000000000780000000081F8FFFFFE7F80FFFFFFF8003E3E0780000000000000003FFFF800007FFFFFFFFFFFFFFFFFFFFFF80006000000FFFC00003FC3FE1C";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00FFFFFFFF800000000000000000000000000000000078004000000008FFFFC03FD8FFFFFFF0000E301F80000000000000000FFFF000001FFFFFFFFFFFFFFFFFFFFFE00003C00001FFFC00003FF1FF1C01FFFFFFEE0000000000000000000000000000000000F000400FDE0000FFFF803FFFFFFFFF800000003F8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00001E00007C3F80000F7107F3F01FFFFFC0000000000000000000000000000000000006000003FFF0000FFFFE03FFFFFFFFF00000003FF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFF8000003F801F80000001C0083FFFCFF1C79800000000000C000000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "0000000000000000000FFF1E001FFFF83FFE3FFFF000201F87FE0000000000000000000000000000FFFFFFFFFFFFFFFFFFE00000003FF9FF00000281C40C3FFFFFF0800000000000000F80000000000000000000000000000007FFFF001FFFFFFFFC1FFFF000203FFFFC00000000000000000000000003803FFFFFFFFFFFFFFFFF800000031FBFFC000003E1CC07781CFFF0800000000000001D80000000000000000000000000000007FFFE03FFFFFF8FF81FFFE004003FFFE000000000000000000000000002000FFFFFFFFFFFFFFFFF000000030F07F8000001FFCE03F01FFE7000000000000700F000000000000000000000000000000001FC7E07FFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N36
cyclonev_lcell_comb \drawer|pixel~74 (
// Equation(s):
// \drawer|pixel~74_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout  
// & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~74 .extended_lut = "off";
defparam \drawer|pixel~74 .lut_mask = 64'h0A225F220A775F77;
defparam \drawer|pixel~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "0000FF800001F8000007801F00000000000000000000000001FFFE07C1FFFFF10003FFFFFFFFFFFFFFFFFFFFFFF00007000FFE0000000038FF9BFF8000007E00000000FC00180000000000000000000000007FC00001F80000CF001E00000000000000000000000003CFFE07FFFFFF000000FFFFFFFFBFFFFFFFFFFFFFF00003000FFF000000001CFFBFFF80000007F800000077E00000300000008000000000000007F00000F00000E0000E00000000000000000000000007C79F8FFDFFF8000000FFFFFFFF9FFFFFFFFFFFFFE00000F00FFFE00000000CFF3FFE3C0000003F00000321300000300000008000000000000073180000E00000E0018C00000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000FC10FDFFCFFF0000018FFFFF3FFC3FFDE3FFFFFFFE00000780FFFE000000004FF3FFC3C000000030000011C30000000020311C000000000000039FC0001E00000E0001E0000000000000000000000001FC00FFFFFFE78000018FFFFC0780000C40FFFFFFFE00000780FFFC0000000063F3FFFF80000000000000046F8000000019E1FC10003C001E0003C378081F00000E3FE3F0000000000000000000000003FC1DFFFFFFE1C700000FFFFC00000000001FFFFF8F00100181FFFC0000000061F3F1FF80000000000000073FC00000001FF0FC1007FE30FF0001F9FC001F0000FFFFFFF0000000000000000000000003000FFFFFFFC0FF0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "0000FFFFC000000000003FFFFCFC0000001FFFC0000000070F7F9FE10000000000000039FF01F00061F8000000FCC707C0180007F800F8001FFC7FFF00000000000000000000000020001FFFE30007F00000FFFFE000000000003FFFFFFC00000003FFE0000000078F7FFFF7C0000000103C001DFFFFF0007040000000F81F01803800010C0018003FFC307F000000000000000000000000620003FFE00007F01801FFFFE0000000000007F3FFFE0000C003FFE000000000C47FFFFFE0000000301C00087FF1F0006000000000780F0180000000FF800C003FFC3E3E0000000000000000000000006380007FE00000003800E3FFF0000000000003E7FFFF0000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "0003FFE000000000C07FFFFFF0000000780000003FF0E00000000E00003806008400000018C00703FF8E3FF8000000000000000000000000F1C0000FC0000000E010C3FFF0300000000000EFCFCFC0000003FE0000000000787FFFFF70000000780000081C30100000007E0000000000040000008EE60003FF8FFFF8000000000000000000000001B1C7000000000000E000C03FF03000000000000F87C7E0000007FE00000000007C7FFFFF300000003C00000800101F7F00001E00000000000000000001FF0003FFFFEFF8000000000000000000000001000300000000180060018013F80000000001000003C1C700003FFF40000000001C7FFFFFF0000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "1E00000000181FFF000003800000E040100000000CC7C001FDFFE7F8000000000000000000000001000000000000180040078003F80060018001000000000300003FFFE000000000067FFFFFFC0000020400000000001FF8000001C00000C00000000000003FF801FFFFFFF800000000000000000000000300000000000000F0001F801FF80070000000000000000100003FFFE000000000067FFFFFFE0000000000000040001FF0000000000000000000000000788FFE207FFFFFF800000000000000000000000E00000000000001F0003F00FFFC00F3F800000003C00000000039FFE00000000006FFFFFFFFF003000000000000000F000000000000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "0000000039C3FFF01FFFFFF000000000000000000000000C00000000003013F800F0FFFFFF00F3F800000003E03E00000000FFE00000000007FFFFFFFFF07FC0060000000000000000000000003C00000000000031801CF01FDFFFF000000000000000000000001800000000003FFC7C01FFFFFFFF00600000000000FFFFF8000000FFC00000000007FFFFFFF3E0FFE7060000000000000000000003C0180000040300000331CC701F07FFE00000000000000000000000100000000000FFFC3E03FFFFFFFF000000000000003FFFFC000000FFC000000000047FFFFFC1E1FFFF000000000000000000000003C000000000070840003807FF1FFFFFE000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "000000000000003000000000003F9C0E07FFFFFFFF000000000000000FFFFC000001FFE000000000003FFFFFE3FFFFFF00000000000000000000000180000000000018E0083F00C33FFFFFE00000000000000000000000F000000000001E060007BFFFFFFF8000000000000007FFFC000003FFE000000000003FFFFFFFFFFFFF00000000000000000000000000000000000000C0187FC461FFFFFF000000000000000000000001E00000000000000F000EFFFFFFFF80000000000000003FFF000003FFF000000000007FFFFFFFFFFFFF000000000000000000000000000000000000000000FFE01E07FFFE000000000000000000000003C38000800000000F80";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "3FFFFFFFFF80000000000000000FFFE00007C7F800000000007FFFFFFFFFFFFF000000000080000000000000000000000000000000FFF80E03FFFE000000000000000000000007838001E00000001FC07FFFFFFFFF800000000000000007FFF0000FC7FC00000000007FFFFFFFFFFFFF000000000006000100000000000000000000000000FFFC0F80FE1F000000000000000000000007000000E00000001F807FFFFFFFFF800000018000000007FFFC007FFFFE00000000007FFFFFFFFFFFFF000000000006000000000000000000000001000001FFFC1C707803C0000000000000000000000F00000000000007FC007FFFFFFFFF80000001F00000000FFFFE";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00003FFE001FFFFC1023F800000000C3F07FF0000000000000700FFFFFFFFFFF00002000000000000040000000000000000000000001FC0000027FC00000000000000000001E7800001E00003F00001E00007FCE0007E10C0463F80000000003F01FE0000000000000F007FFFFFFFFFF00000000000000000000000000000000000000000000000000021FC00000000000000000007870000003C0001C000FFC0000FF8C0007800FCE30FC0000000001E00F00000000000000F000FFFFFFFFFF00000000000000000000000000000200000000000000000000031F800000000000000000007000E00011F00000001FDC0019FF000007000FC6303E0000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "E00C00000000000000E000CFFFFFFFFF00000000000000000000000000000700000000C00000000000000E00000000000000000000E000600000F80000000F98003DFE0000060007803F9C0000000000601C00000000000000C000CF7FFFFFFF00000000000000000000000000000F1FA00000E00000000000000600000000000000000000E0000000047F000001CE1803FFFC00000E0007801FFC0000300000073800000000000000C000063FFFFFFF00000008000000000000000000000F3FE00000C00000000000000600000000000000000001C0000000007F000007FC1807FFF000003C0003C00FFE0000200000060C00000000000000C000063FFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "0000001C000000000000C000000007FFE00000000000000000003E00000000000000000001800000000003F00007FC181FFFC00000380000C007FF0000000000000600000000000000C00007C3FFFFFF00000008000000000000C004000007FF800000003800000000003E0000000000000000000300000000000078000FFC183FFF8000003000004007FF8000000000000300000000000000C0000383FFFFFF0000000000000000000000070003E0FF000000007C00000000001E0000000000000000000600000000000008000FF019FFFF0000003000004603FFC000000000000180000000000000C0000003FFFFFF0000000000000000000000010007E00E";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000C03FE00000000001C000000000000000000060000000000000003FFE01BFFFE0000002000006703FE38000000000000C0000000000000C000003C07FFFF0000000000000000000000000003E002000000007E00000000001C000000000000000000060000000000000103FFE01BFFFE00000060000067DFFE3C000000000000600000000000008000003F07FFFF00000000000000000000000000000000000000000000000000001C0000000000000000000600000000000003FBFFF03FFFFF000000E0000063FFFC3E0006000000003C0000000000038000007FFFFFFF000000000000001E0000000000000000000000000000000000001C0000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00FFFFFE00000000007FFFFFFFFFFFFF020000000000000000000000000000000001000000FFFE1C180C03E0000000000000000000001F00000000000007F0007FFFFFFFFF80000006704100001FFFFF00FFFFF300000000007FFFFFFFFFFFFF018020000200000000000000000000000000000800F3FE3F0F0C0FE0000000000000000000003E00000000000007E000FFFFFFFFFF8800000C0000000003FF8F007FFFC000000000007FFFFFFFFFFF3F01866000060000000018000000000180003C00180071FE3F81860FE0000000000000000000007E00000000000207E001FFFDFFFFFF9C00000C0000100003FE03007FFF8000000000007FFFFFFFFFFF1F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "0180600000000000000000000000030000000018007BFC0200EFFFE0000000000000000000007800003000000003C003FFF8FFFFFFFC0000000000000001FFF780FFFF8000000000007EFFFFFFFFFFFF008000400000000000000000000003000000001800FFFC00001C7F8000000000000000000000C03E00FC000000000007FE10703FFFFEC0000000300000007FFFE1FFFFC000000000007FFFFFFFFFFFFF000000E00000000000000000000000000000001800FFF000000FFF8000000000000000000001C07FE0FC03FC0000000FFC0038FFF87FFE1000031800000000FFF5FFFF8000000000007FFFFFFFFFFFFF000000F0000000000000000000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "0000001800FFF06008007FC00000000000000000000381F9EFC00FFE0E00003FF80039FFF87FFE30000780000000007FE1FF9E0000000000007FFFFFFFFFFFFF000181F800000000000000000108000000000018007FF0FFFFE130E00000000000000000000203E0FFC01E071E00007FF0001DFFF87FFF380607C0000000001FE0FE0C0000000000007FFFFFFFFFFFFF0003C07C0000000000000000010000000000081E007FF3FFFFC03C000000000000000000000700C007800FFE000000FFE0001FFFF83FFFF8000F80000000000FE07F000000000000007FC3FFFFFFFFFF0007C0180000000000001070000000000000181F007FFFFFFF800E0000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000007800000000FFE000001FFC0003FFE781FFFFC001E000000000007E07FE00000000000007801FFFFFFFFFF0003E0000000000000000070000000000000181F00FFFFFFFF8107000000000000000000000FC000000007F0080001FF80003FFC301FFFFC003EE00000006003E03FE00000000000007800FFFFFFFFFF0001F0000000000000000000000000000000000400FFFFFFFE007F800000000000000000000F8000019CE1C07F00001F80003FFE201FFFFC003FF80000000043F07FF00000000000007007FFFFFFFFFF000070000000000001C00000000002000000000000FFFFFF80007F800000000000000000000FF800039EF000FF00001F";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N24
cyclonev_lcell_comb \drawer|pixel~73 (
// Equation(s):
// \drawer|pixel~73_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout  
// & ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~73 .extended_lut = "off";
defparam \drawer|pixel~73 .lut_mask = 64'h0305F30503F5F3F5;
defparam \drawer|pixel~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N42
cyclonev_lcell_comb \drawer|pixel~76 (
// Equation(s):
// \drawer|pixel~76_combout  = ( \drawer|pixel~74_combout  & ( \drawer|pixel~73_combout  & ( ((!\drawer|address[0]~0_combout  & (\drawer|pixel~75_combout )) # (\drawer|address[0]~0_combout  & ((\drawer|pixel~72_combout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|pixel~74_combout  & ( \drawer|pixel~73_combout  & ( (!\drawer|address[0]~0_combout  & (\drawer|pixel~75_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\drawer|pixel~72_combout )))) ) ) ) # ( 
// \drawer|pixel~74_combout  & ( !\drawer|pixel~73_combout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~75_combout ))) # (\drawer|address[0]~0_combout  & 
// (((\drawer|pixel~72_combout  & !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\drawer|pixel~74_combout  & ( !\drawer|pixel~73_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ((!\drawer|address[0]~0_combout  & (\drawer|pixel~75_combout )) # (\drawer|address[0]~0_combout  & ((\drawer|pixel~72_combout ))))) ) ) )

	.dataa(!\drawer|address[0]~0_combout ),
	.datab(!\drawer|pixel~75_combout ),
	.datac(!\drawer|pixel~72_combout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\drawer|pixel~74_combout ),
	.dataf(!\drawer|pixel~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~76 .extended_lut = "off";
defparam \drawer|pixel~76 .lut_mask = 64'h270027AA275527FF;
defparam \drawer|pixel~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "F3FE1C007E00003F0000000000000000000000000000000000000000000000000000000000FE01E1C0FEFC8007FFF9FC063FFFF800000000000000000000000000000003C7FFFFFFFFFFFFFFFFFFFF21F3FF3E007F80001E0000000000000000000000000000000000000000000000000000000000FF00E083FFF8000FFFCFFE070FFFF800000000000000000000000000000003C7FFFFFFFFFFFFFFFFFFFFFFFDFFFFF0FFF8000020000000000000000000000000000000000000000000000000000000007E00000FFFB0003F8007FF078FFFF800000000000000000000000000000003CFFFFFFFFFFFEFFFFFFFFFFFFCFFFFFFDFFF8000FC00000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "0000000000000000000000000000000000000000000000000F9F80007F000FFF0F87FFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE001FC000000000000000000000000000000000000000000000000000000000000000FFFE001FF003FFF0F83FFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF02070000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF0FC1FFFE0000000000000000000000000000001FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE3038000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "000000000000000007FFFFFFFFCFFFFF07C1FFFE0000000000000000000000000000001FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFE301800000000000000000000000000000000000000000000000000000000000000FC3FFEFFE03FFFF0740FFFE0000000000000000000000000000001C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF3FFFFE280000000000000000000000000000000000000000000000000000000000000000F0FFFC7F800FF1F0740FFFF000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE080000000000000000000000000000000000000000000000000000000000001800FBFFFC17C07FFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "02403FFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10F0380000000000000000000000000000000000000000000000000000000019F00EF03FC03FFFFFFF03400FFF80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F818000000000000000000000000000000000000000000000000000000C01BF3FFE07FE07FFFFFFF01C00FFFC0000000000000000000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13E7C0E000000000000000000000000000000000000000000000000000001E003CFFFFFFFFFF801FFF801E00FFFC00000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "0FFFFE7CFFFFFC300000000000030001E3F01FF83FFF7FFF0000030081000FFFFFFFFFFFFFFFC1E1FFFFFFFFFFFF000018000000000000000000000000000000000000000000000000000000000000000FFFFE7FFFFFFC3000000000000E0103FFF81FFC1FFFFFFF800001C0800000FFFFFFFFFFFFF00C7FFFFFFFFFFFFFC00018000000000000000000000000000000000000000000000000000000000000000FCFFF7FFFFFFC3000000000000C03FFFFF83FFC1FFFFFFFF80000701C00C00FFFFFFFFFFF8FFF1FFFFFFFFFFFFFF00038000000000000000000000000000000000000000000000000000000000000000F07FFFFFFFFFC2000000000003803FF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "EFF83FFE07FFFFFFFFE0001CFE20F003FFFFFFFFFC3F03CFFFFFFFFFFFFFFF8070000000000000000000000000000000000000000000000000000000000000000F03DFFFFFFFFC3000000000007803FFC7F83FFF0383E3FFFFF00007FFE00FF0FFFFFFFFF3FFFFE0FFFFFFFFFFFFFF8070000000000000000000000000000000000000000000000000000000000000003F81FFCFFFFFFC300000000000F0FDFFC7F820FF000001FFFFFE0001FFE00FFC3FFFFFFFCE1FFFFC7FFFFFFFFFFFFF807000000000000000000000000000000000000000000000000000000000000000FFC0FFCFFFFFFC380000000001E3FCFFE7F81FFF80E0007FFFFF8000FFC003FE";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "1FFFFFFF1F3FFFFC7FFFFFFFFFFFFF807000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE180000000001C7FFFFFFF81FFFC0FC00001FFFF9801C0000FF1FFFFFFCEFFFFFFC7FFFFFFFFFFFFF807000000000000000000000000000000000000000000000000000000000000000FFFFF8FFFFFFFE18000000000787FFFFFFF81FFFE0FF000000FFF9C00E00003F8FFFFFF307FFFFFC7FFFFFFFFFFFFF80F000000000000000000000000000000000000000000000000000000000000000FEFFF8FFFFFFFE18000000000F03FFFFFFF80FFFE07FFE00000078F00380000383FFFFEC07FFFFFC3FFFFFFFFFFFFFC1";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "800000000000000000000000000000000000000000000000000000000000000EFC7FFFFFFFFFFF18000000001E01FFFFFFF80FFFE03FFF800000103F0188400181FFFFD07FFFFFFD3FFFFFFFFFFFFFE1000000000000000000000000000000000000000000000000000000000000001EFEF83FFFFFFFFF18000000003C00FFBFFFF80FFFE03DFFFFE000061F80F84001C0FFFFB07FFFFFF13FFFFFFFFFFFFFC1000000000000000000000000000000000000000000000000000000000000001FFFF83FFFFFFFFF0C000000003800FFBFFFF80FFFF00CFFFFFF000786803C1801F007FF61F8FFFFEF3FFFFFFFFFFFFFC180000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "F83F01FFFF0C0000770039FF0000FFFF000000E000000003E7803FFFFFFCF0000000000000000000000000000000000000000000000000000000000001FFFFFFE002078FCFFFFFF80200FFC000000000F8FF8073FF080001F7800C7FC001FFFC3000018000000003E7F0080FFFF0C0000000000000000000000000000000000000000000000000000000000007FFFFF8C0000F8F9FFFFFF80201FF8000000000F9FFF817FC180003F600067FE1C3FFF83000034000000019FFF80007FFF18000000000000000000000000000000000000000000000000000000000000FFFFFFCC0000FFEFFFFFFF80201FF0000000000FFFFFC1FF0300007EC00137FF3C7FFFC";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "2000064000000300FE30003FFFF18000000000000000000000000000000000000000000000000000000000003FFFF3FC02001FFCFFFFFFF80301FE0000000000FFFFFC4FE020003FFC0013FF1BE7FFE780040400200003007C0000FFFCF1800000000000000000000000000000000000000000000000000000000003FFFFF1FF03301FFCFFFFFFFC0301F80000000000FFFFF807E060003FF80013FFDFE7FFEF80003C00300000003E000077FC61800000000000000000000000000000000000000000000000000000000007FFFFFFFF883018FCFFFFFFFC0307F80000000000FFFF0000C0C000FFF0000067FFFFFFFF80007040300000000F000003E0038000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000003FFFFFFFFF810187DFFFFFFFC039FE00000000000FFFF0000008003FFE0000071FFFFFFFC8000C0E03000010007000000000F000000000000000000000000000000000000000000000000000000000000FFFFFFFFF8001839FFFFFFFC01FFC00000000000FFFF000000800FFFE00000FFFFBFFFF8E00381E03800010000000000001F000000000000000000000000000000000000000000000000000000000000FFFFFFFFF0000018FFFFFFFC007E000000000000FFFFC00801800FFFC00210FFFF1CFFF8F00607C03800310FC0070000001E000000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000FFFFFFFFF0180088FFFFFFFC0070000000000000FFFFE00003180FFFC00710FFFFBCFFF8700C040018002001E0000000003C000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE18018CFFFFFFF80240000000000000FFFFF00007188FFFF81F907F7FFFFFFD0018000010800000FC00000000FC00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF18018EFFFFFFF000C0000000000000FFBFF00006387FFFF01FC03F9FFE7FFE80300000008000003C00000003FC00000000000000000000000000000000000000000000000000000000013FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0000000000000000000000000000000000001FFFFFF9FFFFFFC03C3FF90EE3E0C01A1F0000001FFFFE0007FFFFFFFFFFFE000000000000000000000000000000FFFFFFF000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF1FFC1F83F7FF8C3FCC01A0F0000001FFFFF8003FFFFE7FFFFFC000000000000000000000000003F007FFFFFF000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE087E7FA3F3FE0C3FF001A0F8000003FF87FC001FFFFFFFFFFF8000400000000000000000000000380FFFFFFF000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "0000009FFFFFFFE003FFF07B3FE3C3FF001B03800000FFF07FE0003FFFFFFFFFC0000C060000000000000000000001E3FFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFE1839FE0FB1F1FFF07000B010000007F9807E00003FFFFFFC0003FFF3FF80000000000000000000003FFFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFF6187FFC1FF0F7FFF0F000B000000000FFF03E00001FFFFFC0000FFFFFFFC0000000000000000000003FFFFFF80000000000000000000000000000000000000000000000000000000000000000FFFFFFF61FFFFC7EF8FFFFFBF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "001B0000000007E383E001E1FFFFF0001FFFFFFFFC0000000000000000000003FFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFF63FFFF0FEF8FFBFDFFFE1B1FC0000003F1C3C00000FFFE0003FFFFFFFFFC0000000000000000000003FFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFC3FFFE1FFFC7FFFFFFFFF9FFE0000000FC610004007FFC0003FFFFFFFFFC0000000000000000000003FFFFFF000000000000000000000000000000000000000000000000000000000000000001FFFFFFC79FF037FFC7FFF7FFFFF1FFE00000007C3707FE0000000001";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFF80000000000000000000003FFFFFE0000000000000000000000000000000000000000000000000000000000000000007FFFFFCF1FF233FFCFC7FFFCE3F1FFF80000000FFF03FE00000000003FFFFFFFF80000000000000000000001FFFFFC0000000000000000000000000000000000000000000000000000000000000000003FFFFFFE1FFF30E7F9879FF081E1FE1C00000007E703FF9E000000003FFFFFFFF00000000000000000000001FFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFE1E7FB06E31070FE00FF1CC1C00000107F601FFFFE00000003FFFFFFFF80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N48
cyclonev_lcell_comb \drawer|pixel~70 (
// Equation(s):
// \drawer|pixel~70_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout 
//  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~70 .extended_lut = "off";
defparam \drawer|pixel~70 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \drawer|pixel~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00FFFFFFFFF81FC03FFFE000000FE7F7F83200000000003F000000000000007FF3FDFFF0000000000400000000007FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFF87FC03FFFE100000FF7E73E3200000000000F80000000000000F9FFFFFFE000000000000000000003FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFC1FF87E71F80DFFF033F7200000000000FFC00000000000FF1FFFFFFE000000000000000000007FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF7C3FF830239C0FF3E0F";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "1FF300000000000FFF000000000007FFFF87FFE000000000000000000001FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000EFFFFFFFFFC207FF80003D839F0C3F1C7380000000000FFFC000000001C7FFEC07FFE000000000000000000000FFFFFFFFFFEF00000000000000000000000000000000000000000000000000000000000FFFFFFFCFC01FFB80003F879F0C637FF3800000000007FFF800000003EFFFCC07FFC000000000000000000000FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFC03FF3C0007F0FFF88E7FF73000000000007FFFF30000003FFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "CE1FFF00000000000000000000003FFFFFFFFFFE00000000000000000000000000000000000000000000000000000000001E7FFFFFFFFBFFF3C00FE03FFFF9FFF833000000000003FFFFF8000003FFFFFFFFFC00000000000000000000000FFFFFFFFFFE00000000000000000000000000000000000000000000000000000000001C7FFFFFFF3FFFE1830FE03FFFF7FF3011800000000001FFFFD80000001FFFFFFFC000000000000000000000000FFF8FFFFFFF0000000000000000000000000000000000000000000000000000000000067FFFDFFF1FFFC03F07E031FFE7FF0019F00000000000FFFFFC0F00601FFFFFFF0000000000000000000000000FFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "1FFFFFFF0000000000000000000000000000000000000000000000000000000000063FFF9FFE1FFFC03F07EE31FEE6FF0019F80000000037FC7FFFFFFCF0FFFFFFFC00000000000000000000000007F0BFFFFFFE0000000000000000000000000000000000000000000000000000000000003FFF9FFE3FFFF03E07FF31DFFEFF001BFC00000003FFF01FFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFF60000000000000000000000000000000000000000000000000000000000003FFFFFF9FFFFFFC0073F7007FFE0C01BFC0000000FFFC007FFFFFFFFFFFFFE000000000000000000000000000000FFFFFFE0000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "F83FE07FF8000003B803FFF800007007FFFFFFFFFFFFF001FFFFC00FF8000003FFF000000000000000000000000000000000000000000000000000000000000000180FF87FFFF07FE78003FC00000000F07F007FF8000000C001FFFC0000F87FFFFFFFFFFFFFF001FFFFE01F80000001FFE000000000000000000000000000000000000000000000000000000000000000007FF87FFFF07FFF000FF800000000E07E0EF7F80000003801FFE000403FFFFFFFFFFFFFFFF801FFFFF87F00000000FFC00000000000000000000000000000000000000000000000000000000000000001FFFC7FFFF060FC001D8000000000C07E0FE3F80000000C007FC000C01FFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFC01BFFFFFF000000000FFC00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF0607000198000000000C07E0FE1F000000006003FC000061FFFFFFFFFFFFFFFFC01FFFFFFF0000000007FC00000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF06000007F0000000000E0FF07E1E0000000018003E0001FFFFFFFFFFFFFFFFFF801FFFFFC203FF000007F8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF8600000FC0000000000F0FE7FE0E0000000006000F0003FFFFFFFFFFFFFFFFFFB00FFFFFF73FFFC0000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "1F8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF8600001F00000000000F0FEFFE1E000000000380070003FFFFFFFFFFFFFFFFFFB003FFFFFFFFFFC00000F8000000000000000000000000000000000000000000000000000000000000001C7FFFFFFFFF8600001E00000000000FFFE7FF1E000000000080070003FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFE80000F800000000000000000000000000000000000000000000000000000000000000787FFFFFFFFF820000380000000080083FC7FE1E000000000078000001FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFF80001F800000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000007EFFFFFFFFFF820000000000000000083FC3FE0FC8000000001C0040007FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFF80001F0000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF8200000000000000000C3F80FF07FFFF000000078000000FFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFF80001C000000000000000000000000000000000000000000000000000000000000000FFFFEFEFFFFF8200000000000000003C3F80FF83FFFFF0000000E0000001FFFFFFFFFFFFFFFFFE1FFFFFFFFFFFF80001800000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "F100000FC783F07FFFFFFFFFFFFFF18000000000000000000000000000000000000000000000000000000000000180000003C3DFE3FFFFFC1050001FFFFFFFFFFF7FFFFF821E077CFF81000000001E3FE000000F8FFF003FFFFFFFFFFFFFE380000000000000000000000000000000000000000000000000000000000001E0000001C3DFE1FFFFFC100800FFFFFFFFFFFF7EFFFF807E0F1E71C1000000000E3F8000000F0FF30E1FFFFFFFFFFFFFE700000000000000000000000000000000000000000000000000000000000001E0000000C3FFE1FFFFFC080000FFF9FFFFFFFFFEDFFFE07C1E1C78E080000000007FC00000003FF3071FFFFFFFFFFFFFC400";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "000000000000000000000000000000000000000000000000000000000001F00000000EFFE3FFFFFC080000FFF9FFFFFFFFF8CFFFFC78387CFF60C001800000FFC00C00007FFFE103FFFFFFFFFFFFC800000000000000000000000000000000000000000000000000000000000001F00000008E33FFFFFFF80C0003CFE7FFFFFF7FF0CFFFFF703030FF3061F8FC0001FFE0040090E1FFE0000FFFFFFFFFFFC800000000000000000000000000000000000000000000000000000000000063FFF000300430FFFFFFFC0C00071FC1FFFFFFEFE4DFFFFFB06060FFBC3FFC0F0003FFE00000C181C7F0000FFFFFFFFFFFCC0000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000001FFFFF8000000703FFFFFFC0C000F3F81FF0FFFEFDEFFFFFF9040213F8E0FFC040007FF602000010080F03F8FFFFFFFFFFFCC000000000000000000000000000000000000000000000000000000000001FFFFF4000000703FFFFFFC0C001C3E01E103E7FF9CFFFFFFB1C0019F870FFE00000FFFC00000070000007F87FFFFFFFFFFE4000000000000000000000000000000000000000000000000000000000003FFFFF0000000F83FFFFFFC0C001C3E000001E2FE381FFFFFEF00019F8387F630001FFFC000018E000003FF81FC3FFFFFFFE4000000000000000000000000000000000000000000000000000000000007FF3FF0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0000E1F8FFFFFFFC0E00007E000001E0FC710FFFFFCE0000FF81C7F200001FFFC0000018000003FF80003FFFFFFF8C000000000000000000000000000000000000000000000000000000000007FF7CE00000C1FFFFFFFFFC060000FC000001E0FCC307FFFFC600007F00E3FE01803FFFC1000030000001FF80003FFFFFFF1C000000000000000000000000000000000000000000000000000000000003FFFC01C00183FFEFFFFFFC060079F000000000F9DF039FFF8400007F0071FE23807FFF810000200200000787003FFFFFFE78000000000000000000000000000000000000000000000000000000000001FBFC03C003878FC7FFFFF80200FBF000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000002200000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFF80003DF800700000000F9C03E070F80000000FFF8000003C8187C00001E001800000FFFCE213E000000000000000000000000028000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFF8000798F9F1C0000000FCF03EFF0F00000001FFF8000000000C3F00C000000000001FFF04003C000000000000000000000000028000000F3FFF03BFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFF00F0FFFFFC0007903E307C000000FE3C3FFFBF00000001E0E000000000071FCFE0000000001C1FF8000078000000000000000000000000060000000003F0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "001F87FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFE000790038783C00000C71C7FFFFE00000001C0000000000001CFFFC3C200000C1C1FC00000700000000000000000000000000C000000000000000E1FFFC0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFC7FFFFF000791C071F8780000C31CFFFEC00000000000000000020000EFF003C000003F000E020000F00000000000000000000000001870180000180000083FFFFFFFFFFFFFFFFFFFFFFFFE013FFFFF7C7FB1FF000F91E01C3807E000C39CFF9C0000000000000000000600007FF003C000003F8000020000E000000000000000000000000030F83C00003C0000003FFFFFFFFFFFFFFFFFFFFFFF9E00";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "3FFFFF7C7C01FF800F98F00303F07C00CF81DFBC0000000000000000001E00007FFC278000007F8000000001C000000000000000000000000020F83FF001FC0000007FFFFFFFFFFFFFFFFFFFFFFF9F803FFFFFF03000EFC00F99F001C0F807E0FFE31E7C0000000000E0000000FC002FF9FFFE000000FE00000001E7C0000000000000000000000000200007FFE3FC001C01FFFFCFFFFFFFFFFFFFFFFFFFDFC000FFFFE0000007E00FDFF0003801801FF8F37C7C0000000001F8800400FC007FDFFFFC1E0000FC00000063FF800000000000000000000000004F800700FFFE707C0FFFF1C3FFFFFFFFFFFFFFFFFF9FE000FFEFE0000000E00FDFF8000FC0FFC3";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "E183C0F00000000000C000000070007F81FCF03E0001F8000000007F800000000000000000000000007FFF83007FFFF07C0FFFFFE1FFFFFFFFFFFFFFFC780FF800FFF3C0000000601FDFC70000F81FC0C38181C1800000800000000000000078803C603E0001F8000000007F8000000000000000000000000078FFC3003FFFF0F80FFFFFFFFFFFFFFFFFFFFFF80007FC00FFF3C0000000601FDF8700003E003FC00003E0001000000000000000000030000FFF000001F8000000001F80000000000000000000000000FEFF83007FFFF09807FFFFFFFFFFFFFFFFFFFFFC0000FC00FFFF80000000701F9BE7800007C007000007F0001000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N30
cyclonev_lcell_comb \drawer|pixel~67 (
// Equation(s):
// \drawer|pixel~67_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\drawer|address[0]~0_combout  & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\drawer|address[0]~0_combout  & 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~67 .extended_lut = "off";
defparam \drawer|pixel~67 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \drawer|pixel~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FF9001CEFFFFFFF00080000000000000FC3FF0000C2E3FFE003FC03FCFFE7FFC10E0000000000390000000003FF800000000000000000000000000000000000000000000000000000000031FFFFFFFDFFF00000FE3FFFFF00080000000000000F81FF0001CEE7FFC007FC63ECFFE7FFE3080000000000280000000C07FF000000000000000000000000000000000000000000000000000000000031FFFFFFFDFFF003C3FC1FFFFF00080000000000000F81FF0003CEFFFF8003FC7FC7FFC7FFE0180000000000680000003C07FF000000000000000000000000000000000000000000000000000000000039FFFFFFFFFFF077E3FE7FFFFE40040000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "F80FF001FFFFFFF0001CCFF071FCFFFF83000000000004C000000FC07FF00000000000000000000000000000000000000000000000000000000000E7FFFFFFFFFF9FFFFFFFFFFFEC0240000000000000F00FF003FFFFFFF0001C07F038FCFFFE03600000000007C000000E0003F00000000000000000000000000000000000000000000000000000000000C3FFFFFFFFFFBFFFFFFFFFFFE00340000000000000FE0FF03FFFFFFFE0101803E03CFEFFFC1EF000000000039F00000C0003E0000000000000000000000000000000000000000000000000000000000003FFFFF9FEFFFFFFF0FFFFFFE00740000000000000FE0FF07FFFFFFFC0380801E0FE7FFFF8";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "19F070000000000F0000600001E0000000000000000000000000000000000000000000000000000000000003FFFFF87E3FFE3FE0FFFFFFF006000000000000007C0FF07DFFFFFF80000001C0FFFFFF8079F9F800000000000000F00001E0000000000000000000000000000000000000000000000000000000000003FFFFFFFE3FFE0060CFFFFFF002400000000000007807F0F9FFFFFF07C000008073FFFF00FBFFF800000000001003F0000030000000000000000000000000000000000F00000000000000000000000107FFFFFFFFFFFE00001FFFFFF800400000000000000007F061FFFFFE07E000008020FFFC1FFFDFF808000000001803F00008300000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "0000000000000000000000000007FF800000000000000000000001187FFFFFFFFFFF000C0FFFFFE000600000000000000007F003FFFFFE1FE0007080007FF0FE05BF003C000000000001C00003700000000000000000000000000000C07FFF800000000000000000000000007FFFFFFFFFFFE08C01FFFFC0032000000000000000077003FFFFFE7FC00070C0003FF0F8003E03FC000000000001800303F00000000000000000000000000001E0FFFFE00000000000000000000000007FFFFFFFFFFFF18C60FFFFC0032000000000000000037003FFFFFE7F000078C0001FFFE0003F03FC070000000000000003F00000000000000000000000000007F3FFFFF0";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE7FFFEF70000C00FFF3001C000007FFFE00FFFFFF0000007BFFFFFFF80000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000001FFDFFFFFEFFFFBFFC003C00FFFF000E000007FDFFC0FFFFFE00000013FFFFFFF80000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000007F8FC3FFFFF7F3FC4003000FFFE0007000001FEFFC07FFFFC00000007FFFFFFFC0000000000000000000000FFFFFC00000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "000000000000000000000000000000000000000007F87803FF801FE700000000FFFF60070200001FFFE03FFFF870000007FFFFFFFC00000000000000000000007FFFFC00000000000000000000000000000000000000000000000000000000000000000007FDF801F80007C000000000FFFFF01F8000000FFFE03FFFFDE0000007FFFFFFFC0000000000000000000000FFFFF000000000000000000000000000000000000000000000000000000000000000000007FFF803FFC0008000000000FFC1F03FE06011BFFFF07FFFFFE0000001FFFFFFFE0000000000000000000000FFFFE00000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "0000000007FFFC3FFFE000000C000000FF81F03FF0303FFFC3F01FFFFFE0000000FFFFFFFF0000000000000000000001FFFFC000000000000000000000000000000000000000000000000000000000000000000007FF8C3FFEF000183C000000FFC7F81FFC183FFF83FE03DFFFF0000000FFFFFFFDF000000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000007FF8E3FFFFF803FF8000000FF9FF81FFC18FFFF87FFC01FFFF0000001FFFFFFF0F800000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000007FF877CFFFF803FF0000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FF3FF81FFF07FFFF03FFE03FFFF8000001FFFFFFF3FC00000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000007FF867FFFFFC01FF0000000FFFFF81FFFC7F1FE03FFF07FFFFC000001FFFFFFFFFF00000000000000000001FFFE0000000000000000000000000000000000000000000000000000000000000000000003FF877FFEFFC00000038003FE3FF03FFDE7F0FE0007F011FFFC000003FFFFFFFFFF80000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000003FF877FFC7FC00004078003FC3F81FFFDFFF8FC0001F001FFFC0000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF1F0E0C0000000000000000000000000000000000000000000000000003F0C7CFF0FFFFFFE000FFF801E00FFFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FF1F8E0C0000000000000000000000000000000000000000000000000007F1EFFFFFFCFFFFF0038FFC03E007FFE000000000000000000000000000003FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFCFFC00000000000000000000000000000000000000000000000000000FE3EFFFFFF8FFFFFFFF8FFF01F003FFE000000000000000000000000000001FFFFFCFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFEFFFF87FC00000000000000000000000000000000000000000000000780000FF3FFFFFC00FFFFFFFF9FFF01F003FFC000000000000000000000000000701FEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003E00000000000000000000000000000000000000000000000781000FF7FFFFF007FF87FFF8FFFF00F001FFC000000000000000000000000000730FE7C7FFF1F3FFFFFFFFFFFFFFFF9FFFFFFFFFFFFE003F000000000000000000000000000000000000000000000007C70007BFFFFFC0047F07FFF07FFF007000FFC000000000000000000000000000031FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0018000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000FCF00073FFFFFC03EF7FF3FFFFFFF0070007FC00000000000000000000000000001FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0E000000000000000000000000000000000000000000000000001FCF00031FFF3FC0C3E7FC0007F7FF0070007FC00000000000000000000000000003FFFFFFF803FFFFFC3FFFFFFFFFFFFFFFFFFFFF8C02000000000000000000000000000000000000000000000000003FCF80031FE07F0186FF000007FFFF0040007FC000000000000000000000000000FFFFFFFEF003FFFC1E3FF7FFFFFFFFFFFFFFFFFFFFE3800000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "003FCF80071FF0FE061FF001001FF7FF0048003CC000000000000000000000000000FFFFFFCEF003FFF81E3FC7FFFFFFFFFFFFFFFFFEFFE1800000000000000000000000000000000000000000000000003BC780071FF1FE0433C007C03FE3BF0048003C0000000000000000000000000000FFFFFE00701FFFF00FFF8FFFFFFFFFFFFFFFFF9E77E0800000000000000000000000000000000000000000000000003FFFC0071FFFFE0C77CC47C03FE31F0048003E0000000000000000000000000000FDFFFC000CFFE3000FFE9D7FFFFFFFFFFFFFFF000040000000000000000000000000000000000000000000000000003FFFC007BFFFFFDEFFDCEFFE3FF81F";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "0000000000000000000000000000001FFFFE7FC0FFFFFF8E000000006001FFFFFFF81FFFFE07FC03FFE00FFF001FFE007807FCC3F67FFFCFBFFFFFFFFFFFFFC3000000000000000000000000000000000000000000000000000000000000001FFFFF73C3FFFFFF8200000000C007FFFFFFF81FFFFF83FF007F38061F007FFE00101FFB87DFFE1CDFBFFFFFFFFFFFFFE70000000000000000000000000000000000000000000000000000000000000007FFFC018FFFFFFF8200000000000FFFFFFFF81FFFFFE0FFC63E08060700FFFE00003FF6071FFC1C9FFFFFFFFFFFFFFFE60000000000000000000000000000000000000000000000000000000000000007";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFC01DFFFFFFF8200000000001FFFFFFFF81FFFFFF8FFC03E06070FFFFFFF800007CC0F3FFC3CBFFFFFFFFFFFFFFFE60000000000000000000000000000000000000000000000000000000000000007FFFC03FFFFFFFF820000000000FFFFFFFFFC1BFFFE0C3FC0FC0107FFFFF1FFC000033009F9E078BFFFFFFFFFFFFFFF8300000000000000000000000000000000000000000000000000000000000000FFFFFFF3FFFFFFFFC20000000003FFFFFFFFFC19FFFE063FFFFC008FFFFFE01FF00000405AF0C0F77FFFFFFFFFFFFFFF8300000000000000000000000000000000000000000000000000000000000001FE3FFFFFFFFFFFFFC300000001E7FFFFFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFF81BFFFFC3CFFFFC00787FFF8000FE0003C1FFF00076FFFFFFFFFFFFFFFF9F00000000000000000000000000000000000000000000000000000000000007FF3FFFFCFFFFFFFFC300000007FFFFFFFFFFFC1FFFFFF0C3FFF800102FFF800062000607FFF00065FFFFFFFFFFFFFFFF9E00000000000000000000000000000000000000000000000000000000000007F03FFFFC3FFFFFFFC3003C0003FFFFFFFFFFFC1CFFFFF873FFF000006FFF20007F800C0FFFC0009DFFFFFFFFFFFFFFFF9C00000000000000000000000000000000000000000000000000000000000003F03FFFFFFFFF3FFFC3003800C7FFFFFFFFFBFC1CFFFFBC39FFFC0001FFFF7CC03E";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "60181F1800039BFFFFFFFFFFFFFFFFCC00000000000000000000000000000000000000000000000000000000000000FE1FFFFFFFFF9FFFC10070038FFFDFFFFFFF3F1CFFFFFF9CFFFE0003FFFE3000063E393E00000717FFFFFFFFFFFFFFFF9C00000000000000000000000000000000000000000000000000000000000000FE1FFFFFFFFFFFFFE100E0030FFF9FFFFFFE3E9EFFDFFFFF3FFF8000FFFC007E03DFF06000001E17FFFFFFFFFFFFFFFC1C000000000000000000000000000000000000000000000000000000000000007EFFFFFFFFFFFFFFE101000F07FFFFFFFFFE3E1FFF801FE30EFFC0003FFC7FFE31C3F82000001E2FFFFFFFFFFFFFFFFC38";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N54
cyclonev_lcell_comb \drawer|pixel~69 (
// Equation(s):
// \drawer|pixel~69_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54~portadataout ) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( 
// \drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\drawer|address[0]~0_combout  & 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54~portadataout ) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ( (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~69 .extended_lut = "off";
defparam \drawer|pixel~69 .lut_mask = 64'h474700334747CCFF;
defparam \drawer|pixel~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "0048001E0038000000000000000000000001FCFFFC000FFF00001FF8003FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003FFFE00FFFF9CFFFFFE1FFFE00783F0048000F803C000000000000000000000003FFFFF0003FFC0001FFC0013FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000001FFFFE0FFFF8CFFFFFF9FFC60000FF00480007803C000000000000000000000007FFFFC0807FF81003FF8001BDFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFF0FFDCC6FFFFE0FFF000000FC002C0007803F00000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "000FFFFFC000FFE00007FF000318FFFFFFFFFFE000000000000000000000000000000000000000000000000000000000001FFFFF0FFDFCEF9FF78FFF008000F8002C0003001F80000000000000000000001FFFFFC000FFC0000FF0007E000FFFFFFFFFF800000000000000000000000000000000000000000000000000000000003FFFFFFFF9FFFF0FF7FFFFF0FF80F0002C0003001FF0000000000000000000007FFFFFC003E000007FC001FE070FFFFFFFFFF800000000000000000000000000000000000000000000000000000000003FFFFFFFF1FFFF08F7FFFFFCFFFFB1002E0003000FFE00000000000000000003FFFFFFE004000000FF81C3FE0FFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFF800000000000000000000000000000000000000000000000000000000003FFFFFFFF0EFFF08F7F8FFFF87FF33002E0002038FFF80000000000000000043FFFFEFE000000001FE07FFFE1FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFF06FCF18F7F07FFF07FE31002E0000000FFFC000000000000000000FFFFFFFC000000001FC0FFFFC1FE7FFFFFFFFFC00000000000000000000000000000000000000000000000000000000003FFFFFFFF07FFFFFFFF07FFE03FE300032000000007FF800000000000000001FFFF9FF0000000001F80FFFF83EE0FFFFFFFFFF000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000003FFFFFFFF03FFFFFFFE0FFE403F7200032000000001FFC000000000000000007FFF9FE0000000003F00F8F000070FFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFFFFF01FFEFFFFE0F80003FF20E0320000000001FC000000000000003F01FFFDF80000000007E00C0000007FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFFFFF01FF87FFFE0C00007FFA3F03200000000007C000000000000003F81FC7FF8000000000780000000007FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "0FFFFFFFFFFFC0000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000003FF8FFE003FC000040F0001383F01FFFDFFF9F80000F080FFC000001FFFFFFFFFFFC0000000000000000001FFF80000000000000000000000000000000000000000000000000000000000000000000003FF0FFC000FC000CE1E0000F83E03FFFDE3FFF80000FBC1FFC00000FFFFFFFFFFFFE000FC00000000000001FFF80000000000000000000000000000000000000000000000000000000000000000000007FF0F7C000000000E1C0000FBFE0FFFFDC0FFFE0383FFC1FFC00001E1FFFFFFFFFFE001FFE0000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "7FF80000000000000000000000000000000000000000000000000000000000000000000007FF077C7000000001F00000C3FE0E3FF9807FFFC7CFFFC39FC00000C03FFFFFFFFFE003FFF00000000000003FF8000000000000000000000000000000000000000000000000000000000000000000000FFF87FFF800000001E00000C3C00C7FFD803EFFC3FFFFC3FFC00000003FFFFFFFFFE007FFC0000000000000FFFC000000000000000000000000000000000000000000000000000000000000000010001FFFC7C18C00000001E00000C3C0007FFF003CFFC3FFFF81FFF80000003FFFFFFFFFE00707C0000000000000FFFC0000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "0000000000000000000000000000000000003C001FFFFFC18C00000007E00000CFC0007FFF001F9FFFFFFF00FFF80000007FFFFFFFFFE0030700000000000000FFFC000000000000000000000000000000000000000000000000000000000000000038001FFFF1E39F000007FF000000FF00007FFF000787FFFFF000FFFC000001FFFFFFFFFFF0000600000000000000FFF8000000000000000000000000000000000000000000000000000000000000000030003FFFE1FFFF8001CFFF000000FE00007FFF0001C0E7FFF0007FFC000001FFFFFFFFFFF0000F0FC00018000000FFE0000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000021E0FFFFE1FFFFC003FFFE000000FE1C00FFFE00003007FFF0000070000003FFFFFFFFFFF8011FFF8000FE000001FFC0000000000000000000000000000000000000000000000000000000000000007E03E1FBFFE1FFF9E00FFFFC000000FC3F80FFFE000018007FFC000060000003FFFFFFFFFFF801FFFF0000FE000001FFC0000000000000000000000000000000000000000000000000000000000000007E03E0FFFFE1FFF0E00FFFE0000000F83FC0FFFC00000E003FFF800060000007FFFFFFFFFFF801FFFF0001FE000003FFE0000000000000000000000000000000000000000000000000000000000000007C03F87FFFF0FFF3C00FFFC0000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000030CFFFFFFFFFFB8CE1FFFF800320000000000000000270061FFFFE3200001FE0000E70000007C300870000000000000007F0000000000000000000000000001FFFBFFFF80000000000000000000000000007FFFFFFF80F8FFFFFFE000120000000000000000270079FFFFE0000001FF0000630000007E200070000000C00000007F80000000000000000000000000073FE3FFFF80000000000000000000000000007FFFFFFE00783FFFFFC800320000000000000000230F1DFFE7E201C003FE080061C000007F800020000000C00000003F800000000000000000000000000E3FFFFFFFC1800000000000000000000000003FFF7";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFE00081FFFFFF800320000000000000000239F0F7FE64E03C003FE1E0070FB0000E3800000000000000000003F80000000000000000000000000087E3FFFFFEFC0000000000039FFEFFC0000011FFE7FCC000007FFFFF80033000000000000000013FF077FFE1003C001FE0E001038000000000000080300000000001F00000000000000000000000000787E7FFFFFFFC00000000003FFFFFFFE0000030FFE7FFCF80007FFFFF80039000000000000000091FC037FFF9007C000000E0008180000000000003C0E00000006000E00000000000000000000000000C07FFFFFFFFFC0000000003FFFFFFFFFFE00010FFF7FFFFE01C0FFFFF8003CC000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "000D1F803FFE100EF00000006180E080000000023807C0E3000003E000E0000000000000000000000000191C3FFFFFFFFC000000001FFFFFFFFFFFFC4030FFFFFFFFF9DC07FFFE0001C6000000000000100D0E3EFFFE000FF000003E0100306000200800380600E3C4000FE000E000000000000000000000000010003FFFFFFFFC000000003FFFFFFFFFFFFFFE71FFFFFFFFFFF80FFFFC0001F1C000000000001C0D8E7FFFEE003FE001C03E0000182000F008087FFC0063FF000FE001E000000000000000000000000024003FFFFFFFFC000000003FFFFFFFFFFFFFFFF1FFFFFFFC7FE00FFFFC0000FC600000000000000D9C77F7FC001E0001C01E00004C38";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00F0000007FC0063FF03C00003E000000000000000000000000044003FFFFFFFF80000000EFFFFFFFFFFFFFFFFFBFFFFFFF813800FFFFC0000781C0000000000800199C1E3FC0000000FC40E0000E70E0020000007C00021FF87F000038000000000000000000000000098001FFFFFFFF8F18000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFF80000C1E38000000000C000D381C3F00000001FFC0E0000E1C3C0000000030000007FCDFFF00700000000000000000000000001300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFF80000CC70F800000000F1C07F8707C00000003FFC000001C070E0000008000000001FFFFFF00E000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000003FFE1F7FFF03FFFFE183001E07FCFFFFFFFE3F1E3F800FF3CFFFE0001FF87FFC01C3FA6000007ECFFFFFFFFFFFFFFFFE38000000000000000000000000000000000000000000000000000000000000003FFC0F7FFF03FFFFE080001E1FFEFFFFFFFE1E1C0F000070F3DFF80007F04FC003FFFC80020071BFFFFFFFFFFFFFFFFF30000000000000000000000000000000000000000000000000000000000000003FF8E7FC7FE3FFFFE04000187FFFFFFFFFFF1E180000003838C0FC0003F07F003FFFF3000600F37FFFFFFFFFFFFFFFFF3000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "0000000000000000000000000000003FF8F3FC61F3FFFFE0700038FFFFFFFFFFFFCF1807E0007C1CC00E0001FF01C031FFF0000600F2FFFFFFFFFFFFFFFFFC30000000000000000000000000000000000000000000000000000000000000003FE0FBE7F0FBFFFFE06001BBFFFFE1FFFF83EF101FF0007F0C66021FE0FF39F801FFF0010701F2FFFFFFFFFFFFFFFFF860000000000000000000000000000000000000000000000000000000000000001FC379E7FCFFFFFFE060011FFFFFC1FFFF03FFF01FF803FF07F00019E01F083801FFF0000201FDFFFFFFFFFFFFFFFFF0E00000000000000000000000000000000000000000000000000000000000000004";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "0019FFFFFFFFFFE07003FFFFFF83FFFFC1FFF1DFFC07FF018C0011C000001E00FFF0000603F8FFFFFFFFFFFFFFFFF9C000000000000000000000000000000000000000000000000000000000000000000001FFDFFFFFFFE07003FBF8FE0FFFFF03FFF19FFE03FE60C600000C00200401FFE000000FF07FFFFFFFFFFFFFFFFBC0000000000000000000000000000000000000000000000000000000000000000000067FFFFFFFFFE0300FF3F0FE1FFFFFC77FF007FE8030704306000C01F80001FF000000CE707FFFFFFFFFFFFFFFFB80000000000000000000000000000000000000000000000000000000000000000000043FFFFFFFFFF0301FF1C1F99FFFFF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "7E7BF803FDF0007C6083001E01F800C3FE200000CE700FFFFFFFFFFFFFFFFB800000000000000000000000000000000000000000000000000000000000000000000C0FFFFFFFFFF0303EC3C3F3FFFFFF7F7FF803FEC000FE70E0000C00F00007FE000001E7E007FFFFFFFFFFFFFFF9800000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF8103C0007FFFFFFFF7FFFFF03FE0001FFF03000000000000FFF000007E380E1FFFFFFFFFFFFFFF9800000000000000000000000000000000000000000000000000000000000008000000383FFFFFFFFFC1078080FFFFFFFFFFB7FFFC3FE0003F3FE1F000000001E1F";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N12
cyclonev_lcell_comb \drawer|pixel~68 (
// Equation(s):
// \drawer|pixel~68_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~68 .extended_lut = "off";
defparam \drawer|pixel~68 .lut_mask = 64'h012389AB4567CDEF;
defparam \drawer|pixel~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N18
cyclonev_lcell_comb \drawer|pixel~71 (
// Equation(s):
// \drawer|pixel~71_combout  = ( \drawer|pixel~69_combout  & ( \drawer|pixel~68_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|pixel~67_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\drawer|pixel~70_combout )))) ) ) ) # ( !\drawer|pixel~69_combout  & ( \drawer|pixel~68_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|pixel~67_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|pixel~70_combout ))) ) ) ) # ( \drawer|pixel~69_combout  & ( !\drawer|pixel~68_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\drawer|pixel~67_combout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\drawer|pixel~70_combout )))) ) ) ) # ( 
// !\drawer|pixel~69_combout  & ( !\drawer|pixel~68_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|pixel~67_combout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|pixel~70_combout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\drawer|pixel~70_combout ),
	.datad(!\drawer|pixel~67_combout ),
	.datae(!\drawer|pixel~69_combout ),
	.dataf(!\drawer|pixel~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~71 .extended_lut = "off";
defparam \drawer|pixel~71 .lut_mask = 64'h018945CD23AB67EF;
defparam \drawer|pixel~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N45
cyclonev_lcell_comb \drawer|pixel~77 (
// Equation(s):
// \drawer|pixel~77_combout  = ( \drawer|pixel~71_combout  & ( ((\drawer|Add3~1_sumout  & \Draw|draw~5_combout )) # (\drawer|pixel~76_combout ) ) ) # ( !\drawer|pixel~71_combout  & ( (\drawer|pixel~76_combout  & ((!\drawer|Add3~1_sumout ) # 
// (!\Draw|draw~5_combout ))) ) )

	.dataa(!\drawer|Add3~1_sumout ),
	.datab(!\Draw|draw~5_combout ),
	.datac(!\drawer|pixel~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\drawer|pixel~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~77 .extended_lut = "off";
defparam \drawer|pixel~77 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \drawer|pixel~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N47
dffeas \drawer|pixel[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[6] .is_wysiwyg = "true";
defparam \drawer|pixel[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000001C001C07FF00C00001FFFE0078003FE0000000000003FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000001E003F0FFFF8F002007FFF80F803FFC0000000000007FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000001F800000000000000000E007FFFFFFC7C03F03FFFC0F80FFC0000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000001F8000000000000000003007F81FFF83E03FF1FFFE00FE3FCE000000000001FFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000001F80000000000000007C100FE00FFF80F01FFDE01F00FE07FE000000000001FFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000001F8000000000000000FC000FE007FC00F80FFFE61FE0FFC7FE000000000003FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "000000000000001F8000000000000000FE000E2003F800FE03FFEE3FFFFFE1FF000000000007FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000001F8000000000000000FC000E6001FC019F01FFFFF3FFDFFBFE00000000000FFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00000000000000038800FF8017FCF8F80FFFFF3FE07FFFE00000000000FFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "018407FC020FFF83807FFFE1FE07FF3C00000000000FFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000008007FC013FFF01801FFFF3FF0FFFF800000000001FFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000000000000000FC01FFFE00000FFFFFFFFFFFF000000000007F1FFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003E0000000000000000400003C01FFFC000000FFFFFFFFE1E0";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "003000000000000000000000000000000000000003FFF000FFFFE007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000060000001E0001FF87C000300000000000000000000000000000000000000FFFC003FFFE003FFEC00000000000000000000000000000000000000000000000000000000000000000000000000000000007000000060039FFFF0000300000000000000000000000000000000000003F7F8007EFFC007FFE4200000000000000000000000000000000000000000000000000000000000000000000000000000000038000000000FFFFFF0300100000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "000000003FFF001FFFF800FFFCE700000000000000000000000000000000000000000000000000000000000000000000000000000000030060080000FF7FFF0700100000000000000000000000000000000000003FFF003FFFF00FFF81FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000F00800000F007F0F00100000000000000000000000000000000000003FFC1FFFFF803FFE01F8F00000000000000000000000000000000000000000000000000000000000000000000000000000000000F00800000300000F00100000000000000000000000000000000000001FFBFFFFFF007E3C01F00000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000001000F00807000078000F00100000000000000000000000000000000000001FFFFFFFFE01F80001E0000000000000000000000000000000000000000000000000000000000000000000000000000000001030E0080F8000F8000F00100000000000000000000000000000000000003FFFFFFFFE03F00003E018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8001FC000F000C000000000000000000000000000000000000FFFFFFFFFE07F00007C11F0000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000001F001BFC081F000C000000000000000000000000000000000001FFFFFFFFFC0FF070FFFF8F000000000000000000000000000000000000000000000000000000000000000000000000000000000100001F07FFFC001F000C000000000000000000000000000000000007FFFFFFFFF81FF3FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000780001F3FFFF8001C000C000000000000000000000000000000000007FFFFFFFFF87FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000200000000000F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000020000000000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000020000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "8000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000060000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000007800000000000000000000000000020001000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000003000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000060000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000007800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000003F18000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000001E000000000000000000000000000000000FF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000001E0006000000000000000000000000000007FF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000001E000F000000000000000000000000000001FFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000F000C00000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000007FFFC0000000000000FFFC0FF8000001CDFFFFE01FFFF00FFFFFF83CFF78FFFFFFFFFFFFFFF8000000000000000000000000000000004000000000000000000000000000000000000000000000000001FFFFC0000000000000FFFC0FF8000001FFFFFFE00FFFF80FFFFFF81DFFF8FFFFFFFFFFFFFFF800000000000000000000000000000C01C0000000000000000000000000000000000000000000000000037FFFC0000000000000FFFC0F0E000001DFE3FFC01F7FF803FFFFF807FFFDFFFFFFFFFFFFFFFC00000000000000000000000000001C0000000000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000000000007FFFC0000000000000FFFC060F00001B1FC3FFC01E1FF8004FFFF1C7FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000781C00000000000000000000000000000000000000000000000000007FFFC0000000000000FFFE000F80001EFFC3FFE01F1FFE007FFFFFFFFFFFFF7FCFFFFFFFFFFE0000000000000000000000000000781800000000000000000000000000000000000000000000000000007FFFE0000000000000FFFE003FC00006FF83FFFFFF1FFF007FFFFFFFFFFFFC3F1FFFFFFFFFFF0000000000000000000000000003F80000000000000000000000000000000000000000000000000000007FFFF0000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFE007FC001EFF10FFFFFFF9E7F007FFFFFFFFDC7F83F1CFFFFFFFFFF0000000000000000000000000007E3C00000000000000000000000000000000000000000000000000001FFFFF8000000000000FFFE01C10001FFF00FFFFFC1FEFFC01FFFDFFFFFC7F9FF1C3BFFFFFFFF000000000000000000000000000FFFC00000000000000000000000000000000000000000000000000003FFFFFE000000000000FFFE01800001FFC01FFE3FC1FFFFE01FFF0FFFF78003FF9C00FFFFFFFE000000000000000000000000001FFFC00000000000000000000000000000000000000000000000000003FFFFFF800000000000FFFE03800803FFE1FFFE3FE1FFFFF007";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FF0FFFFFF803FF9C00FC3FFFFC000000000000000000000000003FFFC00000000000000000000000000000000000000000000000000003FFFFFFE000000000007FFE06001C03FFFFFFF03BF1FFFFF801FFDFFFFFF83FFFDE00780FFFFC000000000000000000000000007FFFE00000000000000000000000000000000000000000000000000007FFFFFFFC00000000003FFF0C003C0FFFFFFFE003F1FFFFFE003FFFFFFFFCFFFFFF8030000FF800000000000000000000000000FFFFFE0000000000000000000000000000000000000000000000000007FFFFF3FF00000000000FFF8000F83FFFFFFFC003FFFFFFFF801FFFFFF7FFFFFFFFE000000FF0000000";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N6
cyclonev_lcell_comb \drawer|pixel~79 (
// Equation(s):
// \drawer|pixel~79_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~79 .extended_lut = "off";
defparam \drawer|pixel~79 .lut_mask = 64'h041526378C9DAEBF;
defparam \drawer|pixel~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "000000000000000000000000000000000000000000060000003FC3C000010000000400000000000001FFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000E003E07C0800700000004000000000000007FFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0FF8000000000000000000000000000000000000000000000000000000000000000000000000000001F781807C0C01F00000004000000000007803FFE000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC7F0000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "000000000000001FFC000F80C01C0000000400000000000F801FFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C0000000000000000000000000000000000000000000000000000000000000000000000000000001E7C601F00E0E000F80004000000000007F81FFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001E78003E00F08000F00004000000000000FC1FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001E0000380070000040";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00040000000000007C1FFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001C0000F0007004000000040000000000003C3FFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000003C0001E0003800000000060000000000001EFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000038600FC00038000800000E00000000000008FFFFFFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000030E00DC000300000001C0E00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000001E000C018000000007E1E00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000001E1804011C0000000F00E00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "000000000000000000000000003000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001FC00000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003807FF00E00080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E83F80000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC03FC0000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F801F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "07C0FE0000F0000000FFC000FFFF00000000001FFFFFFFFC187FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC0000000000000007007F8000F00000007FF0003FFE00000000007FFFFFFFFC180FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000060007E003E0000001FFF8001E3C0000000000FFFFFFFFFE0007FFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000000003E00FC0000003FFFC000C380000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "000001FFFFFFFCFF01CFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000000003F01FC0000003FFFC0004180000000003FFDFFFFCFF83FFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC00000000000000000007F81F80000007FFFC0000180000000003FFCFFFFFFFC1FFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC000000000000000000FFFF3F0000000FFFFF800000000000000FBFCFFFFFFFF0FFFFFFFFFC0000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000003FC000000000000000000FFFFFF0000001FFFFF800000000000003F1FCFFFFFFFF8FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE000000000000000000FFFFFF0000001FFFFF000040000000007E1FC7FFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF8000000000000000003FF7FE0000003FFDEF0000E000000001F83FC7FFCFF03FF8FFFFFFE0000000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000003FF8000000000000000001FFFFC0000003FF8EF00004000000003FBFFE7FFDFFE1FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000000000FFFF800000007E06F80000000000007FFFFEFFFFFFF03FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000400FFFF80000000FE03FC000000000000FFFFFFFFFFFFFC3FFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000003C000000000000000000000000000000000000000FF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000003F7FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000FE3FF3FFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000301DF0FFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000001FF00FFFFFFFFFFC00001FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000001FF003FFFFFFFFF0000003FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000003FFC01";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFE0000003FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000003FFFF00FFFFFFFF00000003FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000001FFFFC07FFFFFFC00000003FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001E00000000000000000000000000000000000000000007FFFFC7FFFFFF000000003FFFFFFFFFFFFFFFE";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000077BFFE7FFFFFE000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000400000000000020000000000000007BFFE3FFFFFC00000000FFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000400000000000030000000000000003E7FE0FFFFF800000001FFFFFFFFFFFFFFFFE00000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N57
cyclonev_lcell_comb \drawer|pixel~81 (
// Equation(s):
// \drawer|pixel~81_combout  = ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\drawer|address[0]~0_combout ) # 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\drawer|address[0]~0_combout  & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~81 .extended_lut = "off";
defparam \drawer|pixel~81 .lut_mask = 64'h02138A9B4657CEDF;
defparam \drawer|pixel~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000007C0FFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000007DE1F8000000FFFFFFFFE1C0000000000000FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000100007F81F0000E00FFFFFFFFF1C0000000000000F1FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000003F000000000000000000100001F83E00007007FFFFFFFFF80000000000000F8FFFFFFFFFFFFFFF800";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000003F000000000000000000700000387C00000803FFE7FFFFF000000000000001EFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000800F0000008FC00000C01E0703FFFE00000000001E001FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000003F000000000000000001F0000004F800000400003F0FFFC00000000007E380FFFFFFFFFFFFFFFF00000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000000000000000000000000000000000000000000003F000000000000000003F0000006F800000700003FBFFF80000000000FF7F0FC07FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000003F000000000000000007F0000004E000000780001FFFFF00000000000FFFFFF807FFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000003F00000000000000001FFE00000100000007C0001CFFFE00000000001FFFFFC007FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "0000000000000003F00000000000000003FEF00000300000007E0001FFFFE00000000007FFFFFC007FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000003F80000000000000003FCF8000038000000FF0001FFFFC0000000000FFFFFFE007FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000003F80000000000000007E0FC000078000000FF8001FFFF80000000001FFFFFFFF878FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000007FFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000F80180000000000000000000000000000003FFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000007FE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000F800000020000000000000000000000000003FF803FFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000F800000060000000000000000000000000001FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000007FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000001FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "E0000000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000007FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000007FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000007C00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000007C00000000000000000000000000000000000003FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "000000000000003FC0001FFFFFF00008000C00000000000000000000000000000000000FFFFFFFFFFBFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0001EFFFFF00018000C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000003E007818E07F2000FC000C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000083C007CFDC03F00C1F0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "000C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000003DF8007FFFC07C60F3C0038C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000303FE0047FFFC07860F380000C00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FC00C3FFF80F0007700000C0000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000004000C3FF01FC0000600000C0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000C0001E7CF01FC0000800000E000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF0007000000000000000000000000000000000000000000000000000000000000000000000002000E0003FC0F81FC0001800000600000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "E000000000000000000000000000000000000000000000000000000000000000000000006001E0003FC0F811C0001800000600000000000003800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80F4000000000000000000000000000000000000000000000000000000000000000000000006001C0000FC1F800C000000000040000000000000FE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000060000003FF8C08000000000040000000000003FF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000001FFFFFF0000000000000000000000000000000000000000000000000007FFFFE07FF80000000007FFC000F07FFFFFFF0007FFFFFFF7E003FFFFE1FFFFFFFFF00031DFC000000000000000000000000001FFFFFFB000000000000000000000000000000000000000000000000007FFFFE007FE0000000003FFC000F0FFFFFFFE0007FFFFFFFFF000FF3FFFFFFFFFFFE000FBFFC000000000000000000000000001FFFFFFF0C000FC40000000000000000000000000000000000000000003FFFFE001FF8000000001FFC00040FFFFFFFE1F1FFFFFFFFFF800301FFFFFFFFFFFE007FFFF8000000000000000000000000001FFFFFFFFFC0F";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFE0780000000000000000000000000000000000000001FFFFE0007FFC00000000FF800001FFFFFFFE3FFFFFFFFFFFFE00003C3FFFFFF3FFE03FFFFF8000000000000000000000000003FFFFFFFFFFFFFFF1E00000000000000000000000000040000000000000FFFFE0000FFF80000000FF00013FFFFFFFFFFFFFFFFFFDFFFF000FFC3FFFFFC0FFF1FDFFFF00000000000000000000000000078FE7FFFFE7FFFFF7C0000000000000000000000001FEC0000000000000FFFFE00003FFF80000007F0063FFFFFFFFFFFFFFFFFFF9FFFF800FFC3FFFFFC07FFFFDFFFF000000000000000000000000000F07C3FFFFC3FFFFFFC0000000000000000000000061FF";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "C00000000000007FFFE00000FFFF8000007E0043FFFFFFFFFFFFFFFFFFE1FFFF8003D87FFFFF807FFFFFFFFE000000000000000000000000001F07C00FFE03FFFFFF800000000000000000000000607FC00000000000003FFFE000003FFFF800001C0183FFFFFFFFFF1FFFFFFF03FFD0000001FFFFFF01FFFFFFFE18000000000000000000000000001FFFF8001C03FFE3FE000000000000000000000000203FFF0000000000001FFFE0000007FFFFE0070C0383FFFFFFFFFE077FFBFF03FF80200003E1FFFF03FFFFFFFC0000000000000000000000000000307FF80000018F83F0000000000000000000000000601FFF0000000000001FFFE00000003FFFFC";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "1E7C3F0FFFFFFFFFFF3FFFFFFF8FFF807E000FC1FFFE07FFFFFFFF800000000000000000000000000000007C0000000F83F0000000000000000000000387F007FF0000000000001FFFE000000007FFFF3C7E7E3E7FFFFF7FFFFFFFFFFFFFFF877FC01FC1FFFE07FFFFFFFF800000000000000000000000000000003C0000000F07F00000000000000000000007FFF803FF0000000000001FFFE000000001FFFF3FFFFC1FFFEFFFFFFFFFFFFFFFFFFFCFFFF000FFFFFE07FFFFFFFFE00000000000000000000000000000007C0000000F67F80000000000000000000003FFFF03FF0000000000000FFFE0000000003FFFFFFFF80FFFEFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N51
cyclonev_lcell_comb \drawer|pixel~78 (
// Equation(s):
// \drawer|pixel~78_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\drawer|address[0]~0_combout ))) ) ) ) # ( 
// !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\drawer|address[0]~0_combout ) # ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & 
// (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (\drawer|address[0]~0_combout ))) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout  & ((\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout  & (\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~78 .extended_lut = "off";
defparam \drawer|pixel~78 .lut_mask = 64'h042615378CAE9DBF;
defparam \drawer|pixel~78 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000180001080000000000C00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000002000001000040000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000070000000000C0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000007800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000007000010000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000200000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000200000000000FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "000000000000000FFF0000000000000003C00FFFF0000001FFC03FC000000000001FFFFFFFFFFC7FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000007E00FFFE0000003FF8039C100000000007FFFFFFFFFFC7FFFFFFF3F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000007E00FFFC0000007FFC0380380000000007FFFFFFFFFF87FFFFFFC3F800000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFF80000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "07F00FFE0000000FFFE3300F8000000000FFFFFFFFFFF83FFFFFF03F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FF800000000000000FF00FFC0000000FFFE3F80FC0000000009FFFFFFFFFF83FFFFFF1FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000000000000001F00FC00000001FFFE7FC1FC0000000010FFFFFFFFFFC60FFFFF3FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000000000000001F00F800000003FFFF7FE1F00000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "060F8FFFFFFFFFF0FFFF9FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000000083F00F820000007FFFFFFE3F00000000060607FFFFFFFFFFFFFF0FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000000087F80F06000000F83FFFFF7F8C000000040007FFFFFFFFFFEFFC0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000FFF80F9E000001F81FFFFF7FDF000000002007F7FFFFFFFFE7FC0FFFF7C00000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80000000000000FFF80FFC000001E01FFF8F7FFF800001FA40FFC3FFFFFFFFFFFE3FFFFC8000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000FFF80FFC000001803FFF8F3FFFC00007FFC1FC03FFFFFFFFFFFE7FFCFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000FFFC0FFC00000180FFFF873FFFE0001FFFC0FC03F8FFFFFFFFFFFFFFFC00000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./pandita4.mif";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "imageDrawer:drawer|datamem4:Datamem4|altsyncram:altsyncram_component|altsyncram_d3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038000E0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000380000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "000000000000000000000000000000000000000000C0000000010000C00000000000000000000000000000000000000000000000000003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00000003C0003FFF800000000000000000000000000000000000000000000000007FC000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000E00000007800FFFFF80000003000000000000000000000000000000000000000010FFC0003E1C0080000000000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "0000000000E0000001E00FFEFFE00800003000000000000000000000000000000000000000310FFC0007E1C03800000000000000000000000000000000000000000000000000000000000000000000000000000000E0000003C03FF83FC01C40003000000000000000000000000000000000000001FF8FE0000FF0007000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000003803FB83FC01CE0003000000000000000000000000000000000000003FFF3001CFFF001628000000000000000000000000000000000000000000000000000000000000000000000000000000040000001003F1001C007E0";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./pandita3.mif";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "imageDrawer:drawer|datamem3:Datamem3|altsyncram:altsyncram_component|altsyncram_c3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "000000000000000000000000000000000000000000000070000000000000000000000000000003FC00000000000001FF87FFFF000000003FFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000000000000FF80C001E0000001FFEFFFFC000000003FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000007C0000000000000000000000000000003FC1F001F8000001FFFFFFF8000000007FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "000000000000007C0000000000000000000000000000003FC1F800F00000007FFFFFF0000000007FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000007C00000000000000000000040001F0003F03FE0000000E003FFFFFC0000000007FFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000060001F8000003FF0000001FE00FFFFF8000000000FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000400003C000003FF8780007FFF01FFFC0000000001FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000F000007FFEFC0007FFF81FFF80000000003FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000300000780000FFFFF8000FFFF807FF00000000003FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000003000003C00003FFFE0000FFFFC0";
defparam \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "1FE00000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000C003000000600001FFFC0001FFFFF801C0000000000FFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000001C0010020000000007FFF0003FF81FC0000000000000FFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000001C000007FE01C01003FFFC0038001FE0000000000001FFFFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N27
cyclonev_lcell_comb \drawer|pixel~80 (
// Equation(s):
// \drawer|pixel~80_combout  = ( \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\drawer|address[0]~0_combout  & 
// (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\drawer|address[0]~0_combout )) ) ) ) # ( 
// \drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\drawer|address[0]~0_combout  & ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\drawer|address[0]~0_combout )) ) ) ) # ( !\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\drawer|address[0]~0_combout  & 
// ((\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\drawer|address[0]~0_combout  & (\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\drawer|Datamem4|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\drawer|Datamem3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~80 .extended_lut = "off";
defparam \drawer|pixel~80 .lut_mask = 64'h028A139B46CE57DF;
defparam \drawer|pixel~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N36
cyclonev_lcell_comb \drawer|pixel~82 (
// Equation(s):
// \drawer|pixel~82_combout  = ( \drawer|pixel~78_combout  & ( \drawer|pixel~80_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|pixel~79_combout )) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|pixel~81_combout )))) ) ) ) # ( !\drawer|pixel~78_combout  & ( \drawer|pixel~80_combout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~79_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\drawer|pixel~81_combout )))) ) ) ) # ( \drawer|pixel~78_combout  & ( 
// !\drawer|pixel~80_combout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\drawer|pixel~79_combout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & \drawer|pixel~81_combout )))) ) ) ) # ( !\drawer|pixel~78_combout  & ( !\drawer|pixel~80_combout  
// & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|pixel~79_combout )) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|pixel~81_combout ))))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\drawer|pixel~79_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|pixel~81_combout ),
	.datae(!\drawer|pixel~78_combout ),
	.dataf(!\drawer|pixel~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~82 .extended_lut = "off";
defparam \drawer|pixel~82 .lut_mask = 64'h0207A2A75257F2F7;
defparam \drawer|pixel~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFC000001F0003800FC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFF1FFFFF00F800F80000FE00003FB801FFFFFFFFFFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFC000000F8003FC0F203FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFF8F1FFFFF80F800F80000FC0000080001FFFFFFFFFFFF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003FFFFFC000000303E3FF02003FFFFFFFFFFFFFFFFFFFFFFEFF3FFE0FFFFF8F3FFFFFC0FF81800001F00000000007FFDFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFC0000000000FFFFFE000000007F7FF00001FF7FFFFFFFFFFFFFFFFFFFFFE0FFE0FFFFF0FFFFFFFE0FFF8000001F00000000007FF1FFFFFFFFFC0FFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFF80000000FF7FF000007FFFFFFFFFFFFFFFFFFFFFFFF1FFF7FFFFF1FFFFFFFE1E3F0000009E0000000001FFE1FFFFFFFFFFFFFFFFFFFF807FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C00000000007FFEFC0000000FF206018007FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFF7E07000001807F00000007FFC1FFF87FFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFC0000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFBFFFFFFFF700003FC0270000000FFFF1FFE07FFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFC0000000FE00000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFBFF021FFFF00007FC0000000007FFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003C07FFFF08E00000FE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFC000FFFF00001FC000000000FFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFE3FF00000300E3867FFFFFFFFFFF3FFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFF000E1FFE00007C001C0000FFFDFE07801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFD7E3BF00000000F7FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFE000000003E0000FFFDFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04003FFFFFC1E33F807E3000F7FFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FC0000007007E0001FFBFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF0F807FFFFFE0031FC0FE0018FFFFFFFFFFFF8FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0381F8000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "E001000000FFFFF0FFFFFFFFFFFFFFFFFFFC060701FEFFFFFFFFFFFFFFFF3FFFFE00FFFFFFFFFFFFFFFFFFF0FFFFFFFF87007FFFFFFFFFFFFFFFFFFFE1FF81F801FB9E03F01FFF9FE03F01FFFFFFFF7FF803000000FFFFFFFFFFFFFFFFFFFFFFFFFE000703FFFFFFFFFFFFFFFFFC1FEFFE00FFFFFFFFFFFFFFFFFFF0FFFFFFFFDF87FFFFFFFFFFFFFFFFFFFFE1F3C1E001FF8E3FFE7FFFFFF83F007FFFFFFFF8FE0F80001C7FFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFF80F83FF81FFFFFFFFFFFFFFF87FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C041C000FF8EFFFFFFFFFFFC7F387FFFFFFFF01E1FDE1F1F7FFFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFC007FFFFFFFFFFFFFFF883FC0F03FFC1FFFFFFFFFFFFFFF81CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FE0000FF87FFFFFFFFFFFFF0FC7FFFFFFCF0041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FC007FF7FFFFFFFFFFFE001FE0787FFFFFFFFFFFFFFFFFF7C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF87FE00001F03FFFFFFFFF38FE0FC7FCFFFF830001FFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC0FC007FE1FFFFFFFFFFFC001FF879FFFFFFFFFFFFFFFFFFE1E001FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF3FFF8FFE00000F07FFFFFFFFF3E7E0FFFFCFFFF800003FFFFFFFFFFFFFFFFF3FFFCFFFF9FFFC0FFFFFFC1FFFFFFFFFFFC001FFCFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFF1F001FFFFFFFFFFFFFFFFFFFFFFFFF87FFFFBFFF80FE00000027FFFFFE3FF3F3FDFFFF8FFC7C00003FFFFFFFFFFFFFFFFFFF0107FFF0FFFE07FFFFFC3FFFFFFFFFFFFFC7FFFFFFFFFFFFFBFFF863FFFF1F801FFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF807C01040077FF023F3FF3FFFFFFFFFFF83C03C0819FF1FFFFFFFFFFFFFF07FFFFE0FFFC003FFFFC3F1FFFFFFFFFFFFFFFFFFFFFFFFFE1FFF003FFFFFFFF3FE7FFFFFFFFFFFFFFFFFFFFFEFFBFFEFFFF807C7F07202383861F9FF3FCF83FFFFFF07E0FC1001FC1FFFFFFFFFFFFFFFFFFFFC3FFF0001FFFFF3C1FFF8FFFFFFFFFFFFFFFFFFFFFE3FFC007CFFFFFFFFFFFFFC0FF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFDFFFFFFFFFFFFFF1FFCFFFF807FFF07F00103C61FC403FCF00FFFFFF07E7FE0001FC1FFFFFFFFFFFFFFFFFFFFC7FFE000007FFFC03FFF87FFFFFFFFFFFFFFFFFFFFFFFF800707FFFFFFFFFFFF807FFFFDFFFFFFFFFFFFFE0FF8FFFFC07FFCFFF00003FF1FE01FFDF00FFFFFF02C1FE00000E1FFFFFFFFFFFFFFFFFFFFFFFFE000003FFFC07FFFCFFFFFFFFFFFFFFFFFFFFFFFFF000307FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFF1FF2FF7FFFFFF8FC3C6007FF1FF03FFFFF0FFDFFFC0C0D0C00007FFFFE7FFFFFFFFFFFFFFFFFC3E002003F3FDFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF8";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FE1FE0003FF9FF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFFE7FFFFF81F1FE7FE001CFFFFFFFFFFFF01E1FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFF0007800FFFFF0007FF3FE003C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF00FFFFE7FFFBF81F1FFFFC038FF8FFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF8001FE0FFFFBC01FFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFC7FFFFFFC1F1FDFE003C3F8FF7FFEFFF8000FFF87FFF9FFFFFFFFFFFFFFFFFFFFFFFFF7FFFF8003FFBFFFF1E01FFFF8001FFFFFFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFC7FFFFFFF9F9F0FE00381F0FFFFFFFFF8000FFFC3FFF0FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFF1F03FFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8078FCFFFFFFFFFFFE0F80030007FFFE3FFFFC000FFFF007E03FF7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF23F9FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F003FFFDFFF7FFE010000000071FF81FFEFE001FFFF803E03FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "01EFFFFFFFFF807FF81FFFFFFE018007800C71FF807FC07007F0FFF87807FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004FFFFFFFFFFC7FF01FFFFFFF03F03FC00E73FF003C00307FF0FFFFF10FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFC003FFFFFC7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF00041FFFFFFFFFFFE03FFFFFFF07FFFFC00E71FF0100003007F07FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFE7FFFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "800FE19F01C0380001F8BFFFFFFFFFFF8FFFE0EFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFE1E1E1FFFFFFFFFE3FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFF000FE10F80C03C0000FF03FFFFFFFFFF863FC0003FFFFFFFFFFFFFFFFFFFFFF800FFFFE1C0F0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFE1F03FFFFF00003FFFFFFFFFFFFFFFFFFFF1FFDFFF00C7E007E0003C0C003F03FFFFFFFFFFC003000013FFFFFFFFFFFFFFFFFFFFFF9EFE070381F8FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFF0F87FFFFF80003FFFFFFFFFFFFFFFFFFFE1FB83FF01F3FC03E00F7E1E003F03FFFFFFFF1F";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FC1FE007FF7FF01FFFFF804FFE3E00000C0000FFFFFE7FFFFFFFFFFFFFFFFFC1F003007E1FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFC0001CFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF1FFFFFF8FC0F6067FCFFF18C61FF800FFC1FC078002000FFFFFFFFFFFFFFFFFFFFFFFFC0F10100FE1FFFFFFFFFFFFFC0FFFFCFFFFFFFFFFFFC0001FFF8FFFFFFFFFFFFFFE71FFFFFFFFFFFFFFFFFFFFFFFFFFEF8EE06007FF0F9F18C01FE000FF80FC0FC002003CFFFFFF8FFFFFFFFFFFFFFFFE0FBC1C1FE3FFFFFFFFFFFFFC01FFFDFFFFFFFFFFFFC0003FFE07FFFFFFFFFFFFFE207FF03FFFFFFFFFFFFFFFFFFFFFC38C000003FF061F18001FF03E3DC01C3FC";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000F07FFC3FFFFFFFFFFFFFFFFFBF07E01C1FC7FF9FFFFFFFFFFC01DFFFFFFFFFFFFFFFC001FFFC07CFFFFFFFFFFFFF003FF03FFFFFFFFFFFFFFFFFFFFFC3800000E00F047000007FF03E3FC000FFC0000FF07C381FFFFFFFFFFFFFFFFC1FC7C03C0FDFF6077FFFFFFFFC81DF9FFFFFFFFFFFFFE07FFFFC0303FFFFFFFFEFFFC007F03FFFFFFFFFFFFF7DFFFFFFCF800200C00700700000FFF03E3C0001FFC000FFF07C7C1FFFFFFFFFFFFFFFFC1FC7C03C000FF8003FFFFFFFFDC3FF9FFFFFFFFFFFF7E1FFFFFC0601FFFFFFFFFFFFF803F03FFFFFFFFFFFFFFFFFFFFFFFC00300000F00000000FFF03C7C0001F00007FE3FFFFE1FFFFFFFFFFFFFFFFF080";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "7C0FC00001C001FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF1FFFFFFFFFFC3FC601FFFFFFFF83DFFFFFFFFFFFFFFF18700003F00001800FFF83C780001E0000FFE1FFFFE1F9FFFFFFFFFFFFFFF0007E1FC00001C0003FFFFFFFFFFFFFFFFFFFFFEFFE07FFFFFFFFFF9FFFCFFFC7F81FFE01FFFFFFF00007FFFFFFFFFFFFFF38000007F00037FF1FFF838F80003C0000FFF3FFFFF1FFFFFFFFFFFFFFFF0000FF0FE000008C001FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFF07F01FC03FFFFFF7800007FFFFFFFFFFFFFFFC00001FF00CFFFFFFF0000F8000780001FFF3FFFFFBFFFFFFFFFFFC00000000FFC3FC38000C001FF87FCFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE07E01F807FFFFFE0000007C01FE1FFFFFFFFFC00003FF03FFFFFFFE0180F0000F00019F7F7FE7FFFFFFFFFFFFFF00000000007E1FFFC001E0303F03F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC407E10F00FFFC7FE0000007800FC03FFFFFFF0000007FF01FFFCFFFC0001F000000000807F7FE3FFFFFFFFFFFFFF9F800000003E07FFE001E07FFF01E0F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FE3FF00FF0001E0000006000000008F8FFF00003EFFF80FFC03FF00003F000000000007F7FF3FFFFFFFFFE07FFFFC00000001E03FFFCC1E1FFF80001F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FC00FFF";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N21
cyclonev_lcell_comb \drawer|pixel~85 (
// Equation(s):
// \drawer|pixel~85_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout  
// & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~85 .extended_lut = "off";
defparam \drawer|pixel~85 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \drawer|pixel~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFF9FF87FC000000000000000000003FFFFFFFFFFF801FFFFF800FFFFFC3FFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF8FFFF87FFFFFFFFFFFFFFFFFFFFFFF03FC000000000000000000003FFFFFFFFFFF001FFFFF800FFFFF81FFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F0FFFFFFFFFFFFFFFFFE7FFFFFFE03FC000000000000000000000CFFFFFFFFFF003FFFFF800FFFFF87FFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E03FFFFFFFFFFFFF1FFE7F0FFFFA07FE0000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "0000000000007FFCFFFFFF007FFFFF007FFFFFCFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF8FFFFFFFFC7E01FFFFFFFFFFFFE03E77F0FFFF087FE00000000000000000000007FFC7FFFFF00FFFFFF01FFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFCFC01FFFFFFFFFFFFE03FFFF0FFFFFFFFF000000000000000000000003FFFFFFFF00FFFFFF0003FFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF0021FFFFFFFFFFFF1FFFFFDFFFFFFFFF00000000000000000003F0007FFFF3FF0063FFFF80";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00FFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFF001FFF9FFFFFFFFFFFFFFE0001FFFFC7FFFFFFFFFFFFFFFFFFFFFF80000000000000000003FC000FFFE03F0041FFFFF800FFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFF0000FF9FFFFFFFFFFFFFFFCC0F87FF87FFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FF8001FFF07F0021FFFFF801FFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF00007FFFFFFFFFFFDCFFFFFF0F803F87FFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFF000FFF07F003FFFFFF801FFFFFFFFFC00000001FFFFFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF00007FFFFFFFFFCFFC007FFF9F801F8FFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFC000FF9FF801FFFFF8001FFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFF00003EFFFFFFFF87FE00FFFFFFE01FBFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFF0003FFF801FFFFF0003FFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFF000038FFFFFF7D006000FDC3FFF03FFFFFFFFFFFFFFFFFFFE3FFFFF800000000000000007FFFFFF80001FF801FC7FF001FFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFF003C03FFFFF8000FFF7FFFFFFC0FFFFFFFFFFFFFFFE1FF803BFFFE7EFFFFFFFFFFFFFFFFFFFF87CFFC07FFFFFFFFFFFFFFC1FF9FBFFFFFFFFFC0FFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFE001E00FFFBFE0001FE3FFFFFF80FFFFFFFFFFFFFFFF7FE0000FFF81FFFFFFFFFFFFFFFFFFFFF0003FC03FFFFFFFFFFFFFF83FFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFC0007C07FF9FF00007FFFFFFFF80FFFFFFFFFFFFFFFFFF807C0FFC01FFFFFFFFFFFFFFFFFFF8000001C01FFFFFFFFFFFFFE007FBFFFFFFFFEFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FC0FF87E00000FFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFEF00FFFFFFFFFFFF3FFFFF81FC0FF801FFFFFFC7FBFFFFFFFFE0000000F007FFFF1F3FFFFFE003FBFFFFFFFF8FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FE03F800000007FFFFFC701FFFFFFFFFFFF3FFFFFEFFC7FF800FFFFFFFFFFFFFFFFFFC000000030063FFF1F7FFFFFE00FFFFFBFFFFF9FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FF03FE60000000FFF8783F38FFFFFFFFFFF3FFFFFFFFEFFFC000FE3FFFFFFFFFFFFFFC000000000003E1F00FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFF00000001FF0601FF8FFFFFFFFFFF3FFFFFFFFFFFFE";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "000FC3FFFFFFFFFFFFF88000000000003E0780FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFF000018003F0003FF1FFFFFFFFFFFFFFFFFFFFFFFFFFC0FC3FFFFFFFFDFC1E00000000000003E03F87FFFFC707FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFF00001E000F000EFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF1FC3FFFFFFFFFFC0000003000000001F03FC7FFFF860FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFF00007F0007000C3C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFE000000300000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "23C1FFFFFFF861FFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFF00007000033000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78000018008000000C07FFFFFF103FFFFFFFFC03FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFF8380400001300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40183800E000001E03FFFFFF103FFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFF8F000001E0001800FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFE0187800F800007E00FFFFFE007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "0000000001FFFFFFFFFFFFFE000003C00000FFFFFF0000000FFFFFFFFFFFFFFFFFFFF8000000000001FFFFFF8000C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E3FFFFFFE000000000000000000003FFFFFFFFFFFFFF000003E00001FFFFFF0000000FFFFFFFFFFFFFFFFFFFFC000000000001FFFFFF8083C3003FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFE083FFFFFFC000000000000000000001FFFFFF9FFFFFFF800001E00001EFFFFF0000000FFFFFFFFFFFFFFFFFFFFC000000000003FFFFFF8383CF007FFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC0C1FFFFFFE000000000000000000001FFFFFFFFFFFFFFC00001F0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "0000FFFFFF00000007FFFFFFFFFFFFFFFFFFFE000000000003FFFFFF8707C6007C7FFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFE338FFC1E07FFFFFE000000000000000000001FFFFFFFFFFFFFFE00001F0003CFFFFFF00000007FFFFFFFFFFFFFFFFFFFF800000000003FFFFFFDF078000FC7E7FFFFFFFFFFFFFFFFFF001FFFFFFFFFF000079C1F07FFFFFE000000000000000000001FFFC1FFFFF1FFCF00001F0003FFFFFFF00000003FFFFFFFFFFFFFFFFFFFFC00000000007FFFFFF7F0FF800F9FE03FFFFFFFFFFFFFFFFE1FEFEFFFFFFFF01C07D80F03FFFFFE000000000000000000001FFF803F9FF9FF83C0000F0003FFFFFFF00000003FFFFFFFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFF00000000007FFFFFC7F0FFE00E3FE00FFFFFFFFFCFFFFFFE3FE7EFFFFFFFF01E07F00FC1FFFFFE000000000000000000001FF8003F8FF9FF83F0000F0086FFF7FFF00000003FFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFC7E0FFF00E7FC00FFFFFFFFF8FFFFFFFFFE7FF1FFFFFF83FBFF87FE1FFFFBE000000000000000000000FF8007FFFFFEE07F0001E0006FFC7FFF00000001FFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFF8FF1FFFC0F7E007FFFFFFF8F0FFFFFFFFFFFFE1FFFFFFFFFFFFCFFF9C7FF3E0000000000000000000009F800FFFFFFEC07FF80FC000FFE07FFF00000000FFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFE00F83FFFFF0F1FFFFFFFFFE3FE3FFFFFFFFFFFFFFFFF8FFC3E0000000000000000000001F83FFFFFFFF807FFFFF8001FFC07FFF800000003FFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFF7F0F01FFFFFBCFFFFFFFFFF83FF3FFFFFFFFFFFFFFFFF8FFEFF0000000000000000000003F9FFFFFFFFF801FFFFF8001FFE1F3FF800000000FFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFF7F8601F8FFFF9FFFFFFFFFF83FFFFFFFFFFFFFFFFFFFF0FFEFF8000000000000000000003FBFFFFFFFFF801FFFFF8007FFFBE3FF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC107FDFFFFFFFFFFFFFFF83FFFFF";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00003FFFFFFFFE040079FC01FFF3FFFFFFFFFFFFFFFFFE98F3FFFFFC0000000000000000FFFFFFF070003FC03FE1FE0019FFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFF00003FFFFF7FFE0C0079F801FFF7FFFFFFFFFFFFFFFFFE00FFFFFF1C0000000000000001FFFFFFF0FC0007F03FF1FE0018FFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFF00001FFFFF7FFE0C003DFC009FE3FFFFFFFFFFFFFFEFFF81FFFFFFDE0000000000000003C3FFFFF9FF800000FFFFFE0003FFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFF9FF80001FFFFFFFFFFF10000FFEFFFFE60E000FEF801FC1FFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFEFFFFFFFFFFFFFC07FFF000000000000001F80FFFFFFFFFC0001FFFFFC0003FFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFF1FFE3001FFFFFFFFFFFF8801FFC3FFFC006FC0FCFFF1F81FFFFFFFFFFFFFFFFFFFFFFC07FFF838000000000007F803FFFFFFFFF0001FFFFF8003FFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFE0FFFF800FFFFFFFFFFFFFC03F803FFFC000FC1FFFFF8F81FFFFFFFFFFFFFFFC1FFFFC807FFFFFF00000000000FF003FFFFF9FFFF8003FFFF001FFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFC0FFFF8003FFFFFFFFFFFFE0FF01FF9F8001FE3FFFFFCF8140FFFFFFFFFFFFFC1FFFF080FFDFFFFE0000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000003FC003F07FF000FFF001FFFF007FFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFF80FFFF0001FFFFFFFFFFFFE1FF01FF87C003FFFFFFFF8FC7F0FFFFFFFFFFFFFE3FFFF0F1FFDFFFFF0000000007FD800E03FE0003FF8019FFF007FFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFF003FFF80001FFFFFFFFF7F01FF03FE03FFFFFFFFFFFC3FFFF9FFFFFFFFFFFFFFFFFFF0FFFFDFFFFF780000007FFFE00003E0F8007FFFE07FF003FFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFF0003FF80C003FFFFFFFFFF003F03FC01FFFFFFFFFFE07FFFFDFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE00383FFFFF0000381F8001FFFE07FF007";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFE0001FF81E0007FFFFFFFFFC01F83FE81FFFFFFFFFFC0FFFFFFE7FFFFFFFFFFFFFFFFFFFFF3FFFFFFFDE01FFFFFFFF8000307F001FFFFF07FF807FFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFC0600FFCFF0001FFFFFFFFFE007E1FFF3FFFFFFFFEE00FC67FF03FFCFFFFFFFFFFFFFFFFFFBFFFFFFF8FC7FFFFFFFFF3E070FF003FFFFF87FFC0FFFFFFFFFFFFFE00000117FFFFFFFFFFFFFFFFFFFFFF807007FFFFC000FFFFFFFFFFF00FFFFFFFFFFFFFFFE01FC07FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFF070FF033FFFFFFFFFC0FFFFFFFFFFFFFF000003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N39
cyclonev_lcell_comb \drawer|pixel~83 (
// Equation(s):
// \drawer|pixel~83_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout  
// & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~83 .extended_lut = "off";
defparam \drawer|pixel~83 .lut_mask = 64'h0A220A775F225F77;
defparam \drawer|pixel~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "F700FE0000400000000000000000067F00007F003861FC03FF04067E00000000060FF7FFFFFFFFFFFFFF7FFFF000000001F81FFFFE079FFF00001F87FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF83FF81FFFFFFFFC00000000000001E00000000FFF000EFF0018E038001E0607FC0001000607FFFFFFFFFFFFFFFFFFFFFF8000003001FC1FFFFF83FFFF87800FC7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF83FFC1FFFFFFFF80000000000300FFC0000001FFF07FF7C000FE000001C0007F80003F00783FFFFFFFFFFFFFFFFFFF8FC0000003803FC00FFFF83FFFF87C10FF7FFFFFFF9FFFFFFFFFFFFFFFFC3FFFFF83FFC0FFFFFFFF000000001FFFC3FFF1C001E1FFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "0FFF78000F8000001800037E0007FF0F81E7F70FFFFFFFFFFFFF80F8000000301FFC00FFFF83FFFFFFC007FFFFFFFFFFFF8FFFFFFFFFFFFF01FFFFFC3FFE0403FFFFFE000003FFFFFFFFFFFF03FFFFFF1FFF701C078000021800003F003FFFCF01E3F80FFFFFFFFFFFFE00F001E00000FFF8407FFF83FFFFFFC307FFFFFFFFF9FFC7FFFFFFFFFFFE01FFFFFF3FFE0001FFFFFFF80007FFFFFFFFFFFFCFFFFFFF1F7FFC7C030000000000C63FE07FFFFE3FE7F01FFFFFFFFFFF00000003F00003FFE0E07FFFFFFFEFFFFF83FFFFFFFFF9FFE01FFFFFFFFFFF01FFFFFFFFFE0003FFFFFFFE001FFFFFFFFFFFFF87FFFFFF3F1FFFFC00001E000001FFFFE0F3F7FC";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "3FEFF1FFFFFFFFFFF00000001FFC0007FFC0F07FFFFFFFFFFFFFC7FFFFFFFFFBFFF003FFFFFFFFFFC0FFFFFC3FFF8001FFFFFFFFFC1FFFFFFFFFFFC700000003FF0FFFFC00003F800001FFFFE0F3E0F83FFFF1FFFFFFFFFFF00000003FFFFF8FFFE0F07FFFFFFFFFFFFFFFFFFFFFFFFBFCF003FFFFFFFFFFE0003FE08FC1E303FFFFFFFFFC3FFFFFFFFE38C000000000FF01FFE000003FF00003FFF833FFE0F03FFFF9FFFFFFFFFC00001E0047FFFF8FFFFFFC07FFFFFFFFFFFFFFFFFFFFFFF3F0E00FFFFFFFFFFFF0003F0087807FFFFFFFFFFFFC1FFFFFF9FC1CC000000000FF80FF8000001FF87807FCF81FFFF0F01FFFFFFFFFFFFFF800003E07C3FFFFCF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFF83FFFFFFFFFFFFFFFFFFFFFFF3E0E01FFFF8FFFFFFFC003F03C0007FFF01FFFFFFFC07CFFFF0781C0000000000FFC0070000003BFC3807F8783FFFF80007FFFFFFFFFFE7F800003F03C3FFFFCFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFBE0603FFFF8FFFFFFFE003F83FC00FFFF00FFFFFFF8079FFFF07C1C00000000003FE00301C0007FFC000FF87C7EFFF80001FFFFFFF03F001800003F0001F0FFFFFFFFFFEFFFFFF3FC7FFFFFFFFFFFFFFFE0787FF3F0FBFFFFFF001FFFFC03FFFF007FFFFC00017FFFF87FEC00000000000FE00003C000F1FC001F303E787FFE0003FFFFFF801C000000063F0000C007FFFFFFFFFFFFFFFFBE3FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "F8FFFFE1E0F3FFFFFFF81FFFFF8FFFFF007FFFFC3007FFFF9E7FC0000000000007E000038001C0F8001F101E787FFF07FFFFFFFF000000000007FF007C0007FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFE101E3FFFFFFF81FFFFFFFFFC0003FFFFFFC0FFE1F9FFF00003000000F07FE00038001C078001F000FF07FFF8FFFFFFFFE00000003800FFF80FC000FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF187C7BFFFFFF1FFFFFFFFFF803803FFFFFF1FFC07BFFE00003000001F03CC00038001E0FC003E000FF07FFFFFFFFF89F800000003803FFF80FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFF8FFFFFF7FFF1FFFFFFFFFC60";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "F001FFFFFFFFF807FF8600102000003F00003007E1E1FFCE03F0001FF87FFFFFFFFF00E000000FC781FFFFC07C78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFF800FE1FFFFFFFFF07FE0007FFFFFFFF803FE0700FE0000FC7F0000300FFFFFFFDF07E0073FFFCFFFFFFFFE00C000001FFE1FFFFFC0FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFF001FFFFFFF3FFFE03FC0003FFFFFFFF807E00707FF8F00FFFF00000007FFFFFFFF8FE0073FFF8FFFFFFFFE0000000C1FFE3FFFFFE1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFF6003FFFFFFFFFFFE00080003FFFFFFFF80F000FFFFFEF81FFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000003FFFFF3FF9FC0073FFF8FFFFFFFFC0C00001C3FFEFFFFFFE1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFF0007FFFFFFFFFFFE00000003E07FFFFF03F001FFFFFFFCFFFFF00000E03FFFFF03F9C00073FFE0FFFFFFFFC3E03001E3FFFFFFFFFFBFFFFFFF9FFFF3FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFE0007FFFFFFFFFFFE00000007E00E7C7803E003FF79FFFFFFFFF00001F01FFFFE01FFC00023FF87FFF9FFF8EFF8FE07E3FFFFFFFFFFFFFFFF9F8FFFF3FFFFFFFFFFFFFFFFFFFFF8007FE7FFFFFFE7FFFFF11FFFFFFFFFFFFE0000001DE0007C00038003F000FFFFFFFFF01801F00FFFFE00FFC0080000063FF0F";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FF1FFFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFF3FFFFFFFFFFFFFFFFFFFFFC00FFC7FFFFFFCFE3FFFFFFFFFFFFFFFFFE0000001CE0007C20030003E001FFFFFFFFF00C01E007FFFF003FC0F80000021FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFDFFFFFFFFF83FFFFFFFFFFFFE07FFFFFFFFFFFFFFFFE0000001C00003FFC3F001FC003FFFFCFEE010201E003FFFFC01FC7F80000001FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF0FCFFF8FFFFFFFFFF7FFFFFFE3FFFFE03FFFFFFFFFFFFFFFFF0000000800003FFFFF807F801FF7FF8F80000703F8C7FFFFE01FFFFC0800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFEFFFF03FFC3FFFFFFF8FFFFFFFFFFFF0000003FC0010FC07FFE0001800FFFE0003FFFFC07FFF87F003FFFFFFFFFFFFFFFFFFFFFC1F0FF001FF000001FFFC308003817F800000FFE00FFFFFFFFFFFFFFFFFFFE07FFC3FFFFC7F1FFFFFFFFFFFC0000000FC0000FE0FFFE0001E001FFE0007FFFF003FFFFFF807FFFFFFFFFFFFFFFFFFFFF80FFFF000FF00000003FFF9800383FF000000FFE03FFFFFFFFFFFFBFFFFFFE0FFFC3FFFFFFFBFFFFFFFDFCF80000000FE0001FE010360003E000FFE0001FFF8001FFFFFFC07FFFFFFFFFFFFFFFFFFFFF807FFE0007F000800007FFE000007C6000781FFFFFFFFFFFFFFFFF09FFFFFE3FE1C1FFFFFC7";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFCFCF000000003E0001FC000000007E0007E01F803F00000FFFFFFF07FFFFFFFFFFFFFFFFFFFFF803FFC00000000C00003FFC00000780000FE3FFBFFFFFFFFFFFFFE09EFFFFE7FC0F83FFFFC7FFFFFFFFEFC1000000001C0000FE00000000600001801E003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFCF0000000C0000387800000000000FFFFF1FFFFFFFFFFFFFFEFFFFE3FFFC0FFFFFFFFFFFFFFFFFFFC007C00000000000FE000000000000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFF800000060800001000000000000FFFFE1FFFFFFFFFFFFFFFFFFFE07FFC3FFFFFF9FFFFFFFFFFFF800FC00000000000FE0000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000007F0007FFFFFFFFFFFFFFC008FFFFFFFFFFFFFF03FFFF800000010000381800000000000FFFFC3FFFFFFFFFBFFFFFFFFFE07FFFFFFFFFFBFFFFFFFFFFFE000FC00000000000FC00000000000000000001FF81FFFFFFFFFFFFFFFE000EFFFFFFFFFFFFFF023FFF8000000081003C3E01800000F803FFF8FFFFE1FFFF07FC7FFFFFF07F7FFFFFFFFFFFFFFFFFFFFE0007C00000600000000000000000000000001FFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF3FFFC000000001003C3FFFC00001F833FFF8FFFFC0FFFE03F01BFFFFF0FFFFFFFFFFFFFFFFFFF3E03C00000000000077C0000000000000000000003FFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFC0FFFFFFFFF7FFFFFFFFFFFFFE1E000000000087FFFC00000FFFFFFD8FCE7C1FFFE03F001FFFFF9FFFFFFFFFFFFFFFFFFE1E01C0000000000006380000000000000000000003FE1FFFFFFFFFFFFFFFFFF7FFFFFFFFFFF0FF03FFEFFFFC0E00000000000FFFF80E0005FFFDFD8FC00C3FFFC07E000FFFFFFEFFFFFFFFFFFFFFFFFE0E01C0000000000000603000000000000000000007FC03FFFFFFFFF3C7FFFFFFFFFFFFFFFFE0FC03FFEFFFFC0000000000000FFFF81E0004FFFDF98FC0047FFFC07E000FFFFFFCFFFFFFFFFFFFFFFFFE0E01E0000000000003E03800000000000000000007FC01FFFFFFFFF1C7FFFFFFFFFFFFFFFFE0FC01FFEFFFFC000";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./pandita1.mif";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imageDrawer:drawer|datamem1:Datamem1|altsyncram:altsyncram_component|altsyncram_a3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFF8FC7FF9FFFFFFFFFFFFE3FFFC3FFFFE0187FFFFFFFFFFFFFFFE00003001F007FFFFFFFFFC07FFFFF0300000787FFFFFFFFFF7FFFFFF8000C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE7C7FFFFFFFFFFFFFFFC1FFF8FFFFFE0003FFF0FFFFFFFFFFFFFFF8100BFC7FFFFFFFFFFFFFFFE070000082FFFFFFFF7FFFFFFFFFFFC3F7C3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFEFFFFFFFFE0FCF7F8001FF0FFFFFF0003FFE07FFFFFFFFFFFFFF8387FFFFFFFFFFFFFFFFFFFE0200CFF07FFFFFFE007FFFFFFFFFFFFFFC7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF87FF807FFFFFFFFFFF3FEFFFC00000000000";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "01F0F07FFFFC07FFF03FFFFF00FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFC0001FFF07FFFFFFE003FFFFFFFFFFFFFFEFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF07FFC07FFFFFFFFFFF1F800180000000000001F8203FFFFF87FFF03FFFFC007FFFFFFFFFFFFFFFFFFFFFFEFFFFFF80001FFF07FBFFFFE003FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFC7FFFDFFFFF07FFE07FFFFFFFFFFFDF000000000000000000E0003FFFFFFFFFF07FFFF8003FFFFFFFFFFFFFFFFFFFFFFEFFFFFF00003FFF07F3F87FE003FFFFFFFFFFFFFC2FF0F803FFFFFFFFFFFFFFF81FFF87FFFFFFFFF8FFFFFFFFFFFFF000000000000000000000001FFFFFFFFFE0FFBFC0000FFFFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFE00003FFF07C3F80FF001FFFFFCFFFFFFFC07E03003FFFFFCFFFFFEFCF803FF87FFFFFFFFFFFFFFFFFFFFFFE000000180000000000000001FFFFFFFFFC3FF1F800001E1FFFFFFFFFFFFFFFFFFFFFFFFFE00001FFF0007F00FFF003000007FFFFFFF83071F81FFFFFFFFFFFC003803FFC7F3FFFFFFFFFFFFFFFFFFFF80000007800000000000000018FFFFFFFF87FF87FF000000FFFFFFFFFFFFFFFFFFFFFFFFFC00001FFF000FC01FFFF00000007FFFFFFFC00F1FE1FFFFFFFFFFFC001C01C7F7F1FFFFFFFFFFFFFFFFFFFE0000000F00000380000000001071FFFFFE0FFFC1FFF00000FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF";
defparam \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "6001803FFFF00000007FFC1FF3C0070FE3FFFFFFFFFFFC001E0187FFF3FFFFFFFFFFFFFFFFFFFC000003FF000000000F0000000073FFFF000FFFC1FFF80000FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000007FFEF00000007FB80FC1C30007E7FFFFFFFFFFFC001E3807FC7FFFFFFFFFFFFFFFFFFFFC000007FC003800003F80200001FFFF00001FFFC1FFFE00007FFFFFFFFFFFFFFFFFFFFFFFFC000003FF000001FFFCF00000007F000F80FFC007FFFFFFFFFFFFFE07FFF83FFC3FFFFFFFFFFFFFFFFFFFF8000007F80038E000FFC0FE0001FFFE00003FFFC0FFFF03C027FFFFFFFFFFFFFFFFFFFFFFFE000003FF000001FFFE700000007F800000FFE007";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N0
cyclonev_lcell_comb \drawer|pixel~86 (
// Equation(s):
// \drawer|pixel~86_combout  = ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout  
// & ( !\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) 
// )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\drawer|Datamem1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~86 .extended_lut = "off";
defparam \drawer|pixel~86 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \drawer|pixel~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFF007FFFFE07FFFFF87FE0000000000000000000000000000001F80000000EFFFC00000000000000000000000FFFF8FFF0000000000007FFE00000000001FFFFFFFF03FFE7FFFFFFFFFFFFFFFFFFFFFFFF803FFFFE07FFFF30FFE0000000000000000000000000003001F8000000FFFFFF00000000400000000000000FFFFCFFF0000000000003FFC0000000000007FFFFFF801FFFFFCFFFFFFF7FFFFFFFFFFFFFF80FFFFF0FFFFF1FFFF000000000000000000000000000386070000007FFFFFF00000000600000000000001FFFFF0FF0000000000003FFC0000000000000FFFFFFC00FFFFFCFFFFFFF7FFFFFFFFFFFFFFC07FFFF1FFFFF1FFFF000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "0000000000000000003EF02000000FFFFFE700000C003C0021C00000001FFFFF87F0000000000003FFC0000000000000FFFFFFE00FFFFFFFFDFCEE3FFFFFFFFFFFFFFE03FFFE1FFFFF1FFFE0000000000000000000000000003FF000000187FFFFE700003F87FFFF3BF00000001FFFFF87F0000000000001FFC0000000000000FFFFFFF807FFFFFFFE61E03EFFFC3FFE1FFFFFC07F7E0FFFFF1C01C0000000000000000000000000003E20000001E38FFFFF00003FFFFFFFFFFE0000070FFEFFE7E0000000000001FFC0000000000000FFFFFFFC03FFFFFFFE00F03EFF801CF00FFFFFE03FFE0FFFF00000000000000000000000000000000FFF00000003F00F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFF00003FFFFFFFFFFFC0000303FFFFFFE0000000000000FF80000000000000FFFFFFFE00FE0FFF9E07FFFFFF0338F83FE7FFF807FF07FFE00380000000000000000000000000001FFFE0001CFFF80FFFFF00001FFFFFFFFFFFC0000003FFFFFFFC0000000000007F80000000000000EFFFFFFE00000FFF8FBFFFFFFF07E0FE7FC7FFFE03FFE7FFC003C0000000000000000000000000001FFFFC001FFFF80FE7FE00001FFFFFFFFFFFF80C0001FFFF3FFC0000000000003F80000000000000CFFFFFFF800E0FFF9FFFFFFFFF87F0FE7FFFFFFF007FF3FFC003C0000000000000000000000000001FFFFF801FFFFFFFC7FF00000FFFFFFFFFFFFC180000FFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFC0000000000003F8000000000000087FFFFFFC00F1FFFFFFFF1FFFFC7F9FF7BFFFFFFE03FF8FC0071C0000000000000000000000000000FFFFFF03FFFFFFF1FFF00000FCFFFFFFFFFFF1030303FFFFFFC000000000000078000000000000087FFFFF7E3CFEFFFFFFF81FFFFFFFFFFFBFFFFFFF019FFFC007000000000000000000000000000004FFFFFFFFFFFFFFF1FFF00000FCFFFFFFFFFFFF078381FFFFFF80000000000000380000000000000C3FFFFF7FFEFE080FFFFE1FFFFFFFFFFFFFFFFFFFE00FFFC00001000000000000000000000000000FFFFFFFFFFFFFFFF9FFE000007FFFFFFFFFEFFFFFC3E38FFFFC00000000000000380000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode570w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000001FFE00003FFFFFFFFFFFFFF3C0F80000000000000000FF00000000000FFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFD80000000000000000000000187FFFFE1FFFFC0FFFFE000000031FFF80003FFFFFFFFFFFFFFFC0FE0000000000000000FF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE000000000000000000000078FFFFFFC3FFFE3FFF00000000073FFF800003FFFFFFFFFFFFFFE1FF0000000000000000FFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFCE0000000000000000000000FFF1FFFFE0FFFFFFFE020000000FFFFF800003FFFFFFFFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "1FF0000000000000001FFF3000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFF3FFFFFFFFFFFFFF0000000000000000000001FFF9FFFFF07FFFFFFF060000001FFFFF800007FFFFFFFFFFFFFFF9FE0000000000000003FFF3080000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E05FFFFF1FFFFFFFFFFFFFF8000000000000000000001FFFFFFFFF80FFFFFE31E0000003FFFFF000007FFFFFFFFFFFFFFFF8C0000000000000003FFFF9C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C01FFFFF3FFFFFFFFFFFFFF8000000000000000000003FFFFFFFFF80FFFFF803E000000FFFFFC000003FFFFFFFFFFFFFFFF9F0000000000000003FFFF9C0000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFF3FFFFFFFF8001FFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFC0FFFF803E000003FFFFFC000003FFFFFFFFFFFFFFFFFF8000000000000003FFFF83C000000FFFFFFFFFFFFFFFFFFFF3FFFFFFFF8007FFFFFFFC7FFFFFFFFFFC000000000000000000000FFFFFFFFFFFF87FFF003E000007FFFFFC000003FFFFFFFFFFFFFFFFFFC000000000000003FFFFC7C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC1F00FFFFFFFF83FFFFFFFFFFE000000000000000000001FFFFFFFFFFFFF7FFF00FE00000FFFFFFC000003FFFFFFFFFFFFFFFFFFE000000000000003FFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFF81FF1";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFF3FC01FFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFC001FE00001FFFFFFC000001FFFFFFFFFFFFFFFFFFF000000000000003FFFFFC3F80000FFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFDFFFFFFFF81FFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFEFC001FE00001FFFFFF8000001FFFFFFFFFFFFFFFFFFF800000000000007FFFFFC0F80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFC04000FC00000FFFFFF0000001FFFFFFFFFFFFFFFFFFFC00000000000007FFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FF000000000000000000000000000000FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF0001E3E003FC000000000000000000000000FFFFFFFFFFFFF80FFF80000000007FFFFFFFFFFFFFFFE00000FF000000000000000000000000000000FE7FDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C01C0F003F0000000000000000000000001FFFFFFFFFFFFF81FFF000000000077FFFFFFFFFFFFFFFC0070FF800000000000000000000000000000FE799FFFF9FFFFFFFFE7FFFFFFFFFFFFFFC3FFFFFF8E01C07E01F0000000000000000000000001FFFFFFFFFFFDF81FFE000000000063FFFFFFFFFFFFFFFC01FCFF800000000000000000000000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FE7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8403FDFF0000000000000000000000000007FFFFCFFFFFFFFC3FFC000000000003FFFFFFFFFFFFFFFE00087F000000000000000001000000000000FF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFE00000000000000000000000003FC1FF03FFFFFFFFFFF80000000000013FFFFFFFFFFFFFFF80001E000000000000000000000000000000FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF00000000000000000000000003F801F03FC03FFFFFFF000000000078001EFFFFFFFFFFFFFFF000A000000000000000000000000000000FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFF000F9FF7FF8000000000000000000000007E06103FF001FFFFFFC000000000078001CFFFFFFFFFFFFFFF801E000000000000000000000000000000FFFE7E07FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFF800F00001FC00000000000000000000001FC1F003FE000FFFFFF8000000000078000C7FFFFFFFFFFFFFFE01F000000000000000000000000000000FFFC3F83FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF800C00003FC00000000000000000000000FF3FF87FF001FFFFFF000000000007C00007FFFFFFFFFFFFFFF01F8000000000000000003C0000000000FFF83FE7FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF800000007FF00000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "0000000000007FFFFFFFF001FFFFFE000000000187E00003FFFFFFFFFFFFFFF81F800000000000000007FE0000000000FFFC1FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF000000007EF800000000000000000000003FFFFFFFF80FF7FFFE0000000003CFE00003FFFFFFFFFFFF9FFC1FC00000000000000007FF0000000000FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FF8000000000000000000000007FFFFFE3FE3F80FFFFE000000001DFE00003FFFFFFFFFFFFFFBC0F80000000000000000FF80000000000FFFF8FFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF0000007FFF80000000000000000000000007FFFFE1FFFF00FFFFE0";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\drawer|Datamem1|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\drawer|index[12]~11_combout ,\drawer|index[11]~10_combout ,\drawer|index[10]~9_combout ,\drawer|index[9]~8_combout ,\drawer|index[8]~7_combout ,\drawer|index[7]~6_combout ,\drawer|index[6]~15_combout ,\drawer|index[5]~5_combout ,\drawer|index[4]~4_combout ,
\drawer|index[3]~3_combout ,\drawer|index[2]~2_combout ,\drawer|index[1]~1_combout ,\drawer|index[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./pandita2.mif";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "imageDrawer:drawer|datamem2:Datamem2|altsyncram:altsyncram_component|altsyncram_b3o1:auto_generated|ALTSYNCRAM";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "E1FFFFFFFFE7E000FFFFFC7FFFFF1FFFEFFFFFFFFF003FFE02001800000000000000000000000000FFFFFFFFFFFFFFFFBFF8000007FF9FFE7FFEFFFFFFFFFCFFFFC00000000000000180000000000000FBFFFFFFFFFFE007FFFFFE3FFFFF3FFFFFFFFFFFFFC007FE00000000000000000000000000000000FFFFFFFFFFFFFF0FFFE0000007FF8FFFFFFFFFFFFFFFFEFFFFC00000000000000180000000000000FFFFFFFFBFFFE00FFFFFFFFFFFFFFFFFFFFFFFFF87F001DF80000000000000000000000000000001FFFFFFFFFFFFFE0FFFC0000003FF0C07FFFFFFFC3FFFFFFFFFC60000000000000100000000000000FFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFC7FC000FE0000000000000000000000000000003FFFFFFFFFFCFEC07FF00000000FF0C07FFFFFFFC1FC1FFFFFFFF0000000000000000000000000000F9FFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFCFFFE00FE0200000000000000000000000000007FFFFFFFFFFC00383FE00000000FF9FFFFFFFFFFF000007FFFFFF0000000000000000000000000000F9FFFFFFFFFFFFFFFFFFFFFC3FE7FFFFFFFFFFFFFFCFF00FE0F8000000000000000000000000000FFFFFFFFFFF0003C1FC00000000FFFFFFFFFFFFFFC00003FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFBFFFC7F800E000000000000000";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "000000000000000FFFFFFFFFFFC063F1F800000000FFFFFFFFFFFFFFF00003FFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF1FFFC0FF00C000000000000000000000000000000FFFFFFFFFFFE1F9FFF8000000007FFFFFFFFFFFFFF80003FFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF803F800000000000000000000000000000001FFFFFFFFFFFFFF0FFF0000000007FFFFFFFFFFFFFFFC000FFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE00000000000000000000000000000003C7FFF7FFFFFFFF07F";
defparam \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "C0000000007FFFFFFFFFFFFFFFF0001FFFF83800000000000000000000000000FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007F00000000000000000000000000000007C7FFE1FFFFFFFE03F80000000007FFFFFFFFFFFFFFFF8000FFFF03800000000000000000000000000FFFFFFFFFFF9FFFEFFFFFFFFFFFFFFFFFFFFFFFFFF0003F00001E0000000000000000000000000FFFFFF1FFFFFFFE07F80000000007FFFFFFFFFFFFFFFF80003FF800000000000000000000000000000FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFEFFFFFE0003E38007FC000000000000000000000000FFFFFFFFFFFFF803FF80000000007FFFFFFFFFFFFFFFF00001";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N33
cyclonev_lcell_comb \drawer|pixel~84 (
// Equation(s):
// \drawer|pixel~84_combout  = ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// !\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\drawer|Datamem2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~84 .extended_lut = "off";
defparam \drawer|pixel~84 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \drawer|pixel~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N12
cyclonev_lcell_comb \drawer|pixel~87 (
// Equation(s):
// \drawer|pixel~87_combout  = ( \drawer|pixel~86_combout  & ( \drawer|pixel~84_combout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~85_combout ))) # 
// (\drawer|address[0]~0_combout  & (((\drawer|pixel~83_combout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\drawer|pixel~86_combout  & ( \drawer|pixel~84_combout  & ( (!\drawer|address[0]~0_combout  & 
// (\drawer|pixel~85_combout  & (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\drawer|address[0]~0_combout  & (((\drawer|pixel~83_combout ) # (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])))) 
// ) ) ) # ( \drawer|pixel~86_combout  & ( !\drawer|pixel~84_combout  & ( (!\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\drawer|pixel~85_combout ))) # (\drawer|address[0]~0_combout  & 
// (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & \drawer|pixel~83_combout )))) ) ) ) # ( !\drawer|pixel~86_combout  & ( !\drawer|pixel~84_combout  & ( (!\drawer|address[0]~0_combout  & (\drawer|pixel~85_combout  & 
// (\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\drawer|address[0]~0_combout  & (((!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2] & \drawer|pixel~83_combout )))) ) ) )

	.dataa(!\drawer|pixel~85_combout ),
	.datab(!\drawer|address[0]~0_combout ),
	.datac(!\drawer|Datamem1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\drawer|pixel~83_combout ),
	.datae(!\drawer|pixel~86_combout ),
	.dataf(!\drawer|pixel~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~87 .extended_lut = "off";
defparam \drawer|pixel~87 .lut_mask = 64'h0434C4F40737C7F7;
defparam \drawer|pixel~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N12
cyclonev_lcell_comb \drawer|pixel~88 (
// Equation(s):
// \drawer|pixel~88_combout  = ( \drawer|pixel~82_combout  & ( \drawer|pixel~87_combout  ) ) # ( !\drawer|pixel~82_combout  & ( \drawer|pixel~87_combout  & ( (!\drawer|Add3~1_sumout ) # (!\Draw|draw~5_combout ) ) ) ) # ( \drawer|pixel~82_combout  & ( 
// !\drawer|pixel~87_combout  & ( (\drawer|Add3~1_sumout  & \Draw|draw~5_combout ) ) ) )

	.dataa(!\drawer|Add3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Draw|draw~5_combout ),
	.datae(!\drawer|pixel~82_combout ),
	.dataf(!\drawer|pixel~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\drawer|pixel~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \drawer|pixel~88 .extended_lut = "off";
defparam \drawer|pixel~88 .lut_mask = 64'h00000055FFAAFFFF;
defparam \drawer|pixel~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N14
dffeas \drawer|pixel[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\drawer|pixel~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|pixel[2]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|pixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|pixel[7] .is_wysiwyg = "true";
defparam \drawer|pixel[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
