* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/yunus/efpga-files/generic-fpga/run004
python3 /home/yunus/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/yunus/efpga-files/generic-fpga/arch/vpr_arch.xml /home/yunus/efpga-files/generic-fpga/micro_benchmark/and2/and2.v --top_module and2 --run_dir /home/yunus/efpga-files/generic-fpga/run004/vpr_arch/and2/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/yunus/efpga-files/generic-fpga/example_script.openfpga --openfpga_arch_file /home/yunus/efpga-files/generic-fpga/arch/openfpga_arch.xml --openfpga_sim_setting_file /home/yunus/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --power --power_tech /home/yunus/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/yunus/efpga-files/generic-fpga/run004/vpr_arch/and2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --flow_config /home/yunus/efpga-files/generic-fpga/config/task.conf --TOP and2
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Run directory : /home/yunus/efpga-files/generic-fpga/run004/vpr_arch/and2/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_output.log
INFO - ACE2 output is written in file and2_ace2_output.txt
INFO - blif_3args output is written in file and2_blif_3args_output.txt
INFO - Launching Yosys 
INFO - Yosys is written in file yosys_rewrite.log
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-7093-g9e53e9a0a Compiled: 2023-04-05T21:44:06
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Launching iverilog_verification 
ERROR - iverilog_verification run failed with returncode 1
ERROR - command iverilog -o compiled_and2 ./SRC/and2_include_netlists.v -s and2_autocheck_top_tb -I ./SRC
ERROR - -->>error: Unable to find the root module "and2_autocheck_top_tb" in the Verilog source.
ERROR - -->>1 error(s) during elaboration.
ERROR - Current working directory : /home/yunus/efpga-files/generic-fpga/run004/vpr_arch/and2/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run iverilog_verification task
ERROR - Exiting . . . . . .
