// Seed: 1183890977
module module_0 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2
    , id_4
);
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3
    , id_22,
    input tri0 id_4,
    input tri id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    output wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wor id_12,
    input tri id_13,
    output tri id_14,
    input tri0 id_15,
    input tri0 id_16,
    output wor id_17,
    output wand id_18,
    output tri0 id_19,
    input tri id_20
);
  logic id_23;
  ;
  parameter id_24 = -1;
  assign id_17 = id_4;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13
  );
  assign modCall_1.id_0 = 0;
  parameter integer id_25 = (id_24[1]);
  always @(posedge -1 or posedge "")
    if (id_24) begin : LABEL_0
      $unsigned(71);
      ;
    end
  wire [1 'b0 : 1] id_26;
endmodule
