// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Mon Nov  2 11:40:07 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_detectCorner_0_0_sim_netlist.v
// Design      : design_1_detectCorner_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_detectCorner_0_0,detectCorner,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "detectCorner,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (threshold_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overly_alpha,
    overly_x,
    overly_y,
    overly_h,
    overly_w,
    threshold,
    ap_clk,
    ap_rst_n);
  input threshold_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [2:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [2:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [2:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [2:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_alpha DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_alpha, LAYERED_METADATA undef" *) input [7:0]overly_alpha;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_x, LAYERED_METADATA undef" *) input [31:0]overly_x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_y, LAYERED_METADATA undef" *) input [31:0]overly_y;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_h DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_h, LAYERED_METADATA undef" *) input [31:0]overly_h;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_w DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_w, LAYERED_METADATA undef" *) input [31:0]overly_w;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 threshold DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME threshold, LAYERED_METADATA undef" *) input [31:0]threshold;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]overly_alpha;
  wire [31:0]overly_h;
  wire [31:0]overly_w;
  wire [31:0]overly_x;
  wire [31:0]overly_y;
  wire [31:0]threshold;
  wire threshold_ap_vld;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [2:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [2:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [2:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [2:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .overly_alpha(overly_alpha),
        .overly_h(overly_h),
        .overly_w(overly_w),
        .overly_x(overly_x),
        .overly_y(overly_y),
        .threshold(threshold),
        .threshold_ap_vld(threshold_ap_vld),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overly_alpha,
    overly_x,
    overly_y,
    overly_h,
    overly_w,
    threshold,
    ap_clk,
    ap_rst_n,
    video_in_TVALID,
    video_in_TREADY,
    threshold_ap_vld,
    video_out_TVALID,
    video_out_TREADY);
  input [23:0]video_in_TDATA;
  input [2:0]video_in_TKEEP;
  input [2:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [23:0]video_out_TDATA;
  output [2:0]video_out_TKEEP;
  output [2:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input [7:0]overly_alpha;
  input [31:0]overly_x;
  input [31:0]overly_y;
  input [31:0]overly_h;
  input [31:0]overly_w;
  input [31:0]threshold;
  input ap_clk;
  input ap_rst_n;
  input video_in_TVALID;
  output video_in_TREADY;
  input threshold_ap_vld;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Loop_loop_height_proc1618_U0_ap_start;
  wire Loop_loop_height_proc1618_U0_n_5;
  wire [23:0]Loop_loop_height_proc1720_U0_img_in_data_din;
  wire Loop_loop_height_proc1720_U0_img_in_data_write;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]call_ret_ExtractPixel_fu_78_ap_return_1;
  wire [7:0]call_ret_ExtractPixel_fu_78_ap_return_2;
  wire empty_n;
  wire empty_n_0;
  wire empty_n_1;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire [7:0]fast_0_0_1080_1920_1_U0_img_gray_dst_data_din;
  wire fast_0_0_1080_1920_1_U0_img_gray_dst_data_write;
  wire fast_0_0_1080_1920_1_U0_n_10;
  wire fast_0_0_1080_1920_1_U0_n_11;
  wire fast_0_0_1080_1920_1_U0_n_13;
  wire fast_0_0_1080_1920_1_U0_n_3;
  wire fast_0_0_1080_1920_1_U0_n_6;
  wire fast_0_0_1080_1920_1_U0_n_7;
  wire fast_0_0_1080_1920_1_U0_threshold_read;
  wire \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/ap_CS_fsm_state8 ;
  wire [7:0]\grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/buf_0_V_d1 ;
  wire [7:0]img_gray_dst_data_dout;
  wire img_gray_dst_data_empty_n;
  wire img_gray_dst_data_full_n;
  wire [7:0]img_gray_src_data_dout;
  wire img_gray_src_data_empty_n;
  wire img_gray_src_data_full_n;
  wire img_in_data_U_n_22;
  wire img_in_data_U_n_23;
  wire img_in_data_U_n_24;
  wire img_in_data_U_n_25;
  wire img_in_data_U_n_26;
  wire img_in_data_U_n_27;
  wire img_in_data_U_n_28;
  wire img_in_data_U_n_29;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire img_out_data_U_n_10;
  wire img_out_data_U_n_11;
  wire img_out_data_U_n_12;
  wire img_out_data_U_n_13;
  wire img_out_data_U_n_6;
  wire img_out_data_U_n_7;
  wire img_out_data_U_n_8;
  wire img_out_data_U_n_9;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire pop;
  wire pop_2;
  wire pop_4;
  wire pop_6;
  wire push;
  wire push_3;
  wire push_5;
  wire \regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire shiftReg_ce;
  wire start_for_Loop_loop_height_proc1618_U0_full_n;
  wire start_for_fast_0_0_1080_1920_1_U0_U_n_5;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_U_n_5;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire [31:0]threshold;
  wire threshold_ap_vld;
  wire [7:0]threshold_c_dout;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [15:8]\^video_out_TDATA ;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;
  wire xfgray2rgb_1080_1920_U0_ap_ready;
  wire xfgray2rgb_1080_1920_U0_ap_start;
  wire xfgray2rgb_1080_1920_U0_n_10;
  wire xfgray2rgb_1080_1920_U0_n_11;
  wire xfgray2rgb_1080_1920_U0_n_3;
  wire xfgray2rgb_1080_1920_U0_n_4;
  wire xfgray2rgb_1080_1920_U0_n_7;
  wire xfgray2rgb_1080_1920_U0_n_8;
  wire xfrgb2gray_1080_1920_U0_ap_ready;
  wire xfrgb2gray_1080_1920_U0_ap_start;
  wire [7:0]xfrgb2gray_1080_1920_U0_img_gray_src_4255_din;
  wire xfrgb2gray_1080_1920_U0_n_12;
  wire xfrgb2gray_1080_1920_U0_n_13;
  wire xfrgb2gray_1080_1920_U0_n_16;
  wire xfrgb2gray_1080_1920_U0_n_17;

  assign video_out_TDATA[23] = \<const0> ;
  assign video_out_TDATA[22] = \<const0> ;
  assign video_out_TDATA[21] = \<const0> ;
  assign video_out_TDATA[20] = \<const0> ;
  assign video_out_TDATA[19] = \<const0> ;
  assign video_out_TDATA[18] = \<const0> ;
  assign video_out_TDATA[17] = \<const0> ;
  assign video_out_TDATA[16] = \<const0> ;
  assign video_out_TDATA[15:8] = \^video_out_TDATA [15:8];
  assign video_out_TDATA[7] = \<const0> ;
  assign video_out_TDATA[6] = \<const0> ;
  assign video_out_TDATA[5] = \<const0> ;
  assign video_out_TDATA[4] = \<const0> ;
  assign video_out_TDATA[3] = \<const0> ;
  assign video_out_TDATA[2] = \<const0> ;
  assign video_out_TDATA[1] = \<const0> ;
  assign video_out_TDATA[0] = \<const0> ;
  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[2] = \<const1> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1618 Loop_loop_height_proc1618_U0
       (.B_V_data_1_sel_wr01_out(\regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (video_out_TVALID),
        .\B_V_data_1_state_reg[1] (Loop_loop_height_proc1618_U0_n_5),
        .Loop_loop_height_proc1618_U0_ap_start(Loop_loop_height_proc1618_U0_ap_start),
        .Q({img_out_data_U_n_6,img_out_data_U_n_7,img_out_data_U_n_8,img_out_data_U_n_9,img_out_data_U_n_10,img_out_data_U_n_11,img_out_data_U_n_12,img_out_data_U_n_13}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .video_out_TDATA(\^video_out_TDATA ),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1720 Loop_loop_height_proc1720_U0
       (.\B_V_data_1_state_reg[1] (video_in_TREADY),
        .Loop_loop_height_proc1720_U0_img_in_data_write(Loop_loop_height_proc1720_U0_img_in_data_write),
        .Q(Loop_loop_height_proc1720_U0_img_in_data_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_data_full_n(img_in_data_full_n),
        .shiftReg_ce(shiftReg_ce),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .threshold_ap_vld(threshold_ap_vld),
        .threshold_c_full_n(threshold_c_full_n),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s fast_0_0_1080_1920_1_U0
       (.D(fast_0_0_1080_1920_1_U0_img_gray_dst_data_din),
        .DINADIN(\grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/buf_0_V_d1 ),
        .E(pop),
        .Q(img_gray_src_data_dout),
        .WEA(fast_0_0_1080_1920_1_U0_img_gray_dst_data_write),
        .\ap_CS_fsm_reg[6] (\grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/ap_CS_fsm_state8 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(fast_0_0_1080_1920_1_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(fast_0_0_1080_1920_1_U0_n_6),
        .empty_n(empty_n_0),
        .empty_n_reg(fast_0_0_1080_1920_1_U0_n_13),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .fast_0_0_1080_1920_1_U0_threshold_read(fast_0_0_1080_1920_1_U0_threshold_read),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .internal_empty_n_reg(fast_0_0_1080_1920_1_U0_n_10),
        .out(threshold_c_dout),
        .push(push),
        .shiftReg_ce(shiftReg_ce),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_once_reg_reg_0(fast_0_0_1080_1920_1_U0_n_3),
        .start_once_reg_reg_1(fast_0_0_1080_1920_1_U0_n_11),
        .threshold_c_empty_n(threshold_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A img_gray_dst_data_U
       (.D(fast_0_0_1080_1920_1_U0_img_gray_dst_data_din),
        .Q(img_gray_dst_data_dout),
        .WEA(fast_0_0_1080_1920_1_U0_img_gray_dst_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(xfgray2rgb_1080_1920_U0_n_11),
        .empty_n(empty_n),
        .full_n_reg_0(xfgray2rgb_1080_1920_U0_n_7),
        .img_gray_dst_data_empty_n(img_gray_dst_data_empty_n),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .pop(pop_4),
        .push(push),
        .push_0(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0 img_gray_src_data_U
       (.D(xfrgb2gray_1080_1920_U0_img_gray_src_4255_din),
        .DINADIN(\grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/buf_0_V_d1 ),
        .E(pop),
        .Q(img_gray_src_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(fast_0_0_1080_1920_1_U0_n_13),
        .empty_n(empty_n_0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .mem_reg_bram_0_0(fast_0_0_1080_1920_1_U0_n_6),
        .push(push_5),
        .ram_reg_bram_0(\grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/ap_CS_fsm_state8 ),
        .\usedw_reg[0]_0 (xfrgb2gray_1080_1920_U0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A img_in_data_U
       (.E(xfrgb2gray_1080_1920_U0_n_13),
        .Loop_loop_height_proc1720_U0_img_in_data_write(Loop_loop_height_proc1720_U0_img_in_data_write),
        .Q({call_ret_ExtractPixel_fu_78_ap_return_2,call_ret_ExtractPixel_fu_78_ap_return_1,img_in_data_U_n_22,img_in_data_U_n_23,img_in_data_U_n_24,img_in_data_U_n_25,img_in_data_U_n_26,img_in_data_U_n_27,img_in_data_U_n_28,img_in_data_U_n_29}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(xfrgb2gray_1080_1920_U0_n_17),
        .empty_n(empty_n_1),
        .if_din(Loop_loop_height_proc1720_U0_img_in_data_din),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .pop(pop_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1 img_out_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .D(img_gray_dst_data_dout),
        .E(xfgray2rgb_1080_1920_U0_n_8),
        .Q({img_out_data_U_n_6,img_out_data_U_n_7,img_out_data_U_n_8,img_out_data_U_n_9,img_out_data_U_n_10,img_out_data_U_n_11,img_out_data_U_n_12,img_out_data_U_n_13}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .pop(pop_2),
        .push(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1618_U0 start_for_Loop_loop_height_proc1618_U0_U
       (.Loop_loop_height_proc1618_U0_ap_start(Loop_loop_height_proc1618_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(xfgray2rgb_1080_1920_U0_n_4),
        .\mOutPtr_reg[0]_0 (xfgray2rgb_1080_1920_U0_n_3),
        .\mOutPtr_reg[1]_0 (Loop_loop_height_proc1618_U0_n_5),
        .start_for_Loop_loop_height_proc1618_U0_full_n(start_for_Loop_loop_height_proc1618_U0_full_n),
        .xfgray2rgb_1080_1920_U0_ap_start(xfgray2rgb_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0 start_for_fast_0_0_1080_1920_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .internal_empty_n_reg_0(start_for_fast_0_0_1080_1920_1_U0_U_n_5),
        .internal_empty_n_reg_1(start_for_xfrgb2gray_1080_1920_U0_U_n_5),
        .\mOutPtr_reg[0]_0 (fast_0_0_1080_1920_1_U0_n_7),
        .\mOutPtr_reg[1]_0 (fast_0_0_1080_1920_1_U0_n_3),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfgray2rgb_1080_1920_U0 start_for_xfgray2rgb_1080_1920_U0_U
       (.Q(xfgray2rgb_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .internal_empty_n_reg_0(fast_0_0_1080_1920_1_U0_n_11),
        .internal_full_n_reg_0(xfgray2rgb_1080_1920_U0_n_10),
        .\mOutPtr_reg[1]_0 (fast_0_0_1080_1920_1_U0_n_3),
        .\mOutPtr_reg[1]_1 (start_for_fast_0_0_1080_1920_1_U0_U_n_5),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .xfgray2rgb_1080_1920_U0_ap_start(xfgray2rgb_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0 start_for_xfrgb2gray_1080_1920_U0_U
       (.Q({xfrgb2gray_1080_1920_U0_ap_ready,xfrgb2gray_1080_1920_U0_n_12}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_xfrgb2gray_1080_1920_U0_U_n_5),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfrgb2gray_1080_1920_U0_ap_start(xfrgb2gray_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S threshold_c_U
       (.E(fast_0_0_1080_1920_1_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fast_0_0_1080_1920_1_U0_threshold_read(fast_0_0_1080_1920_1_U0_threshold_read),
        .out(threshold_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .threshold(threshold[7:0]),
        .threshold_c_empty_n(threshold_c_empty_n),
        .threshold_c_full_n(threshold_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfgray2rgb_1080_1920_s xfgray2rgb_1080_1920_U0
       (.E(xfgray2rgb_1080_1920_U0_n_8),
        .Q(xfgray2rgb_1080_1920_U0_ap_ready),
        .\ap_CS_fsm_reg[2]_0 (xfgray2rgb_1080_1920_U0_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(xfgray2rgb_1080_1920_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n),
        .empty_n_reg(xfgray2rgb_1080_1920_U0_n_11),
        .img_gray_dst_data_empty_n(img_gray_dst_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .pop(pop_4),
        .pop_0(pop_2),
        .push(push_3),
        .start_for_Loop_loop_height_proc1618_U0_full_n(start_for_Loop_loop_height_proc1618_U0_full_n),
        .start_once_reg_reg_0(xfgray2rgb_1080_1920_U0_n_3),
        .start_once_reg_reg_1(xfgray2rgb_1080_1920_U0_n_4),
        .xfgray2rgb_1080_1920_U0_ap_start(xfgray2rgb_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s xfrgb2gray_1080_1920_U0
       (.E(xfrgb2gray_1080_1920_U0_n_13),
        .Loop_loop_height_proc1720_U0_img_in_data_write(Loop_loop_height_proc1720_U0_img_in_data_write),
        .P(xfrgb2gray_1080_1920_U0_img_gray_src_4255_din),
        .Q({call_ret_ExtractPixel_fu_78_ap_return_2,call_ret_ExtractPixel_fu_78_ap_return_1,img_in_data_U_n_22,img_in_data_U_n_23,img_in_data_U_n_24,img_in_data_U_n_25,img_in_data_U_n_26,img_in_data_U_n_27,img_in_data_U_n_28,img_in_data_U_n_29}),
        .\ap_CS_fsm_reg[2]_0 ({xfrgb2gray_1080_1920_U0_ap_ready,xfrgb2gray_1080_1920_U0_n_12}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(xfrgb2gray_1080_1920_U0_n_17),
        .empty_n(empty_n_1),
        .\icmp_ln37_reg_155_reg[0]_0 (xfrgb2gray_1080_1920_U0_n_16),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .pop(pop_6),
        .push(push_5),
        .\usedw_reg[0] (fast_0_0_1080_1920_1_U0_n_6),
        .xfrgb2gray_1080_1920_U0_ap_start(xfrgb2gray_1080_1920_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1618
   (\B_V_data_1_state_reg[0] ,
    B_V_data_1_sel_wr01_out,
    \B_V_data_1_state_reg[1] ,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    video_out_TREADY,
    img_out_data_empty_n,
    Loop_loop_height_proc1618_U0_ap_start,
    Q);
  output \B_V_data_1_state_reg[0] ;
  output B_V_data_1_sel_wr01_out;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [7:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input video_out_TREADY;
  input img_out_data_empty_n;
  input Loop_loop_height_proc1618_U0_ap_start;
  input [7:0]Q;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire Loop_loop_height_proc1618_U0_ap_start;
  wire [7:0]Q;
  wire \ap_CS_fsm[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm[2]_i_4__0_n_3 ;
  wire \ap_CS_fsm[2]_i_5__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]i_2_reg_118;
  wire i_2_reg_118_0;
  wire [10:0]i_fu_161_p2;
  wire [10:0]i_reg_189;
  wire i_reg_1890;
  wire \i_reg_189[10]_i_3_n_3 ;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_4_n_3 ;
  wire \icmp_ln190_reg_194[0]_i_5_n_3 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg_n_3_[0] ;
  wire img_out_data_empty_n;
  wire j_3_reg_129;
  wire j_3_reg_1290;
  wire \j_3_reg_129[10]_i_5_n_3 ;
  wire \j_3_reg_129[6]_i_1_n_3 ;
  wire \j_3_reg_129[7]_i_1_n_3 ;
  wire \j_3_reg_129[8]_i_1_n_3 ;
  wire [10:0]j_3_reg_129_reg;
  wire [10:0]j_fu_173_p2;
  wire regslice_both_video_out_V_data_V_U_n_11;
  wire regslice_both_video_out_V_data_V_U_n_13;
  wire regslice_both_video_out_V_data_V_U_n_4;
  wire regslice_both_video_out_V_data_V_U_n_5;
  wire regslice_both_video_out_V_data_V_U_n_6;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104[0]_i_1_n_3 ;
  wire \tmp_last_V_reg_203[0]_i_2_n_3 ;
  wire \tmp_last_V_reg_203[0]_i_3_n_3 ;
  wire \tmp_last_V_reg_203_reg_n_3_[0] ;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\ap_CS_fsm[2]_i_4__0_n_3 ),
        .I1(i_2_reg_118[0]),
        .I2(i_2_reg_118[4]),
        .I3(i_2_reg_118[1]),
        .I4(\ap_CS_fsm[2]_i_5__0_n_3 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(i_2_reg_118[2]),
        .I1(i_2_reg_118[5]),
        .I2(i_2_reg_118[10]),
        .I3(i_2_reg_118[3]),
        .O(\ap_CS_fsm[2]_i_4__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(i_2_reg_118[8]),
        .I1(i_2_reg_118[7]),
        .I2(i_2_reg_118[9]),
        .I3(i_2_reg_118[6]),
        .O(\ap_CS_fsm[2]_i_5__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_11),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_2_reg_118[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(Loop_loop_height_proc1618_U0_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[0]),
        .Q(i_2_reg_118[0]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[10]),
        .Q(i_2_reg_118[10]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[1]),
        .Q(i_2_reg_118[1]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[2]),
        .Q(i_2_reg_118[2]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[3]),
        .Q(i_2_reg_118[3]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[4]),
        .Q(i_2_reg_118[4]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[5]),
        .Q(i_2_reg_118[5]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[6]),
        .Q(i_2_reg_118[6]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[7]),
        .Q(i_2_reg_118[7]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[8]),
        .Q(i_2_reg_118[8]),
        .R(i_2_reg_118_0));
  FDRE \i_2_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[9]),
        .Q(i_2_reg_118[9]),
        .R(i_2_reg_118_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_189[0]_i_1 
       (.I0(i_2_reg_118[0]),
        .O(i_fu_161_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_reg_189[10]_i_2 
       (.I0(i_2_reg_118[10]),
        .I1(i_2_reg_118[8]),
        .I2(\i_reg_189[10]_i_3_n_3 ),
        .I3(i_2_reg_118[6]),
        .I4(i_2_reg_118[7]),
        .I5(i_2_reg_118[9]),
        .O(i_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_189[10]_i_3 
       (.I0(i_2_reg_118[4]),
        .I1(i_2_reg_118[2]),
        .I2(i_2_reg_118[0]),
        .I3(i_2_reg_118[1]),
        .I4(i_2_reg_118[3]),
        .I5(i_2_reg_118[5]),
        .O(\i_reg_189[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_189[1]_i_1 
       (.I0(i_2_reg_118[0]),
        .I1(i_2_reg_118[1]),
        .O(i_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_189[2]_i_1 
       (.I0(i_2_reg_118[2]),
        .I1(i_2_reg_118[0]),
        .I2(i_2_reg_118[1]),
        .O(i_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_189[3]_i_1 
       (.I0(i_2_reg_118[3]),
        .I1(i_2_reg_118[1]),
        .I2(i_2_reg_118[0]),
        .I3(i_2_reg_118[2]),
        .O(i_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_189[4]_i_1 
       (.I0(i_2_reg_118[4]),
        .I1(i_2_reg_118[2]),
        .I2(i_2_reg_118[0]),
        .I3(i_2_reg_118[1]),
        .I4(i_2_reg_118[3]),
        .O(i_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_189[5]_i_1 
       (.I0(i_2_reg_118[5]),
        .I1(i_2_reg_118[3]),
        .I2(i_2_reg_118[1]),
        .I3(i_2_reg_118[0]),
        .I4(i_2_reg_118[2]),
        .I5(i_2_reg_118[4]),
        .O(i_fu_161_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_189[6]_i_1 
       (.I0(i_2_reg_118[6]),
        .I1(\i_reg_189[10]_i_3_n_3 ),
        .O(i_fu_161_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_reg_189[7]_i_1 
       (.I0(\i_reg_189[10]_i_3_n_3 ),
        .I1(i_2_reg_118[6]),
        .I2(i_2_reg_118[7]),
        .O(i_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_reg_189[8]_i_1 
       (.I0(i_2_reg_118[8]),
        .I1(\i_reg_189[10]_i_3_n_3 ),
        .I2(i_2_reg_118[6]),
        .I3(i_2_reg_118[7]),
        .O(i_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_reg_189[9]_i_1 
       (.I0(i_2_reg_118[9]),
        .I1(i_2_reg_118[7]),
        .I2(i_2_reg_118[6]),
        .I3(\i_reg_189[10]_i_3_n_3 ),
        .I4(i_2_reg_118[8]),
        .O(i_fu_161_p2[9]));
  FDRE \i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[0]),
        .Q(i_reg_189[0]),
        .R(1'b0));
  FDRE \i_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[10]),
        .Q(i_reg_189[10]),
        .R(1'b0));
  FDRE \i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[1]),
        .Q(i_reg_189[1]),
        .R(1'b0));
  FDRE \i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[2]),
        .Q(i_reg_189[2]),
        .R(1'b0));
  FDRE \i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[3]),
        .Q(i_reg_189[3]),
        .R(1'b0));
  FDRE \i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[4]),
        .Q(i_reg_189[4]),
        .R(1'b0));
  FDRE \i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[5]),
        .Q(i_reg_189[5]),
        .R(1'b0));
  FDRE \i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[6]),
        .Q(i_reg_189[6]),
        .R(1'b0));
  FDRE \i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[7]),
        .Q(i_reg_189[7]),
        .R(1'b0));
  FDRE \i_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[8]),
        .Q(i_reg_189[8]),
        .R(1'b0));
  FDRE \i_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[9]),
        .Q(i_reg_189[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \icmp_ln190_reg_194[0]_i_2 
       (.I0(j_3_reg_129_reg[5]),
        .I1(j_3_reg_129_reg[7]),
        .I2(j_3_reg_129_reg[8]),
        .I3(j_3_reg_129_reg[1]),
        .I4(\icmp_ln190_reg_194[0]_i_4_n_3 ),
        .I5(\icmp_ln190_reg_194[0]_i_5_n_3 ),
        .O(icmp_ln190_fu_167_p2));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \icmp_ln190_reg_194[0]_i_4 
       (.I0(j_3_reg_129_reg[10]),
        .I1(j_3_reg_129_reg[9]),
        .I2(j_3_reg_129_reg[1]),
        .I3(j_3_reg_129_reg[0]),
        .O(\icmp_ln190_reg_194[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln190_reg_194[0]_i_5 
       (.I0(j_3_reg_129_reg[4]),
        .I1(j_3_reg_129_reg[2]),
        .I2(j_3_reg_129_reg[6]),
        .I3(j_3_reg_129_reg[3]),
        .O(\icmp_ln190_reg_194[0]_i_5_n_3 ));
  FDRE \icmp_ln190_reg_194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(\icmp_ln190_reg_194_reg_n_3_[0] ),
        .Q(icmp_ln190_reg_194_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(icmp_ln190_fu_167_p2),
        .Q(\icmp_ln190_reg_194_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_3_reg_129[0]_i_1 
       (.I0(j_3_reg_129_reg[0]),
        .O(j_fu_173_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_3_reg_129[10]_i_3 
       (.I0(j_3_reg_129_reg[10]),
        .I1(j_3_reg_129_reg[8]),
        .I2(j_3_reg_129_reg[7]),
        .I3(\j_3_reg_129[10]_i_5_n_3 ),
        .I4(j_3_reg_129_reg[6]),
        .I5(j_3_reg_129_reg[9]),
        .O(j_fu_173_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_3_reg_129[10]_i_5 
       (.I0(j_3_reg_129_reg[4]),
        .I1(j_3_reg_129_reg[2]),
        .I2(j_3_reg_129_reg[0]),
        .I3(j_3_reg_129_reg[1]),
        .I4(j_3_reg_129_reg[3]),
        .I5(j_3_reg_129_reg[5]),
        .O(\j_3_reg_129[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_3_reg_129[1]_i_1 
       (.I0(j_3_reg_129_reg[0]),
        .I1(j_3_reg_129_reg[1]),
        .O(j_fu_173_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_3_reg_129[2]_i_1 
       (.I0(j_3_reg_129_reg[2]),
        .I1(j_3_reg_129_reg[0]),
        .I2(j_3_reg_129_reg[1]),
        .O(j_fu_173_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_3_reg_129[3]_i_1 
       (.I0(j_3_reg_129_reg[3]),
        .I1(j_3_reg_129_reg[1]),
        .I2(j_3_reg_129_reg[0]),
        .I3(j_3_reg_129_reg[2]),
        .O(j_fu_173_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_3_reg_129[4]_i_1 
       (.I0(j_3_reg_129_reg[4]),
        .I1(j_3_reg_129_reg[2]),
        .I2(j_3_reg_129_reg[0]),
        .I3(j_3_reg_129_reg[1]),
        .I4(j_3_reg_129_reg[3]),
        .O(j_fu_173_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_3_reg_129[5]_i_1 
       (.I0(j_3_reg_129_reg[5]),
        .I1(j_3_reg_129_reg[3]),
        .I2(j_3_reg_129_reg[1]),
        .I3(j_3_reg_129_reg[0]),
        .I4(j_3_reg_129_reg[2]),
        .I5(j_3_reg_129_reg[4]),
        .O(j_fu_173_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_3_reg_129[6]_i_1 
       (.I0(j_3_reg_129_reg[6]),
        .I1(\j_3_reg_129[10]_i_5_n_3 ),
        .O(\j_3_reg_129[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_3_reg_129[7]_i_1 
       (.I0(j_3_reg_129_reg[7]),
        .I1(j_3_reg_129_reg[6]),
        .I2(\j_3_reg_129[10]_i_5_n_3 ),
        .O(\j_3_reg_129[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_3_reg_129[8]_i_1 
       (.I0(j_3_reg_129_reg[8]),
        .I1(j_3_reg_129_reg[7]),
        .I2(\j_3_reg_129[10]_i_5_n_3 ),
        .I3(j_3_reg_129_reg[6]),
        .O(\j_3_reg_129[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_3_reg_129[9]_i_1 
       (.I0(j_3_reg_129_reg[9]),
        .I1(j_3_reg_129_reg[6]),
        .I2(\j_3_reg_129[10]_i_5_n_3 ),
        .I3(j_3_reg_129_reg[7]),
        .I4(j_3_reg_129_reg[8]),
        .O(j_fu_173_p2[9]));
  FDRE \j_3_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[0]),
        .Q(j_3_reg_129_reg[0]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[10]),
        .Q(j_3_reg_129_reg[10]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[1]),
        .Q(j_3_reg_129_reg[1]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[2]),
        .Q(j_3_reg_129_reg[2]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[3]),
        .Q(j_3_reg_129_reg[3]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[4]),
        .Q(j_3_reg_129_reg[4]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[5]),
        .Q(j_3_reg_129_reg[5]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(\j_3_reg_129[6]_i_1_n_3 ),
        .Q(j_3_reg_129_reg[6]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(\j_3_reg_129[7]_i_1_n_3 ),
        .Q(j_3_reg_129_reg[7]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(\j_3_reg_129[8]_i_1_n_3 ),
        .Q(j_3_reg_129_reg[8]),
        .R(j_3_reg_129));
  FDRE \j_3_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(j_3_reg_1290),
        .D(j_fu_173_p2[9]),
        .Q(j_3_reg_129_reg[9]),
        .R(j_3_reg_129));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15 regslice_both_video_out_V_data_V_U
       (.\B_V_data_1_payload_A_reg[15]_0 (Q),
        .B_V_data_1_sel_wr_reg_0(\icmp_ln190_reg_194_reg_n_3_[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(ap_NS_fsm),
        .E(j_3_reg_1290),
        .Loop_loop_height_proc1618_U0_ap_start(Loop_loop_height_proc1618_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .SR(j_3_reg_129),
        .\ap_CS_fsm_reg[1] (i_reg_1890),
        .\ap_CS_fsm_reg[2] (regslice_both_video_out_V_data_V_U_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_video_out_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_video_out_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_fu_167_p2(icmp_ln190_fu_167_p2),
        .icmp_ln190_reg_1940(icmp_ln190_reg_1940),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .\icmp_ln190_reg_194_reg[0] (B_V_data_1_sel_wr01_out),
        .img_out_data_empty_n(img_out_data_empty_n),
        .\j_3_reg_129_reg[0] (\ap_CS_fsm[2]_i_3__1_n_3 ),
        .sof_2_reg_140(sof_2_reg_140),
        .\sof_2_reg_140_reg[0] (regslice_both_video_out_V_data_V_U_n_6),
        .sof_reg_104(sof_reg_104),
        .\tmp_last_V_reg_203_reg[0] (regslice_both_video_out_V_data_V_U_n_13),
        .\tmp_last_V_reg_203_reg[0]_0 (\tmp_last_V_reg_203_reg_n_3_[0] ),
        .\tmp_last_V_reg_203_reg[0]_1 (j_3_reg_129_reg[8:7]),
        .\tmp_last_V_reg_203_reg[0]_2 (\tmp_last_V_reg_203[0]_i_2_n_3 ),
        .\tmp_last_V_reg_203_reg[0]_3 (\tmp_last_V_reg_203[0]_i_3_n_3 ),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16 regslice_both_video_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_203_reg_n_3_[0] ),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17 regslice_both_video_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .sof_2_reg_140(sof_2_reg_140),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  FDRE \sof_2_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_6),
        .Q(sof_2_reg_140),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_104[0]_i_1 
       (.I0(sof_reg_104),
        .I1(Loop_loop_height_proc1618_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_104[0]_i_1_n_3 ));
  FDRE \sof_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_104[0]_i_1_n_3 ),
        .Q(sof_reg_104),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_last_V_reg_203[0]_i_2 
       (.I0(j_3_reg_129_reg[9]),
        .I1(j_3_reg_129_reg[10]),
        .O(\tmp_last_V_reg_203[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_last_V_reg_203[0]_i_3 
       (.I0(\j_3_reg_129[10]_i_5_n_3 ),
        .I1(j_3_reg_129_reg[6]),
        .O(\tmp_last_V_reg_203[0]_i_3_n_3 ));
  FDRE \tmp_last_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_13),
        .Q(\tmp_last_V_reg_203_reg_n_3_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1720
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    shiftReg_ce,
    Loop_loop_height_proc1720_U0_img_in_data_write,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    video_in_TVALID,
    img_in_data_full_n,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    threshold_ap_vld,
    threshold_c_full_n,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output shiftReg_ce;
  output Loop_loop_height_proc1720_U0_img_in_data_write;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input video_in_TVALID;
  input img_in_data_full_n;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input threshold_ap_vld;
  input threshold_c_full_n;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire Loop_loop_height_proc1720_U0_img_in_data_write;
  wire [23:0]Q;
  wire ack_out116_out;
  wire \ap_CS_fsm[0]_i_2__0_n_3 ;
  wire \ap_CS_fsm[0]_i_3_n_3 ;
  wire \ap_CS_fsm[0]_i_4_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_3010;
  wire axi_last_V_1_reg_306;
  wire eol_2_reg_190;
  wire \eol_reg_136_reg_n_3_[0] ;
  wire [10:0]i_1_fu_215_p2;
  wire [10:0]i_1_reg_292;
  wire \i_1_reg_292[10]_i_2_n_3 ;
  wire \i_1_reg_292[6]_i_1_n_3 ;
  wire [10:0]i_reg_125;
  wire i_reg_125_1;
  wire icmp_ln122_fu_225_p2;
  wire icmp_ln122_fu_225_p2_carry__0_n_10;
  wire icmp_ln122_fu_225_p2_carry__0_n_7;
  wire icmp_ln122_fu_225_p2_carry__0_n_8;
  wire icmp_ln122_fu_225_p2_carry__0_n_9;
  wire icmp_ln122_fu_225_p2_carry_i_10_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_11_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_1_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_2_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_3_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_4_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_5_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_6_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_7_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_8_n_3;
  wire icmp_ln122_fu_225_p2_carry_i_9_n_3;
  wire icmp_ln122_fu_225_p2_carry_n_10;
  wire icmp_ln122_fu_225_p2_carry_n_3;
  wire icmp_ln122_fu_225_p2_carry_n_4;
  wire icmp_ln122_fu_225_p2_carry_n_5;
  wire icmp_ln122_fu_225_p2_carry_n_6;
  wire icmp_ln122_fu_225_p2_carry_n_7;
  wire icmp_ln122_fu_225_p2_carry_n_8;
  wire icmp_ln122_fu_225_p2_carry_n_9;
  wire icmp_ln122_reg_297;
  wire img_in_data_full_n;
  wire [31:0]j_3_fu_270_p2;
  wire j_3_fu_270_p2_carry__0_n_10;
  wire j_3_fu_270_p2_carry__0_n_3;
  wire j_3_fu_270_p2_carry__0_n_4;
  wire j_3_fu_270_p2_carry__0_n_5;
  wire j_3_fu_270_p2_carry__0_n_6;
  wire j_3_fu_270_p2_carry__0_n_7;
  wire j_3_fu_270_p2_carry__0_n_8;
  wire j_3_fu_270_p2_carry__0_n_9;
  wire j_3_fu_270_p2_carry__1_n_10;
  wire j_3_fu_270_p2_carry__1_n_3;
  wire j_3_fu_270_p2_carry__1_n_4;
  wire j_3_fu_270_p2_carry__1_n_5;
  wire j_3_fu_270_p2_carry__1_n_6;
  wire j_3_fu_270_p2_carry__1_n_7;
  wire j_3_fu_270_p2_carry__1_n_8;
  wire j_3_fu_270_p2_carry__1_n_9;
  wire j_3_fu_270_p2_carry__2_n_10;
  wire j_3_fu_270_p2_carry__2_n_4;
  wire j_3_fu_270_p2_carry__2_n_5;
  wire j_3_fu_270_p2_carry__2_n_6;
  wire j_3_fu_270_p2_carry__2_n_7;
  wire j_3_fu_270_p2_carry__2_n_8;
  wire j_3_fu_270_p2_carry__2_n_9;
  wire j_3_fu_270_p2_carry_n_10;
  wire j_3_fu_270_p2_carry_n_3;
  wire j_3_fu_270_p2_carry_n_4;
  wire j_3_fu_270_p2_carry_n_5;
  wire j_3_fu_270_p2_carry_n_6;
  wire j_3_fu_270_p2_carry_n_7;
  wire j_3_fu_270_p2_carry_n_8;
  wire j_3_fu_270_p2_carry_n_9;
  wire [31:0]j_reg_148;
  wire j_reg_148_0;
  wire or_ln131_fu_251_p2;
  wire or_ln131_reg_311;
  wire or_ln134_reg_315;
  wire p_1_in;
  wire regslice_both_video_in_V_data_V_U_n_13;
  wire regslice_both_video_in_V_data_V_U_n_15;
  wire regslice_both_video_in_V_data_V_U_n_16;
  wire regslice_both_video_in_V_data_V_U_n_17;
  wire regslice_both_video_in_V_data_V_U_n_18;
  wire regslice_both_video_in_V_data_V_U_n_19;
  wire regslice_both_video_in_V_data_V_U_n_20;
  wire regslice_both_video_in_V_data_V_U_n_21;
  wire regslice_both_video_in_V_data_V_U_n_22;
  wire regslice_both_video_in_V_data_V_U_n_4;
  wire regslice_both_video_in_V_data_V_U_n_5;
  wire regslice_both_video_in_V_data_V_U_n_6;
  wire regslice_both_video_in_V_data_V_U_n_9;
  wire regslice_both_video_in_V_last_V_U_n_3;
  wire regslice_both_video_in_V_last_V_U_n_5;
  wire regslice_both_video_in_V_last_V_U_n_6;
  wire regslice_both_video_in_V_user_V_U_n_3;
  wire regslice_both_video_in_V_user_V_U_n_5;
  wire regslice_both_video_in_V_user_V_U_n_7;
  wire regslice_both_video_in_V_user_V_U_n_8;
  wire shiftReg_ce;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire [0:0]start_fu_82;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_3;
  wire threshold_ap_vld;
  wire threshold_c_full_n;
  wire [23:0]video_in_TDATA;
  wire [23:0]video_in_TDATA_int_regslice;
  wire [0:0]video_in_TLAST;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]NLW_icmp_ln122_fu_225_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln122_fu_225_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln122_fu_225_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_j_3_fu_270_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF800000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I1(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I2(start_once_reg),
        .I3(threshold_ap_vld),
        .I4(threshold_c_full_n),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_3 ),
        .I2(shiftReg_ce),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[0]_i_3_n_3 ),
        .I1(i_reg_125[0]),
        .I2(i_reg_125[4]),
        .I3(i_reg_125[1]),
        .I4(\ap_CS_fsm[0]_i_4_n_3 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(i_reg_125[2]),
        .I1(i_reg_125[5]),
        .I2(i_reg_125[10]),
        .I3(i_reg_125[3]),
        .O(\ap_CS_fsm[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(i_reg_125[8]),
        .I1(i_reg_125[7]),
        .I2(i_reg_125[9]),
        .I3(i_reg_125[6]),
        .O(\ap_CS_fsm[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(shiftReg_ce),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(eol_2_reg_190),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(eol_2_reg_190),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_9),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_6),
        .Q(axi_last_V_1_reg_306),
        .R(1'b0));
  FDRE \eol_2_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_5),
        .Q(eol_2_reg_190),
        .R(1'b0));
  FDRE \eol_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_6),
        .Q(\eol_reg_136_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_292[0]_i_1 
       (.I0(i_reg_125[0]),
        .O(i_1_fu_215_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_1_reg_292[10]_i_1 
       (.I0(i_reg_125[10]),
        .I1(i_reg_125[8]),
        .I2(\i_1_reg_292[10]_i_2_n_3 ),
        .I3(i_reg_125[6]),
        .I4(i_reg_125[7]),
        .I5(i_reg_125[9]),
        .O(i_1_fu_215_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_292[10]_i_2 
       (.I0(i_reg_125[4]),
        .I1(i_reg_125[2]),
        .I2(i_reg_125[0]),
        .I3(i_reg_125[1]),
        .I4(i_reg_125[3]),
        .I5(i_reg_125[5]),
        .O(\i_1_reg_292[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_292[1]_i_1 
       (.I0(i_reg_125[0]),
        .I1(i_reg_125[1]),
        .O(i_1_fu_215_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_292[2]_i_1 
       (.I0(i_reg_125[2]),
        .I1(i_reg_125[0]),
        .I2(i_reg_125[1]),
        .O(i_1_fu_215_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_292[3]_i_1 
       (.I0(i_reg_125[3]),
        .I1(i_reg_125[1]),
        .I2(i_reg_125[0]),
        .I3(i_reg_125[2]),
        .O(i_1_fu_215_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_292[4]_i_1 
       (.I0(i_reg_125[4]),
        .I1(i_reg_125[2]),
        .I2(i_reg_125[0]),
        .I3(i_reg_125[1]),
        .I4(i_reg_125[3]),
        .O(i_1_fu_215_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_292[5]_i_1 
       (.I0(i_reg_125[5]),
        .I1(i_reg_125[3]),
        .I2(i_reg_125[1]),
        .I3(i_reg_125[0]),
        .I4(i_reg_125[2]),
        .I5(i_reg_125[4]),
        .O(i_1_fu_215_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_292[6]_i_1 
       (.I0(i_reg_125[6]),
        .I1(\i_1_reg_292[10]_i_2_n_3 ),
        .O(\i_1_reg_292[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_1_reg_292[7]_i_1 
       (.I0(\i_1_reg_292[10]_i_2_n_3 ),
        .I1(i_reg_125[6]),
        .I2(i_reg_125[7]),
        .O(i_1_fu_215_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_1_reg_292[8]_i_1 
       (.I0(i_reg_125[8]),
        .I1(\i_1_reg_292[10]_i_2_n_3 ),
        .I2(i_reg_125[6]),
        .I3(i_reg_125[7]),
        .O(i_1_fu_215_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_1_reg_292[9]_i_1 
       (.I0(i_reg_125[9]),
        .I1(i_reg_125[7]),
        .I2(i_reg_125[6]),
        .I3(\i_1_reg_292[10]_i_2_n_3 ),
        .I4(i_reg_125[8]),
        .O(i_1_fu_215_p2[9]));
  FDRE \i_1_reg_292_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[0]),
        .Q(i_1_reg_292[0]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[10]),
        .Q(i_1_reg_292[10]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[1]),
        .Q(i_1_reg_292[1]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[2]),
        .Q(i_1_reg_292[2]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[3]),
        .Q(i_1_reg_292[3]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[4]),
        .Q(i_1_reg_292[4]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[5]),
        .Q(i_1_reg_292[5]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_292[6]_i_1_n_3 ),
        .Q(i_1_reg_292[6]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[7]),
        .Q(i_1_reg_292[7]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[8]),
        .Q(i_1_reg_292[8]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[9]),
        .Q(i_1_reg_292[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_125[10]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_125_1));
  FDRE \i_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[0]),
        .Q(i_reg_125[0]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[10]),
        .Q(i_reg_125[10]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[1]),
        .Q(i_reg_125[1]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[2]),
        .Q(i_reg_125[2]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[3]),
        .Q(i_reg_125[3]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[4]),
        .Q(i_reg_125[4]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[5]),
        .Q(i_reg_125[5]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[6]),
        .Q(i_reg_125[6]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[7]),
        .Q(i_reg_125[7]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[8]),
        .Q(i_reg_125[8]),
        .R(i_reg_125_1));
  FDRE \i_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[9]),
        .Q(i_reg_125[9]),
        .R(i_reg_125_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_225_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_225_p2_carry_n_3,icmp_ln122_fu_225_p2_carry_n_4,icmp_ln122_fu_225_p2_carry_n_5,icmp_ln122_fu_225_p2_carry_n_6,icmp_ln122_fu_225_p2_carry_n_7,icmp_ln122_fu_225_p2_carry_n_8,icmp_ln122_fu_225_p2_carry_n_9,icmp_ln122_fu_225_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln122_fu_225_p2_carry_i_1_n_3,icmp_ln122_fu_225_p2_carry_i_2_n_3,icmp_ln122_fu_225_p2_carry_i_3_n_3}),
        .O(NLW_icmp_ln122_fu_225_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln122_fu_225_p2_carry_i_4_n_3,icmp_ln122_fu_225_p2_carry_i_5_n_3,icmp_ln122_fu_225_p2_carry_i_6_n_3,icmp_ln122_fu_225_p2_carry_i_7_n_3,icmp_ln122_fu_225_p2_carry_i_8_n_3,icmp_ln122_fu_225_p2_carry_i_9_n_3,icmp_ln122_fu_225_p2_carry_i_10_n_3,icmp_ln122_fu_225_p2_carry_i_11_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_225_p2_carry__0
       (.CI(icmp_ln122_fu_225_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln122_fu_225_p2_carry__0_CO_UNCONNECTED[7:5],icmp_ln122_fu_225_p2,icmp_ln122_fu_225_p2_carry__0_n_7,icmp_ln122_fu_225_p2_carry__0_n_8,icmp_ln122_fu_225_p2_carry__0_n_9,icmp_ln122_fu_225_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,j_reg_148[31],1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln122_fu_225_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,regslice_both_video_in_V_data_V_U_n_15,regslice_both_video_in_V_data_V_U_n_16,regslice_both_video_in_V_data_V_U_n_17,regslice_both_video_in_V_data_V_U_n_18,regslice_both_video_in_V_data_V_U_n_19}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry_i_1
       (.I0(j_reg_148[10]),
        .I1(j_reg_148[11]),
        .O(icmp_ln122_fu_225_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln122_fu_225_p2_carry_i_10
       (.I0(j_reg_148[8]),
        .I1(j_reg_148[9]),
        .O(icmp_ln122_fu_225_p2_carry_i_10_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_225_p2_carry_i_11
       (.I0(j_reg_148[7]),
        .I1(j_reg_148[6]),
        .O(icmp_ln122_fu_225_p2_carry_i_11_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln122_fu_225_p2_carry_i_2
       (.I0(j_reg_148[9]),
        .I1(j_reg_148[8]),
        .O(icmp_ln122_fu_225_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln122_fu_225_p2_carry_i_3
       (.I0(j_reg_148[7]),
        .O(icmp_ln122_fu_225_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry_i_4
       (.I0(j_reg_148[21]),
        .I1(j_reg_148[20]),
        .O(icmp_ln122_fu_225_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry_i_5
       (.I0(j_reg_148[19]),
        .I1(j_reg_148[18]),
        .O(icmp_ln122_fu_225_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry_i_6
       (.I0(j_reg_148[17]),
        .I1(j_reg_148[16]),
        .O(icmp_ln122_fu_225_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry_i_7
       (.I0(j_reg_148[15]),
        .I1(j_reg_148[14]),
        .O(icmp_ln122_fu_225_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry_i_8
       (.I0(j_reg_148[13]),
        .I1(j_reg_148[12]),
        .O(icmp_ln122_fu_225_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_225_p2_carry_i_9
       (.I0(j_reg_148[10]),
        .I1(j_reg_148[11]),
        .O(icmp_ln122_fu_225_p2_carry_i_9_n_3));
  FDRE \icmp_ln122_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_20),
        .Q(icmp_ln122_reg_297),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_270_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({j_3_fu_270_p2_carry_n_3,j_3_fu_270_p2_carry_n_4,j_3_fu_270_p2_carry_n_5,j_3_fu_270_p2_carry_n_6,j_3_fu_270_p2_carry_n_7,j_3_fu_270_p2_carry_n_8,j_3_fu_270_p2_carry_n_9,j_3_fu_270_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,j_reg_148[0]}),
        .O(j_3_fu_270_p2[7:0]),
        .S({j_reg_148[7:1],regslice_both_video_in_V_user_V_U_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_270_p2_carry__0
       (.CI(j_3_fu_270_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({j_3_fu_270_p2_carry__0_n_3,j_3_fu_270_p2_carry__0_n_4,j_3_fu_270_p2_carry__0_n_5,j_3_fu_270_p2_carry__0_n_6,j_3_fu_270_p2_carry__0_n_7,j_3_fu_270_p2_carry__0_n_8,j_3_fu_270_p2_carry__0_n_9,j_3_fu_270_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_270_p2[15:8]),
        .S(j_reg_148[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_270_p2_carry__1
       (.CI(j_3_fu_270_p2_carry__0_n_3),
        .CI_TOP(1'b0),
        .CO({j_3_fu_270_p2_carry__1_n_3,j_3_fu_270_p2_carry__1_n_4,j_3_fu_270_p2_carry__1_n_5,j_3_fu_270_p2_carry__1_n_6,j_3_fu_270_p2_carry__1_n_7,j_3_fu_270_p2_carry__1_n_8,j_3_fu_270_p2_carry__1_n_9,j_3_fu_270_p2_carry__1_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_270_p2[23:16]),
        .S(j_reg_148[23:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_270_p2_carry__2
       (.CI(j_3_fu_270_p2_carry__1_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_j_3_fu_270_p2_carry__2_CO_UNCONNECTED[7],j_3_fu_270_p2_carry__2_n_4,j_3_fu_270_p2_carry__2_n_5,j_3_fu_270_p2_carry__2_n_6,j_3_fu_270_p2_carry__2_n_7,j_3_fu_270_p2_carry__2_n_8,j_3_fu_270_p2_carry__2_n_9,j_3_fu_270_p2_carry__2_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_270_p2[31:24]),
        .S(j_reg_148[31:24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_148[31]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_3 ),
        .O(p_1_in));
  FDRE \j_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[0]),
        .Q(j_reg_148[0]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[10]),
        .Q(j_reg_148[10]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[11]),
        .Q(j_reg_148[11]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[12]),
        .Q(j_reg_148[12]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[13]),
        .Q(j_reg_148[13]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[14]),
        .Q(j_reg_148[14]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[15]),
        .Q(j_reg_148[15]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[16]),
        .Q(j_reg_148[16]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[17]),
        .Q(j_reg_148[17]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[18]),
        .Q(j_reg_148[18]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[19]),
        .Q(j_reg_148[19]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[1]),
        .Q(j_reg_148[1]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[20]),
        .Q(j_reg_148[20]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[21]),
        .Q(j_reg_148[21]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[22]),
        .Q(j_reg_148[22]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[23]),
        .Q(j_reg_148[23]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[24]),
        .Q(j_reg_148[24]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[25]),
        .Q(j_reg_148[25]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[26]),
        .Q(j_reg_148[26]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[27]),
        .Q(j_reg_148[27]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[28]),
        .Q(j_reg_148[28]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[29]),
        .Q(j_reg_148[29]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[2]),
        .Q(j_reg_148[2]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[30]),
        .Q(j_reg_148[30]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[31]),
        .Q(j_reg_148[31]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[3]),
        .Q(j_reg_148[3]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[4]),
        .Q(j_reg_148[4]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[5]),
        .Q(j_reg_148[5]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[6]),
        .Q(j_reg_148[6]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[7]),
        .Q(j_reg_148[7]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[8]),
        .Q(j_reg_148[8]),
        .R(j_reg_148_0));
  FDRE \j_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[9]),
        .Q(j_reg_148[9]),
        .R(j_reg_148_0));
  FDRE \or_ln131_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(or_ln131_fu_251_p2),
        .Q(or_ln131_reg_311),
        .R(1'b0));
  FDRE \or_ln134_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_8),
        .Q(or_ln134_reg_315),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_video_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (video_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_last_V_U_n_3),
        .B_V_data_1_sel_rd_reg_1(regslice_both_video_in_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_in_V_data_V_U_n_13),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_video_in_V_data_V_U_n_21),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_video_in_V_data_V_U_n_22),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln122_fu_225_p2),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_3010),
        .Loop_loop_height_proc1720_U0_img_in_data_write(Loop_loop_height_proc1720_U0_img_in_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0}),
        .S({regslice_both_video_in_V_data_V_U_n_15,regslice_both_video_in_V_data_V_U_n_16,regslice_both_video_in_V_data_V_U_n_17,regslice_both_video_in_V_data_V_U_n_18,regslice_both_video_in_V_data_V_U_n_19}),
        .SR(j_reg_148_0),
        .ack_out116_out(ack_out116_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_video_in_V_data_V_U_n_9),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_video_in_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_306(axi_last_V_1_reg_306),
        .eol_2_reg_190(eol_2_reg_190),
        .\eol_reg_136_reg[0] (regslice_both_video_in_V_data_V_U_n_6),
        .\eol_reg_136_reg[0]_0 (\eol_reg_136_reg_n_3_[0] ),
        .icmp_ln122_fu_225_p2_carry__0(j_reg_148[31:22]),
        .icmp_ln122_reg_297(icmp_ln122_reg_297),
        .\icmp_ln122_reg_297_reg[0] (regslice_both_video_in_V_data_V_U_n_20),
        .img_in_data_full_n(img_in_data_full_n),
        .or_ln131_reg_311(or_ln131_reg_311),
        .or_ln134_reg_315(or_ln134_reg_315),
        .p_1_in(p_1_in),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_video_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_6),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_21),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_in_V_data_V_U_n_13),
        .E(ack_out116_out),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_306(axi_last_V_1_reg_306),
        .eol_2_reg_190(eol_2_reg_190),
        .\eol_2_reg_190_reg[0] (\eol_reg_136_reg_n_3_[0] ),
        .\eol_2_reg_190_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_4),
        .\eol_reg_136_reg[0] (regslice_both_video_in_V_last_V_U_n_5),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14 regslice_both_video_in_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_22),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_in_V_data_V_U_n_13),
        .CO(icmp_ln122_fu_225_p2),
        .E(ack_out116_out),
        .Q(j_reg_148[0]),
        .S(regslice_both_video_in_V_user_V_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .or_ln131_fu_251_p2(or_ln131_fu_251_p2),
        .or_ln134_reg_315(or_ln134_reg_315),
        .\or_ln134_reg_315_reg[0] (axi_data_V_reg_3010),
        .start_fu_82(start_fu_82),
        .\start_fu_82_reg[0] (regslice_both_video_in_V_user_V_U_n_5),
        .\start_fu_82_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_8),
        .\start_fu_82_reg[0]_1 (shiftReg_ce),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  FDRE \start_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_5),
        .Q(start_fu_82),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    start_once_reg_i_1__1
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_3 ),
        .I2(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I3(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s
   (start_once_reg_reg_0,
    \ap_CS_fsm_reg[6] ,
    E,
    dout_valid_reg,
    ap_done_reg_reg,
    push,
    WEA,
    internal_empty_n_reg,
    start_once_reg_reg_1,
    fast_0_0_1080_1920_1_U0_threshold_read,
    empty_n_reg,
    D,
    ap_clk,
    DINADIN,
    Q,
    ap_rst_n_inv,
    img_gray_src_data_empty_n,
    ap_rst_n,
    img_gray_dst_data_full_n,
    empty_n,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    threshold_c_empty_n,
    shiftReg_ce,
    out);
  output start_once_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]E;
  output dout_valid_reg;
  output ap_done_reg_reg;
  output push;
  output [0:0]WEA;
  output [0:0]internal_empty_n_reg;
  output start_once_reg_reg_1;
  output fast_0_0_1080_1920_1_U0_threshold_read;
  output empty_n_reg;
  output [7:0]D;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]Q;
  input ap_rst_n_inv;
  input img_gray_src_data_empty_n;
  input ap_rst_n;
  input img_gray_dst_data_full_n;
  input empty_n;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input threshold_c_empty_n;
  input shiftReg_ce;
  input [7:0]out;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg_n_3;
  wire dout_valid_reg;
  wire empty_n;
  wire empty_n_reg;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire fast_0_0_1080_1920_1_U0_threshold_read;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_12;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_13;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_15;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_16;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_6;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_7;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire [0:0]internal_empty_n_reg;
  wire [7:0]out;
  wire push;
  wire shiftReg_ce;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire threshold_c_empty_n;
  wire [7:0]trunc_ln152_reg_48;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_7),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_6),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_12),
        .Q(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done),
        .R(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_15),
        .Q(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg_n_3),
        .R(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34
       (.D({grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_6,grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_7}),
        .DINADIN(DINADIN),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1] (grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_16),
        .\ap_CS_fsm_reg[1]_0 (start_once_reg_reg_0),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_done_reg_reg),
        .ap_done_reg_reg_0(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_12),
        .ap_done_reg_reg_1({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_done_reg_reg_2(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done),
        .ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_15),
        .\arraydecay72249_load_05376_fu_222_reg[7] (D),
        .dout_valid_reg(dout_valid_reg),
        .empty_n(empty_n),
        .empty_n_reg(empty_n_reg),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg(fast_0_0_1080_1920_1_U0_threshold_read),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .push(push),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_once_reg_reg(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_13),
        .threshold_c_empty_n(threshold_c_empty_n),
        .\zext_ln37_reg_3648_reg[7] (trunc_ln152_reg_48));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_16),
        .Q(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_2
       (.I0(start_once_reg_reg_0),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(fast_0_0_1080_1920_1_U0_ap_start),
        .O(start_once_reg_reg_1));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAAAAAA)) 
    \mOutPtr[2]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(threshold_c_empty_n),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(fast_0_0_1080_1920_1_U0_ap_start),
        .I4(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I5(start_once_reg_reg_0),
        .O(internal_empty_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_13),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \trunc_ln152_reg_48[7]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(fast_0_0_1080_1920_1_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(threshold_c_empty_n),
        .O(fast_0_0_1080_1920_1_U0_threshold_read));
  FDRE \trunc_ln152_reg_48_reg[0] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[0]),
        .Q(trunc_ln152_reg_48[0]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[1] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[1]),
        .Q(trunc_ln152_reg_48[1]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[2] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[2]),
        .Q(trunc_ln152_reg_48[2]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[3] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[3]),
        .Q(trunc_ln152_reg_48[3]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[4] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[4]),
        .Q(trunc_ln152_reg_48[4]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[5] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[5]),
        .Q(trunc_ln152_reg_48[5]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[6] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[6]),
        .Q(trunc_ln152_reg_48[6]),
        .R(1'b0));
  FDRE \trunc_ln152_reg_48_reg[7] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[7]),
        .Q(trunc_ln152_reg_48[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A
   (ap_rst_n_inv,
    img_in_data_empty_n,
    img_in_data_full_n,
    Q,
    empty_n,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    Loop_loop_height_proc1720_U0_img_in_data_write,
    pop,
    if_din,
    E);
  output ap_rst_n_inv;
  output img_in_data_empty_n;
  output img_in_data_full_n;
  output [23:0]Q;
  output empty_n;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input Loop_loop_height_proc1720_U0_img_in_data_write;
  input pop;
  input [23:0]if_din;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_proc1720_U0_img_in_data_write;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_2_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2_n_3;
  wire full_n_i_3_n_3;
  wire full_n_i_4_n_3;
  wire [23:0]if_din;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire mem_reg_bram_0_i_13__2_n_3;
  wire mem_reg_bram_0_i_14__1_n_3;
  wire mem_reg_bram_0_i_15__1_n_3;
  wire mem_reg_bram_0_i_16__0_n_3;
  wire mem_reg_bram_0_i_18__0_n_3;
  wire mem_reg_bram_0_i_19__0_n_3;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr[3]_i_1_n_3 ;
  wire \raddr[4]_i_1_n_3 ;
  wire \raddr[5]_i_1_n_3 ;
  wire \raddr[6]_i_1_n_3 ;
  wire \raddr[7]_i_1_n_3 ;
  wire \raddr[8]_i_1_n_3 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_3;
  wire show_ahead_i_3_n_3;
  wire \usedw[0]_i_1_n_3 ;
  wire \usedw[10]_i_3_n_3 ;
  wire \usedw[10]_i_4_n_3 ;
  wire \usedw[8]_i_10__1_n_3 ;
  wire \usedw[8]_i_2__0_n_3 ;
  wire \usedw[8]_i_3__0_n_3 ;
  wire \usedw[8]_i_4__0_n_3 ;
  wire \usedw[8]_i_5__0_n_3 ;
  wire \usedw[8]_i_6__0_n_3 ;
  wire \usedw[8]_i_7__0_n_3 ;
  wire \usedw[8]_i_8__0_n_3 ;
  wire \usedw[8]_i_9__0_n_3 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2_n_10 ;
  wire \usedw_reg[10]_i_2_n_17 ;
  wire \usedw_reg[10]_i_2_n_18 ;
  wire \usedw_reg[8]_i_1_n_10 ;
  wire \usedw_reg[8]_i_1_n_11 ;
  wire \usedw_reg[8]_i_1_n_12 ;
  wire \usedw_reg[8]_i_1_n_13 ;
  wire \usedw_reg[8]_i_1_n_14 ;
  wire \usedw_reg[8]_i_1_n_15 ;
  wire \usedw_reg[8]_i_1_n_16 ;
  wire \usedw_reg[8]_i_1_n_17 ;
  wire \usedw_reg[8]_i_1_n_18 ;
  wire \usedw_reg[8]_i_1_n_3 ;
  wire \usedw_reg[8]_i_1_n_4 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_8 ;
  wire \usedw_reg[8]_i_1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[10]_i_1__0_n_3 ;
  wire \waddr[10]_i_2_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[2]_i_2_n_3 ;
  wire \waddr[2]_i_3_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[4]_i_2_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[5]_i_2_n_3 ;
  wire \waddr[5]_i_3_n_3 ;
  wire \waddr[5]_i_4_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[6]_i_3_n_3 ;
  wire \waddr[7]_i_1_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[8]_i_1_n_3 ;
  wire \waddr[9]_i_1_n_3 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_2 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_2_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_in_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(show_ahead_i_2_n_3),
        .I2(pop),
        .I3(Loop_loop_height_proc1720_U0_img_in_data_write),
        .I4(empty_n),
        .O(empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_3),
        .I2(Loop_loop_height_proc1720_U0_img_in_data_write),
        .I3(pop),
        .I4(img_in_data_full_n),
        .O(full_n_i_1__1_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3_n_3),
        .I4(full_n_i_4_n_3),
        .O(full_n_i_2_n_3));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(img_in_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_in_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc1720_U0_img_in_data_write,Loop_loop_height_proc1720_U0_img_in_data_write,Loop_loop_height_proc1720_U0_img_in_data_write,Loop_loop_height_proc1720_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__2
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_18__0_n_3),
        .I4(mem_reg_bram_0_i_19__0_n_3),
        .O(mem_reg_bram_0_i_13__2_n_3));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    mem_reg_bram_0_i_14__1
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .I4(mem_reg_bram_0_i_16__0_n_3),
        .I5(raddr[7]),
        .O(mem_reg_bram_0_i_14__1_n_3));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_15__1
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[5]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_16__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .O(mem_reg_bram_0_i_16__0_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__0
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_18__0_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_19__0
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_19__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_14__1_n_3),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_14__1_n_3),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'hA2AAFFFF08000000)) 
    mem_reg_bram_0_i_3__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__1_n_3),
        .I3(raddr[6]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    mem_reg_bram_0_i_4__0
       (.I0(mem_reg_bram_0_i_16__0_n_3),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(raddr[6]),
        .I4(pop),
        .I5(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h8AAAFFFF20000000)) 
    mem_reg_bram_0_i_5__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__0_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h8AFF2000)) 
    mem_reg_bram_0_i_6__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__0_n_3),
        .I2(raddr[4]),
        .I3(pop),
        .I4(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_7__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__0_n_3),
        .I2(pop),
        .I3(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__0
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_in_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc1720_U0_img_in_data_write,Loop_loop_height_proc1720_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \raddr[5]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__0_n_3),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(\raddr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \raddr[6]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__0_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(\raddr[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \raddr[7]_i_1 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_16__0_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(\raddr[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \raddr[8]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__1_n_3),
        .I3(raddr[6]),
        .I4(raddr[8]),
        .O(\raddr[8]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_3 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_3 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_3 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_3 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_3 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_3 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__1
       (.I0(show_ahead_i_2_n_3),
        .I1(Loop_loop_height_proc1720_U0_img_in_data_write),
        .I2(pop),
        .I3(usedw_reg[0]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    show_ahead_i_2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[1]),
        .I4(show_ahead_i_3_n_3),
        .O(show_ahead_i_2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    show_ahead_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[5]),
        .O(show_ahead_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__1 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(Loop_loop_height_proc1720_U0_img_in_data_write),
        .O(\usedw[8]_i_10__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__0 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2_n_17 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2 
       (.CI(\usedw_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2_n_17 ,\usedw_reg[10]_i_2_n_18 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3_n_3 ,\usedw[10]_i_4_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_18 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_17 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_16 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_15 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_14 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_13 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_12 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1_n_11 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1_n_3 ,\usedw_reg[8]_i_1_n_4 ,\usedw_reg[8]_i_1_n_5 ,\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 ,\usedw_reg[8]_i_1_n_8 ,\usedw_reg[8]_i_1_n_9 ,\usedw_reg[8]_i_1_n_10 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__0_n_3 }),
        .O({\usedw_reg[8]_i_1_n_11 ,\usedw_reg[8]_i_1_n_12 ,\usedw_reg[8]_i_1_n_13 ,\usedw_reg[8]_i_1_n_14 ,\usedw_reg[8]_i_1_n_15 ,\usedw_reg[8]_i_1_n_16 ,\usedw_reg[8]_i_1_n_17 ,\usedw_reg[8]_i_1_n_18 }),
        .S({\usedw[8]_i_3__0_n_3 ,\usedw[8]_i_4__0_n_3 ,\usedw[8]_i_5__0_n_3 ,\usedw[8]_i_6__0_n_3 ,\usedw[8]_i_7__0_n_3 ,\usedw[8]_i_8__0_n_3 ,\usedw[8]_i_9__0_n_3 ,\usedw[8]_i_10__1_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2_n_18 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_2_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_3 ),
        .O(\waddr[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1 
       (.I0(\waddr[4]_i_2_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[4]_i_2_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_3 ),
        .O(\waddr[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_3 ),
        .I4(\waddr[5]_i_3_n_3 ),
        .I5(\waddr[5]_i_4_n_3 ),
        .O(\waddr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2_n_3 ),
        .O(\waddr[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2_n_3 ),
        .O(\waddr[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[10]_i_1__0_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[7]_i_1_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[8]_i_1_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1720_U0_img_in_data_write),
        .D(\waddr[9]_i_1_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1
   (img_out_data_full_n,
    img_out_data_empty_n,
    pop,
    Q,
    ap_clk,
    D,
    push,
    ap_rst_n_inv,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    E);
  output img_out_data_full_n;
  output img_out_data_empty_n;
  output pop;
  output [7:0]Q;
  input ap_clk;
  input [7:0]D;
  input push;
  input ap_rst_n_inv;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input [0:0]E;

  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_2_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1__2_n_3;
  wire empty_n;
  wire empty_n_i_1_n_3;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__2_n_3;
  wire full_n_i_3__2_n_3;
  wire full_n_i_4__2_n_3;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire mem_reg_bram_0_i_13__1_n_3;
  wire mem_reg_bram_0_i_14__0_n_3;
  wire mem_reg_bram_0_i_15__2_n_3;
  wire mem_reg_bram_0_i_16__1_n_3;
  wire mem_reg_bram_0_i_17__2_n_3;
  wire mem_reg_bram_0_i_18__2_n_3;
  wire mem_reg_bram_0_i_19__2_n_3;
  wire mem_reg_bram_0_i_20__1_n_3;
  wire mem_reg_bram_0_i_21__1_n_3;
  wire pop;
  wire push;
  wire [15:8]q_buf;
  wire \q_tmp_reg_n_3_[10] ;
  wire \q_tmp_reg_n_3_[11] ;
  wire \q_tmp_reg_n_3_[12] ;
  wire \q_tmp_reg_n_3_[13] ;
  wire \q_tmp_reg_n_3_[14] ;
  wire \q_tmp_reg_n_3_[15] ;
  wire \q_tmp_reg_n_3_[8] ;
  wire \q_tmp_reg_n_3_[9] ;
  wire \raddr[0]_i_1__1_n_3 ;
  wire \raddr[1]_i_1__1_n_3 ;
  wire \raddr[2]_i_1__1_n_3 ;
  wire \raddr[3]_i_1__1_n_3 ;
  wire \raddr[4]_i_1__1_n_3 ;
  wire \raddr[5]_i_1__1_n_3 ;
  wire \raddr[6]_i_1__0_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[10] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_n_3_[3] ;
  wire \raddr_reg_n_3_[4] ;
  wire \raddr_reg_n_3_[5] ;
  wire \raddr_reg_n_3_[6] ;
  wire \raddr_reg_n_3_[7] ;
  wire \raddr_reg_n_3_[8] ;
  wire \raddr_reg_n_3_[9] ;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_3;
  wire show_ahead_i_3__1_n_3;
  wire show_ahead_i_4_n_3;
  wire show_ahead_reg_n_3;
  wire \usedw[0]_i_1__2_n_3 ;
  wire \usedw[10]_i_3__2_n_3 ;
  wire \usedw[10]_i_4__2_n_3 ;
  wire \usedw[8]_i_10__2_n_3 ;
  wire \usedw[8]_i_2_n_3 ;
  wire \usedw[8]_i_3_n_3 ;
  wire \usedw[8]_i_4_n_3 ;
  wire \usedw[8]_i_5_n_3 ;
  wire \usedw[8]_i_6_n_3 ;
  wire \usedw[8]_i_7_n_3 ;
  wire \usedw[8]_i_8_n_3 ;
  wire \usedw[8]_i_9_n_3 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__2_n_10 ;
  wire \usedw_reg[10]_i_2__2_n_17 ;
  wire \usedw_reg[10]_i_2__2_n_18 ;
  wire \usedw_reg[8]_i_1__2_n_10 ;
  wire \usedw_reg[8]_i_1__2_n_11 ;
  wire \usedw_reg[8]_i_1__2_n_12 ;
  wire \usedw_reg[8]_i_1__2_n_13 ;
  wire \usedw_reg[8]_i_1__2_n_14 ;
  wire \usedw_reg[8]_i_1__2_n_15 ;
  wire \usedw_reg[8]_i_1__2_n_16 ;
  wire \usedw_reg[8]_i_1__2_n_17 ;
  wire \usedw_reg[8]_i_1__2_n_18 ;
  wire \usedw_reg[8]_i_1__2_n_3 ;
  wire \usedw_reg[8]_i_1__2_n_4 ;
  wire \usedw_reg[8]_i_1__2_n_5 ;
  wire \usedw_reg[8]_i_1__2_n_6 ;
  wire \usedw_reg[8]_i_1__2_n_7 ;
  wire \usedw_reg[8]_i_1__2_n_8 ;
  wire \usedw_reg[8]_i_1__2_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__2_n_3 ;
  wire \waddr[10]_i_1__2_n_3 ;
  wire \waddr[10]_i_2__2_n_3 ;
  wire \waddr[1]_i_1__2_n_3 ;
  wire \waddr[2]_i_1__2_n_3 ;
  wire \waddr[2]_i_2__2_n_3 ;
  wire \waddr[2]_i_3__2_n_3 ;
  wire \waddr[3]_i_1__2_n_3 ;
  wire \waddr[4]_i_1__2_n_3 ;
  wire \waddr[4]_i_2__2_n_3 ;
  wire \waddr[5]_i_1__2_n_3 ;
  wire \waddr[5]_i_2__2_n_3 ;
  wire \waddr[5]_i_3__2_n_3 ;
  wire \waddr[5]_i_4__2_n_3 ;
  wire \waddr[6]_i_1__2_n_3 ;
  wire \waddr[6]_i_2__2_n_3 ;
  wire \waddr[6]_i_3__2_n_3 ;
  wire \waddr[7]_i_1__2_n_3 ;
  wire \waddr[7]_i_2__2_n_3 ;
  wire \waddr[8]_i_1__2_n_3 ;
  wire \waddr[9]_i_1__2_n_3 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_3_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_3_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_3_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_3_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_3_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[14]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \dout_buf[15]_i_1 
       (.I0(empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(img_out_data_empty_n),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_2 
       (.I0(\q_tmp_reg_n_3_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_3_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_3_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_2_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__2
       (.I0(img_out_data_empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(empty_n),
        .O(dout_valid_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_3),
        .Q(img_out_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(show_ahead_i_2__1_n_3),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_3),
        .I2(push),
        .I3(pop),
        .I4(img_out_data_full_n),
        .O(full_n_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[2]),
        .I3(full_n_i_3__2_n_3),
        .I4(full_n_i_4__2_n_3),
        .O(full_n_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__2
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_out_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_3_[1] ),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(pop),
        .I2(\raddr_reg_n_3_[0] ),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_13__1
       (.I0(pop),
        .I1(\raddr_reg_n_3_[7] ),
        .I2(\raddr_reg_n_3_[6] ),
        .I3(\raddr_reg_n_3_[4] ),
        .I4(\raddr_reg_n_3_[5] ),
        .I5(mem_reg_bram_0_i_15__2_n_3),
        .O(mem_reg_bram_0_i_13__1_n_3));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    mem_reg_bram_0_i_14__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_17__2_n_3),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[3] ),
        .I4(mem_reg_bram_0_i_18__2_n_3),
        .I5(mem_reg_bram_0_i_19__2_n_3),
        .O(mem_reg_bram_0_i_14__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_15__2
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(\raddr_reg_n_3_[3] ),
        .O(mem_reg_bram_0_i_15__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_16__1
       (.I0(\raddr_reg_n_3_[9] ),
        .I1(\raddr_reg_n_3_[10] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(mem_reg_bram_0_i_20__1_n_3),
        .I4(mem_reg_bram_0_i_21__1_n_3),
        .O(mem_reg_bram_0_i_16__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    mem_reg_bram_0_i_17__2
       (.I0(\raddr_reg_n_3_[8] ),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[7] ),
        .I3(\raddr_reg_n_3_[0] ),
        .O(mem_reg_bram_0_i_17__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_18__2
       (.I0(\raddr_reg_n_3_[9] ),
        .I1(\raddr_reg_n_3_[10] ),
        .O(mem_reg_bram_0_i_18__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_bram_0_i_19__2
       (.I0(\raddr_reg_n_3_[5] ),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(\raddr_reg_n_3_[6] ),
        .O(mem_reg_bram_0_i_19__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h07FF8800)) 
    mem_reg_bram_0_i_1__2
       (.I0(\raddr_reg_n_3_[8] ),
        .I1(mem_reg_bram_0_i_13__1_n_3),
        .I2(mem_reg_bram_0_i_14__0_n_3),
        .I3(\raddr_reg_n_3_[9] ),
        .I4(\raddr_reg_n_3_[10] ),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_20__1
       (.I0(\raddr_reg_n_3_[6] ),
        .I1(\raddr_reg_n_3_[5] ),
        .I2(\raddr_reg_n_3_[8] ),
        .I3(\raddr_reg_n_3_[1] ),
        .O(mem_reg_bram_0_i_20__1_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_21__1
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[7] ),
        .I2(\raddr_reg_n_3_[4] ),
        .I3(\raddr_reg_n_3_[3] ),
        .O(mem_reg_bram_0_i_21__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    mem_reg_bram_0_i_2__2
       (.I0(\raddr_reg_n_3_[8] ),
        .I1(mem_reg_bram_0_i_13__1_n_3),
        .I2(\raddr_reg_n_3_[9] ),
        .I3(mem_reg_bram_0_i_14__0_n_3),
        .O(rnext[9]));
  LUT3 #(
    .INIT(8'h14)) 
    mem_reg_bram_0_i_3__2
       (.I0(mem_reg_bram_0_i_14__0_n_3),
        .I1(mem_reg_bram_0_i_13__1_n_3),
        .I2(\raddr_reg_n_3_[8] ),
        .O(rnext[8]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_bram_0_i_4__2
       (.I0(\raddr_reg_n_3_[7] ),
        .I1(mem_reg_bram_0_i_15__2_n_3),
        .I2(\raddr_reg_n_3_[5] ),
        .I3(\raddr_reg_n_3_[4] ),
        .I4(\raddr_reg_n_3_[6] ),
        .I5(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_5__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(mem_reg_bram_0_i_15__2_n_3),
        .I2(\raddr_reg_n_3_[5] ),
        .I3(\raddr_reg_n_3_[4] ),
        .I4(pop),
        .I5(\raddr_reg_n_3_[6] ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_6__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(mem_reg_bram_0_i_15__2_n_3),
        .I3(pop),
        .I4(\raddr_reg_n_3_[5] ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_7__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(mem_reg_bram_0_i_15__2_n_3),
        .I2(pop),
        .I3(\raddr_reg_n_3_[4] ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[0] ),
        .I4(pop),
        .I5(\raddr_reg_n_3_[3] ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__2
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(pop),
        .I4(\raddr_reg_n_3_[2] ),
        .O(rnext[2]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__1 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[0] ),
        .O(\raddr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__1 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[2] ),
        .O(\raddr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__1 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[0] ),
        .I4(\raddr_reg_n_3_[3] ),
        .O(\raddr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__1 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[3] ),
        .I5(\raddr_reg_n_3_[4] ),
        .O(\raddr[4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[5]_i_1__1 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(mem_reg_bram_0_i_15__2_n_3),
        .I3(\raddr_reg_n_3_[5] ),
        .O(\raddr[5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[6]_i_1__0 
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(mem_reg_bram_0_i_15__2_n_3),
        .I2(\raddr_reg_n_3_[5] ),
        .I3(\raddr_reg_n_3_[4] ),
        .I4(\raddr_reg_n_3_[6] ),
        .O(\raddr[6]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(\raddr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__2
       (.I0(show_ahead_i_2__1_n_3),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    show_ahead_i_2__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(show_ahead_i_3__1_n_3),
        .I3(show_ahead_i_4_n_3),
        .O(show_ahead_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    show_ahead_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(show_ahead_i_3__1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    show_ahead_i_4
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[5]),
        .O(show_ahead_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__2 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__2 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__2 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10__2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__2_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_17 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__2 
       (.CI(\usedw_reg[8]_i_1__2_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__2_n_17 ,\usedw_reg[10]_i_2__2_n_18 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__2_n_3 ,\usedw[10]_i_4__2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_18 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_17 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_16 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_15 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_14 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_13 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_12 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_11 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__2 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__2_n_3 ,\usedw_reg[8]_i_1__2_n_4 ,\usedw_reg[8]_i_1__2_n_5 ,\usedw_reg[8]_i_1__2_n_6 ,\usedw_reg[8]_i_1__2_n_7 ,\usedw_reg[8]_i_1__2_n_8 ,\usedw_reg[8]_i_1__2_n_9 ,\usedw_reg[8]_i_1__2_n_10 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2_n_3 }),
        .O({\usedw_reg[8]_i_1__2_n_11 ,\usedw_reg[8]_i_1__2_n_12 ,\usedw_reg[8]_i_1__2_n_13 ,\usedw_reg[8]_i_1__2_n_14 ,\usedw_reg[8]_i_1__2_n_15 ,\usedw_reg[8]_i_1__2_n_16 ,\usedw_reg[8]_i_1__2_n_17 ,\usedw_reg[8]_i_1__2_n_18 }),
        .S({\usedw[8]_i_3_n_3 ,\usedw[8]_i_4_n_3 ,\usedw[8]_i_5_n_3 ,\usedw[8]_i_6_n_3 ,\usedw[8]_i_7_n_3 ,\usedw[8]_i_8_n_3 ,\usedw[8]_i_9_n_3 ,\usedw[8]_i_10__2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_18 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__2 
       (.I0(\waddr[10]_i_2__2_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__2_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__2 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__2 
       (.I0(\waddr[2]_i_2__2_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__2_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__2_n_3 ),
        .O(\waddr[2]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__2_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__2_n_3 ),
        .O(\waddr[4]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__2_n_3 ),
        .I4(\waddr[5]_i_3__2_n_3 ),
        .I5(\waddr[5]_i_4__2_n_3 ),
        .O(\waddr[5]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__2 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__2_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__2_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__2_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__2_n_3 ),
        .O(\waddr[6]_i_3__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[7]_i_2__2_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__2_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__2_n_3 ),
        .O(\waddr[8]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__2 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__2_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__2_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__2_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__2_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__2_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S
   (threshold_c_full_n,
    threshold_c_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    fast_0_0_1080_1920_1_U0_threshold_read,
    ap_rst_n,
    threshold,
    ap_rst_n_inv,
    E);
  output threshold_c_full_n;
  output threshold_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input shiftReg_ce;
  input fast_0_0_1080_1920_1_U0_threshold_read;
  input ap_rst_n;
  input [7:0]threshold;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fast_0_0_1080_1920_1_U0_threshold_read;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_full_n_i_1__1_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [7:0]threshold;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg U_detectCorner_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .threshold(threshold));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__0
       (.I0(internal_empty_n_i_2_n_3),
        .I1(mOutPtr[2]),
        .I2(fast_0_0_1080_1920_1_U0_threshold_read),
        .I3(shiftReg_ce),
        .I4(threshold_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(fast_0_0_1080_1920_1_U0_threshold_read),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFF8AAAFFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(threshold_c_full_n),
        .I1(mOutPtr[1]),
        .I2(shiftReg_addr),
        .I3(shiftReg_ce),
        .I4(fast_0_0_1080_1920_1_U0_threshold_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(fast_0_0_1080_1920_1_U0_threshold_read),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(fast_0_0_1080_1920_1_U0_threshold_read),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    threshold,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]threshold;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [7:0]threshold;

  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A
   (img_gray_dst_data_full_n,
    img_gray_dst_data_empty_n,
    empty_n,
    Q,
    ap_clk,
    D,
    WEA,
    ap_rst_n_inv,
    dout_valid_reg_0,
    ap_rst_n,
    full_n_reg_0,
    push,
    push_0,
    pop);
  output img_gray_dst_data_full_n;
  output img_gray_dst_data_empty_n;
  output empty_n;
  output [7:0]Q;
  input ap_clk;
  input [7:0]D;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input ap_rst_n;
  input full_n_reg_0;
  input push;
  input push_0;
  input pop;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_2_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_i_3__1_n_3;
  wire full_n_i_4__1_n_3;
  wire full_n_reg_0;
  wire img_gray_dst_data_empty_n;
  wire img_gray_dst_data_full_n;
  wire mem_reg_bram_0_i_21_n_3;
  wire mem_reg_bram_0_i_22_n_3;
  wire mem_reg_bram_0_i_23_n_3;
  wire mem_reg_bram_0_i_25_n_3;
  wire mem_reg_bram_0_i_26_n_3;
  wire mem_reg_bram_0_i_28_n_3;
  wire mem_reg_bram_0_i_29_n_3;
  wire mem_reg_bram_0_i_30_n_3;
  wire mem_reg_bram_0_i_31_n_3;
  wire mem_reg_bram_0_i_32_n_3;
  wire pop;
  wire push;
  wire push_0;
  wire [7:0]q_buf;
  wire \q_tmp_reg_n_3_[0] ;
  wire \q_tmp_reg_n_3_[1] ;
  wire \q_tmp_reg_n_3_[2] ;
  wire \q_tmp_reg_n_3_[3] ;
  wire \q_tmp_reg_n_3_[4] ;
  wire \q_tmp_reg_n_3_[5] ;
  wire \q_tmp_reg_n_3_[6] ;
  wire \q_tmp_reg_n_3_[7] ;
  wire \raddr[0]_i_1__0_n_3 ;
  wire \raddr[1]_i_1__0_n_3 ;
  wire \raddr[2]_i_1__0_n_3 ;
  wire \raddr[3]_i_1__0_n_3 ;
  wire \raddr[4]_i_1__0_n_3 ;
  wire \raddr[5]_i_1__0_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[10] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_n_3_[3] ;
  wire \raddr_reg_n_3_[4] ;
  wire \raddr_reg_n_3_[5] ;
  wire \raddr_reg_n_3_[6] ;
  wire \raddr_reg_n_3_[7] ;
  wire \raddr_reg_n_3_[8] ;
  wire \raddr_reg_n_3_[9] ;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_3;
  wire show_ahead_i_3__0_n_3;
  wire show_ahead_reg_n_3;
  wire \usedw[0]_i_1__1_n_3 ;
  wire \usedw[10]_i_1__2_n_3 ;
  wire \usedw[10]_i_3__1_n_3 ;
  wire \usedw[10]_i_4__1_n_3 ;
  wire \usedw[8]_i_10__0_n_3 ;
  wire \usedw[8]_i_2__2_n_3 ;
  wire \usedw[8]_i_3__2_n_3 ;
  wire \usedw[8]_i_4__2_n_3 ;
  wire \usedw[8]_i_5__2_n_3 ;
  wire \usedw[8]_i_6__2_n_3 ;
  wire \usedw[8]_i_7__2_n_3 ;
  wire \usedw[8]_i_8__2_n_3 ;
  wire \usedw[8]_i_9__2_n_3 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__1_n_10 ;
  wire \usedw_reg[10]_i_2__1_n_17 ;
  wire \usedw_reg[10]_i_2__1_n_18 ;
  wire \usedw_reg[8]_i_1__1_n_10 ;
  wire \usedw_reg[8]_i_1__1_n_11 ;
  wire \usedw_reg[8]_i_1__1_n_12 ;
  wire \usedw_reg[8]_i_1__1_n_13 ;
  wire \usedw_reg[8]_i_1__1_n_14 ;
  wire \usedw_reg[8]_i_1__1_n_15 ;
  wire \usedw_reg[8]_i_1__1_n_16 ;
  wire \usedw_reg[8]_i_1__1_n_17 ;
  wire \usedw_reg[8]_i_1__1_n_18 ;
  wire \usedw_reg[8]_i_1__1_n_3 ;
  wire \usedw_reg[8]_i_1__1_n_4 ;
  wire \usedw_reg[8]_i_1__1_n_5 ;
  wire \usedw_reg[8]_i_1__1_n_6 ;
  wire \usedw_reg[8]_i_1__1_n_7 ;
  wire \usedw_reg[8]_i_1__1_n_8 ;
  wire \usedw_reg[8]_i_1__1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__1_n_3 ;
  wire \waddr[10]_i_2__1_n_3 ;
  wire \waddr[10]_i_3_n_3 ;
  wire \waddr[1]_i_1__1_n_3 ;
  wire \waddr[2]_i_1__1_n_3 ;
  wire \waddr[2]_i_2__1_n_3 ;
  wire \waddr[2]_i_3__1_n_3 ;
  wire \waddr[3]_i_1__1_n_3 ;
  wire \waddr[4]_i_1__1_n_3 ;
  wire \waddr[4]_i_2__1_n_3 ;
  wire \waddr[5]_i_1__1_n_3 ;
  wire \waddr[5]_i_2__1_n_3 ;
  wire \waddr[5]_i_3__1_n_3 ;
  wire \waddr[5]_i_4__1_n_3 ;
  wire \waddr[6]_i_1__1_n_3 ;
  wire \waddr[6]_i_2__1_n_3 ;
  wire \waddr[6]_i_3__1_n_3 ;
  wire \waddr[7]_i_1__1_n_3 ;
  wire \waddr[7]_i_2__1_n_3 ;
  wire \waddr[8]_i_1__1_n_3 ;
  wire \waddr[9]_i_1__1_n_3 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_3_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_3_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_3_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_3_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_3_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_3_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_3_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_2 
       (.I0(\q_tmp_reg_n_3_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_2_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_gray_dst_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFDF0F0F0F0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(show_ahead_i_2__0_n_3),
        .I2(push),
        .I3(push_0),
        .I4(img_gray_dst_data_empty_n),
        .I5(empty_n),
        .O(empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_3),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(img_gray_dst_data_full_n),
        .O(full_n_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[2]),
        .I3(full_n_i_3__1_n_3),
        .I4(full_n_i_4__1_n_3),
        .O(full_n_i_2__1_n_3));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__1
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(img_gray_dst_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15352" *) 
  (* RTL_RAM_NAME = "img_gray_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_gray_dst_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4F4FB000FF4F0000)) 
    mem_reg_bram_0_i_10__1
       (.I0(push_0),
        .I1(img_gray_dst_data_empty_n),
        .I2(empty_n),
        .I3(mem_reg_bram_0_i_25_n_3),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h4F4FB000)) 
    mem_reg_bram_0_i_11__1
       (.I0(push_0),
        .I1(img_gray_dst_data_empty_n),
        .I2(empty_n),
        .I3(mem_reg_bram_0_i_25_n_3),
        .I4(\raddr_reg_n_3_[0] ),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h2F50)) 
    mem_reg_bram_0_i_1__1
       (.I0(mem_reg_bram_0_i_21_n_3),
        .I1(mem_reg_bram_0_i_22_n_3),
        .I2(\raddr_reg_n_3_[9] ),
        .I3(\raddr_reg_n_3_[10] ),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_21
       (.I0(\raddr_reg_n_3_[8] ),
        .I1(\raddr_reg_n_3_[6] ),
        .I2(\raddr_reg_n_3_[7] ),
        .I3(mem_reg_bram_0_i_23_n_3),
        .O(mem_reg_bram_0_i_21_n_3));
  LUT5 #(
    .INIT(32'h00000010)) 
    mem_reg_bram_0_i_22
       (.I0(mem_reg_bram_0_i_28_n_3),
        .I1(\raddr_reg_n_3_[7] ),
        .I2(\raddr_reg_n_3_[8] ),
        .I3(\raddr_reg_n_3_[0] ),
        .I4(full_n_reg_0),
        .O(mem_reg_bram_0_i_22_n_3));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    mem_reg_bram_0_i_23
       (.I0(\raddr_reg_n_3_[5] ),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(\raddr_reg_n_3_[3] ),
        .I3(mem_reg_bram_0_i_26_n_3),
        .I4(full_n_reg_0),
        .O(mem_reg_bram_0_i_23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_25
       (.I0(\raddr_reg_n_3_[9] ),
        .I1(\raddr_reg_n_3_[10] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(mem_reg_bram_0_i_29_n_3),
        .I4(mem_reg_bram_0_i_30_n_3),
        .O(mem_reg_bram_0_i_25_n_3));
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_bram_0_i_26
       (.I0(\raddr_reg_n_3_[1] ),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[2] ),
        .O(mem_reg_bram_0_i_26_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    mem_reg_bram_0_i_28
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[3] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[6] ),
        .I4(mem_reg_bram_0_i_31_n_3),
        .I5(mem_reg_bram_0_i_32_n_3),
        .O(mem_reg_bram_0_i_28_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_29
       (.I0(\raddr_reg_n_3_[6] ),
        .I1(\raddr_reg_n_3_[5] ),
        .I2(\raddr_reg_n_3_[8] ),
        .I3(\raddr_reg_n_3_[1] ),
        .O(mem_reg_bram_0_i_29_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    mem_reg_bram_0_i_2__1
       (.I0(mem_reg_bram_0_i_23_n_3),
        .I1(\raddr_reg_n_3_[7] ),
        .I2(\raddr_reg_n_3_[6] ),
        .I3(\raddr_reg_n_3_[8] ),
        .I4(\raddr_reg_n_3_[9] ),
        .I5(mem_reg_bram_0_i_22_n_3),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_30
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[7] ),
        .I2(\raddr_reg_n_3_[4] ),
        .I3(\raddr_reg_n_3_[3] ),
        .O(mem_reg_bram_0_i_30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_31
       (.I0(\raddr_reg_n_3_[9] ),
        .I1(\raddr_reg_n_3_[10] ),
        .O(mem_reg_bram_0_i_31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_32
       (.I0(\raddr_reg_n_3_[4] ),
        .I1(\raddr_reg_n_3_[5] ),
        .O(mem_reg_bram_0_i_32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    mem_reg_bram_0_i_3__1
       (.I0(mem_reg_bram_0_i_22_n_3),
        .I1(mem_reg_bram_0_i_23_n_3),
        .I2(\raddr_reg_n_3_[7] ),
        .I3(\raddr_reg_n_3_[6] ),
        .I4(\raddr_reg_n_3_[8] ),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h1450)) 
    mem_reg_bram_0_i_4__1
       (.I0(mem_reg_bram_0_i_22_n_3),
        .I1(mem_reg_bram_0_i_23_n_3),
        .I2(\raddr_reg_n_3_[7] ),
        .I3(\raddr_reg_n_3_[6] ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h14)) 
    mem_reg_bram_0_i_5__1
       (.I0(mem_reg_bram_0_i_22_n_3),
        .I1(mem_reg_bram_0_i_23_n_3),
        .I2(\raddr_reg_n_3_[6] ),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hEEAEEEEE00400000)) 
    mem_reg_bram_0_i_6__1
       (.I0(full_n_reg_0),
        .I1(mem_reg_bram_0_i_25_n_3),
        .I2(\raddr_reg_n_3_[3] ),
        .I3(mem_reg_bram_0_i_26_n_3),
        .I4(\raddr_reg_n_3_[4] ),
        .I5(\raddr_reg_n_3_[5] ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    mem_reg_bram_0_i_7__1
       (.I0(\raddr_reg_n_3_[4] ),
        .I1(push_0),
        .I2(img_gray_dst_data_empty_n),
        .I3(empty_n),
        .I4(\raddr[4]_i_1__0_n_3 ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'hAEEEEEEE40000000)) 
    mem_reg_bram_0_i_8__1
       (.I0(full_n_reg_0),
        .I1(mem_reg_bram_0_i_25_n_3),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[0] ),
        .I4(\raddr_reg_n_3_[2] ),
        .I5(\raddr_reg_n_3_[3] ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAEEE4000)) 
    mem_reg_bram_0_i_9__1
       (.I0(full_n_reg_0),
        .I1(mem_reg_bram_0_i_25_n_3),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(\raddr_reg_n_3_[2] ),
        .O(rnext[2]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_bram_0_i_25_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__0 
       (.I0(mem_reg_bram_0_i_25_n_3),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[0] ),
        .O(\raddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__0 
       (.I0(mem_reg_bram_0_i_25_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[2] ),
        .O(\raddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__0 
       (.I0(mem_reg_bram_0_i_25_n_3),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[3] ),
        .O(\raddr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__0 
       (.I0(mem_reg_bram_0_i_25_n_3),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(\raddr_reg_n_3_[3] ),
        .I5(\raddr_reg_n_3_[4] ),
        .O(\raddr[4]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \raddr[5]_i_1__0 
       (.I0(mem_reg_bram_0_i_25_n_3),
        .I1(\raddr_reg_n_3_[3] ),
        .I2(mem_reg_bram_0_i_26_n_3),
        .I3(\raddr_reg_n_3_[4] ),
        .I4(\raddr_reg_n_3_[5] ),
        .O(\raddr[5]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(\raddr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4040004004044404)) 
    show_ahead_i_1__0
       (.I0(show_ahead_i_2__0_n_3),
        .I1(push),
        .I2(empty_n),
        .I3(img_gray_dst_data_empty_n),
        .I4(push_0),
        .I5(usedw_reg[0]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    show_ahead_i_2__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[6]),
        .I4(show_ahead_i_3__0_n_3),
        .O(show_ahead_i_2__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    show_ahead_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[3]),
        .I5(usedw_reg[7]),
        .O(show_ahead_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h5DA2)) 
    \usedw[10]_i_1__2 
       (.I0(empty_n),
        .I1(img_gray_dst_data_empty_n),
        .I2(push_0),
        .I3(push),
        .O(\usedw[10]_i_1__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__1 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__1 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__1_n_3 ));
  LUT5 #(
    .INIT(32'h59559999)) 
    \usedw[8]_i_10__0 
       (.I0(usedw_reg[1]),
        .I1(push),
        .I2(push_0),
        .I3(img_gray_dst_data_empty_n),
        .I4(empty_n),
        .O(\usedw[8]_i_10__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__2 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__2 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__2 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__2 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__2 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__2 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__2 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw[0]_i_1__1_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[10]_i_2__1_n_17 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__1 
       (.CI(\usedw_reg[8]_i_1__1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__1_n_17 ,\usedw_reg[10]_i_2__1_n_18 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__1_n_3 ,\usedw[10]_i_4__1_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_18 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_17 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_16 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_15 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_14 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_13 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_12 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[8]_i_1__1_n_11 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__1_n_3 ,\usedw_reg[8]_i_1__1_n_4 ,\usedw_reg[8]_i_1__1_n_5 ,\usedw_reg[8]_i_1__1_n_6 ,\usedw_reg[8]_i_1__1_n_7 ,\usedw_reg[8]_i_1__1_n_8 ,\usedw_reg[8]_i_1__1_n_9 ,\usedw_reg[8]_i_1__1_n_10 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__2_n_3 }),
        .O({\usedw_reg[8]_i_1__1_n_11 ,\usedw_reg[8]_i_1__1_n_12 ,\usedw_reg[8]_i_1__1_n_13 ,\usedw_reg[8]_i_1__1_n_14 ,\usedw_reg[8]_i_1__1_n_15 ,\usedw_reg[8]_i_1__1_n_16 ,\usedw_reg[8]_i_1__1_n_17 ,\usedw_reg[8]_i_1__1_n_18 }),
        .S({\usedw[8]_i_3__2_n_3 ,\usedw[8]_i_4__2_n_3 ,\usedw[8]_i_5__2_n_3 ,\usedw[8]_i_6__2_n_3 ,\usedw[8]_i_7__2_n_3 ,\usedw[8]_i_8__2_n_3 ,\usedw[8]_i_9__2_n_3 ,\usedw[8]_i_10__0_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_3 ),
        .D(\usedw_reg[10]_i_2__1_n_18 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[10]_i_3_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr[2]_i_2__1_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__1_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__1_n_3 ),
        .O(\waddr[2]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__1_n_3 ),
        .O(\waddr[4]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__1_n_3 ),
        .I4(\waddr[5]_i_3__1_n_3 ),
        .I5(\waddr[5]_i_4__1_n_3 ),
        .O(\waddr[5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__1 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__1_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__1_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__1_n_3 ),
        .O(\waddr[6]_i_3__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2__1_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__1_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3_n_3 ),
        .O(\waddr[8]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__1_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__1_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__1_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__1_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w8_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0
   (img_gray_src_data_full_n,
    img_gray_src_data_empty_n,
    DINADIN,
    Q,
    empty_n,
    ap_clk,
    D,
    push,
    ap_rst_n_inv,
    dout_valid_reg_0,
    ram_reg_bram_0,
    mem_reg_bram_0_0,
    ap_rst_n,
    E,
    \usedw_reg[0]_0 );
  output img_gray_src_data_full_n;
  output img_gray_src_data_empty_n;
  output [7:0]DINADIN;
  output [7:0]Q;
  output empty_n;
  input ap_clk;
  input [7:0]D;
  input push;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input [0:0]ram_reg_bram_0;
  input mem_reg_bram_0_0;
  input ap_rst_n;
  input [0:0]E;
  input [0:0]\usedw_reg[0]_0 ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_2_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_i_4_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2__0_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_i_4__0_n_3;
  wire img_gray_src_data_empty_n;
  wire img_gray_src_data_full_n;
  wire mem_reg_bram_0_0;
  wire mem_reg_bram_0_i_13__0_n_3;
  wire mem_reg_bram_0_i_14__2_n_3;
  wire mem_reg_bram_0_i_15__0_n_3;
  wire mem_reg_bram_0_i_16__2_n_3;
  wire mem_reg_bram_0_i_18__1_n_3;
  wire mem_reg_bram_0_i_19__1_n_3;
  wire mem_reg_bram_0_i_20__0_n_3;
  wire mem_reg_bram_0_i_21__0_n_3;
  wire mem_reg_bram_0_i_22__0_n_3;
  wire mem_reg_bram_0_i_23__0_n_3;
  wire push;
  wire [7:0]q_buf;
  wire \q_tmp_reg_n_3_[0] ;
  wire \q_tmp_reg_n_3_[1] ;
  wire \q_tmp_reg_n_3_[2] ;
  wire \q_tmp_reg_n_3_[3] ;
  wire \q_tmp_reg_n_3_[4] ;
  wire \q_tmp_reg_n_3_[5] ;
  wire \q_tmp_reg_n_3_[6] ;
  wire \q_tmp_reg_n_3_[7] ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[10] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_n_3_[3] ;
  wire \raddr_reg_n_3_[4] ;
  wire \raddr_reg_n_3_[5] ;
  wire \raddr_reg_n_3_[6] ;
  wire \raddr_reg_n_3_[7] ;
  wire \raddr_reg_n_3_[8] ;
  wire \raddr_reg_n_3_[9] ;
  wire [0:0]ram_reg_bram_0;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_3;
  wire \usedw[0]_i_1__0_n_3 ;
  wire \usedw[10]_i_3__0_n_3 ;
  wire \usedw[10]_i_4__0_n_3 ;
  wire \usedw[8]_i_10_n_3 ;
  wire \usedw[8]_i_2__1_n_3 ;
  wire \usedw[8]_i_3__1_n_3 ;
  wire \usedw[8]_i_4__1_n_3 ;
  wire \usedw[8]_i_5__1_n_3 ;
  wire \usedw[8]_i_6__1_n_3 ;
  wire \usedw[8]_i_7__1_n_3 ;
  wire \usedw[8]_i_8__1_n_3 ;
  wire \usedw[8]_i_9__1_n_3 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[0]_0 ;
  wire \usedw_reg[10]_i_2__0_n_10 ;
  wire \usedw_reg[10]_i_2__0_n_17 ;
  wire \usedw_reg[10]_i_2__0_n_18 ;
  wire \usedw_reg[8]_i_1__0_n_10 ;
  wire \usedw_reg[8]_i_1__0_n_11 ;
  wire \usedw_reg[8]_i_1__0_n_12 ;
  wire \usedw_reg[8]_i_1__0_n_13 ;
  wire \usedw_reg[8]_i_1__0_n_14 ;
  wire \usedw_reg[8]_i_1__0_n_15 ;
  wire \usedw_reg[8]_i_1__0_n_16 ;
  wire \usedw_reg[8]_i_1__0_n_17 ;
  wire \usedw_reg[8]_i_1__0_n_18 ;
  wire \usedw_reg[8]_i_1__0_n_3 ;
  wire \usedw_reg[8]_i_1__0_n_4 ;
  wire \usedw_reg[8]_i_1__0_n_5 ;
  wire \usedw_reg[8]_i_1__0_n_6 ;
  wire \usedw_reg[8]_i_1__0_n_7 ;
  wire \usedw_reg[8]_i_1__0_n_8 ;
  wire \usedw_reg[8]_i_1__0_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[10]_i_1__1_n_3 ;
  wire \waddr[10]_i_2__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[2]_i_2__0_n_3 ;
  wire \waddr[2]_i_3__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[4]_i_2__0_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[5]_i_2__0_n_3 ;
  wire \waddr[5]_i_3__0_n_3 ;
  wire \waddr[5]_i_4__0_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[6]_i_3__0_n_3 ;
  wire \waddr[7]_i_1__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[8]_i_1__0_n_3 ;
  wire \waddr[9]_i_1__0_n_3 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_3_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_3_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_3_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_3_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_3_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_3_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_3_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_2 
       (.I0(\q_tmp_reg_n_3_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[7]_i_2_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_gray_src_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFDF00D)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2_n_3),
        .I2(mem_reg_bram_0_0),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(empty_n_i_3_n_3),
        .I3(empty_n_i_4_n_3),
        .O(empty_n_i_2_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[8]),
        .O(empty_n_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_3),
        .I2(push),
        .I3(mem_reg_bram_0_0),
        .I4(img_gray_src_data_full_n),
        .O(full_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__0_n_3),
        .I4(full_n_i_4__0_n_3),
        .O(full_n_i_2__0_n_3));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(img_gray_src_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15352" *) 
  (* RTL_RAM_NAME = "img_gray_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_gray_src_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h2F50)) 
    mem_reg_bram_0_i_1
       (.I0(mem_reg_bram_0_i_13__0_n_3),
        .I1(mem_reg_bram_0_i_14__2_n_3),
        .I2(\raddr_reg_n_3_[9] ),
        .I3(\raddr_reg_n_3_[10] ),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hA4E0)) 
    mem_reg_bram_0_i_10
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_18__1_n_3),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[0] ),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_11
       (.I0(mem_reg_bram_0_0),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(mem_reg_bram_0_i_14__2_n_3),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_13__0
       (.I0(\raddr_reg_n_3_[8] ),
        .I1(mem_reg_bram_0_i_16__2_n_3),
        .I2(\raddr_reg_n_3_[4] ),
        .I3(\raddr_reg_n_3_[5] ),
        .I4(\raddr_reg_n_3_[6] ),
        .I5(\raddr_reg_n_3_[7] ),
        .O(mem_reg_bram_0_i_13__0_n_3));
  LUT5 #(
    .INIT(32'h00100000)) 
    mem_reg_bram_0_i_14__2
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_19__1_n_3),
        .I2(\raddr_reg_n_3_[3] ),
        .I3(\raddr_reg_n_3_[7] ),
        .I4(\raddr_reg_n_3_[8] ),
        .O(mem_reg_bram_0_i_14__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    mem_reg_bram_0_i_15__0
       (.I0(\raddr_reg_n_3_[7] ),
        .I1(\raddr_reg_n_3_[6] ),
        .I2(\raddr_reg_n_3_[5] ),
        .I3(\raddr_reg_n_3_[4] ),
        .I4(mem_reg_bram_0_i_16__2_n_3),
        .O(mem_reg_bram_0_i_15__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    mem_reg_bram_0_i_16__2
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(mem_reg_bram_0_0),
        .I4(\raddr_reg_n_3_[3] ),
        .O(mem_reg_bram_0_i_16__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_18__1
       (.I0(\raddr_reg_n_3_[9] ),
        .I1(\raddr_reg_n_3_[10] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(mem_reg_bram_0_i_20__0_n_3),
        .I4(mem_reg_bram_0_i_21__0_n_3),
        .O(mem_reg_bram_0_i_18__1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    mem_reg_bram_0_i_19__1
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[6] ),
        .I2(\raddr_reg_n_3_[4] ),
        .I3(\raddr_reg_n_3_[5] ),
        .I4(mem_reg_bram_0_i_22__0_n_3),
        .I5(mem_reg_bram_0_i_23__0_n_3),
        .O(mem_reg_bram_0_i_19__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h41)) 
    mem_reg_bram_0_i_2
       (.I0(mem_reg_bram_0_i_14__2_n_3),
        .I1(mem_reg_bram_0_i_13__0_n_3),
        .I2(\raddr_reg_n_3_[9] ),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_20__0
       (.I0(\raddr_reg_n_3_[6] ),
        .I1(\raddr_reg_n_3_[5] ),
        .I2(\raddr_reg_n_3_[8] ),
        .I3(\raddr_reg_n_3_[1] ),
        .O(mem_reg_bram_0_i_20__0_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_21__0
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[7] ),
        .I2(\raddr_reg_n_3_[4] ),
        .I3(\raddr_reg_n_3_[3] ),
        .O(mem_reg_bram_0_i_21__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_22__0
       (.I0(\raddr_reg_n_3_[9] ),
        .I1(\raddr_reg_n_3_[10] ),
        .O(mem_reg_bram_0_i_22__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_23__0
       (.I0(\raddr_reg_n_3_[1] ),
        .I1(\raddr_reg_n_3_[2] ),
        .O(mem_reg_bram_0_i_23__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h14)) 
    mem_reg_bram_0_i_3
       (.I0(mem_reg_bram_0_i_14__2_n_3),
        .I1(mem_reg_bram_0_i_15__0_n_3),
        .I2(\raddr_reg_n_3_[8] ),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    mem_reg_bram_0_i_4
       (.I0(\raddr_reg_n_3_[7] ),
        .I1(mem_reg_bram_0_i_16__2_n_3),
        .I2(\raddr_reg_n_3_[4] ),
        .I3(\raddr_reg_n_3_[5] ),
        .I4(\raddr_reg_n_3_[6] ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h0000BF40)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_16__2_n_3),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(\raddr_reg_n_3_[5] ),
        .I3(\raddr_reg_n_3_[6] ),
        .I4(mem_reg_bram_0_i_14__2_n_3),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h00A6)) 
    mem_reg_bram_0_i_6
       (.I0(\raddr_reg_n_3_[5] ),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(mem_reg_bram_0_i_16__2_n_3),
        .I3(mem_reg_bram_0_i_14__2_n_3),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h41)) 
    mem_reg_bram_0_i_7
       (.I0(mem_reg_bram_0_i_14__2_n_3),
        .I1(mem_reg_bram_0_i_16__2_n_3),
        .I2(\raddr_reg_n_3_[4] ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    mem_reg_bram_0_i_8
       (.I0(mem_reg_bram_0_0),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[3] ),
        .I5(mem_reg_bram_0_i_14__2_n_3),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hAEEE4000)) 
    mem_reg_bram_0_i_9
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_18__1_n_3),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(\raddr_reg_n_3_[2] ),
        .O(rnext[2]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(\raddr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__0
       (.I0(Q[7]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15
       (.I0(Q[6]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16
       (.I0(Q[5]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17
       (.I0(Q[4]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_18
       (.I0(Q[3]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19
       (.I0(Q[2]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20
       (.I0(Q[1]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_21
       (.I0(Q[0]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    show_ahead_i_1
       (.I0(push),
        .I1(empty_n_i_2_n_3),
        .I2(usedw_reg[0]),
        .I3(mem_reg_bram_0_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__0 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__0 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h95)) 
    \usedw[8]_i_10 
       (.I0(usedw_reg[1]),
        .I1(mem_reg_bram_0_0),
        .I2(push),
        .O(\usedw[8]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__1 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__1 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw[0]_i_1__0_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_17 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__0 
       (.CI(\usedw_reg[8]_i_1__0_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__0_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__0_n_17 ,\usedw_reg[10]_i_2__0_n_18 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__0_n_3 ,\usedw[10]_i_4__0_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_18 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_17 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_16 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_15 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_14 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_13 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_12 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_11 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__0 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__0_n_3 ,\usedw_reg[8]_i_1__0_n_4 ,\usedw_reg[8]_i_1__0_n_5 ,\usedw_reg[8]_i_1__0_n_6 ,\usedw_reg[8]_i_1__0_n_7 ,\usedw_reg[8]_i_1__0_n_8 ,\usedw_reg[8]_i_1__0_n_9 ,\usedw_reg[8]_i_1__0_n_10 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__1_n_3 }),
        .O({\usedw_reg[8]_i_1__0_n_11 ,\usedw_reg[8]_i_1__0_n_12 ,\usedw_reg[8]_i_1__0_n_13 ,\usedw_reg[8]_i_1__0_n_14 ,\usedw_reg[8]_i_1__0_n_15 ,\usedw_reg[8]_i_1__0_n_16 ,\usedw_reg[8]_i_1__0_n_17 ,\usedw_reg[8]_i_1__0_n_18 }),
        .S({\usedw[8]_i_3__1_n_3 ,\usedw[8]_i_4__1_n_3 ,\usedw[8]_i_5__1_n_3 ,\usedw[8]_i_6__1_n_3 ,\usedw[8]_i_7__1_n_3 ,\usedw[8]_i_8__1_n_3 ,\usedw[8]_i_9__1_n_3 ,\usedw[8]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_18 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_2__0_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__0_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_3 ),
        .O(\waddr[2]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_3 ),
        .O(\waddr[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_3 ),
        .I4(\waddr[5]_i_3__0_n_3 ),
        .I5(\waddr[5]_i_4__0_n_3 ),
        .O(\waddr[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__0_n_3 ),
        .O(\waddr[6]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__0_n_3 ),
        .O(\waddr[8]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__0_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__1_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__0_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__0_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1
   (P,
    E,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ,
    CEA2,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \rgb_V_1_reg_164_reg[0] ,
    \rgb_V_1_reg_164_reg[0]_0 ,
    icmp_ln37_reg_155_pp0_iter5_reg,
    \rgb_V_1_reg_164_reg[0]_1 ,
    img_gray_src_data_full_n,
    img_in_data_empty_n,
    \rgb_V_1_reg_164_reg[0]_2 );
  output [21:0]P;
  output [0:0]E;
  output \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]DSP_ALU_INST;
  input \rgb_V_1_reg_164_reg[0] ;
  input [0:0]\rgb_V_1_reg_164_reg[0]_0 ;
  input icmp_ln37_reg_155_pp0_iter5_reg;
  input \rgb_V_1_reg_164_reg[0]_1 ;
  input img_gray_src_data_full_n;
  input img_in_data_empty_n;
  input \rgb_V_1_reg_164_reg[0]_2 ;

  wire CEA2;
  wire [21:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln37_reg_155_pp0_iter5_reg;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire \rgb_V_1_reg_164_reg[0] ;
  wire [0:0]\rgb_V_1_reg_164_reg[0]_0 ;
  wire \rgb_V_1_reg_164_reg[0]_1 ;
  wire \rgb_V_1_reg_164_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1_U
       (.CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln37_reg_155_pp0_iter5_reg(icmp_ln37_reg_155_pp0_iter5_reg),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 (\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .\rgb_V_1_reg_164_reg[0] (\rgb_V_1_reg_164_reg[0] ),
        .\rgb_V_1_reg_164_reg[0]_0 (\rgb_V_1_reg_164_reg[0]_0 ),
        .\rgb_V_1_reg_164_reg[0]_1 (\rgb_V_1_reg_164_reg[0]_1 ),
        .\rgb_V_1_reg_164_reg[0]_2 (\rgb_V_1_reg_164_reg[0]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1
   (P,
    E,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ,
    CEA2,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \rgb_V_1_reg_164_reg[0] ,
    \rgb_V_1_reg_164_reg[0]_0 ,
    icmp_ln37_reg_155_pp0_iter5_reg,
    \rgb_V_1_reg_164_reg[0]_1 ,
    img_gray_src_data_full_n,
    img_in_data_empty_n,
    \rgb_V_1_reg_164_reg[0]_2 );
  output [21:0]P;
  output [0:0]E;
  output \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]DSP_ALU_INST;
  input \rgb_V_1_reg_164_reg[0] ;
  input [0:0]\rgb_V_1_reg_164_reg[0]_0 ;
  input icmp_ln37_reg_155_pp0_iter5_reg;
  input \rgb_V_1_reg_164_reg[0]_1 ;
  input img_gray_src_data_full_n;
  input img_in_data_empty_n;
  input \rgb_V_1_reg_164_reg[0]_2 ;

  wire CEA2;
  wire [21:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln37_reg_155_pp0_iter5_reg;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire \rgb_V_1_reg_164_reg[0] ;
  wire [0:0]\rgb_V_1_reg_164_reg[0]_0 ;
  wire \rgb_V_1_reg_164_reg[0]_1 ;
  wire \rgb_V_1_reg_164_reg[0]_2 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \dout_buf[23]_i_3 
       (.I0(icmp_ln37_reg_155_pp0_iter5_reg),
        .I1(\rgb_V_1_reg_164_reg[0]_1 ),
        .I2(img_gray_src_data_full_n),
        .I3(img_in_data_empty_n),
        .I4(\rgb_V_1_reg_164_reg[0]_2 ),
        .I5(\rgb_V_1_reg_164_reg[0] ),
        .O(\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h04)) 
    p_reg_reg_i_1__0
       (.I0(\rgb_V_1_reg_164_reg[0] ),
        .I1(\rgb_V_1_reg_164_reg[0]_0 ),
        .I2(\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1
   (P,
    CEA1,
    CEA2,
    ap_clk,
    Q,
    \q_tmp_reg[7] ,
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ,
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ,
    img_in_data_empty_n,
    img_gray_src_data_full_n,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ,
    icmp_ln37_reg_155_pp0_iter5_reg);
  output [7:0]P;
  output CEA1;
  output CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]\q_tmp_reg[7] ;
  input [0:0]\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ;
  input \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ;
  input \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  input \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ;
  input img_in_data_empty_n;
  input img_gray_src_data_full_n;
  input \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ;
  input icmp_ln37_reg_155_pp0_iter5_reg;

  wire CEA1;
  wire CEA2;
  wire [7:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [0:0]\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln37_reg_155_pp0_iter5_reg;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire [21:0]\q_tmp_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEP(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] (\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ),
        .\icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 (\icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ),
        .icmp_ln37_reg_155_pp0_iter5_reg(icmp_ln37_reg_155_pp0_iter5_reg),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 (\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 (\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 (\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2
   (P,
    CEA1,
    CEP,
    ap_clk,
    Q,
    \q_tmp_reg[7] ,
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ,
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ,
    img_in_data_empty_n,
    img_gray_src_data_full_n,
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ,
    icmp_ln37_reg_155_pp0_iter5_reg);
  output [7:0]P;
  output CEA1;
  output CEP;
  input ap_clk;
  input [7:0]Q;
  input [21:0]\q_tmp_reg[7] ;
  input [0:0]\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ;
  input \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ;
  input \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  input \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ;
  input img_in_data_empty_n;
  input img_gray_src_data_full_n;
  input \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ;
  input icmp_ln37_reg_155_pp0_iter5_reg;

  wire CEA1;
  wire CEP;
  wire [7:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [0:0]\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln37_reg_155_pp0_iter5_reg;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ;
  wire \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [21:0]\q_tmp_reg[7] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1
       (.I0(\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] ),
        .I1(\icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 ),
        .O(CEP));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    p_reg_reg_i_1__1
       (.I0(\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 ),
        .I1(\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 ),
        .I2(img_in_data_empty_n),
        .I3(img_gray_src_data_full_n),
        .I4(\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 ),
        .I5(icmp_ln37_reg_155_pp0_iter5_reg),
        .O(CEA1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1
   (P,
    CEA2,
    ap_clk,
    Q);
  output [21:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;

  wire CEA2;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0 detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0
   (P,
    CEA2,
    ap_clk,
    Q);
  output [21:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;

  wire CEA2;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1
   (tmp_5_fu_1807_p9,
    Q,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 );
  output [2:0]tmp_5_fu_1807_p9;
  input [2:0]Q;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 ;

  wire [2:0]Q;
  wire [2:0]mux_2_0;
  wire [2:0]mux_2_1;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 ;
  wire [2:0]tmp_5_fu_1807_p9;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_10 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 [2]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 [2]),
        .I2(Q[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 [2]),
        .I4(Q[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 [2]),
        .O(mux_2_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_11 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 [2]),
        .I1(Q[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 [2]),
        .I3(Q[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_14 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 [1]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 [1]),
        .I2(Q[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 [1]),
        .I4(Q[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 [1]),
        .O(mux_2_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_15 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 [1]),
        .I1(Q[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 [1]),
        .I3(Q[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 [1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_16 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 [0]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 [0]),
        .I2(Q[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 [0]),
        .I4(Q[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 [0]),
        .O(mux_2_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_17 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 [0]),
        .I1(Q[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 [0]),
        .I3(Q[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 [0]),
        .O(mux_2_1[0]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[7]_i_12 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(tmp_5_fu_1807_p9[1]),
        .S(Q[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[7]_i_13 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(tmp_5_fu_1807_p9[0]),
        .S(Q[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[7]_i_5 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(tmp_5_fu_1807_p9[2]),
        .S(Q[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1618_U0
   (start_for_Loop_loop_height_proc1618_U0_full_n,
    Loop_loop_height_proc1618_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    xfgray2rgb_1080_1920_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_Loop_loop_height_proc1618_U0_full_n;
  output Loop_loop_height_proc1618_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input xfgray2rgb_1080_1920_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire Loop_loop_height_proc1618_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_2__1_n_3 ;
  wire \mOutPtr[1]_i_3__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_Loop_loop_height_proc1618_U0_full_n;
  wire xfgray2rgb_1080_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr[1]_i_3__1_n_3 ),
        .I3(internal_empty_n_reg_0),
        .I4(Loop_loop_height_proc1618_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(Loop_loop_height_proc1618_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr[1]_i_3__1_n_3 ),
        .O(internal_full_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(start_for_Loop_loop_height_proc1618_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \mOutPtr[1]_i_1__1 
       (.I0(xfgray2rgb_1080_1920_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr[1]_i_3__1_n_3 ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hAA2A55D555D5AA2A)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr[1]_i_3__1_n_3 ),
        .I1(xfgray2rgb_1080_1920_U0_ap_start),
        .I2(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_3__1 
       (.I0(Loop_loop_height_proc1618_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_3__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0
   (start_for_fast_0_0_1080_1920_1_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    start_once_reg,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    internal_empty_n_reg_1,
    ap_rst_n_inv);
  output start_for_fast_0_0_1080_1920_1_U0_full_n;
  output fast_0_0_1080_1920_1_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input internal_empty_n_reg_1;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__2_n_3;
  wire internal_full_n_i_3_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire \mOutPtr[2]_i_3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_reg_1),
        .I3(fast_0_0_1080_1920_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[2]_i_3_n_3 ),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(fast_0_0_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__2_n_3),
        .I2(start_once_reg),
        .I3(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I5(internal_full_n_i_3_n_3),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3
       (.I0(fast_0_0_1080_1920_1_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[2]_i_3_n_3 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  LUT3 #(
    .INIT(8'h57)) 
    \mOutPtr[1]_i_3__0 
       (.I0(fast_0_0_1080_1920_1_U0_ap_start),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'h40BF4040)) 
    \mOutPtr[2]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(fast_0_0_1080_1920_1_U0_ap_start),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr[2]_i_3_n_3 ),
        .O(\mOutPtr[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h40444444)) 
    \mOutPtr[2]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(fast_0_0_1080_1920_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .O(\mOutPtr[2]_i_3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_2_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfgray2rgb_1080_1920_U0
   (start_for_xfgray2rgb_1080_1920_U0_full_n,
    xfgray2rgb_1080_1920_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Q,
    internal_empty_n_reg_0,
    ap_rst_n,
    internal_full_n_reg_0,
    fast_0_0_1080_1920_1_U0_ap_start,
    ap_rst_n_inv);
  output start_for_xfgray2rgb_1080_1920_U0_full_n;
  output xfgray2rgb_1080_1920_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire xfgray2rgb_1080_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(internal_empty_n_reg_0),
        .I4(xfgray2rgb_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(xfgray2rgb_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'hF7080808)) 
    \mOutPtr[1]_i_1__0 
       (.I0(fast_0_0_1080_1920_1_U0_ap_start),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .I4(Q),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hE0001FFF1FFFE000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(Q),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0
   (start_for_xfrgb2gray_1080_1920_U0_full_n,
    xfrgb2gray_1080_1920_U0_ap_start,
    internal_full_n_reg_0,
    ap_NS_fsm1,
    ap_clk,
    Q,
    ap_rst_n,
    start_once_reg,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    ap_rst_n_inv);
  output start_for_xfrgb2gray_1080_1920_U0_full_n;
  output xfrgb2gray_1080_1920_U0_ap_start;
  output internal_full_n_reg_0;
  output ap_NS_fsm1;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input start_once_reg;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input ap_rst_n_inv;

  wire [1:0]Q;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__1_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire xfrgb2gray_1080_1920_U0_ap_start;

  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(Q[0]),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(internal_full_n_reg_0),
        .I4(xfrgb2gray_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(xfrgb2gray_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_i_2__1_n_3),
        .O(internal_full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__1
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(Q[1]),
        .O(internal_full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I3(Q[1]),
        .I4(xfrgb2gray_1080_1920_U0_ap_start),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_2 
       (.I0(internal_full_n_reg_0),
        .I1(xfrgb2gray_1080_1920_U0_ap_start),
        .I2(Q[1]),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_3 
       (.I0(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(start_once_reg),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s
   (\ap_CS_fsm_reg[6] ,
    E,
    dout_valid_reg,
    D,
    ap_done_reg_reg,
    push,
    WEA,
    empty_n_reg,
    ap_done_reg_reg_0,
    start_once_reg_reg,
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg,
    \ap_CS_fsm_reg[1] ,
    \arraydecay72249_load_05376_fu_222_reg[7] ,
    ap_clk,
    DINADIN,
    Q,
    ap_rst_n_inv,
    \zext_ln37_reg_3648_reg[7] ,
    img_gray_src_data_empty_n,
    ap_rst_n,
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
    img_gray_dst_data_full_n,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    threshold_c_empty_n,
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg);
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]E;
  output dout_valid_reg;
  output [1:0]D;
  output ap_done_reg_reg;
  output push;
  output [0:0]WEA;
  output empty_n_reg;
  output ap_done_reg_reg_0;
  output start_once_reg_reg;
  output ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready;
  output ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg;
  output \ap_CS_fsm_reg[1] ;
  output [7:0]\arraydecay72249_load_05376_fu_222_reg[7] ;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]Q;
  input ap_rst_n_inv;
  input [7:0]\zext_ln37_reg_3648_reg[7] ;
  input img_gray_src_data_empty_n;
  input ap_rst_n;
  input grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg;
  input img_gray_dst_data_full_n;
  input [1:0]ap_done_reg_reg_1;
  input ap_done_reg_reg_2;
  input empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input threshold_c_empty_n;
  input ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done;
  input [0:0]grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg;

  wire [1:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire [1:0]ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg;
  wire [7:0]\arraydecay72249_load_05376_fu_222_reg[7] ;
  wire dout_valid_reg;
  wire empty_n;
  wire empty_n_reg;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg;
  wire [0:0]grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire push;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_once_reg_reg;
  wire threshold_c_empty_n;
  wire [7:0]\zext_ln37_reg_3648_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15 xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0
       (.D(D),
        .DINADIN(DINADIN),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(ap_done_reg_reg_0),
        .ap_done_reg_reg_2(ap_done_reg_reg_1),
        .ap_done_reg_reg_3(ap_done_reg_reg_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done),
        .ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg),
        .\arraydecay72249_load_05376_fu_222_reg[7]_0 (\arraydecay72249_load_05376_fu_222_reg[7] ),
        .dout_valid_reg(dout_valid_reg),
        .empty_n(empty_n),
        .empty_n_reg(empty_n_reg),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .push(push),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg),
        .threshold_c_empty_n(threshold_c_empty_n),
        .\zext_ln37_reg_3648_reg[7]_0 (\zext_ln37_reg_3648_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15
   (\ap_CS_fsm_reg[6]_0 ,
    E,
    dout_valid_reg,
    D,
    ap_done_reg_reg_0,
    push,
    WEA,
    empty_n_reg,
    ap_done_reg_reg_1,
    start_once_reg_reg,
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \arraydecay72249_load_05376_fu_222_reg[7]_0 ,
    ap_clk,
    DINADIN,
    Q,
    ap_rst_n_inv,
    \zext_ln37_reg_3648_reg[7]_0 ,
    img_gray_src_data_empty_n,
    ap_rst_n,
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
    img_gray_dst_data_full_n,
    ap_done_reg_reg_2,
    ap_done_reg_reg_3,
    empty_n,
    \ap_CS_fsm_reg[1]_1 ,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    threshold_c_empty_n,
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg);
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output [0:0]E;
  output dout_valid_reg;
  output [1:0]D;
  output ap_done_reg_reg_0;
  output push;
  output [0:0]WEA;
  output empty_n_reg;
  output ap_done_reg_reg_1;
  output start_once_reg_reg;
  output ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready;
  output ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]\arraydecay72249_load_05376_fu_222_reg[7]_0 ;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]Q;
  input ap_rst_n_inv;
  input [7:0]\zext_ln37_reg_3648_reg[7]_0 ;
  input img_gray_src_data_empty_n;
  input ap_rst_n;
  input grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg;
  input img_gray_dst_data_full_n;
  input [1:0]ap_done_reg_reg_2;
  input ap_done_reg_reg_3;
  input empty_n;
  input \ap_CS_fsm_reg[1]_1 ;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input threshold_c_empty_n;
  input ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done;
  input [0:0]grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg;

  wire [1:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [4:0]add_ln193_6_fu_3271_p2;
  wire [4:0]add_ln193_6_reg_4029;
  wire add_ln193_6_reg_40290;
  wire \add_ln193_6_reg_4029[1]_i_2_n_3 ;
  wire \add_ln193_6_reg_4029[2]_i_2_n_3 ;
  wire \add_ln193_6_reg_4029[2]_i_3_n_3 ;
  wire \add_ln193_6_reg_4029[2]_i_4_n_3 ;
  wire \add_ln193_6_reg_4029[2]_i_5_n_3 ;
  wire \add_ln193_6_reg_4029[3]_i_2_n_3 ;
  wire \add_ln193_6_reg_4029[3]_i_3_n_3 ;
  wire [3:1]add_ln197_2_fu_3026_p2;
  wire [3:0]add_ln197_2_reg_3996;
  wire add_ln197_2_reg_39960;
  wire \add_ln197_2_reg_3996[0]_i_2_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_10_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_11_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_12_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_13_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_14_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_15_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_16_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_17_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_18_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_19_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_20_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_21_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_22_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_23_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_25_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_26_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_27_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_28_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_29_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_30_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_31_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_32_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_4_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_5_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_6_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_7_n_3 ;
  wire \add_ln197_2_reg_3996[2]_i_8_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_11_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_12_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_13_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_14_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_15_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_17_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_18_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_19_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_20_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_21_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_22_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_23_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_24_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_25_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_26_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_27_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_28_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_29_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_2_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_30_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_31_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_32_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_33_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_34_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_35_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_36_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_37_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_38_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_39_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_3_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_40_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_41_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_42_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_43_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_44_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_46_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_47_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_48_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_49_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_4_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_52_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_53_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_54_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_55_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_56_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_57_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_58_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_59_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_5_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_60_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_61_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_62_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_63_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_64_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_65_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_66_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_67_n_3 ;
  wire \add_ln197_2_reg_3996[3]_i_6_n_3 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_10 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_3 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_4 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_5 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_6 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_7 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_8 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_24_n_9 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_2_n_10 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_2_n_7 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_2_n_8 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_2_n_9 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_3_n_10 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_3_n_7 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_3_n_8 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_3_n_9 ;
  wire \add_ln197_2_reg_3996_reg[2]_i_9_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_10_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_10_n_7 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_10_n_8 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_10_n_9 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_16_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_45_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_3 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_4 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_5 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_6 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_7 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_8 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_50_n_9 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_3 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_4 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_5 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_6 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_7 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_8 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_51_n_9 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_7_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_7_n_7 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_7_n_8 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_7_n_9 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_8_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_8_n_7 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_8_n_8 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_8_n_9 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_9_n_10 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_9_n_7 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_9_n_8 ;
  wire \add_ln197_2_reg_3996_reg[3]_i_9_n_9 ;
  wire [4:1]add_ln197_6_fu_3277_p2;
  wire [4:0]add_ln197_6_reg_4034;
  wire add_ln197_6_reg_40340;
  wire \add_ln197_6_reg_4034[0]_i_2_n_3 ;
  wire \add_ln197_6_reg_4034[1]_i_2_n_3 ;
  wire \add_ln197_6_reg_4034[2]_i_2_n_3 ;
  wire \add_ln197_6_reg_4034[4]_i_3_n_3 ;
  wire [63:1]add_ln506_fu_1510_p2;
  wire [10:0]add_ln695_1_fu_1522_p2;
  wire [10:1]add_ln695_2_fu_3494_p2;
  wire [10:0]add_ln695_3_fu_1668_p2;
  wire \add_ln695_3_reg_3766[10]_i_1_n_3 ;
  wire \add_ln695_3_reg_3766[10]_i_3_n_3 ;
  wire \add_ln695_3_reg_3766[10]_i_4_n_3 ;
  wire \add_ln695_3_reg_3766[1]_i_1_n_3 ;
  wire \add_ln695_3_reg_3766[5]_i_2_n_3 ;
  wire \add_ln695_3_reg_3766[6]_i_2_n_3 ;
  wire \add_ln695_3_reg_3766[8]_i_2_n_3 ;
  wire [10:0]add_ln695_3_reg_3766_reg;
  wire [10:0]add_ln695_fu_1493_p2;
  wire \add_ln695_reg_3624[10]_i_1_n_3 ;
  wire \add_ln695_reg_3624[10]_i_3_n_3 ;
  wire \add_ln695_reg_3624[10]_i_4_n_3 ;
  wire \add_ln695_reg_3624[10]_i_5_n_3 ;
  wire \add_ln695_reg_3624[10]_i_6_n_3 ;
  wire \add_ln695_reg_3624[2]_i_2_n_3 ;
  wire \add_ln695_reg_3624[3]_i_2_n_3 ;
  wire \add_ln695_reg_3624[4]_i_2_n_3 ;
  wire \add_ln695_reg_3624[5]_i_2_n_3 ;
  wire \add_ln695_reg_3624[6]_i_2_n_3 ;
  wire \add_ln695_reg_3624[7]_i_2_n_3 ;
  wire [10:0]add_ln695_reg_3624_reg;
  wire and_ln192_11_reg_3975;
  wire and_ln192_12_fu_3020_p2;
  wire and_ln192_12_reg_3990;
  wire \and_ln192_12_reg_3990[0]_i_10_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_11_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_12_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_13_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_14_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_15_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_16_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_17_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_19_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_20_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_21_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_22_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_24_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_25_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_26_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_27_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_28_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_29_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_30_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_31_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_4_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_5_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_6_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_7_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_8_n_3 ;
  wire \and_ln192_12_reg_3990[0]_i_9_n_3 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_18_n_10 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_10 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_3 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_4 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_5 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_6 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_7 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_8 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_23_n_9 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_2_n_10 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_2_n_7 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_2_n_8 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_2_n_9 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_3_n_10 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_3_n_7 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_3_n_8 ;
  wire \and_ln192_12_reg_3990_reg[0]_i_3_n_9 ;
  wire and_ln192_13_fu_3038_p2;
  wire and_ln192_13_reg_4001;
  wire \and_ln192_13_reg_4001[0]_i_10_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_11_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_12_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_13_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_14_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_15_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_16_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_17_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_19_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_20_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_21_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_22_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_24_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_25_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_26_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_27_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_28_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_29_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_30_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_31_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_4_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_5_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_6_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_7_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_8_n_3 ;
  wire \and_ln192_13_reg_4001[0]_i_9_n_3 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_18_n_10 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_10 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_3 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_4 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_5 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_6 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_7 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_8 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_23_n_9 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_2_n_10 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_2_n_7 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_2_n_8 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_2_n_9 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_3_n_10 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_3_n_7 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_3_n_8 ;
  wire \and_ln192_13_reg_4001_reg[0]_i_3_n_9 ;
  wire and_ln192_14_fu_3050_p2;
  wire and_ln192_14_reg_4007;
  wire \and_ln192_14_reg_4007[0]_i_10_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_11_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_12_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_13_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_14_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_15_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_16_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_17_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_19_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_20_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_21_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_22_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_24_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_25_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_26_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_27_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_28_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_29_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_30_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_31_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_4_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_5_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_6_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_7_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_8_n_3 ;
  wire \and_ln192_14_reg_4007[0]_i_9_n_3 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_18_n_10 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_10 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_3 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_4 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_5 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_6 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_7 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_8 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_23_n_9 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_2_n_10 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_2_n_7 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_2_n_8 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_2_n_9 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_3_n_10 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_3_n_7 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_3_n_8 ;
  wire \and_ln192_14_reg_4007_reg[0]_i_3_n_9 ;
  wire and_ln192_15_fu_3061_p2;
  wire and_ln192_15_reg_4013;
  wire \and_ln192_15_reg_4013[0]_i_10_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_11_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_12_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_13_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_14_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_15_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_16_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_17_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_19_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_20_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_21_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_22_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_24_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_25_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_26_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_27_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_28_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_29_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_30_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_31_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_4_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_5_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_6_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_7_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_8_n_3 ;
  wire \and_ln192_15_reg_4013[0]_i_9_n_3 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_18_n_10 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_10 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_3 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_4 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_5 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_6 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_7 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_8 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_23_n_9 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_2_n_10 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_2_n_7 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_2_n_8 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_2_n_9 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_3_n_10 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_3_n_7 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_3_n_8 ;
  wire \and_ln192_15_reg_4013_reg[0]_i_3_n_9 ;
  wire and_ln192_1_fu_2362_p2;
  wire and_ln192_1_reg_3879;
  wire and_ln192_1_reg_38790;
  wire \and_ln192_1_reg_3879[0]_i_10_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_11_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_12_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_13_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_14_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_15_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_16_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_17_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_18_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_19_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_20_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_21_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_22_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_23_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_24_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_25_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_26_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_27_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_28_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_29_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_30_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_31_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_32_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_33_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_34_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_35_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_36_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_37_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_38_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_4_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_5_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_6_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_7_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_8_n_3 ;
  wire \and_ln192_1_reg_3879[0]_i_9_n_3 ;
  wire and_ln192_1_reg_3879_pp3_iter4_reg;
  wire \and_ln192_1_reg_3879_reg[0]_i_2_n_10 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_2_n_7 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_2_n_8 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_2_n_9 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_3_n_10 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_3_n_7 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_3_n_8 ;
  wire \and_ln192_1_reg_3879_reg[0]_i_3_n_9 ;
  wire and_ln192_2_fu_2374_p2;
  wire and_ln192_2_reg_3886;
  wire \and_ln192_2_reg_3886[0]_i_10_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_11_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_12_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_13_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_14_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_15_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_16_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_17_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_18_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_19_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_20_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_21_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_22_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_23_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_24_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_44_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_45_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_46_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_47_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_48_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_49_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_50_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_51_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_52_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_53_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_62_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_63_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_64_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_65_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_66_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_6_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_7_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_8_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_9_n_3 ;
  wire and_ln192_2_reg_3886_pp3_iter4_reg;
  wire \and_ln192_2_reg_3886_reg[0]_i_2_n_10 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_2_n_7 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_2_n_8 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_2_n_9 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_3_n_10 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_3_n_7 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_3_n_8 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_3_n_9 ;
  wire and_ln192_3_fu_2386_p2;
  wire and_ln192_3_reg_3893;
  wire and_ln192_3_reg_3893_pp3_iter4_reg;
  wire and_ln192_3_reg_3893_pp3_iter5_reg;
  wire and_ln192_4_fu_2398_p2;
  wire and_ln192_4_reg_3900;
  wire and_ln192_4_reg_3900_pp3_iter4_reg;
  wire and_ln192_4_reg_3900_pp3_iter5_reg;
  wire and_ln192_5_fu_2410_p2;
  wire and_ln192_5_reg_3907;
  wire \and_ln192_5_reg_3907[0]_i_10_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_11_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_12_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_13_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_14_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_15_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_16_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_17_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_18_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_19_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_20_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_21_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_22_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_23_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_24_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_25_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_45_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_46_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_47_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_48_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_49_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_50_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_51_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_60_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_61_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_62_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_7_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_8_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_9_n_3 ;
  wire and_ln192_5_reg_3907_pp3_iter4_reg;
  wire and_ln192_5_reg_3907_pp3_iter5_reg;
  wire \and_ln192_5_reg_3907_reg[0]_i_3_n_10 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_3_n_7 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_3_n_8 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_3_n_9 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_4_n_10 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_4_n_7 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_4_n_8 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_4_n_9 ;
  wire and_ln192_6_fu_2422_p2;
  wire and_ln192_6_reg_3914;
  wire and_ln192_6_reg_3914_pp3_iter4_reg;
  wire and_ln192_6_reg_3914_pp3_iter5_reg;
  wire and_ln192_7_fu_2434_p2;
  wire and_ln192_7_reg_3920;
  wire \and_ln192_7_reg_3920[0]_i_10_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_11_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_12_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_13_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_14_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_15_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_16_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_17_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_18_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_19_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_20_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_21_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_22_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_23_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_24_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_25_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_26_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_27_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_28_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_29_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_30_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_31_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_32_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_33_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_34_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_35_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_36_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_37_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_38_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_4_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_5_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_6_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_7_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_8_n_3 ;
  wire \and_ln192_7_reg_3920[0]_i_9_n_3 ;
  wire and_ln192_7_reg_3920_pp3_iter4_reg;
  wire and_ln192_7_reg_3920_pp3_iter5_reg;
  wire \and_ln192_7_reg_3920_reg[0]_i_2_n_10 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_2_n_7 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_2_n_8 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_2_n_9 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_3_n_10 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_3_n_7 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_3_n_8 ;
  wire \and_ln192_7_reg_3920_reg[0]_i_3_n_9 ;
  wire and_ln192_reg_3969;
  wire and_ln271_fu_1680_p2;
  wire and_ln271_reg_3784;
  wire and_ln271_reg_37840;
  wire and_ln271_reg_3784_pp3_iter1_reg;
  wire and_ln271_reg_3784_pp3_iter1_reg0;
  wire \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3_n_3 ;
  wire and_ln271_reg_3784_pp3_iter5_reg;
  wire \ap_CS_fsm[3]_i_1_n_3 ;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire \ap_CS_fsm[5]_i_2_n_3 ;
  wire \ap_CS_fsm[6]_i_10_n_3 ;
  wire \ap_CS_fsm[6]_i_11_n_3 ;
  wire \ap_CS_fsm[6]_i_13_n_3 ;
  wire \ap_CS_fsm[6]_i_14_n_3 ;
  wire \ap_CS_fsm[6]_i_15_n_3 ;
  wire \ap_CS_fsm[6]_i_16_n_3 ;
  wire \ap_CS_fsm[6]_i_17_n_3 ;
  wire \ap_CS_fsm[6]_i_18_n_3 ;
  wire \ap_CS_fsm[6]_i_19_n_3 ;
  wire \ap_CS_fsm[6]_i_20_n_3 ;
  wire \ap_CS_fsm[6]_i_22_n_3 ;
  wire \ap_CS_fsm[6]_i_23_n_3 ;
  wire \ap_CS_fsm[6]_i_24_n_3 ;
  wire \ap_CS_fsm[6]_i_25_n_3 ;
  wire \ap_CS_fsm[6]_i_26_n_3 ;
  wire \ap_CS_fsm[6]_i_27_n_3 ;
  wire \ap_CS_fsm[6]_i_28_n_3 ;
  wire \ap_CS_fsm[6]_i_29_n_3 ;
  wire \ap_CS_fsm[6]_i_30_n_3 ;
  wire \ap_CS_fsm[6]_i_31_n_3 ;
  wire \ap_CS_fsm[6]_i_32_n_3 ;
  wire \ap_CS_fsm[6]_i_33_n_3 ;
  wire \ap_CS_fsm[6]_i_34_n_3 ;
  wire \ap_CS_fsm[6]_i_35_n_3 ;
  wire \ap_CS_fsm[6]_i_36_n_3 ;
  wire \ap_CS_fsm[6]_i_37_n_3 ;
  wire \ap_CS_fsm[6]_i_38_n_3 ;
  wire \ap_CS_fsm[6]_i_39_n_3 ;
  wire \ap_CS_fsm[6]_i_4_n_3 ;
  wire \ap_CS_fsm[6]_i_5_n_3 ;
  wire \ap_CS_fsm[6]_i_6_n_3 ;
  wire \ap_CS_fsm[6]_i_7_n_3 ;
  wire \ap_CS_fsm[6]_i_8_n_3 ;
  wire \ap_CS_fsm[6]_i_9_n_3 ;
  wire \ap_CS_fsm[9]_i_2_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_9 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_9 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_9 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm178_out;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [1:0]ap_done_reg_reg_2;
  wire ap_done_reg_reg_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter4;
  wire ap_enable_reg_pp3_iter5;
  wire ap_enable_reg_pp3_iter5_i_1_n_3;
  wire ap_enable_reg_pp3_iter6_i_1_n_3;
  wire ap_enable_reg_pp3_iter6_reg_n_3;
  wire [7:0]ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370;
  wire ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2_n_3 ;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready;
  wire ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg;
  wire [7:0]arraydecay72249_load_05376_fu_222;
  wire arraydecay72249_load_05376_fu_2220;
  wire \arraydecay72249_load_05376_fu_222[0]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[1]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[2]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[3]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[4]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[5]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[6]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_3_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_5_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_6_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_7_n_3 ;
  wire \arraydecay72249_load_05376_fu_222[7]_i_8_n_3 ;
  wire [7:0]\arraydecay72249_load_05376_fu_222_reg[7]_0 ;
  wire buf_0_V_U_n_11;
  wire buf_0_V_U_n_13;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire [7:0]buf_0_V_q0;
  wire [7:0]buf_1_V_q0;
  wire buf_2_V_U_n_23;
  wire [7:0]buf_2_V_q0;
  wire buf_3_V_U_n_10;
  wire buf_3_V_U_n_100;
  wire buf_3_V_U_n_101;
  wire buf_3_V_U_n_102;
  wire buf_3_V_U_n_103;
  wire buf_3_V_U_n_104;
  wire buf_3_V_U_n_11;
  wire buf_3_V_U_n_113;
  wire buf_3_V_U_n_114;
  wire buf_3_V_U_n_115;
  wire buf_3_V_U_n_116;
  wire buf_3_V_U_n_117;
  wire buf_3_V_U_n_118;
  wire buf_3_V_U_n_119;
  wire buf_3_V_U_n_12;
  wire buf_3_V_U_n_120;
  wire buf_3_V_U_n_121;
  wire buf_3_V_U_n_122;
  wire buf_3_V_U_n_123;
  wire buf_3_V_U_n_124;
  wire buf_3_V_U_n_125;
  wire buf_3_V_U_n_126;
  wire buf_3_V_U_n_127;
  wire buf_3_V_U_n_128;
  wire buf_3_V_U_n_129;
  wire buf_3_V_U_n_13;
  wire buf_3_V_U_n_130;
  wire buf_3_V_U_n_131;
  wire buf_3_V_U_n_132;
  wire buf_3_V_U_n_133;
  wire buf_3_V_U_n_134;
  wire buf_3_V_U_n_135;
  wire buf_3_V_U_n_136;
  wire buf_3_V_U_n_14;
  wire buf_3_V_U_n_145;
  wire buf_3_V_U_n_146;
  wire buf_3_V_U_n_147;
  wire buf_3_V_U_n_148;
  wire buf_3_V_U_n_149;
  wire buf_3_V_U_n_15;
  wire buf_3_V_U_n_150;
  wire buf_3_V_U_n_151;
  wire buf_3_V_U_n_152;
  wire buf_3_V_U_n_153;
  wire buf_3_V_U_n_154;
  wire buf_3_V_U_n_155;
  wire buf_3_V_U_n_156;
  wire buf_3_V_U_n_157;
  wire buf_3_V_U_n_158;
  wire buf_3_V_U_n_159;
  wire buf_3_V_U_n_16;
  wire buf_3_V_U_n_160;
  wire buf_3_V_U_n_169;
  wire buf_3_V_U_n_170;
  wire buf_3_V_U_n_171;
  wire buf_3_V_U_n_172;
  wire buf_3_V_U_n_173;
  wire buf_3_V_U_n_174;
  wire buf_3_V_U_n_175;
  wire buf_3_V_U_n_176;
  wire buf_3_V_U_n_177;
  wire buf_3_V_U_n_178;
  wire buf_3_V_U_n_179;
  wire buf_3_V_U_n_180;
  wire buf_3_V_U_n_181;
  wire buf_3_V_U_n_182;
  wire buf_3_V_U_n_183;
  wire buf_3_V_U_n_184;
  wire buf_3_V_U_n_185;
  wire buf_3_V_U_n_186;
  wire buf_3_V_U_n_187;
  wire buf_3_V_U_n_188;
  wire buf_3_V_U_n_189;
  wire buf_3_V_U_n_190;
  wire buf_3_V_U_n_191;
  wire buf_3_V_U_n_192;
  wire buf_3_V_U_n_193;
  wire buf_3_V_U_n_194;
  wire buf_3_V_U_n_195;
  wire buf_3_V_U_n_196;
  wire buf_3_V_U_n_197;
  wire buf_3_V_U_n_198;
  wire buf_3_V_U_n_199;
  wire buf_3_V_U_n_200;
  wire buf_3_V_U_n_201;
  wire buf_3_V_U_n_202;
  wire buf_3_V_U_n_203;
  wire buf_3_V_U_n_204;
  wire buf_3_V_U_n_205;
  wire buf_3_V_U_n_206;
  wire buf_3_V_U_n_207;
  wire buf_3_V_U_n_208;
  wire buf_3_V_U_n_217;
  wire buf_3_V_U_n_218;
  wire buf_3_V_U_n_219;
  wire buf_3_V_U_n_220;
  wire buf_3_V_U_n_221;
  wire buf_3_V_U_n_222;
  wire buf_3_V_U_n_223;
  wire buf_3_V_U_n_224;
  wire buf_3_V_U_n_225;
  wire buf_3_V_U_n_226;
  wire buf_3_V_U_n_227;
  wire buf_3_V_U_n_228;
  wire buf_3_V_U_n_229;
  wire buf_3_V_U_n_230;
  wire buf_3_V_U_n_231;
  wire buf_3_V_U_n_232;
  wire buf_3_V_U_n_233;
  wire buf_3_V_U_n_234;
  wire buf_3_V_U_n_235;
  wire buf_3_V_U_n_236;
  wire buf_3_V_U_n_237;
  wire buf_3_V_U_n_238;
  wire buf_3_V_U_n_239;
  wire buf_3_V_U_n_240;
  wire buf_3_V_U_n_241;
  wire buf_3_V_U_n_242;
  wire buf_3_V_U_n_243;
  wire buf_3_V_U_n_244;
  wire buf_3_V_U_n_245;
  wire buf_3_V_U_n_246;
  wire buf_3_V_U_n_247;
  wire buf_3_V_U_n_248;
  wire buf_3_V_U_n_249;
  wire buf_3_V_U_n_25;
  wire buf_3_V_U_n_250;
  wire buf_3_V_U_n_251;
  wire buf_3_V_U_n_252;
  wire buf_3_V_U_n_253;
  wire buf_3_V_U_n_254;
  wire buf_3_V_U_n_255;
  wire buf_3_V_U_n_256;
  wire buf_3_V_U_n_257;
  wire buf_3_V_U_n_258;
  wire buf_3_V_U_n_259;
  wire buf_3_V_U_n_26;
  wire buf_3_V_U_n_260;
  wire buf_3_V_U_n_261;
  wire buf_3_V_U_n_262;
  wire buf_3_V_U_n_263;
  wire buf_3_V_U_n_264;
  wire buf_3_V_U_n_27;
  wire buf_3_V_U_n_273;
  wire buf_3_V_U_n_274;
  wire buf_3_V_U_n_275;
  wire buf_3_V_U_n_276;
  wire buf_3_V_U_n_277;
  wire buf_3_V_U_n_278;
  wire buf_3_V_U_n_279;
  wire buf_3_V_U_n_28;
  wire buf_3_V_U_n_280;
  wire buf_3_V_U_n_281;
  wire buf_3_V_U_n_282;
  wire buf_3_V_U_n_283;
  wire buf_3_V_U_n_284;
  wire buf_3_V_U_n_285;
  wire buf_3_V_U_n_286;
  wire buf_3_V_U_n_287;
  wire buf_3_V_U_n_288;
  wire buf_3_V_U_n_289;
  wire buf_3_V_U_n_29;
  wire buf_3_V_U_n_290;
  wire buf_3_V_U_n_291;
  wire buf_3_V_U_n_292;
  wire buf_3_V_U_n_293;
  wire buf_3_V_U_n_294;
  wire buf_3_V_U_n_295;
  wire buf_3_V_U_n_296;
  wire buf_3_V_U_n_30;
  wire buf_3_V_U_n_31;
  wire buf_3_V_U_n_32;
  wire buf_3_V_U_n_33;
  wire buf_3_V_U_n_34;
  wire buf_3_V_U_n_35;
  wire buf_3_V_U_n_36;
  wire buf_3_V_U_n_37;
  wire buf_3_V_U_n_38;
  wire buf_3_V_U_n_39;
  wire buf_3_V_U_n_40;
  wire buf_3_V_U_n_41;
  wire buf_3_V_U_n_42;
  wire buf_3_V_U_n_43;
  wire buf_3_V_U_n_44;
  wire buf_3_V_U_n_45;
  wire buf_3_V_U_n_46;
  wire buf_3_V_U_n_47;
  wire buf_3_V_U_n_48;
  wire buf_3_V_U_n_49;
  wire buf_3_V_U_n_50;
  wire buf_3_V_U_n_51;
  wire buf_3_V_U_n_52;
  wire buf_3_V_U_n_53;
  wire buf_3_V_U_n_54;
  wire buf_3_V_U_n_55;
  wire buf_3_V_U_n_56;
  wire buf_3_V_U_n_57;
  wire buf_3_V_U_n_58;
  wire buf_3_V_U_n_59;
  wire buf_3_V_U_n_60;
  wire buf_3_V_U_n_61;
  wire buf_3_V_U_n_62;
  wire buf_3_V_U_n_63;
  wire buf_3_V_U_n_64;
  wire buf_3_V_U_n_73;
  wire buf_3_V_U_n_74;
  wire buf_3_V_U_n_75;
  wire buf_3_V_U_n_76;
  wire buf_3_V_U_n_77;
  wire buf_3_V_U_n_78;
  wire buf_3_V_U_n_79;
  wire buf_3_V_U_n_80;
  wire buf_3_V_U_n_81;
  wire buf_3_V_U_n_82;
  wire buf_3_V_U_n_83;
  wire buf_3_V_U_n_84;
  wire buf_3_V_U_n_85;
  wire buf_3_V_U_n_86;
  wire buf_3_V_U_n_87;
  wire buf_3_V_U_n_88;
  wire buf_3_V_U_n_89;
  wire buf_3_V_U_n_9;
  wire buf_3_V_U_n_90;
  wire buf_3_V_U_n_91;
  wire buf_3_V_U_n_92;
  wire buf_3_V_U_n_93;
  wire buf_3_V_U_n_94;
  wire buf_3_V_U_n_95;
  wire buf_3_V_U_n_96;
  wire buf_3_V_U_n_97;
  wire buf_3_V_U_n_98;
  wire buf_3_V_U_n_99;
  wire [10:0]buf_3_V_address1;
  wire buf_3_V_ce1;
  wire buf_4_V_U_n_11;
  wire [7:0]buf_4_V_q0;
  wire [7:0]buf_5_V_q0;
  wire buf_6_V_U_n_17;
  wire buf_6_V_U_n_18;
  wire buf_6_V_U_n_19;
  wire buf_6_V_U_n_20;
  wire buf_6_V_U_n_21;
  wire buf_6_V_U_n_22;
  wire buf_6_V_U_n_23;
  wire buf_6_V_U_n_24;
  wire buf_6_V_U_n_26;
  wire buf_6_V_U_n_27;
  wire buf_6_V_U_n_28;
  wire buf_6_V_U_n_29;
  wire buf_6_V_U_n_30;
  wire buf_6_V_U_n_31;
  wire buf_6_V_U_n_32;
  wire buf_6_V_U_n_33;
  wire buf_6_V_U_n_34;
  wire buf_6_V_U_n_35;
  wire buf_6_V_U_n_36;
  wire buf_6_V_U_n_37;
  wire buf_6_V_U_n_38;
  wire buf_6_V_U_n_39;
  wire buf_6_V_U_n_40;
  wire buf_6_V_U_n_41;
  wire buf_6_V_U_n_42;
  wire buf_6_V_U_n_43;
  wire buf_6_V_U_n_44;
  wire buf_6_V_U_n_45;
  wire buf_6_V_U_n_46;
  wire buf_6_V_U_n_47;
  wire buf_6_V_U_n_48;
  wire buf_6_V_U_n_49;
  wire buf_6_V_U_n_50;
  wire buf_6_V_U_n_51;
  wire buf_6_V_U_n_52;
  wire buf_6_V_U_n_53;
  wire buf_6_V_U_n_54;
  wire buf_6_V_U_n_55;
  wire buf_6_V_U_n_56;
  wire buf_6_V_U_n_57;
  wire buf_6_V_U_n_58;
  wire buf_6_V_U_n_59;
  wire buf_6_V_U_n_60;
  wire buf_6_V_U_n_61;
  wire buf_6_V_U_n_62;
  wire buf_6_V_U_n_63;
  wire buf_6_V_U_n_64;
  wire buf_6_V_U_n_65;
  wire buf_6_V_U_n_66;
  wire buf_6_V_U_n_67;
  wire buf_6_V_U_n_68;
  wire buf_6_V_U_n_69;
  wire buf_6_V_U_n_70;
  wire buf_6_V_U_n_71;
  wire buf_6_V_U_n_72;
  wire buf_6_V_U_n_73;
  wire buf_6_V_U_n_74;
  wire buf_6_V_U_n_75;
  wire buf_6_V_U_n_76;
  wire buf_6_V_U_n_77;
  wire buf_6_V_U_n_78;
  wire buf_6_V_U_n_79;
  wire buf_6_V_U_n_80;
  wire [6:6]buf_6_V_q0;
  wire clear;
  wire cmp_i_i213_i_6_fu_1616_p2;
  wire cmp_i_i268_i_fu_1556_p2;
  wire cmp_i_i268_i_reg_3697;
  wire cmp_i_i307_i_fu_1550_p2;
  wire cmp_i_i307_i_reg_3692;
  wire \cmp_i_i307_i_reg_3692[0]_i_3_n_3 ;
  wire \cmp_i_i307_i_reg_3692[0]_i_4_n_3 ;
  wire cmp_i_i67_i_not_fu_1628_p2;
  wire cmp_i_i67_i_not_reg_3722;
  wire \cmp_i_i67_i_not_reg_3722[0]_i_2_n_3 ;
  wire cmp_i_i_i_reg_38380;
  wire \cmp_i_i_i_reg_3838[0]_i_1_n_3 ;
  wire \cmp_i_i_i_reg_3838_reg_n_3_[0] ;
  wire dout_valid_reg;
  wire \empty_29_reg_519[10]_i_1_n_3 ;
  wire \empty_29_reg_519[10]_i_4_n_3 ;
  wire [10:0]empty_29_reg_519_reg;
  wire \empty_30_reg_607[10]_i_3_n_3 ;
  wire \empty_30_reg_607[6]_i_1_n_3 ;
  wire \empty_30_reg_607[6]_i_2_n_3 ;
  wire \empty_30_reg_607[7]_i_2_n_3 ;
  wire [1:1]empty_30_reg_607_reg;
  wire [10:0]empty_30_reg_607_reg__0;
  wire [2:0]empty_31_reg_3702;
  wire \empty_31_reg_3702[0]_i_1_n_3 ;
  wire empty_32_reg_619;
  wire empty_32_reg_6190;
  wire [10:0]empty_32_reg_619_pp3_iter1_reg;
  wire \empty_32_reg_619_reg_n_3_[0] ;
  wire \empty_32_reg_619_reg_n_3_[10] ;
  wire \empty_32_reg_619_reg_n_3_[1] ;
  wire \empty_32_reg_619_reg_n_3_[2] ;
  wire \empty_32_reg_619_reg_n_3_[3] ;
  wire \empty_32_reg_619_reg_n_3_[4] ;
  wire \empty_32_reg_619_reg_n_3_[5] ;
  wire \empty_32_reg_619_reg_n_3_[6] ;
  wire \empty_32_reg_619_reg_n_3_[7] ;
  wire \empty_32_reg_619_reg_n_3_[8] ;
  wire \empty_32_reg_619_reg_n_3_[9] ;
  wire empty_n;
  wire empty_n_reg;
  wire empty_reg_507;
  wire empty_reg_5070;
  wire \empty_reg_507_reg_n_3_[0] ;
  wire \empty_reg_507_reg_n_3_[10] ;
  wire \empty_reg_507_reg_n_3_[1] ;
  wire \empty_reg_507_reg_n_3_[2] ;
  wire \empty_reg_507_reg_n_3_[3] ;
  wire \empty_reg_507_reg_n_3_[4] ;
  wire \empty_reg_507_reg_n_3_[5] ;
  wire \empty_reg_507_reg_n_3_[6] ;
  wire \empty_reg_507_reg_n_3_[7] ;
  wire \empty_reg_507_reg_n_3_[8] ;
  wire \empty_reg_507_reg_n_3_[9] ;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready;
  wire grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg;
  wire [0:0]grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg;
  wire icmp_ln164_1_fu_2131_p2;
  wire icmp_ln164_2_fu_2163_p2;
  wire icmp_ln164_3_fu_2195_p2;
  wire icmp_ln164_4_fu_2227_p2;
  wire icmp_ln164_5_fu_2259_p2;
  wire icmp_ln164_6_fu_2291_p2;
  wire icmp_ln164_7_fu_2323_p2;
  wire icmp_ln164_fu_2067_p2;
  wire icmp_ln169_7_fu_2766_p2;
  wire icmp_ln171_1_fu_2579_p2;
  wire icmp_ln171_2_fu_2611_p2;
  wire icmp_ln171_3_fu_2643_p2;
  wire icmp_ln171_4_fu_2675_p2;
  wire icmp_ln171_5_fu_2707_p2;
  wire icmp_ln171_6_fu_2739_p2;
  wire icmp_ln171_7_fu_2771_p2;
  wire icmp_ln171_fu_2099_p2;
  wire icmp_ln192_fu_2350_p2;
  wire icmp_ln192_reg_3874;
  wire icmp_ln194_12_fu_3258_p2;
  wire icmp_ln194_12_reg_4024;
  wire \icmp_ln194_12_reg_4024[0]_i_2_n_3 ;
  wire icmp_ln194_4_fu_3000_p2;
  wire icmp_ln194_4_reg_3980;
  wire \icmp_ln194_4_reg_3980[0]_i_2_n_3 ;
  wire icmp_ln265_fu_1662_p2;
  wire \icmp_ln265_reg_3762[0]_i_3_n_3 ;
  wire \icmp_ln265_reg_3762[0]_i_4_n_3 ;
  wire \icmp_ln265_reg_3762[0]_i_5_n_3 ;
  wire \icmp_ln265_reg_3762[0]_i_6_n_3 ;
  wire \icmp_ln265_reg_3762[0]_i_7_n_3 ;
  wire \icmp_ln265_reg_3762[0]_i_8_n_3 ;
  wire \icmp_ln265_reg_3762[0]_i_9_n_3 ;
  wire icmp_ln265_reg_3762_pp3_iter1_reg;
  wire \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ;
  wire \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ;
  wire \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ;
  wire icmp_ln265_reg_3762_pp3_iter5_reg;
  wire \icmp_ln265_reg_3762_reg_n_3_[0] ;
  wire icmp_ln510_fu_1487_p2;
  wire icmp_ln510_reg_3620;
  wire \icmp_ln510_reg_3620[0]_i_1_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_3_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_4_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_5_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_6_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_7_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_8_n_3 ;
  wire \icmp_ln510_reg_3620[0]_i_9_n_3 ;
  wire icmp_ln882_1_fu_1478_p2;
  wire icmp_ln882_2_fu_1674_p2;
  wire icmp_ln882_2_reg_3771;
  wire icmp_ln882_2_reg_3771_pp3_iter1_reg;
  wire icmp_ln882_2_reg_3771_pp3_iter2_reg;
  wire icmp_ln882_2_reg_3771_pp3_iter3_reg;
  wire icmp_ln882_2_reg_3771_pp3_iter4_reg;
  wire icmp_ln882_2_reg_3771_pp3_iter5_reg;
  wire icmp_ln886_1_fu_1713_p2;
  wire icmp_ln886_1_reg_3829;
  wire icmp_ln886_1_reg_38290;
  wire \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln886_1_reg_3829_pp3_iter5_reg;
  wire icmp_ln886_2_fu_1719_p2;
  wire icmp_ln886_2_reg_3834;
  wire \icmp_ln886_2_reg_3834[0]_i_3_n_3 ;
  wire \icmp_ln886_2_reg_3834[0]_i_4_n_3 ;
  wire \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln886_2_reg_3834_pp3_iter5_reg;
  wire icmp_ln886_reg_3824;
  wire \icmp_ln886_reg_3824[0]_i_1_n_3 ;
  wire \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln886_reg_3824_pp3_iter5_reg;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire \init_buf_reg_497_reg[16]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[16]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[24]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[32]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[40]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[48]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[56]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[63]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[63]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[63]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[63]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[63]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[63]_i_1_n_9 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_10 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_3 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_4 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_5 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_6 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_7 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_8 ;
  wire \init_buf_reg_497_reg[8]_i_1_n_9 ;
  wire \init_buf_reg_497_reg_n_3_[0] ;
  wire \init_buf_reg_497_reg_n_3_[10] ;
  wire \init_buf_reg_497_reg_n_3_[11] ;
  wire \init_buf_reg_497_reg_n_3_[12] ;
  wire \init_buf_reg_497_reg_n_3_[13] ;
  wire \init_buf_reg_497_reg_n_3_[14] ;
  wire \init_buf_reg_497_reg_n_3_[15] ;
  wire \init_buf_reg_497_reg_n_3_[16] ;
  wire \init_buf_reg_497_reg_n_3_[17] ;
  wire \init_buf_reg_497_reg_n_3_[18] ;
  wire \init_buf_reg_497_reg_n_3_[19] ;
  wire \init_buf_reg_497_reg_n_3_[1] ;
  wire \init_buf_reg_497_reg_n_3_[20] ;
  wire \init_buf_reg_497_reg_n_3_[21] ;
  wire \init_buf_reg_497_reg_n_3_[22] ;
  wire \init_buf_reg_497_reg_n_3_[23] ;
  wire \init_buf_reg_497_reg_n_3_[24] ;
  wire \init_buf_reg_497_reg_n_3_[25] ;
  wire \init_buf_reg_497_reg_n_3_[26] ;
  wire \init_buf_reg_497_reg_n_3_[27] ;
  wire \init_buf_reg_497_reg_n_3_[28] ;
  wire \init_buf_reg_497_reg_n_3_[29] ;
  wire \init_buf_reg_497_reg_n_3_[2] ;
  wire \init_buf_reg_497_reg_n_3_[30] ;
  wire \init_buf_reg_497_reg_n_3_[31] ;
  wire \init_buf_reg_497_reg_n_3_[32] ;
  wire \init_buf_reg_497_reg_n_3_[33] ;
  wire \init_buf_reg_497_reg_n_3_[34] ;
  wire \init_buf_reg_497_reg_n_3_[35] ;
  wire \init_buf_reg_497_reg_n_3_[36] ;
  wire \init_buf_reg_497_reg_n_3_[37] ;
  wire \init_buf_reg_497_reg_n_3_[38] ;
  wire \init_buf_reg_497_reg_n_3_[39] ;
  wire \init_buf_reg_497_reg_n_3_[3] ;
  wire \init_buf_reg_497_reg_n_3_[40] ;
  wire \init_buf_reg_497_reg_n_3_[41] ;
  wire \init_buf_reg_497_reg_n_3_[42] ;
  wire \init_buf_reg_497_reg_n_3_[43] ;
  wire \init_buf_reg_497_reg_n_3_[44] ;
  wire \init_buf_reg_497_reg_n_3_[45] ;
  wire \init_buf_reg_497_reg_n_3_[46] ;
  wire \init_buf_reg_497_reg_n_3_[47] ;
  wire \init_buf_reg_497_reg_n_3_[48] ;
  wire \init_buf_reg_497_reg_n_3_[49] ;
  wire \init_buf_reg_497_reg_n_3_[4] ;
  wire \init_buf_reg_497_reg_n_3_[50] ;
  wire \init_buf_reg_497_reg_n_3_[51] ;
  wire \init_buf_reg_497_reg_n_3_[52] ;
  wire \init_buf_reg_497_reg_n_3_[53] ;
  wire \init_buf_reg_497_reg_n_3_[54] ;
  wire \init_buf_reg_497_reg_n_3_[55] ;
  wire \init_buf_reg_497_reg_n_3_[56] ;
  wire \init_buf_reg_497_reg_n_3_[57] ;
  wire \init_buf_reg_497_reg_n_3_[58] ;
  wire \init_buf_reg_497_reg_n_3_[59] ;
  wire \init_buf_reg_497_reg_n_3_[5] ;
  wire \init_buf_reg_497_reg_n_3_[60] ;
  wire \init_buf_reg_497_reg_n_3_[61] ;
  wire \init_buf_reg_497_reg_n_3_[62] ;
  wire \init_buf_reg_497_reg_n_3_[63] ;
  wire \init_buf_reg_497_reg_n_3_[6] ;
  wire \init_buf_reg_497_reg_n_3_[7] ;
  wire \init_buf_reg_497_reg_n_3_[8] ;
  wire \init_buf_reg_497_reg_n_3_[9] ;
  wire [2:0]init_row_ind_fu_1409_p2;
  wire mem_reg_bram_0_i_27_n_3;
  wire or_ln162_reg_3853;
  wire \or_ln162_reg_3853[0]_i_10_n_3 ;
  wire \or_ln162_reg_3853[0]_i_11_n_3 ;
  wire \or_ln162_reg_3853[0]_i_12_n_3 ;
  wire \or_ln162_reg_3853[0]_i_3_n_3 ;
  wire \or_ln162_reg_3853[0]_i_4_n_3 ;
  wire \or_ln162_reg_3853[0]_i_5_n_3 ;
  wire \or_ln162_reg_3853[0]_i_6_n_3 ;
  wire \or_ln162_reg_3853[0]_i_7_n_3 ;
  wire \or_ln162_reg_3853[0]_i_8_n_3 ;
  wire \or_ln162_reg_3853[0]_i_9_n_3 ;
  wire \or_ln162_reg_3853_reg[0]_i_2_n_10 ;
  wire \or_ln162_reg_3853_reg[0]_i_2_n_7 ;
  wire \or_ln162_reg_3853_reg[0]_i_2_n_8 ;
  wire \or_ln162_reg_3853_reg[0]_i_2_n_9 ;
  wire or_ln169_reg_3864;
  wire \or_ln169_reg_3864[0]_i_10_n_3 ;
  wire \or_ln169_reg_3864[0]_i_11_n_3 ;
  wire \or_ln169_reg_3864[0]_i_12_n_3 ;
  wire \or_ln169_reg_3864[0]_i_3_n_3 ;
  wire \or_ln169_reg_3864[0]_i_4_n_3 ;
  wire \or_ln169_reg_3864[0]_i_5_n_3 ;
  wire \or_ln169_reg_3864[0]_i_6_n_3 ;
  wire \or_ln169_reg_3864[0]_i_7_n_3 ;
  wire \or_ln169_reg_3864[0]_i_8_n_3 ;
  wire \or_ln169_reg_3864[0]_i_9_n_3 ;
  wire \or_ln169_reg_3864_reg[0]_i_2_n_10 ;
  wire \or_ln169_reg_3864_reg[0]_i_2_n_7 ;
  wire \or_ln169_reg_3864_reg[0]_i_2_n_8 ;
  wire \or_ln169_reg_3864_reg[0]_i_2_n_9 ;
  wire or_ln202_10_fu_3318_p2;
  wire or_ln202_10_reg_4044;
  wire \or_ln202_10_reg_4044[0]_i_2_n_3 ;
  wire \or_ln202_10_reg_4044[0]_i_3_n_3 ;
  wire or_ln202_3_fu_3078_p2;
  wire or_ln202_3_reg_4019;
  wire \or_ln202_3_reg_4019[0]_i_2_n_3 ;
  wire \or_ln202_3_reg_4019[0]_i_3_n_3 ;
  wire \or_ln202_3_reg_4019[0]_i_4_n_3 ;
  wire \or_ln202_3_reg_4019[0]_i_5_n_3 ;
  wire \or_ln202_3_reg_4019[0]_i_6_n_3 ;
  wire or_ln202_7_fu_3301_p2;
  wire or_ln202_7_reg_4039;
  wire \or_ln202_7_reg_4039[0]_i_2_n_3 ;
  wire \or_ln202_7_reg_4039[0]_i_3_n_3 ;
  wire p_0_in0;
  wire p_0_in11_in;
  wire p_0_in13_in;
  wire p_0_in15_in;
  wire p_0_in16_out;
  wire p_0_in17_in;
  wire p_0_in19_in;
  wire p_0_in1_in;
  wire p_0_in20_out;
  wire p_0_in21_in;
  wire p_0_in23_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in29_in;
  wire p_0_in3_in;
  wire p_0_in5_in;
  wire p_0_in7_in;
  wire p_0_in9_in;
  wire p_1_in;
  wire p_1_in2_out;
  wire p_1_in4_in;
  wire p_1_in4_out;
  wire p_21_in;
  wire [2:0]p_2_in;
  wire push;
  wire \row_ind_V_0_0_fu_158[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_0_0_fu_158_reg;
  wire \row_ind_V_0_0_load_reg_3559_reg_n_3_[0] ;
  wire \row_ind_V_0_0_load_reg_3559_reg_n_3_[1] ;
  wire \row_ind_V_0_0_load_reg_3559_reg_n_3_[2] ;
  wire row_ind_V_0_2_reg_486;
  wire \row_ind_V_0_2_reg_486_reg_n_3_[0] ;
  wire \row_ind_V_0_2_reg_486_reg_n_3_[1] ;
  wire \row_ind_V_0_2_reg_486_reg_n_3_[2] ;
  wire [2:0]row_ind_V_0_reg_584;
  wire \row_ind_V_0_reg_584[0]_i_1_n_3 ;
  wire \row_ind_V_0_reg_584[1]_i_1_n_3 ;
  wire \row_ind_V_0_reg_584[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_1_0_fu_162_reg;
  wire row_ind_V_1_0_fu_162_reg0;
  wire [2:0]row_ind_V_1_0_load_reg_3564_reg;
  wire [2:0]row_ind_V_1_reg_573;
  wire \row_ind_V_1_reg_573[0]_i_1_n_3 ;
  wire \row_ind_V_1_reg_573[1]_i_1_n_3 ;
  wire \row_ind_V_1_reg_573[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_2_0_fu_166_reg;
  wire row_ind_V_2_0_fu_166_reg0;
  wire [2:0]row_ind_V_2_0_load_reg_3569_reg;
  wire [2:0]row_ind_V_2_reg_562;
  wire \row_ind_V_2_reg_562[0]_i_1_n_3 ;
  wire \row_ind_V_2_reg_562[1]_i_1_n_3 ;
  wire \row_ind_V_2_reg_562[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_3_0_fu_170;
  wire row_ind_V_3_0_fu_170_reg0;
  wire [2:0]row_ind_V_3_0_load_reg_3574_reg;
  wire [2:0]row_ind_V_3_reg_551;
  wire \row_ind_V_3_reg_551[0]_i_1_n_3 ;
  wire \row_ind_V_3_reg_551[1]_i_1_n_3 ;
  wire \row_ind_V_3_reg_551[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_4_0_fu_174_reg;
  wire row_ind_V_4_0_fu_174_reg0;
  wire [2:0]row_ind_V_4_0_load_reg_3579_reg;
  wire [2:0]row_ind_V_4_reg_540;
  wire \row_ind_V_4_reg_540[0]_i_1_n_3 ;
  wire \row_ind_V_4_reg_540[1]_i_1_n_3 ;
  wire \row_ind_V_4_reg_540[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_5_0_fu_178_reg;
  wire row_ind_V_5_0_fu_178_reg0;
  wire [2:0]row_ind_V_5_0_load_reg_3584_reg;
  wire [2:0]row_ind_V_5_1_reg_530;
  wire \row_ind_V_5_1_reg_530[0]_i_1_n_3 ;
  wire \row_ind_V_5_1_reg_530[1]_i_1_n_3 ;
  wire \row_ind_V_5_1_reg_530[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_6_0_fu_182_reg;
  wire row_ind_V_6_0_fu_182_reg0;
  wire [2:0]row_ind_V_6_0_load_reg_3589_reg;
  wire \row_ind_V_6_reg_595[0]_i_1_n_3 ;
  wire \row_ind_V_6_reg_595[1]_i_1_n_3 ;
  wire \row_ind_V_6_reg_595[2]_i_1_n_3 ;
  wire \row_ind_V_6_reg_595_reg_n_3_[0] ;
  wire \row_ind_V_6_reg_595_reg_n_3_[1] ;
  wire \row_ind_V_6_reg_595_reg_n_3_[2] ;
  wire sel;
  wire [0:0]sel0;
  wire [1:1]select_ln162_1_fu_2086_p3;
  wire [1:0]select_ln162_1_reg_3859;
  wire \select_ln162_1_reg_3859[0]_i_10_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_11_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_12_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_13_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_14_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_15_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_16_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_17_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_18_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_19_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_20_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_21_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_22_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_23_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_24_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_25_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_26_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_2_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_3_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_4_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_5_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_6_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_7_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_8_n_3 ;
  wire \select_ln162_1_reg_3859[0]_i_9_n_3 ;
  wire \select_ln162_1_reg_3859_reg[0]_i_1_n_10 ;
  wire \select_ln162_1_reg_3859_reg[0]_i_1_n_7 ;
  wire \select_ln162_1_reg_3859_reg[0]_i_1_n_8 ;
  wire \select_ln162_1_reg_3859_reg[0]_i_1_n_9 ;
  wire [1:1]select_ln169_1_fu_2118_p3;
  wire [1:0]select_ln169_1_reg_3869;
  wire \select_ln169_1_reg_3869[0]_i_10_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_11_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_12_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_13_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_14_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_15_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_16_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_17_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_18_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_19_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_20_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_21_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_22_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_23_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_24_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_25_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_26_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_2_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_3_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_4_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_5_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_6_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_7_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_8_n_3 ;
  wire \select_ln169_1_reg_3869[0]_i_9_n_3 ;
  wire \select_ln169_1_reg_3869_reg[0]_i_1_n_10 ;
  wire \select_ln169_1_reg_3869_reg[0]_i_1_n_7 ;
  wire \select_ln169_1_reg_3869_reg[0]_i_1_n_8 ;
  wire \select_ln169_1_reg_3869_reg[0]_i_1_n_9 ;
  wire [0:0]select_ln192_15_fu_3264_p3;
  wire [3:0]select_ln192_7_fu_3006_p3;
  wire [3:1]select_ln192_7_reg_3985;
  wire \select_ln192_7_reg_3985[3]_i_2_n_3 ;
  wire spec_select5203_reg_3707;
  wire \spec_select5203_reg_3707[0]_i_1_n_3 ;
  wire spec_select5219_fu_1610_p2;
  wire spec_select5219_reg_3712;
  wire spec_select5235_fu_1622_p2;
  wire spec_select5235_reg_3717;
  wire \spec_select5235_reg_3717[0]_i_10_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_11_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_12_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_13_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_14_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_3_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_4_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_5_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_6_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_7_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_8_n_3 ;
  wire \spec_select5235_reg_3717[0]_i_9_n_3 ;
  wire \spec_select5235_reg_3717_reg[0]_i_2_n_10 ;
  wire \spec_select5235_reg_3717_reg[0]_i_2_n_6 ;
  wire \spec_select5235_reg_3717_reg[0]_i_2_n_7 ;
  wire \spec_select5235_reg_3717_reg[0]_i_2_n_8 ;
  wire \spec_select5235_reg_3717_reg[0]_i_2_n_9 ;
  wire src_buf_V_0_2_0_reg_1287;
  wire src_buf_V_0_2_0_reg_12870;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[0] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[1] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[2] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[3] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[4] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[5] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[6] ;
  wire \src_buf_V_0_2_0_reg_1287_reg_n_3_[7] ;
  wire [7:0]src_buf_V_0_2_1_40_reg_1370;
  wire src_buf_V_0_2_1_reg_945;
  wire src_buf_V_0_2_1_reg_9450;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[0] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[1] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[2] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[3] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[4] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[5] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[6] ;
  wire \src_buf_V_0_2_1_reg_945_reg_n_3_[7] ;
  wire [7:0]src_buf_V_0_3_1_reg_1209;
  wire [7:0]src_buf_V_0_3_reg_934;
  wire [7:0]src_buf_V_0_4_1_reg_1197;
  wire [7:0]src_buf_V_0_6_3_fu_2502_p3;
  wire [7:0]src_buf_V_0_6_3_reg_3963;
  wire src_buf_V_0_6_3_reg_39630;
  wire [7:0]src_buf_V_0_6_reg_923;
  wire [7:0]src_buf_V_1_1_0_reg_1276;
  wire [7:0]src_buf_V_1_1_1_39_reg_1358;
  wire [7:0]src_buf_V_1_1_1_reg_911;
  wire [7:0]src_buf_V_1_2_1_reg_1185;
  wire [7:0]src_buf_V_1_2_reg_900;
  wire [7:0]src_buf_V_1_3_1_reg_1173;
  wire [7:0]src_buf_V_1_3_reg_889;
  wire [7:0]src_buf_V_1_4_1_reg_1161;
  wire \src_buf_V_1_4_1_reg_1161[4]_i_2_n_3 ;
  wire [7:0]src_buf_V_1_6_3_fu_2492_p3;
  wire [7:0]src_buf_V_1_6_3_reg_3957;
  wire [7:0]src_buf_V_1_6_reg_878;
  wire [7:0]src_buf_V_2_0_0_reg_1265;
  wire [7:0]src_buf_V_2_0_1_38_reg_1346;
  wire [7:0]src_buf_V_2_0_1_reg_866;
  wire [7:0]src_buf_V_2_1_1_reg_1149;
  wire [7:0]src_buf_V_2_1_reg_855;
  wire [7:0]src_buf_V_2_2_1_reg_1137;
  wire [7:0]src_buf_V_2_2_reg_844;
  wire [7:0]src_buf_V_2_3_1_reg_1125;
  wire [7:0]src_buf_V_2_3_reg_833;
  wire [7:0]src_buf_V_2_4_1_reg_1113;
  wire [7:0]src_buf_V_2_6_3_fu_2481_p3;
  wire [7:0]src_buf_V_2_6_3_reg_3951;
  wire [7:0]src_buf_V_2_6_reg_822;
  wire [7:0]src_buf_V_3_0_0_reg_1254;
  wire [7:0]src_buf_V_3_0_1_37_reg_1334;
  wire [7:0]src_buf_V_3_0_1_reg_810;
  wire [7:0]src_buf_V_3_1_1_reg_1101;
  wire [7:0]src_buf_V_3_1_reg_799;
  wire [7:0]src_buf_V_3_2_1_reg_1089;
  wire [7:0]src_buf_V_3_2_reg_788;
  wire [7:0]src_buf_V_3_3_1_reg_1077;
  wire [7:0]src_buf_V_3_3_reg_777;
  wire [7:0]src_buf_V_3_4_1_reg_1065;
  wire \src_buf_V_3_4_1_reg_1065[5]_i_2_n_3 ;
  wire \src_buf_V_3_4_1_reg_1065[7]_i_3_n_3 ;
  wire [7:0]src_buf_V_3_6_3_fu_2470_p3;
  wire [7:0]src_buf_V_3_6_3_reg_3945;
  wire \src_buf_V_3_6_3_reg_3945[4]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ;
  wire [7:0]src_buf_V_3_6_reg_766;
  wire \src_buf_V_3_6_reg_766[7]_i_3_n_3 ;
  wire [7:0]src_buf_V_4_0_0_reg_1243;
  wire [7:0]src_buf_V_4_0_1_36_reg_1322;
  wire [7:0]src_buf_V_4_0_1_reg_754;
  wire [7:0]src_buf_V_4_1_1_reg_1053;
  wire [7:0]src_buf_V_4_1_reg_743;
  wire [7:0]src_buf_V_4_2_1_reg_1041;
  wire [7:0]src_buf_V_4_2_reg_732;
  wire [7:0]src_buf_V_4_3_1_reg_1029;
  wire [7:0]src_buf_V_4_3_reg_721;
  wire [7:0]src_buf_V_4_4_1_reg_1017;
  wire [7:0]src_buf_V_4_6_3_fu_2459_p3;
  wire [7:0]src_buf_V_4_6_3_reg_3939;
  wire \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ;
  wire [7:0]src_buf_V_4_6_reg_710;
  wire [7:0]src_buf_V_5_1_0_reg_1232;
  wire [7:0]src_buf_V_5_1_1_35_reg_1310;
  wire [7:0]src_buf_V_5_1_1_reg_698;
  wire [7:0]src_buf_V_5_2_1_reg_1005;
  wire [7:0]src_buf_V_5_2_reg_687;
  wire [7:0]src_buf_V_5_3_1_reg_993;
  wire [7:0]src_buf_V_5_3_reg_676;
  wire [7:0]src_buf_V_5_4_1_reg_981;
  wire [7:0]src_buf_V_5_6_3_fu_2449_p3;
  wire [7:0]src_buf_V_5_6_3_reg_3933;
  wire \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[2]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[3]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[4]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[5]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3 ;
  wire [7:0]src_buf_V_5_6_reg_665;
  wire [7:0]src_buf_V_6_2_0_reg_1221;
  wire [7:0]src_buf_V_6_2_1_34_reg_1298;
  wire [7:0]src_buf_V_6_2_1_reg_653;
  wire [7:0]src_buf_V_6_3_1_reg_969;
  wire [7:0]src_buf_V_6_3_reg_642;
  wire [7:0]src_buf_V_6_4_1_reg_957;
  wire [7:0]src_buf_V_6_6_3_fu_2440_p3;
  wire [7:0]src_buf_V_6_6_3_reg_3927;
  wire \src_buf_V_6_6_3_reg_3927[0]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[1]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[2]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[3]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[4]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[5]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[6]_i_3_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[7]_i_3_n_3 ;
  wire [7:0]src_buf_V_6_6_reg_631;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_once_reg_reg;
  wire [8:1]sub_i_i29_reg_3668;
  wire \sub_i_i29_reg_3668[1]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[2]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[3]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[4]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[5]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[6]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[7]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[8]_i_1_n_3 ;
  wire \sub_i_i29_reg_3668[8]_i_2_n_3 ;
  wire [7:0]sub_ln1351_10_fu_2524_p24_out;
  wire [7:0]sub_ln1351_11_fu_2533_p26_out;
  wire [7:0]sub_ln1351_12_fu_2542_p25_out;
  wire [7:0]sub_ln1351_13_fu_2551_p22_out;
  wire [7:0]sub_ln1351_14_fu_2560_p21_out;
  wire [7:0]sub_ln1351_15_fu_2569_p20_out;
  wire [7:0]sub_ln1351_9_fu_2515_p23_out;
  wire threshold_c_empty_n;
  wire [2:0]tmp_5_fu_1807_p9;
  wire [2:0]trunc_ln324_1_reg_3727;
  wire [2:0]trunc_ln324_2_reg_3732;
  wire [2:0]trunc_ln324_3_reg_3737;
  wire [2:0]trunc_ln324_4_reg_3742;
  wire [2:0]trunc_ln324_5_reg_3747__0;
  wire [2:0]trunc_ln324_6_reg_3752;
  wire \trunc_ln324_7_reg_3757_reg_n_3_[0] ;
  wire \trunc_ln324_7_reg_3757_reg_n_3_[2] ;
  wire [2:0]trunc_ln324_reg_3616__0;
  wire [2:0]wide_trip_count_reg_3607;
  wire \zext_ln1351_reg_3842[1]_i_2_n_3 ;
  wire [7:0]zext_ln1351_reg_3842_reg;
  wire [7:0]zext_ln37_reg_3648;
  wire [7:0]\zext_ln37_reg_3648_reg[7]_0 ;
  wire [7:5]\NLW_add_ln197_2_reg_3996_reg[2]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[2]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln197_2_reg_3996_reg[2]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[2]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln197_2_reg_3996_reg[2]_i_9_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[2]_i_9_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln197_2_reg_3996_reg[3]_i_10_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[3]_i_10_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln197_2_reg_3996_reg[3]_i_16_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[3]_i_16_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln197_2_reg_3996_reg[3]_i_45_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[3]_i_45_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln197_2_reg_3996_reg[3]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[3]_i_7_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln197_2_reg_3996_reg[3]_i_8_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[3]_i_8_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln197_2_reg_3996_reg[3]_i_9_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln197_2_reg_3996_reg[3]_i_9_O_UNCONNECTED ;
  wire [7:1]\NLW_and_ln192_12_reg_3990_reg[0]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_12_reg_3990_reg[0]_i_18_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_12_reg_3990_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_12_reg_3990_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_12_reg_3990_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_12_reg_3990_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_and_ln192_13_reg_4001_reg[0]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_13_reg_4001_reg[0]_i_18_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_13_reg_4001_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_13_reg_4001_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_13_reg_4001_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_13_reg_4001_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_and_ln192_14_reg_4007_reg[0]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_14_reg_4007_reg[0]_i_18_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_14_reg_4007_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_14_reg_4007_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_14_reg_4007_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_14_reg_4007_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_and_ln192_15_reg_4013_reg[0]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_15_reg_4013_reg[0]_i_18_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_15_reg_4013_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_15_reg_4013_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_15_reg_4013_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_15_reg_4013_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_1_reg_3879_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_1_reg_3879_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_1_reg_3879_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_1_reg_3879_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_2_reg_3886_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_2_reg_3886_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_2_reg_3886_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_2_reg_3886_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_5_reg_3907_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_5_reg_3907_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_5_reg_3907_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_5_reg_3907_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_7_reg_3920_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_7_reg_3920_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_7_reg_3920_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_7_reg_3920_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_12_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_21_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_init_buf_reg_497_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_init_buf_reg_497_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_or_ln162_reg_3853_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_or_ln162_reg_3853_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_or_ln169_reg_3864_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_or_ln169_reg_3864_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln162_1_reg_3859_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln162_1_reg_3859_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln169_1_reg_3869_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln169_1_reg_3869_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_spec_select5235_reg_3717_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_spec_select5235_reg_3717_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h80AA)) 
    \add_ln193_6_reg_4029[0]_i_1 
       (.I0(and_ln192_3_reg_3893_pp3_iter4_reg),
        .I1(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I2(\add_ln197_6_reg_4034[0]_i_2_n_3 ),
        .I3(and_ln192_2_reg_3886_pp3_iter4_reg),
        .O(add_ln193_6_fu_3271_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80FFFFFF)) 
    \add_ln193_6_reg_4029[1]_i_1 
       (.I0(\add_ln193_6_reg_4029[1]_i_2_n_3 ),
        .I1(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I2(and_ln192_reg_3969),
        .I3(and_ln192_2_reg_3886_pp3_iter4_reg),
        .I4(and_ln192_3_reg_3893_pp3_iter4_reg),
        .O(add_ln193_6_fu_3271_p2[1]));
  LUT6 #(
    .INIT(64'h8008FFFFFFFFFFFF)) 
    \add_ln193_6_reg_4029[1]_i_2 
       (.I0(and_ln192_13_reg_4001),
        .I1(and_ln192_12_reg_3990),
        .I2(add_ln197_2_reg_3996[1]),
        .I3(add_ln197_2_reg_3996[0]),
        .I4(and_ln192_14_reg_4007),
        .I5(and_ln192_15_reg_4013),
        .O(\add_ln193_6_reg_4029[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000FFFF000041FF)) 
    \add_ln193_6_reg_4029[2]_i_1 
       (.I0(\add_ln193_6_reg_4029[2]_i_2_n_3 ),
        .I1(\add_ln193_6_reg_4029[2]_i_3_n_3 ),
        .I2(add_ln197_2_reg_3996[2]),
        .I3(and_ln192_14_reg_4007),
        .I4(\add_ln193_6_reg_4029[2]_i_4_n_3 ),
        .I5(\add_ln193_6_reg_4029[2]_i_5_n_3 ),
        .O(add_ln193_6_fu_3271_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln193_6_reg_4029[2]_i_2 
       (.I0(and_ln192_13_reg_4001),
        .I1(and_ln192_12_reg_3990),
        .O(\add_ln193_6_reg_4029[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln193_6_reg_4029[2]_i_3 
       (.I0(add_ln197_2_reg_3996[0]),
        .I1(add_ln197_2_reg_3996[1]),
        .O(\add_ln193_6_reg_4029[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln193_6_reg_4029[2]_i_4 
       (.I0(and_ln192_3_reg_3893_pp3_iter4_reg),
        .I1(and_ln192_2_reg_3886_pp3_iter4_reg),
        .O(\add_ln193_6_reg_4029[2]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln193_6_reg_4029[2]_i_5 
       (.I0(and_ln192_reg_3969),
        .I1(and_ln192_15_reg_4013),
        .I2(and_ln192_1_reg_3879_pp3_iter4_reg),
        .O(\add_ln193_6_reg_4029[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0888888888880888)) 
    \add_ln193_6_reg_4029[3]_i_1 
       (.I0(and_ln192_14_reg_4007),
        .I1(\add_ln193_6_reg_4029[3]_i_2_n_3 ),
        .I2(and_ln192_13_reg_4001),
        .I3(and_ln192_12_reg_3990),
        .I4(\add_ln193_6_reg_4029[3]_i_3_n_3 ),
        .I5(add_ln197_2_reg_3996[3]),
        .O(add_ln193_6_fu_3271_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln193_6_reg_4029[3]_i_2 
       (.I0(and_ln192_3_reg_3893_pp3_iter4_reg),
        .I1(and_ln192_2_reg_3886_pp3_iter4_reg),
        .I2(and_ln192_reg_3969),
        .I3(and_ln192_15_reg_4013),
        .I4(and_ln192_1_reg_3879_pp3_iter4_reg),
        .O(\add_ln193_6_reg_4029[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln193_6_reg_4029[3]_i_3 
       (.I0(add_ln197_2_reg_3996[1]),
        .I1(add_ln197_2_reg_3996[0]),
        .I2(add_ln197_2_reg_3996[2]),
        .O(\add_ln193_6_reg_4029[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln193_6_reg_4029[4]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(icmp_ln882_2_reg_3771_pp3_iter4_reg),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .O(add_ln193_6_reg_40290));
  LUT6 #(
    .INIT(64'h0000555400000000)) 
    \add_ln193_6_reg_4029[4]_i_2 
       (.I0(\add_ln197_6_reg_4034[4]_i_3_n_3 ),
        .I1(add_ln197_2_reg_3996[1]),
        .I2(add_ln197_2_reg_3996[0]),
        .I3(add_ln197_2_reg_3996[2]),
        .I4(\add_ln197_6_reg_4034[2]_i_2_n_3 ),
        .I5(and_ln192_3_reg_3893_pp3_iter4_reg),
        .O(add_ln193_6_fu_3271_p2[4]));
  FDRE \add_ln193_6_reg_4029_reg[0] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(add_ln193_6_fu_3271_p2[0]),
        .Q(add_ln193_6_reg_4029[0]),
        .R(1'b0));
  FDRE \add_ln193_6_reg_4029_reg[1] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(add_ln193_6_fu_3271_p2[1]),
        .Q(add_ln193_6_reg_4029[1]),
        .R(1'b0));
  FDRE \add_ln193_6_reg_4029_reg[2] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(add_ln193_6_fu_3271_p2[2]),
        .Q(add_ln193_6_reg_4029[2]),
        .R(1'b0));
  FDRE \add_ln193_6_reg_4029_reg[3] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(add_ln193_6_fu_3271_p2[3]),
        .Q(add_ln193_6_reg_4029[3]),
        .R(1'b0));
  FDRE \add_ln193_6_reg_4029_reg[4] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(add_ln193_6_fu_3271_p2[4]),
        .Q(add_ln193_6_reg_4029[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBAA0000FFFFFFFF)) 
    \add_ln197_2_reg_3996[0]_i_1 
       (.I0(\add_ln197_2_reg_3996[0]_i_2_n_3 ),
        .I1(and_ln192_7_reg_3920),
        .I2(\or_ln202_3_reg_4019[0]_i_5_n_3 ),
        .I3(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I4(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .I5(p_0_in20_out),
        .O(select_ln192_7_fu_3006_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h55BF)) 
    \add_ln197_2_reg_3996[0]_i_2 
       (.I0(p_0_in25_in),
        .I1(icmp_ln171_2_fu_2611_p2),
        .I2(icmp_ln171_1_fu_2579_p2),
        .I3(p_0_in23_in),
        .O(\add_ln197_2_reg_3996[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln197_2_reg_3996[1]_i_1 
       (.I0(select_ln192_7_fu_3006_p3[1]),
        .O(add_ln197_2_fu_3026_p2[1]));
  LUT6 #(
    .INIT(64'h5B5FFFFFA4A00000)) 
    \add_ln197_2_reg_3996[2]_i_1 
       (.I0(p_0_in27_in),
        .I1(icmp_ln171_4_fu_2675_p2),
        .I2(p_0_in29_in),
        .I3(icmp_ln171_3_fu_2643_p2),
        .I4(\add_ln197_2_reg_3996[2]_i_4_n_3 ),
        .I5(select_ln192_7_fu_3006_p3[1]),
        .O(add_ln197_2_fu_3026_p2[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_10 
       (.I0(sub_ln1351_11_fu_2533_p26_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_11_fu_2533_p26_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\add_ln197_2_reg_3996[2]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_11 
       (.I0(sub_ln1351_11_fu_2533_p26_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_11_fu_2533_p26_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\add_ln197_2_reg_3996[2]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_12 
       (.I0(sub_ln1351_11_fu_2533_p26_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_11_fu_2533_p26_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\add_ln197_2_reg_3996[2]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_13 
       (.I0(sub_ln1351_11_fu_2533_p26_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_11_fu_2533_p26_out[1]),
        .I3(zext_ln37_reg_3648[1]),
        .O(\add_ln197_2_reg_3996[2]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln197_2_reg_3996[2]_i_14 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\add_ln197_2_reg_3996_reg[2]_i_9_n_10 ),
        .O(\add_ln197_2_reg_3996[2]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[2]_i_15 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_11_fu_2533_p26_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_11_fu_2533_p26_out[6]),
        .O(\add_ln197_2_reg_3996[2]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[2]_i_16 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_11_fu_2533_p26_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_11_fu_2533_p26_out[4]),
        .O(\add_ln197_2_reg_3996[2]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[2]_i_17 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_11_fu_2533_p26_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_11_fu_2533_p26_out[2]),
        .O(\add_ln197_2_reg_3996[2]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[2]_i_18 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_11_fu_2533_p26_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_11_fu_2533_p26_out[0]),
        .O(\add_ln197_2_reg_3996[2]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln197_2_reg_3996[2]_i_19 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\add_ln197_2_reg_3996_reg[2]_i_9_n_10 ),
        .O(\add_ln197_2_reg_3996[2]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_20 
       (.I0(sub_ln1351_11_fu_2533_p26_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_11_fu_2533_p26_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\add_ln197_2_reg_3996[2]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_21 
       (.I0(sub_ln1351_11_fu_2533_p26_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_11_fu_2533_p26_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\add_ln197_2_reg_3996[2]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_22 
       (.I0(sub_ln1351_11_fu_2533_p26_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_11_fu_2533_p26_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\add_ln197_2_reg_3996[2]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[2]_i_23 
       (.I0(sub_ln1351_11_fu_2533_p26_out[1]),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(sub_ln1351_11_fu_2533_p26_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\add_ln197_2_reg_3996[2]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_25 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(src_buf_V_4_0_0_reg_1243[7]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[7]),
        .O(\add_ln197_2_reg_3996[2]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_26 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(src_buf_V_4_0_0_reg_1243[6]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[6]),
        .O(\add_ln197_2_reg_3996[2]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_27 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(src_buf_V_4_0_0_reg_1243[5]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[5]),
        .O(\add_ln197_2_reg_3996[2]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_28 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(src_buf_V_4_0_0_reg_1243[4]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[4]),
        .O(\add_ln197_2_reg_3996[2]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_29 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(src_buf_V_4_0_0_reg_1243[3]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[3]),
        .O(\add_ln197_2_reg_3996[2]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_30 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(src_buf_V_4_0_0_reg_1243[2]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[2]),
        .O(\add_ln197_2_reg_3996[2]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_31 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(src_buf_V_4_0_0_reg_1243[1]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[1]),
        .O(\add_ln197_2_reg_3996[2]_i_31_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[2]_i_32 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(src_buf_V_4_0_0_reg_1243[0]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_36_reg_1322[0]),
        .O(\add_ln197_2_reg_3996[2]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h0222222220222222)) 
    \add_ln197_2_reg_3996[2]_i_4 
       (.I0(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .I1(\add_ln197_2_reg_3996[0]_i_2_n_3 ),
        .I2(\add_ln197_2_reg_3996[3]_i_2_n_3 ),
        .I3(and_ln192_7_reg_3920),
        .I4(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I5(\add_ln197_2_reg_3996[3]_i_6_n_3 ),
        .O(\add_ln197_2_reg_3996[2]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[2]_i_5 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_11_fu_2533_p26_out[7]),
        .I2(sub_ln1351_11_fu_2533_p26_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\add_ln197_2_reg_3996[2]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[2]_i_6 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_11_fu_2533_p26_out[5]),
        .I2(sub_ln1351_11_fu_2533_p26_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\add_ln197_2_reg_3996[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[2]_i_7 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_11_fu_2533_p26_out[3]),
        .I2(sub_ln1351_11_fu_2533_p26_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\add_ln197_2_reg_3996[2]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \add_ln197_2_reg_3996[2]_i_8 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_11_fu_2533_p26_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_11_fu_2533_p26_out[0]),
        .O(\add_ln197_2_reg_3996[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00008C000000CC00)) 
    \add_ln197_2_reg_3996[3]_i_1 
       (.I0(\add_ln197_2_reg_3996[3]_i_2_n_3 ),
        .I1(p_0_in20_out),
        .I2(\add_ln197_2_reg_3996[3]_i_3_n_3 ),
        .I3(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .I4(\add_ln197_2_reg_3996[3]_i_5_n_3 ),
        .I5(\add_ln197_2_reg_3996[3]_i_6_n_3 ),
        .O(add_ln197_2_fu_3026_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln197_2_reg_3996[3]_i_11 
       (.I0(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I1(and_ln192_7_reg_3920),
        .I2(\add_ln197_2_reg_3996[3]_i_2_n_3 ),
        .O(\add_ln197_2_reg_3996[3]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[3]_i_12 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_9_fu_2515_p23_out[7]),
        .I2(sub_ln1351_9_fu_2515_p23_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\add_ln197_2_reg_3996[3]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[3]_i_13 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_9_fu_2515_p23_out[5]),
        .I2(sub_ln1351_9_fu_2515_p23_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\add_ln197_2_reg_3996[3]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[3]_i_14 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_9_fu_2515_p23_out[3]),
        .I2(sub_ln1351_9_fu_2515_p23_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\add_ln197_2_reg_3996[3]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \add_ln197_2_reg_3996[3]_i_15 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_9_fu_2515_p23_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_9_fu_2515_p23_out[0]),
        .O(\add_ln197_2_reg_3996[3]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_17 
       (.I0(sub_ln1351_9_fu_2515_p23_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_9_fu_2515_p23_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\add_ln197_2_reg_3996[3]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_18 
       (.I0(sub_ln1351_9_fu_2515_p23_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_9_fu_2515_p23_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\add_ln197_2_reg_3996[3]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_19 
       (.I0(sub_ln1351_9_fu_2515_p23_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_9_fu_2515_p23_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\add_ln197_2_reg_3996[3]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8000888888888888)) 
    \add_ln197_2_reg_3996[3]_i_2 
       (.I0(and_ln192_5_reg_3907),
        .I1(and_ln192_6_reg_3914),
        .I2(and_ln192_1_reg_3879),
        .I3(and_ln192_2_reg_3886),
        .I4(and_ln192_3_reg_3893),
        .I5(and_ln192_4_reg_3900),
        .O(\add_ln197_2_reg_3996[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_20 
       (.I0(sub_ln1351_9_fu_2515_p23_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_9_fu_2515_p23_out[1]),
        .I3(zext_ln37_reg_3648[1]),
        .O(\add_ln197_2_reg_3996[3]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln197_2_reg_3996[3]_i_21 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\add_ln197_2_reg_3996_reg[3]_i_16_n_10 ),
        .O(\add_ln197_2_reg_3996[3]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_22 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_9_fu_2515_p23_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_9_fu_2515_p23_out[6]),
        .O(\add_ln197_2_reg_3996[3]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_23 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_9_fu_2515_p23_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_9_fu_2515_p23_out[4]),
        .O(\add_ln197_2_reg_3996[3]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_24 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_9_fu_2515_p23_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_9_fu_2515_p23_out[2]),
        .O(\add_ln197_2_reg_3996[3]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_25 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_9_fu_2515_p23_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_9_fu_2515_p23_out[0]),
        .O(\add_ln197_2_reg_3996[3]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln197_2_reg_3996[3]_i_26 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\add_ln197_2_reg_3996_reg[3]_i_16_n_10 ),
        .O(\add_ln197_2_reg_3996[3]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_27 
       (.I0(sub_ln1351_9_fu_2515_p23_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_9_fu_2515_p23_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\add_ln197_2_reg_3996[3]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_28 
       (.I0(sub_ln1351_9_fu_2515_p23_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_9_fu_2515_p23_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\add_ln197_2_reg_3996[3]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_29 
       (.I0(sub_ln1351_9_fu_2515_p23_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_9_fu_2515_p23_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\add_ln197_2_reg_3996[3]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h0000AA40)) 
    \add_ln197_2_reg_3996[3]_i_3 
       (.I0(p_0_in23_in),
        .I1(icmp_ln171_1_fu_2579_p2),
        .I2(icmp_ln171_2_fu_2611_p2),
        .I3(p_0_in25_in),
        .I4(\add_ln197_2_reg_3996[3]_i_11_n_3 ),
        .O(\add_ln197_2_reg_3996[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_30 
       (.I0(sub_ln1351_9_fu_2515_p23_out[1]),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(sub_ln1351_9_fu_2515_p23_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\add_ln197_2_reg_3996[3]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln197_2_reg_3996[3]_i_31 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\add_ln197_2_reg_3996_reg[3]_i_45_n_10 ),
        .O(\add_ln197_2_reg_3996[3]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_32 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_10_fu_2524_p24_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_10_fu_2524_p24_out[6]),
        .O(\add_ln197_2_reg_3996[3]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_33 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_10_fu_2524_p24_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_10_fu_2524_p24_out[4]),
        .O(\add_ln197_2_reg_3996[3]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_34 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_10_fu_2524_p24_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_10_fu_2524_p24_out[2]),
        .O(\add_ln197_2_reg_3996[3]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \add_ln197_2_reg_3996[3]_i_35 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_10_fu_2524_p24_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_10_fu_2524_p24_out[0]),
        .O(\add_ln197_2_reg_3996[3]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln197_2_reg_3996[3]_i_36 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\add_ln197_2_reg_3996_reg[3]_i_45_n_10 ),
        .O(\add_ln197_2_reg_3996[3]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_37 
       (.I0(sub_ln1351_10_fu_2524_p24_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_10_fu_2524_p24_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\add_ln197_2_reg_3996[3]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_38 
       (.I0(sub_ln1351_10_fu_2524_p24_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_10_fu_2524_p24_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\add_ln197_2_reg_3996[3]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_39 
       (.I0(sub_ln1351_10_fu_2524_p24_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_10_fu_2524_p24_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\add_ln197_2_reg_3996[3]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'hAA40)) 
    \add_ln197_2_reg_3996[3]_i_4 
       (.I0(p_0_in25_in),
        .I1(icmp_ln171_2_fu_2611_p2),
        .I2(icmp_ln171_3_fu_2643_p2),
        .I3(p_0_in29_in),
        .O(\add_ln197_2_reg_3996[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_40 
       (.I0(sub_ln1351_10_fu_2524_p24_out[1]),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(sub_ln1351_10_fu_2524_p24_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\add_ln197_2_reg_3996[3]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[3]_i_41 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_10_fu_2524_p24_out[7]),
        .I2(sub_ln1351_10_fu_2524_p24_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\add_ln197_2_reg_3996[3]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[3]_i_42 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_10_fu_2524_p24_out[5]),
        .I2(sub_ln1351_10_fu_2524_p24_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\add_ln197_2_reg_3996[3]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \add_ln197_2_reg_3996[3]_i_43 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_10_fu_2524_p24_out[3]),
        .I2(sub_ln1351_10_fu_2524_p24_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\add_ln197_2_reg_3996[3]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \add_ln197_2_reg_3996[3]_i_44 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_10_fu_2524_p24_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_10_fu_2524_p24_out[0]),
        .O(\add_ln197_2_reg_3996[3]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_46 
       (.I0(sub_ln1351_10_fu_2524_p24_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_10_fu_2524_p24_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\add_ln197_2_reg_3996[3]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_47 
       (.I0(sub_ln1351_10_fu_2524_p24_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_10_fu_2524_p24_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\add_ln197_2_reg_3996[3]_i_47_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_48 
       (.I0(sub_ln1351_10_fu_2524_p24_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_10_fu_2524_p24_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\add_ln197_2_reg_3996[3]_i_48_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln197_2_reg_3996[3]_i_49 
       (.I0(sub_ln1351_10_fu_2524_p24_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_10_fu_2524_p24_out[1]),
        .I3(zext_ln37_reg_3648[1]),
        .O(\add_ln197_2_reg_3996[3]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h7777DFFFFFFFFFFF)) 
    \add_ln197_2_reg_3996[3]_i_5 
       (.I0(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I1(p_0_in25_in),
        .I2(icmp_ln171_2_fu_2611_p2),
        .I3(icmp_ln171_1_fu_2579_p2),
        .I4(p_0_in23_in),
        .I5(and_ln192_7_reg_3920),
        .O(\add_ln197_2_reg_3996[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_52 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(src_buf_V_6_2_0_reg_1221[7]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[7]),
        .O(\add_ln197_2_reg_3996[3]_i_52_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_53 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(src_buf_V_6_2_0_reg_1221[6]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[6]),
        .O(\add_ln197_2_reg_3996[3]_i_53_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_54 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(src_buf_V_6_2_0_reg_1221[5]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[5]),
        .O(\add_ln197_2_reg_3996[3]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_55 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(src_buf_V_6_2_0_reg_1221[4]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[4]),
        .O(\add_ln197_2_reg_3996[3]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_56 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(src_buf_V_6_2_0_reg_1221[3]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[3]),
        .O(\add_ln197_2_reg_3996[3]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_57 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(src_buf_V_6_2_0_reg_1221[2]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[2]),
        .O(\add_ln197_2_reg_3996[3]_i_57_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_58 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(src_buf_V_6_2_0_reg_1221[1]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[1]),
        .O(\add_ln197_2_reg_3996[3]_i_58_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_59 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(src_buf_V_6_2_0_reg_1221[0]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_6_2_1_34_reg_1298[0]),
        .O(\add_ln197_2_reg_3996[3]_i_59_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln197_2_reg_3996[3]_i_6 
       (.I0(and_ln192_5_reg_3907),
        .I1(and_ln192_6_reg_3914),
        .I2(and_ln192_4_reg_3900),
        .I3(and_ln192_3_reg_3893),
        .O(\add_ln197_2_reg_3996[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_60 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(src_buf_V_5_1_0_reg_1232[7]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[7]),
        .O(\add_ln197_2_reg_3996[3]_i_60_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_61 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(src_buf_V_5_1_0_reg_1232[6]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[6]),
        .O(\add_ln197_2_reg_3996[3]_i_61_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_62 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(src_buf_V_5_1_0_reg_1232[5]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[5]),
        .O(\add_ln197_2_reg_3996[3]_i_62_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_63 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(src_buf_V_5_1_0_reg_1232[4]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[4]),
        .O(\add_ln197_2_reg_3996[3]_i_63_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_64 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(src_buf_V_5_1_0_reg_1232[3]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[3]),
        .O(\add_ln197_2_reg_3996[3]_i_64_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_65 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(src_buf_V_5_1_0_reg_1232[2]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[2]),
        .O(\add_ln197_2_reg_3996[3]_i_65_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_66 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(src_buf_V_5_1_0_reg_1232[1]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[1]),
        .O(\add_ln197_2_reg_3996[3]_i_66_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln197_2_reg_3996[3]_i_67 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(src_buf_V_5_1_0_reg_1232[0]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_5_1_1_35_reg_1310[0]),
        .O(\add_ln197_2_reg_3996[3]_i_67_n_3 ));
  FDRE \add_ln197_2_reg_3996_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(select_ln192_7_fu_3006_p3[0]),
        .Q(add_ln197_2_reg_3996[0]),
        .R(1'b0));
  FDRE \add_ln197_2_reg_3996_reg[1] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(add_ln197_2_fu_3026_p2[1]),
        .Q(add_ln197_2_reg_3996[1]),
        .R(1'b0));
  FDRE \add_ln197_2_reg_3996_reg[2] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(add_ln197_2_fu_3026_p2[2]),
        .Q(add_ln197_2_reg_3996[2]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln197_2_reg_3996_reg[2]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[2]_i_2_CO_UNCONNECTED [7:5],p_0_in29_in,\add_ln197_2_reg_3996_reg[2]_i_2_n_7 ,\add_ln197_2_reg_3996_reg[2]_i_2_n_8 ,\add_ln197_2_reg_3996_reg[2]_i_2_n_9 ,\add_ln197_2_reg_3996_reg[2]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[2]_i_5_n_3 ,\add_ln197_2_reg_3996[2]_i_6_n_3 ,\add_ln197_2_reg_3996[2]_i_7_n_3 ,\add_ln197_2_reg_3996[2]_i_8_n_3 }),
        .O(\NLW_add_ln197_2_reg_3996_reg[2]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996_reg[2]_i_9_n_10 ,\add_ln197_2_reg_3996[2]_i_10_n_3 ,\add_ln197_2_reg_3996[2]_i_11_n_3 ,\add_ln197_2_reg_3996[2]_i_12_n_3 ,\add_ln197_2_reg_3996[2]_i_13_n_3 }));
  CARRY8 \add_ln197_2_reg_3996_reg[2]_i_24 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln197_2_reg_3996_reg[2]_i_24_n_3 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_4 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_5 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_6 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_7 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_8 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_9 ,\add_ln197_2_reg_3996_reg[2]_i_24_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_11_fu_2533_p26_out),
        .S({\add_ln197_2_reg_3996[2]_i_25_n_3 ,\add_ln197_2_reg_3996[2]_i_26_n_3 ,\add_ln197_2_reg_3996[2]_i_27_n_3 ,\add_ln197_2_reg_3996[2]_i_28_n_3 ,\add_ln197_2_reg_3996[2]_i_29_n_3 ,\add_ln197_2_reg_3996[2]_i_30_n_3 ,\add_ln197_2_reg_3996[2]_i_31_n_3 ,\add_ln197_2_reg_3996[2]_i_32_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln197_2_reg_3996_reg[2]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[2]_i_3_CO_UNCONNECTED [7:5],icmp_ln171_3_fu_2643_p2,\add_ln197_2_reg_3996_reg[2]_i_3_n_7 ,\add_ln197_2_reg_3996_reg[2]_i_3_n_8 ,\add_ln197_2_reg_3996_reg[2]_i_3_n_9 ,\add_ln197_2_reg_3996_reg[2]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[2]_i_14_n_3 ,\add_ln197_2_reg_3996[2]_i_15_n_3 ,\add_ln197_2_reg_3996[2]_i_16_n_3 ,\add_ln197_2_reg_3996[2]_i_17_n_3 ,\add_ln197_2_reg_3996[2]_i_18_n_3 }),
        .O(\NLW_add_ln197_2_reg_3996_reg[2]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[2]_i_19_n_3 ,\add_ln197_2_reg_3996[2]_i_20_n_3 ,\add_ln197_2_reg_3996[2]_i_21_n_3 ,\add_ln197_2_reg_3996[2]_i_22_n_3 ,\add_ln197_2_reg_3996[2]_i_23_n_3 }));
  CARRY8 \add_ln197_2_reg_3996_reg[2]_i_9 
       (.CI(\add_ln197_2_reg_3996_reg[2]_i_24_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[2]_i_9_CO_UNCONNECTED [7:1],\add_ln197_2_reg_3996_reg[2]_i_9_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln197_2_reg_3996_reg[2]_i_9_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln197_2_reg_3996_reg[3] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(add_ln197_2_fu_3026_p2[3]),
        .Q(add_ln197_2_reg_3996[3]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[3]_i_10_CO_UNCONNECTED [7:5],p_0_in25_in,\add_ln197_2_reg_3996_reg[3]_i_10_n_7 ,\add_ln197_2_reg_3996_reg[3]_i_10_n_8 ,\add_ln197_2_reg_3996_reg[3]_i_10_n_9 ,\add_ln197_2_reg_3996_reg[3]_i_10_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[3]_i_41_n_3 ,\add_ln197_2_reg_3996[3]_i_42_n_3 ,\add_ln197_2_reg_3996[3]_i_43_n_3 ,\add_ln197_2_reg_3996[3]_i_44_n_3 }),
        .O(\NLW_add_ln197_2_reg_3996_reg[3]_i_10_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996_reg[3]_i_45_n_10 ,\add_ln197_2_reg_3996[3]_i_46_n_3 ,\add_ln197_2_reg_3996[3]_i_47_n_3 ,\add_ln197_2_reg_3996[3]_i_48_n_3 ,\add_ln197_2_reg_3996[3]_i_49_n_3 }));
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_16 
       (.CI(\add_ln197_2_reg_3996_reg[3]_i_50_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[3]_i_16_CO_UNCONNECTED [7:1],\add_ln197_2_reg_3996_reg[3]_i_16_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln197_2_reg_3996_reg[3]_i_16_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_45 
       (.CI(\add_ln197_2_reg_3996_reg[3]_i_51_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[3]_i_45_CO_UNCONNECTED [7:1],\add_ln197_2_reg_3996_reg[3]_i_45_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln197_2_reg_3996_reg[3]_i_45_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_50 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln197_2_reg_3996_reg[3]_i_50_n_3 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_4 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_5 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_6 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_7 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_8 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_9 ,\add_ln197_2_reg_3996_reg[3]_i_50_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_9_fu_2515_p23_out),
        .S({\add_ln197_2_reg_3996[3]_i_52_n_3 ,\add_ln197_2_reg_3996[3]_i_53_n_3 ,\add_ln197_2_reg_3996[3]_i_54_n_3 ,\add_ln197_2_reg_3996[3]_i_55_n_3 ,\add_ln197_2_reg_3996[3]_i_56_n_3 ,\add_ln197_2_reg_3996[3]_i_57_n_3 ,\add_ln197_2_reg_3996[3]_i_58_n_3 ,\add_ln197_2_reg_3996[3]_i_59_n_3 }));
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_51 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln197_2_reg_3996_reg[3]_i_51_n_3 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_4 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_5 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_6 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_7 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_8 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_9 ,\add_ln197_2_reg_3996_reg[3]_i_51_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_10_fu_2524_p24_out),
        .S({\add_ln197_2_reg_3996[3]_i_60_n_3 ,\add_ln197_2_reg_3996[3]_i_61_n_3 ,\add_ln197_2_reg_3996[3]_i_62_n_3 ,\add_ln197_2_reg_3996[3]_i_63_n_3 ,\add_ln197_2_reg_3996[3]_i_64_n_3 ,\add_ln197_2_reg_3996[3]_i_65_n_3 ,\add_ln197_2_reg_3996[3]_i_66_n_3 ,\add_ln197_2_reg_3996[3]_i_67_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[3]_i_7_CO_UNCONNECTED [7:5],p_0_in23_in,\add_ln197_2_reg_3996_reg[3]_i_7_n_7 ,\add_ln197_2_reg_3996_reg[3]_i_7_n_8 ,\add_ln197_2_reg_3996_reg[3]_i_7_n_9 ,\add_ln197_2_reg_3996_reg[3]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[3]_i_12_n_3 ,\add_ln197_2_reg_3996[3]_i_13_n_3 ,\add_ln197_2_reg_3996[3]_i_14_n_3 ,\add_ln197_2_reg_3996[3]_i_15_n_3 }),
        .O(\NLW_add_ln197_2_reg_3996_reg[3]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996_reg[3]_i_16_n_10 ,\add_ln197_2_reg_3996[3]_i_17_n_3 ,\add_ln197_2_reg_3996[3]_i_18_n_3 ,\add_ln197_2_reg_3996[3]_i_19_n_3 ,\add_ln197_2_reg_3996[3]_i_20_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[3]_i_8_CO_UNCONNECTED [7:5],icmp_ln171_1_fu_2579_p2,\add_ln197_2_reg_3996_reg[3]_i_8_n_7 ,\add_ln197_2_reg_3996_reg[3]_i_8_n_8 ,\add_ln197_2_reg_3996_reg[3]_i_8_n_9 ,\add_ln197_2_reg_3996_reg[3]_i_8_n_10 }),
        .DI({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[3]_i_21_n_3 ,\add_ln197_2_reg_3996[3]_i_22_n_3 ,\add_ln197_2_reg_3996[3]_i_23_n_3 ,\add_ln197_2_reg_3996[3]_i_24_n_3 ,\add_ln197_2_reg_3996[3]_i_25_n_3 }),
        .O(\NLW_add_ln197_2_reg_3996_reg[3]_i_8_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[3]_i_26_n_3 ,\add_ln197_2_reg_3996[3]_i_27_n_3 ,\add_ln197_2_reg_3996[3]_i_28_n_3 ,\add_ln197_2_reg_3996[3]_i_29_n_3 ,\add_ln197_2_reg_3996[3]_i_30_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln197_2_reg_3996_reg[3]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln197_2_reg_3996_reg[3]_i_9_CO_UNCONNECTED [7:5],icmp_ln171_2_fu_2611_p2,\add_ln197_2_reg_3996_reg[3]_i_9_n_7 ,\add_ln197_2_reg_3996_reg[3]_i_9_n_8 ,\add_ln197_2_reg_3996_reg[3]_i_9_n_9 ,\add_ln197_2_reg_3996_reg[3]_i_9_n_10 }),
        .DI({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[3]_i_31_n_3 ,\add_ln197_2_reg_3996[3]_i_32_n_3 ,\add_ln197_2_reg_3996[3]_i_33_n_3 ,\add_ln197_2_reg_3996[3]_i_34_n_3 ,\add_ln197_2_reg_3996[3]_i_35_n_3 }),
        .O(\NLW_add_ln197_2_reg_3996_reg[3]_i_9_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\add_ln197_2_reg_3996[3]_i_36_n_3 ,\add_ln197_2_reg_3996[3]_i_37_n_3 ,\add_ln197_2_reg_3996[3]_i_38_n_3 ,\add_ln197_2_reg_3996[3]_i_39_n_3 ,\add_ln197_2_reg_3996[3]_i_40_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    \add_ln197_6_reg_4034[0]_i_1 
       (.I0(and_ln192_2_reg_3886_pp3_iter4_reg),
        .I1(\add_ln197_6_reg_4034[0]_i_2_n_3 ),
        .I2(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I3(and_ln192_3_reg_3893_pp3_iter4_reg),
        .O(select_ln192_15_fu_3264_p3));
  LUT6 #(
    .INIT(64'h0888AAAAFFFFFFFF)) 
    \add_ln197_6_reg_4034[0]_i_2 
       (.I0(and_ln192_15_reg_4013),
        .I1(and_ln192_13_reg_4001),
        .I2(and_ln192_12_reg_3990),
        .I3(add_ln197_2_reg_3996[0]),
        .I4(and_ln192_14_reg_4007),
        .I5(and_ln192_reg_3969),
        .O(\add_ln197_6_reg_4034[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \add_ln197_6_reg_4034[1]_i_1 
       (.I0(\add_ln197_6_reg_4034[1]_i_2_n_3 ),
        .I1(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I2(and_ln192_2_reg_3886_pp3_iter4_reg),
        .I3(and_ln192_3_reg_3893_pp3_iter4_reg),
        .O(add_ln197_6_fu_3277_p2[1]));
  LUT6 #(
    .INIT(64'hB000FFFFFFFFFFFF)) 
    \add_ln197_6_reg_4034[1]_i_2 
       (.I0(add_ln197_2_reg_3996[1]),
        .I1(and_ln192_12_reg_3990),
        .I2(and_ln192_13_reg_4001),
        .I3(and_ln192_14_reg_4007),
        .I4(and_ln192_reg_3969),
        .I5(and_ln192_15_reg_4013),
        .O(\add_ln197_6_reg_4034[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hC888888888888888)) 
    \add_ln197_6_reg_4034[2]_i_1 
       (.I0(\add_ln197_6_reg_4034[2]_i_2_n_3 ),
        .I1(and_ln192_3_reg_3893_pp3_iter4_reg),
        .I2(add_ln197_2_reg_3996[2]),
        .I3(and_ln192_14_reg_4007),
        .I4(and_ln192_13_reg_4001),
        .I5(and_ln192_12_reg_3990),
        .O(add_ln197_6_fu_3277_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln197_6_reg_4034[2]_i_2 
       (.I0(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I1(and_ln192_15_reg_4013),
        .I2(and_ln192_reg_3969),
        .I3(and_ln192_2_reg_3886_pp3_iter4_reg),
        .O(\add_ln197_6_reg_4034[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln197_6_reg_4034[3]_i_1 
       (.I0(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I1(and_ln192_15_reg_4013),
        .I2(and_ln192_reg_3969),
        .I3(and_ln192_2_reg_3886_pp3_iter4_reg),
        .I4(and_ln192_3_reg_3893_pp3_iter4_reg),
        .I5(\add_ln197_6_reg_4034[4]_i_3_n_3 ),
        .O(add_ln197_6_fu_3277_p2[3]));
  LUT4 #(
    .INIT(16'h2000)) 
    \add_ln197_6_reg_4034[4]_i_1 
       (.I0(and_ln192_4_reg_3900_pp3_iter4_reg),
        .I1(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I2(icmp_ln882_2_reg_3771_pp3_iter4_reg),
        .I3(ap_block_pp3_stage0_subdone),
        .O(add_ln197_6_reg_40340));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \add_ln197_6_reg_4034[4]_i_2 
       (.I0(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I1(and_ln192_15_reg_4013),
        .I2(and_ln192_reg_3969),
        .I3(and_ln192_2_reg_3886_pp3_iter4_reg),
        .I4(and_ln192_3_reg_3893_pp3_iter4_reg),
        .I5(\add_ln197_6_reg_4034[4]_i_3_n_3 ),
        .O(add_ln197_6_fu_3277_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln197_6_reg_4034[4]_i_3 
       (.I0(and_ln192_14_reg_4007),
        .I1(and_ln192_13_reg_4001),
        .I2(and_ln192_12_reg_3990),
        .I3(add_ln197_2_reg_3996[3]),
        .O(\add_ln197_6_reg_4034[4]_i_3_n_3 ));
  FDRE \add_ln197_6_reg_4034_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_6_reg_40340),
        .D(select_ln192_15_fu_3264_p3),
        .Q(add_ln197_6_reg_4034[0]),
        .R(1'b0));
  FDRE \add_ln197_6_reg_4034_reg[1] 
       (.C(ap_clk),
        .CE(add_ln197_6_reg_40340),
        .D(add_ln197_6_fu_3277_p2[1]),
        .Q(add_ln197_6_reg_4034[1]),
        .R(1'b0));
  FDRE \add_ln197_6_reg_4034_reg[2] 
       (.C(ap_clk),
        .CE(add_ln197_6_reg_40340),
        .D(add_ln197_6_fu_3277_p2[2]),
        .Q(add_ln197_6_reg_4034[2]),
        .R(1'b0));
  FDRE \add_ln197_6_reg_4034_reg[3] 
       (.C(ap_clk),
        .CE(add_ln197_6_reg_40340),
        .D(add_ln197_6_fu_3277_p2[3]),
        .Q(add_ln197_6_reg_4034[3]),
        .R(1'b0));
  FDRE \add_ln197_6_reg_4034_reg[4] 
       (.C(ap_clk),
        .CE(add_ln197_6_reg_40340),
        .D(add_ln197_6_fu_3277_p2[4]),
        .Q(add_ln197_6_reg_4034[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04F7)) 
    \add_ln695_3_reg_3766[0]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[0]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I3(\empty_32_reg_619_reg_n_3_[0] ),
        .O(add_ln695_3_fu_1668_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln695_3_reg_3766[10]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(\add_ln695_3_reg_3766[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_3766[10]_i_2 
       (.I0(add_ln695_3_reg_3766_reg[10]),
        .I1(\empty_32_reg_619_reg_n_3_[10] ),
        .I2(\add_ln695_3_reg_3766[10]_i_3_n_3 ),
        .I3(\empty_32_reg_619_reg_n_3_[9] ),
        .I4(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I5(add_ln695_3_reg_3766_reg[9]),
        .O(add_ln695_3_fu_1668_p2[10]));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \add_ln695_3_reg_3766[10]_i_3 
       (.I0(\empty_32_reg_619_reg_n_3_[8] ),
        .I1(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I2(add_ln695_3_reg_3766_reg[8]),
        .I3(\empty_32_reg_619_reg_n_3_[7] ),
        .I4(add_ln695_3_reg_3766_reg[7]),
        .I5(\add_ln695_3_reg_3766[8]_i_2_n_3 ),
        .O(\add_ln695_3_reg_3766[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \add_ln695_3_reg_3766[10]_i_4 
       (.I0(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(\add_ln695_3_reg_3766[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h33335A33CCCC5ACC)) 
    \add_ln695_3_reg_3766[1]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[0]),
        .I1(\empty_32_reg_619_reg_n_3_[0] ),
        .I2(add_ln695_3_reg_3766_reg[1]),
        .I3(buf_2_V_U_n_23),
        .I4(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I5(\empty_32_reg_619_reg_n_3_[1] ),
        .O(\add_ln695_3_reg_3766[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_3_reg_3766[2]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[2]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I3(\empty_32_reg_619_reg_n_3_[2] ),
        .I4(\icmp_ln265_reg_3762[0]_i_4_n_3 ),
        .O(add_ln695_3_fu_1668_p2[2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_3766[3]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[3]),
        .I1(\empty_32_reg_619_reg_n_3_[3] ),
        .I2(\icmp_ln265_reg_3762[0]_i_4_n_3 ),
        .I3(\empty_32_reg_619_reg_n_3_[2] ),
        .I4(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I5(add_ln695_3_reg_3766_reg[2]),
        .O(add_ln695_3_fu_1668_p2[3]));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_3_reg_3766[4]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[4]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I3(\empty_32_reg_619_reg_n_3_[4] ),
        .I4(\add_ln695_3_reg_3766[5]_i_2_n_3 ),
        .O(add_ln695_3_fu_1668_p2[4]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_3766[5]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[5]),
        .I1(\empty_32_reg_619_reg_n_3_[5] ),
        .I2(\add_ln695_3_reg_3766[5]_i_2_n_3 ),
        .I3(\empty_32_reg_619_reg_n_3_[4] ),
        .I4(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I5(add_ln695_3_reg_3766_reg[4]),
        .O(add_ln695_3_fu_1668_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_3_reg_3766[5]_i_2 
       (.I0(add_ln695_3_reg_3766_reg[3]),
        .I1(\empty_32_reg_619_reg_n_3_[3] ),
        .I2(\icmp_ln265_reg_3762[0]_i_4_n_3 ),
        .I3(\empty_32_reg_619_reg_n_3_[2] ),
        .I4(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I5(add_ln695_3_reg_3766_reg[2]),
        .O(\add_ln695_3_reg_3766[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_3_reg_3766[6]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[6]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I3(\empty_32_reg_619_reg_n_3_[6] ),
        .I4(\add_ln695_3_reg_3766[6]_i_2_n_3 ),
        .O(add_ln695_3_fu_1668_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_3_reg_3766[6]_i_2 
       (.I0(add_ln695_3_reg_3766_reg[5]),
        .I1(\empty_32_reg_619_reg_n_3_[5] ),
        .I2(\add_ln695_3_reg_3766[5]_i_2_n_3 ),
        .I3(\empty_32_reg_619_reg_n_3_[4] ),
        .I4(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I5(add_ln695_3_reg_3766_reg[4]),
        .O(\add_ln695_3_reg_3766[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_3_reg_3766[7]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[7]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I3(\empty_32_reg_619_reg_n_3_[7] ),
        .I4(\add_ln695_3_reg_3766[8]_i_2_n_3 ),
        .O(add_ln695_3_fu_1668_p2[7]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_3766[8]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[8]),
        .I1(\empty_32_reg_619_reg_n_3_[8] ),
        .I2(\add_ln695_3_reg_3766[8]_i_2_n_3 ),
        .I3(\empty_32_reg_619_reg_n_3_[7] ),
        .I4(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I5(add_ln695_3_reg_3766_reg[7]),
        .O(add_ln695_3_fu_1668_p2[8]));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \add_ln695_3_reg_3766[8]_i_2 
       (.I0(add_ln695_3_reg_3766_reg[6]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I4(\empty_32_reg_619_reg_n_3_[6] ),
        .I5(\add_ln695_3_reg_3766[6]_i_2_n_3 ),
        .O(\add_ln695_3_reg_3766[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_3_reg_3766[9]_i_1 
       (.I0(add_ln695_3_reg_3766_reg[9]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I3(\empty_32_reg_619_reg_n_3_[9] ),
        .I4(\add_ln695_3_reg_3766[10]_i_3_n_3 ),
        .O(add_ln695_3_fu_1668_p2[9]));
  FDRE \add_ln695_3_reg_3766_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[0]),
        .Q(add_ln695_3_reg_3766_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[10]),
        .Q(add_ln695_3_reg_3766_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(\add_ln695_3_reg_3766[1]_i_1_n_3 ),
        .Q(add_ln695_3_reg_3766_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[2]),
        .Q(add_ln695_3_reg_3766_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[3]),
        .Q(add_ln695_3_reg_3766_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[4]),
        .Q(add_ln695_3_reg_3766_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[5]),
        .Q(add_ln695_3_reg_3766_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[6]),
        .Q(add_ln695_3_reg_3766_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[7]),
        .Q(add_ln695_3_reg_3766_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[8]),
        .Q(add_ln695_3_reg_3766_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_3766_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_3766[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1668_p2[9]),
        .Q(add_ln695_3_reg_3766_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \add_ln695_reg_3624[0]_i_1 
       (.I0(add_ln695_reg_3624_reg[0]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln510_reg_3620),
        .I3(\empty_reg_507_reg_n_3_[0] ),
        .O(add_ln695_fu_1493_p2[0]));
  LUT4 #(
    .INIT(16'hA200)) 
    \add_ln695_reg_3624[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(img_gray_src_data_empty_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\add_ln695_reg_3624[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln695_reg_3624[10]_i_2 
       (.I0(add_ln695_reg_3624_reg[10]),
        .I1(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I2(\empty_reg_507_reg_n_3_[10] ),
        .I3(\add_ln695_reg_3624[10]_i_4_n_3 ),
        .I4(\add_ln695_reg_3624[10]_i_5_n_3 ),
        .I5(\add_ln695_reg_3624[10]_i_6_n_3 ),
        .O(add_ln695_fu_1493_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \add_ln695_reg_3624[10]_i_3 
       (.I0(icmp_ln510_reg_3620),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\add_ln695_reg_3624[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln695_reg_3624[10]_i_4 
       (.I0(\empty_reg_507_reg_n_3_[8] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[8]),
        .O(\add_ln695_reg_3624[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \add_ln695_reg_3624[10]_i_5 
       (.I0(add_ln695_reg_3624_reg[7]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln510_reg_3620),
        .I4(\empty_reg_507_reg_n_3_[7] ),
        .I5(\add_ln695_reg_3624[7]_i_2_n_3 ),
        .O(\add_ln695_reg_3624[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln695_reg_3624[10]_i_6 
       (.I0(\empty_reg_507_reg_n_3_[9] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[9]),
        .O(\add_ln695_reg_3624[10]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln695_reg_3624[1]_i_1 
       (.I0(add_ln695_reg_3624_reg[0]),
        .I1(\empty_reg_507_reg_n_3_[0] ),
        .I2(add_ln695_reg_3624_reg[1]),
        .I3(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I4(\empty_reg_507_reg_n_3_[1] ),
        .O(add_ln695_fu_1493_p2[1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \add_ln695_reg_3624[2]_i_1 
       (.I0(add_ln695_reg_3624_reg[2]),
        .I1(\empty_reg_507_reg_n_3_[2] ),
        .I2(\empty_reg_507_reg_n_3_[1] ),
        .I3(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I4(add_ln695_reg_3624_reg[1]),
        .I5(\add_ln695_reg_3624[2]_i_2_n_3 ),
        .O(add_ln695_fu_1493_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln695_reg_3624[2]_i_2 
       (.I0(\empty_reg_507_reg_n_3_[0] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[0]),
        .O(\add_ln695_reg_3624[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_3624[3]_i_1 
       (.I0(add_ln695_reg_3624_reg[3]),
        .I1(\empty_reg_507_reg_n_3_[3] ),
        .I2(\add_ln695_reg_3624[3]_i_2_n_3 ),
        .I3(\empty_reg_507_reg_n_3_[2] ),
        .I4(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I5(add_ln695_reg_3624_reg[2]),
        .O(add_ln695_fu_1493_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln695_reg_3624[3]_i_2 
       (.I0(add_ln695_reg_3624_reg[0]),
        .I1(\empty_reg_507_reg_n_3_[0] ),
        .I2(add_ln695_reg_3624_reg[1]),
        .I3(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I4(\empty_reg_507_reg_n_3_[1] ),
        .O(\add_ln695_reg_3624[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_3624[4]_i_1 
       (.I0(add_ln695_reg_3624_reg[4]),
        .I1(\empty_reg_507_reg_n_3_[4] ),
        .I2(\add_ln695_reg_3624[4]_i_2_n_3 ),
        .I3(\empty_reg_507_reg_n_3_[3] ),
        .I4(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I5(add_ln695_reg_3624_reg[3]),
        .O(add_ln695_fu_1493_p2[4]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \add_ln695_reg_3624[4]_i_2 
       (.I0(add_ln695_reg_3624_reg[2]),
        .I1(\empty_reg_507_reg_n_3_[2] ),
        .I2(\empty_reg_507_reg_n_3_[1] ),
        .I3(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I4(add_ln695_reg_3624_reg[1]),
        .I5(\add_ln695_reg_3624[2]_i_2_n_3 ),
        .O(\add_ln695_reg_3624[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_reg_3624[5]_i_1 
       (.I0(add_ln695_reg_3624_reg[5]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln510_reg_3620),
        .I3(\empty_reg_507_reg_n_3_[5] ),
        .I4(\add_ln695_reg_3624[5]_i_2_n_3 ),
        .O(add_ln695_fu_1493_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_reg_3624[5]_i_2 
       (.I0(add_ln695_reg_3624_reg[4]),
        .I1(\empty_reg_507_reg_n_3_[4] ),
        .I2(\add_ln695_reg_3624[4]_i_2_n_3 ),
        .I3(\empty_reg_507_reg_n_3_[3] ),
        .I4(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I5(add_ln695_reg_3624_reg[3]),
        .O(\add_ln695_reg_3624[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_reg_3624[6]_i_1 
       (.I0(add_ln695_reg_3624_reg[6]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln510_reg_3620),
        .I3(\empty_reg_507_reg_n_3_[6] ),
        .I4(\add_ln695_reg_3624[6]_i_2_n_3 ),
        .O(add_ln695_fu_1493_p2[6]));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \add_ln695_reg_3624[6]_i_2 
       (.I0(add_ln695_reg_3624_reg[5]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln510_reg_3620),
        .I4(\empty_reg_507_reg_n_3_[5] ),
        .I5(\add_ln695_reg_3624[5]_i_2_n_3 ),
        .O(\add_ln695_reg_3624[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_reg_3624[7]_i_1 
       (.I0(add_ln695_reg_3624_reg[7]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln510_reg_3620),
        .I3(\empty_reg_507_reg_n_3_[7] ),
        .I4(\add_ln695_reg_3624[7]_i_2_n_3 ),
        .O(add_ln695_fu_1493_p2[7]));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \add_ln695_reg_3624[7]_i_2 
       (.I0(add_ln695_reg_3624_reg[6]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln510_reg_3620),
        .I4(\empty_reg_507_reg_n_3_[6] ),
        .I5(\add_ln695_reg_3624[6]_i_2_n_3 ),
        .O(\add_ln695_reg_3624[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln695_reg_3624[8]_i_1 
       (.I0(add_ln695_reg_3624_reg[8]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln510_reg_3620),
        .I3(\empty_reg_507_reg_n_3_[8] ),
        .I4(\add_ln695_reg_3624[10]_i_5_n_3 ),
        .O(add_ln695_fu_1493_p2[8]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_3624[9]_i_1 
       (.I0(add_ln695_reg_3624_reg[9]),
        .I1(\empty_reg_507_reg_n_3_[9] ),
        .I2(\add_ln695_reg_3624[10]_i_5_n_3 ),
        .I3(\empty_reg_507_reg_n_3_[8] ),
        .I4(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I5(add_ln695_reg_3624_reg[8]),
        .O(add_ln695_fu_1493_p2[9]));
  FDRE \add_ln695_reg_3624_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[0]),
        .Q(add_ln695_reg_3624_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[10]),
        .Q(add_ln695_reg_3624_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[1]),
        .Q(add_ln695_reg_3624_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[2]),
        .Q(add_ln695_reg_3624_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[3]),
        .Q(add_ln695_reg_3624_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[4]),
        .Q(add_ln695_reg_3624_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[5]),
        .Q(add_ln695_reg_3624_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[6]),
        .Q(add_ln695_reg_3624_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[7]),
        .Q(add_ln695_reg_3624_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[8]),
        .Q(add_ln695_reg_3624_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_reg_3624_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_3624[10]_i_1_n_3 ),
        .D(add_ln695_fu_1493_p2[9]),
        .Q(add_ln695_reg_3624_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_11_reg_3975[0]_i_1 
       (.I0(icmp_ln171_3_fu_2643_p2),
        .I1(p_0_in29_in),
        .I2(icmp_ln171_4_fu_2675_p2),
        .I3(p_0_in27_in),
        .O(p_0_in20_out));
  FDRE \and_ln192_11_reg_3975_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(p_0_in20_out),
        .Q(and_ln192_11_reg_3975),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_12_reg_3990[0]_i_1 
       (.I0(icmp_ln171_4_fu_2675_p2),
        .I1(p_0_in27_in),
        .I2(icmp_ln171_5_fu_2707_p2),
        .I3(p_0_in21_in),
        .O(and_ln192_12_fu_3020_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_10 
       (.I0(sub_ln1351_12_fu_2542_p25_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_12_fu_2542_p25_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_12_reg_3990[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_11 
       (.I0(sub_ln1351_12_fu_2542_p25_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_12_fu_2542_p25_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_12_reg_3990[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_12 
       (.I0(sub_ln1351_12_fu_2542_p25_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_12_fu_2542_p25_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_12_reg_3990[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_13 
       (.I0(sub_ln1351_12_fu_2542_p25_out[1]),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(sub_ln1351_12_fu_2542_p25_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_12_reg_3990[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_12_reg_3990[0]_i_14 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_12_fu_2542_p25_out[7]),
        .I2(sub_ln1351_12_fu_2542_p25_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_12_reg_3990[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_12_reg_3990[0]_i_15 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_12_fu_2542_p25_out[5]),
        .I2(sub_ln1351_12_fu_2542_p25_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_12_reg_3990[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_12_reg_3990[0]_i_16 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_12_fu_2542_p25_out[3]),
        .I2(sub_ln1351_12_fu_2542_p25_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_12_reg_3990[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln192_12_reg_3990[0]_i_17 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_12_fu_2542_p25_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_12_fu_2542_p25_out[0]),
        .O(\and_ln192_12_reg_3990[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_19 
       (.I0(sub_ln1351_12_fu_2542_p25_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_12_fu_2542_p25_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_12_reg_3990[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_20 
       (.I0(sub_ln1351_12_fu_2542_p25_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_12_fu_2542_p25_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_12_reg_3990[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_21 
       (.I0(sub_ln1351_12_fu_2542_p25_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_12_fu_2542_p25_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_12_reg_3990[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_12_reg_3990[0]_i_22 
       (.I0(sub_ln1351_12_fu_2542_p25_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_12_fu_2542_p25_out[1]),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_12_reg_3990[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_24 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(src_buf_V_3_0_0_reg_1254[7]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[7]),
        .O(\and_ln192_12_reg_3990[0]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_25 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(src_buf_V_3_0_0_reg_1254[6]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[6]),
        .O(\and_ln192_12_reg_3990[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_26 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(src_buf_V_3_0_0_reg_1254[5]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[5]),
        .O(\and_ln192_12_reg_3990[0]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_27 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(src_buf_V_3_0_0_reg_1254[4]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[4]),
        .O(\and_ln192_12_reg_3990[0]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_28 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(src_buf_V_3_0_0_reg_1254[3]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[3]),
        .O(\and_ln192_12_reg_3990[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_29 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(src_buf_V_3_0_0_reg_1254[2]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[2]),
        .O(\and_ln192_12_reg_3990[0]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_30 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(src_buf_V_3_0_0_reg_1254[1]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[1]),
        .O(\and_ln192_12_reg_3990[0]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_12_reg_3990[0]_i_31 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(src_buf_V_3_0_0_reg_1254[0]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_37_reg_1334[0]),
        .O(\and_ln192_12_reg_3990[0]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln192_12_reg_3990[0]_i_4 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_12_reg_3990_reg[0]_i_18_n_10 ),
        .O(\and_ln192_12_reg_3990[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_12_reg_3990[0]_i_5 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_12_fu_2542_p25_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_12_fu_2542_p25_out[6]),
        .O(\and_ln192_12_reg_3990[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_12_reg_3990[0]_i_6 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_12_fu_2542_p25_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_12_fu_2542_p25_out[4]),
        .O(\and_ln192_12_reg_3990[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_12_reg_3990[0]_i_7 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_12_fu_2542_p25_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_12_fu_2542_p25_out[2]),
        .O(\and_ln192_12_reg_3990[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_12_reg_3990[0]_i_8 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_12_fu_2542_p25_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_12_fu_2542_p25_out[0]),
        .O(\and_ln192_12_reg_3990[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln192_12_reg_3990[0]_i_9 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_12_reg_3990_reg[0]_i_18_n_10 ),
        .O(\and_ln192_12_reg_3990[0]_i_9_n_3 ));
  FDRE \and_ln192_12_reg_3990_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(and_ln192_12_fu_3020_p2),
        .Q(and_ln192_12_reg_3990),
        .R(1'b0));
  CARRY8 \and_ln192_12_reg_3990_reg[0]_i_18 
       (.CI(\and_ln192_12_reg_3990_reg[0]_i_23_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_12_reg_3990_reg[0]_i_18_CO_UNCONNECTED [7:1],\and_ln192_12_reg_3990_reg[0]_i_18_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln192_12_reg_3990_reg[0]_i_18_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_12_reg_3990_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_12_reg_3990_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln171_4_fu_2675_p2,\and_ln192_12_reg_3990_reg[0]_i_2_n_7 ,\and_ln192_12_reg_3990_reg[0]_i_2_n_8 ,\and_ln192_12_reg_3990_reg[0]_i_2_n_9 ,\and_ln192_12_reg_3990_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_12_reg_3990[0]_i_4_n_3 ,\and_ln192_12_reg_3990[0]_i_5_n_3 ,\and_ln192_12_reg_3990[0]_i_6_n_3 ,\and_ln192_12_reg_3990[0]_i_7_n_3 ,\and_ln192_12_reg_3990[0]_i_8_n_3 }),
        .O(\NLW_and_ln192_12_reg_3990_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_12_reg_3990[0]_i_9_n_3 ,\and_ln192_12_reg_3990[0]_i_10_n_3 ,\and_ln192_12_reg_3990[0]_i_11_n_3 ,\and_ln192_12_reg_3990[0]_i_12_n_3 ,\and_ln192_12_reg_3990[0]_i_13_n_3 }));
  CARRY8 \and_ln192_12_reg_3990_reg[0]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\and_ln192_12_reg_3990_reg[0]_i_23_n_3 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_4 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_5 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_6 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_7 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_8 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_9 ,\and_ln192_12_reg_3990_reg[0]_i_23_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_12_fu_2542_p25_out),
        .S({\and_ln192_12_reg_3990[0]_i_24_n_3 ,\and_ln192_12_reg_3990[0]_i_25_n_3 ,\and_ln192_12_reg_3990[0]_i_26_n_3 ,\and_ln192_12_reg_3990[0]_i_27_n_3 ,\and_ln192_12_reg_3990[0]_i_28_n_3 ,\and_ln192_12_reg_3990[0]_i_29_n_3 ,\and_ln192_12_reg_3990[0]_i_30_n_3 ,\and_ln192_12_reg_3990[0]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_12_reg_3990_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_12_reg_3990_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in27_in,\and_ln192_12_reg_3990_reg[0]_i_3_n_7 ,\and_ln192_12_reg_3990_reg[0]_i_3_n_8 ,\and_ln192_12_reg_3990_reg[0]_i_3_n_9 ,\and_ln192_12_reg_3990_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_12_reg_3990[0]_i_14_n_3 ,\and_ln192_12_reg_3990[0]_i_15_n_3 ,\and_ln192_12_reg_3990[0]_i_16_n_3 ,\and_ln192_12_reg_3990[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_12_reg_3990_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_12_reg_3990_reg[0]_i_18_n_10 ,\and_ln192_12_reg_3990[0]_i_19_n_3 ,\and_ln192_12_reg_3990[0]_i_20_n_3 ,\and_ln192_12_reg_3990[0]_i_21_n_3 ,\and_ln192_12_reg_3990[0]_i_22_n_3 }));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_13_reg_4001[0]_i_1 
       (.I0(icmp_ln171_5_fu_2707_p2),
        .I1(p_0_in21_in),
        .I2(icmp_ln171_6_fu_2739_p2),
        .I3(p_0_in19_in),
        .O(and_ln192_13_fu_3038_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_10 
       (.I0(sub_ln1351_13_fu_2551_p22_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_13_fu_2551_p22_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_13_reg_4001[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_11 
       (.I0(sub_ln1351_13_fu_2551_p22_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_13_fu_2551_p22_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_13_reg_4001[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_12 
       (.I0(sub_ln1351_13_fu_2551_p22_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_13_fu_2551_p22_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_13_reg_4001[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_13 
       (.I0(sub_ln1351_13_fu_2551_p22_out[1]),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(sub_ln1351_13_fu_2551_p22_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_13_reg_4001[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_13_reg_4001[0]_i_14 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_13_fu_2551_p22_out[7]),
        .I2(sub_ln1351_13_fu_2551_p22_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_13_reg_4001[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_13_reg_4001[0]_i_15 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_13_fu_2551_p22_out[5]),
        .I2(sub_ln1351_13_fu_2551_p22_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_13_reg_4001[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_13_reg_4001[0]_i_16 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_13_fu_2551_p22_out[3]),
        .I2(sub_ln1351_13_fu_2551_p22_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_13_reg_4001[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln192_13_reg_4001[0]_i_17 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_13_fu_2551_p22_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_13_fu_2551_p22_out[0]),
        .O(\and_ln192_13_reg_4001[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_19 
       (.I0(sub_ln1351_13_fu_2551_p22_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_13_fu_2551_p22_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_13_reg_4001[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_20 
       (.I0(sub_ln1351_13_fu_2551_p22_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_13_fu_2551_p22_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_13_reg_4001[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_21 
       (.I0(sub_ln1351_13_fu_2551_p22_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_13_fu_2551_p22_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_13_reg_4001[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_13_reg_4001[0]_i_22 
       (.I0(sub_ln1351_13_fu_2551_p22_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_13_fu_2551_p22_out[1]),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_13_reg_4001[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_24 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(src_buf_V_2_0_0_reg_1265[7]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[7]),
        .O(\and_ln192_13_reg_4001[0]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_25 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(src_buf_V_2_0_0_reg_1265[6]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[6]),
        .O(\and_ln192_13_reg_4001[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_26 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(src_buf_V_2_0_0_reg_1265[5]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[5]),
        .O(\and_ln192_13_reg_4001[0]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_27 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(src_buf_V_2_0_0_reg_1265[4]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[4]),
        .O(\and_ln192_13_reg_4001[0]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_28 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(src_buf_V_2_0_0_reg_1265[3]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[3]),
        .O(\and_ln192_13_reg_4001[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_29 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(src_buf_V_2_0_0_reg_1265[2]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[2]),
        .O(\and_ln192_13_reg_4001[0]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_30 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(src_buf_V_2_0_0_reg_1265[1]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[1]),
        .O(\and_ln192_13_reg_4001[0]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_13_reg_4001[0]_i_31 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(src_buf_V_2_0_0_reg_1265[0]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_38_reg_1346[0]),
        .O(\and_ln192_13_reg_4001[0]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln192_13_reg_4001[0]_i_4 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_13_reg_4001_reg[0]_i_18_n_10 ),
        .O(\and_ln192_13_reg_4001[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_13_reg_4001[0]_i_5 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_13_fu_2551_p22_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_13_fu_2551_p22_out[6]),
        .O(\and_ln192_13_reg_4001[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_13_reg_4001[0]_i_6 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_13_fu_2551_p22_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_13_fu_2551_p22_out[4]),
        .O(\and_ln192_13_reg_4001[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_13_reg_4001[0]_i_7 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_13_fu_2551_p22_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_13_fu_2551_p22_out[2]),
        .O(\and_ln192_13_reg_4001[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_13_reg_4001[0]_i_8 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_13_fu_2551_p22_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_13_fu_2551_p22_out[0]),
        .O(\and_ln192_13_reg_4001[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln192_13_reg_4001[0]_i_9 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_13_reg_4001_reg[0]_i_18_n_10 ),
        .O(\and_ln192_13_reg_4001[0]_i_9_n_3 ));
  FDRE \and_ln192_13_reg_4001_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(and_ln192_13_fu_3038_p2),
        .Q(and_ln192_13_reg_4001),
        .R(1'b0));
  CARRY8 \and_ln192_13_reg_4001_reg[0]_i_18 
       (.CI(\and_ln192_13_reg_4001_reg[0]_i_23_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_13_reg_4001_reg[0]_i_18_CO_UNCONNECTED [7:1],\and_ln192_13_reg_4001_reg[0]_i_18_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln192_13_reg_4001_reg[0]_i_18_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_13_reg_4001_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_13_reg_4001_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln171_5_fu_2707_p2,\and_ln192_13_reg_4001_reg[0]_i_2_n_7 ,\and_ln192_13_reg_4001_reg[0]_i_2_n_8 ,\and_ln192_13_reg_4001_reg[0]_i_2_n_9 ,\and_ln192_13_reg_4001_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_13_reg_4001[0]_i_4_n_3 ,\and_ln192_13_reg_4001[0]_i_5_n_3 ,\and_ln192_13_reg_4001[0]_i_6_n_3 ,\and_ln192_13_reg_4001[0]_i_7_n_3 ,\and_ln192_13_reg_4001[0]_i_8_n_3 }),
        .O(\NLW_and_ln192_13_reg_4001_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_13_reg_4001[0]_i_9_n_3 ,\and_ln192_13_reg_4001[0]_i_10_n_3 ,\and_ln192_13_reg_4001[0]_i_11_n_3 ,\and_ln192_13_reg_4001[0]_i_12_n_3 ,\and_ln192_13_reg_4001[0]_i_13_n_3 }));
  CARRY8 \and_ln192_13_reg_4001_reg[0]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\and_ln192_13_reg_4001_reg[0]_i_23_n_3 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_4 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_5 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_6 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_7 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_8 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_9 ,\and_ln192_13_reg_4001_reg[0]_i_23_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_13_fu_2551_p22_out),
        .S({\and_ln192_13_reg_4001[0]_i_24_n_3 ,\and_ln192_13_reg_4001[0]_i_25_n_3 ,\and_ln192_13_reg_4001[0]_i_26_n_3 ,\and_ln192_13_reg_4001[0]_i_27_n_3 ,\and_ln192_13_reg_4001[0]_i_28_n_3 ,\and_ln192_13_reg_4001[0]_i_29_n_3 ,\and_ln192_13_reg_4001[0]_i_30_n_3 ,\and_ln192_13_reg_4001[0]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_13_reg_4001_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_13_reg_4001_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in21_in,\and_ln192_13_reg_4001_reg[0]_i_3_n_7 ,\and_ln192_13_reg_4001_reg[0]_i_3_n_8 ,\and_ln192_13_reg_4001_reg[0]_i_3_n_9 ,\and_ln192_13_reg_4001_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_13_reg_4001[0]_i_14_n_3 ,\and_ln192_13_reg_4001[0]_i_15_n_3 ,\and_ln192_13_reg_4001[0]_i_16_n_3 ,\and_ln192_13_reg_4001[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_13_reg_4001_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_13_reg_4001_reg[0]_i_18_n_10 ,\and_ln192_13_reg_4001[0]_i_19_n_3 ,\and_ln192_13_reg_4001[0]_i_20_n_3 ,\and_ln192_13_reg_4001[0]_i_21_n_3 ,\and_ln192_13_reg_4001[0]_i_22_n_3 }));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_14_reg_4007[0]_i_1 
       (.I0(icmp_ln171_6_fu_2739_p2),
        .I1(p_0_in19_in),
        .I2(icmp_ln171_7_fu_2771_p2),
        .I3(icmp_ln169_7_fu_2766_p2),
        .O(and_ln192_14_fu_3050_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_10 
       (.I0(sub_ln1351_14_fu_2560_p21_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_14_fu_2560_p21_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_14_reg_4007[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_11 
       (.I0(sub_ln1351_14_fu_2560_p21_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_14_fu_2560_p21_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_14_reg_4007[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_12 
       (.I0(sub_ln1351_14_fu_2560_p21_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_14_fu_2560_p21_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_14_reg_4007[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_13 
       (.I0(sub_ln1351_14_fu_2560_p21_out[1]),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(sub_ln1351_14_fu_2560_p21_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_14_reg_4007[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_14_reg_4007[0]_i_14 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_14_fu_2560_p21_out[7]),
        .I2(sub_ln1351_14_fu_2560_p21_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_14_reg_4007[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_14_reg_4007[0]_i_15 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_14_fu_2560_p21_out[5]),
        .I2(sub_ln1351_14_fu_2560_p21_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_14_reg_4007[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_14_reg_4007[0]_i_16 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_14_fu_2560_p21_out[3]),
        .I2(sub_ln1351_14_fu_2560_p21_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_14_reg_4007[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln192_14_reg_4007[0]_i_17 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_14_fu_2560_p21_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_14_fu_2560_p21_out[0]),
        .O(\and_ln192_14_reg_4007[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_19 
       (.I0(sub_ln1351_14_fu_2560_p21_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_14_fu_2560_p21_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_14_reg_4007[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_20 
       (.I0(sub_ln1351_14_fu_2560_p21_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_14_fu_2560_p21_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_14_reg_4007[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_21 
       (.I0(sub_ln1351_14_fu_2560_p21_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_14_fu_2560_p21_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_14_reg_4007[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_14_reg_4007[0]_i_22 
       (.I0(sub_ln1351_14_fu_2560_p21_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_14_fu_2560_p21_out[1]),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_14_reg_4007[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_24 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(src_buf_V_1_1_0_reg_1276[7]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[7]),
        .O(\and_ln192_14_reg_4007[0]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_25 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(src_buf_V_1_1_0_reg_1276[6]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[6]),
        .O(\and_ln192_14_reg_4007[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_26 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(src_buf_V_1_1_0_reg_1276[5]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[5]),
        .O(\and_ln192_14_reg_4007[0]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_27 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(src_buf_V_1_1_0_reg_1276[4]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[4]),
        .O(\and_ln192_14_reg_4007[0]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_28 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(src_buf_V_1_1_0_reg_1276[3]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[3]),
        .O(\and_ln192_14_reg_4007[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_29 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(src_buf_V_1_1_0_reg_1276[2]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[2]),
        .O(\and_ln192_14_reg_4007[0]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_30 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(src_buf_V_1_1_0_reg_1276[1]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[1]),
        .O(\and_ln192_14_reg_4007[0]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_14_reg_4007[0]_i_31 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(src_buf_V_1_1_0_reg_1276[0]),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_39_reg_1358[0]),
        .O(\and_ln192_14_reg_4007[0]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln192_14_reg_4007[0]_i_4 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_14_reg_4007_reg[0]_i_18_n_10 ),
        .O(\and_ln192_14_reg_4007[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_14_reg_4007[0]_i_5 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_14_fu_2560_p21_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_14_fu_2560_p21_out[6]),
        .O(\and_ln192_14_reg_4007[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_14_reg_4007[0]_i_6 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_14_fu_2560_p21_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_14_fu_2560_p21_out[4]),
        .O(\and_ln192_14_reg_4007[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_14_reg_4007[0]_i_7 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_14_fu_2560_p21_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_14_fu_2560_p21_out[2]),
        .O(\and_ln192_14_reg_4007[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_14_reg_4007[0]_i_8 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_14_fu_2560_p21_out[1]),
        .I2(zext_ln37_reg_3648[0]),
        .I3(sub_ln1351_14_fu_2560_p21_out[0]),
        .O(\and_ln192_14_reg_4007[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln192_14_reg_4007[0]_i_9 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_14_reg_4007_reg[0]_i_18_n_10 ),
        .O(\and_ln192_14_reg_4007[0]_i_9_n_3 ));
  FDRE \and_ln192_14_reg_4007_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(and_ln192_14_fu_3050_p2),
        .Q(and_ln192_14_reg_4007),
        .R(1'b0));
  CARRY8 \and_ln192_14_reg_4007_reg[0]_i_18 
       (.CI(\and_ln192_14_reg_4007_reg[0]_i_23_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_14_reg_4007_reg[0]_i_18_CO_UNCONNECTED [7:1],\and_ln192_14_reg_4007_reg[0]_i_18_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln192_14_reg_4007_reg[0]_i_18_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_14_reg_4007_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_14_reg_4007_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln171_6_fu_2739_p2,\and_ln192_14_reg_4007_reg[0]_i_2_n_7 ,\and_ln192_14_reg_4007_reg[0]_i_2_n_8 ,\and_ln192_14_reg_4007_reg[0]_i_2_n_9 ,\and_ln192_14_reg_4007_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_14_reg_4007[0]_i_4_n_3 ,\and_ln192_14_reg_4007[0]_i_5_n_3 ,\and_ln192_14_reg_4007[0]_i_6_n_3 ,\and_ln192_14_reg_4007[0]_i_7_n_3 ,\and_ln192_14_reg_4007[0]_i_8_n_3 }),
        .O(\NLW_and_ln192_14_reg_4007_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_14_reg_4007[0]_i_9_n_3 ,\and_ln192_14_reg_4007[0]_i_10_n_3 ,\and_ln192_14_reg_4007[0]_i_11_n_3 ,\and_ln192_14_reg_4007[0]_i_12_n_3 ,\and_ln192_14_reg_4007[0]_i_13_n_3 }));
  CARRY8 \and_ln192_14_reg_4007_reg[0]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\and_ln192_14_reg_4007_reg[0]_i_23_n_3 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_4 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_5 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_6 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_7 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_8 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_9 ,\and_ln192_14_reg_4007_reg[0]_i_23_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_14_fu_2560_p21_out),
        .S({\and_ln192_14_reg_4007[0]_i_24_n_3 ,\and_ln192_14_reg_4007[0]_i_25_n_3 ,\and_ln192_14_reg_4007[0]_i_26_n_3 ,\and_ln192_14_reg_4007[0]_i_27_n_3 ,\and_ln192_14_reg_4007[0]_i_28_n_3 ,\and_ln192_14_reg_4007[0]_i_29_n_3 ,\and_ln192_14_reg_4007[0]_i_30_n_3 ,\and_ln192_14_reg_4007[0]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_14_reg_4007_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_14_reg_4007_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in19_in,\and_ln192_14_reg_4007_reg[0]_i_3_n_7 ,\and_ln192_14_reg_4007_reg[0]_i_3_n_8 ,\and_ln192_14_reg_4007_reg[0]_i_3_n_9 ,\and_ln192_14_reg_4007_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_14_reg_4007[0]_i_14_n_3 ,\and_ln192_14_reg_4007[0]_i_15_n_3 ,\and_ln192_14_reg_4007[0]_i_16_n_3 ,\and_ln192_14_reg_4007[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_14_reg_4007_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_14_reg_4007_reg[0]_i_18_n_10 ,\and_ln192_14_reg_4007[0]_i_19_n_3 ,\and_ln192_14_reg_4007[0]_i_20_n_3 ,\and_ln192_14_reg_4007[0]_i_21_n_3 ,\and_ln192_14_reg_4007[0]_i_22_n_3 }));
  LUT5 #(
    .INIT(32'h00408804)) 
    \and_ln192_15_reg_4013[0]_i_1 
       (.I0(select_ln162_1_reg_3859[0]),
        .I1(or_ln162_reg_3853),
        .I2(icmp_ln171_7_fu_2771_p2),
        .I3(icmp_ln169_7_fu_2766_p2),
        .I4(select_ln162_1_reg_3859[1]),
        .O(and_ln192_15_fu_3061_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_10 
       (.I0(sub_ln1351_15_fu_2569_p20_out[7]),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(sub_ln1351_15_fu_2569_p20_out[6]),
        .I3(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_15_reg_4013[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_11 
       (.I0(sub_ln1351_15_fu_2569_p20_out[5]),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(sub_ln1351_15_fu_2569_p20_out[4]),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_15_reg_4013[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_12 
       (.I0(sub_ln1351_15_fu_2569_p20_out[3]),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(sub_ln1351_15_fu_2569_p20_out[2]),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_15_reg_4013[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_13 
       (.I0(sub_ln1351_15_fu_2569_p20_out[0]),
        .I1(zext_ln37_reg_3648[0]),
        .I2(sub_ln1351_15_fu_2569_p20_out[1]),
        .I3(sub_i_i29_reg_3668[1]),
        .O(\and_ln192_15_reg_4013[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_15_reg_4013[0]_i_14 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(sub_ln1351_15_fu_2569_p20_out[7]),
        .I2(sub_ln1351_15_fu_2569_p20_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_15_reg_4013[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_15_reg_4013[0]_i_15 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(sub_ln1351_15_fu_2569_p20_out[5]),
        .I2(sub_ln1351_15_fu_2569_p20_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_15_reg_4013[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_15_reg_4013[0]_i_16 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(sub_ln1351_15_fu_2569_p20_out[3]),
        .I2(sub_ln1351_15_fu_2569_p20_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_15_reg_4013[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln192_15_reg_4013[0]_i_17 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(sub_ln1351_15_fu_2569_p20_out[1]),
        .I2(sub_ln1351_15_fu_2569_p20_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_15_reg_4013[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_19 
       (.I0(sub_ln1351_15_fu_2569_p20_out[7]),
        .I1(zext_ln37_reg_3648[7]),
        .I2(sub_ln1351_15_fu_2569_p20_out[6]),
        .I3(zext_ln37_reg_3648[6]),
        .O(\and_ln192_15_reg_4013[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_20 
       (.I0(sub_ln1351_15_fu_2569_p20_out[5]),
        .I1(zext_ln37_reg_3648[5]),
        .I2(sub_ln1351_15_fu_2569_p20_out[4]),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_15_reg_4013[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_21 
       (.I0(sub_ln1351_15_fu_2569_p20_out[3]),
        .I1(zext_ln37_reg_3648[3]),
        .I2(sub_ln1351_15_fu_2569_p20_out[2]),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_15_reg_4013[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln192_15_reg_4013[0]_i_22 
       (.I0(sub_ln1351_15_fu_2569_p20_out[1]),
        .I1(zext_ln37_reg_3648[1]),
        .I2(sub_ln1351_15_fu_2569_p20_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_15_reg_4013[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_24 
       (.I0(zext_ln1351_reg_3842_reg[7]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[7] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[7]),
        .O(\and_ln192_15_reg_4013[0]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_25 
       (.I0(zext_ln1351_reg_3842_reg[6]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[6] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[6]),
        .O(\and_ln192_15_reg_4013[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_26 
       (.I0(zext_ln1351_reg_3842_reg[5]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[5] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[5]),
        .O(\and_ln192_15_reg_4013[0]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_27 
       (.I0(zext_ln1351_reg_3842_reg[4]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[4] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[4]),
        .O(\and_ln192_15_reg_4013[0]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_28 
       (.I0(zext_ln1351_reg_3842_reg[3]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[3] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[3]),
        .O(\and_ln192_15_reg_4013[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_29 
       (.I0(zext_ln1351_reg_3842_reg[2]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[2] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[2]),
        .O(\and_ln192_15_reg_4013[0]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_30 
       (.I0(zext_ln1351_reg_3842_reg[1]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[1] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[1]),
        .O(\and_ln192_15_reg_4013[0]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \and_ln192_15_reg_4013[0]_i_31 
       (.I0(zext_ln1351_reg_3842_reg[0]),
        .I1(\src_buf_V_0_2_0_reg_1287_reg_n_3_[0] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_40_reg_1370[0]),
        .O(\and_ln192_15_reg_4013[0]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln192_15_reg_4013[0]_i_4 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_15_reg_4013_reg[0]_i_18_n_10 ),
        .O(\and_ln192_15_reg_4013[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_15_reg_4013[0]_i_5 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(sub_ln1351_15_fu_2569_p20_out[7]),
        .I2(sub_i_i29_reg_3668[6]),
        .I3(sub_ln1351_15_fu_2569_p20_out[6]),
        .O(\and_ln192_15_reg_4013[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_15_reg_4013[0]_i_6 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(sub_ln1351_15_fu_2569_p20_out[5]),
        .I2(sub_i_i29_reg_3668[4]),
        .I3(sub_ln1351_15_fu_2569_p20_out[4]),
        .O(\and_ln192_15_reg_4013[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln192_15_reg_4013[0]_i_7 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(sub_ln1351_15_fu_2569_p20_out[3]),
        .I2(sub_i_i29_reg_3668[2]),
        .I3(sub_ln1351_15_fu_2569_p20_out[2]),
        .O(\and_ln192_15_reg_4013[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln192_15_reg_4013[0]_i_8 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(sub_ln1351_15_fu_2569_p20_out[1]),
        .I2(sub_ln1351_15_fu_2569_p20_out[0]),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_15_reg_4013[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln192_15_reg_4013[0]_i_9 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_15_reg_4013_reg[0]_i_18_n_10 ),
        .O(\and_ln192_15_reg_4013[0]_i_9_n_3 ));
  FDRE \and_ln192_15_reg_4013_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(and_ln192_15_fu_3061_p2),
        .Q(and_ln192_15_reg_4013),
        .R(1'b0));
  CARRY8 \and_ln192_15_reg_4013_reg[0]_i_18 
       (.CI(\and_ln192_15_reg_4013_reg[0]_i_23_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_15_reg_4013_reg[0]_i_18_CO_UNCONNECTED [7:1],\and_ln192_15_reg_4013_reg[0]_i_18_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln192_15_reg_4013_reg[0]_i_18_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_15_reg_4013_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_15_reg_4013_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln171_7_fu_2771_p2,\and_ln192_15_reg_4013_reg[0]_i_2_n_7 ,\and_ln192_15_reg_4013_reg[0]_i_2_n_8 ,\and_ln192_15_reg_4013_reg[0]_i_2_n_9 ,\and_ln192_15_reg_4013_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_15_reg_4013[0]_i_4_n_3 ,\and_ln192_15_reg_4013[0]_i_5_n_3 ,\and_ln192_15_reg_4013[0]_i_6_n_3 ,\and_ln192_15_reg_4013[0]_i_7_n_3 ,\and_ln192_15_reg_4013[0]_i_8_n_3 }),
        .O(\NLW_and_ln192_15_reg_4013_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_15_reg_4013[0]_i_9_n_3 ,\and_ln192_15_reg_4013[0]_i_10_n_3 ,\and_ln192_15_reg_4013[0]_i_11_n_3 ,\and_ln192_15_reg_4013[0]_i_12_n_3 ,\and_ln192_15_reg_4013[0]_i_13_n_3 }));
  CARRY8 \and_ln192_15_reg_4013_reg[0]_i_23 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\and_ln192_15_reg_4013_reg[0]_i_23_n_3 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_4 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_5 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_6 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_7 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_8 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_9 ,\and_ln192_15_reg_4013_reg[0]_i_23_n_10 }),
        .DI(zext_ln1351_reg_3842_reg),
        .O(sub_ln1351_15_fu_2569_p20_out),
        .S({\and_ln192_15_reg_4013[0]_i_24_n_3 ,\and_ln192_15_reg_4013[0]_i_25_n_3 ,\and_ln192_15_reg_4013[0]_i_26_n_3 ,\and_ln192_15_reg_4013[0]_i_27_n_3 ,\and_ln192_15_reg_4013[0]_i_28_n_3 ,\and_ln192_15_reg_4013[0]_i_29_n_3 ,\and_ln192_15_reg_4013[0]_i_30_n_3 ,\and_ln192_15_reg_4013[0]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_15_reg_4013_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_15_reg_4013_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln169_7_fu_2766_p2,\and_ln192_15_reg_4013_reg[0]_i_3_n_7 ,\and_ln192_15_reg_4013_reg[0]_i_3_n_8 ,\and_ln192_15_reg_4013_reg[0]_i_3_n_9 ,\and_ln192_15_reg_4013_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_15_reg_4013[0]_i_14_n_3 ,\and_ln192_15_reg_4013[0]_i_15_n_3 ,\and_ln192_15_reg_4013[0]_i_16_n_3 ,\and_ln192_15_reg_4013[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_15_reg_4013_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_15_reg_4013_reg[0]_i_18_n_10 ,\and_ln192_15_reg_4013[0]_i_19_n_3 ,\and_ln192_15_reg_4013[0]_i_20_n_3 ,\and_ln192_15_reg_4013[0]_i_21_n_3 ,\and_ln192_15_reg_4013[0]_i_22_n_3 }));
  LUT4 #(
    .INIT(16'hAA40)) 
    \and_ln192_1_reg_3879[0]_i_1 
       (.I0(p_0_in17_in),
        .I1(icmp_ln164_1_fu_2131_p2),
        .I2(icmp_ln164_2_fu_2163_p2),
        .I3(p_0_in15_in),
        .O(and_ln192_1_fu_2362_p2));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_1_reg_3879[0]_i_10 
       (.I0(\and_ln192_1_reg_3879[0]_i_26_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_1_reg_3879[0]_i_27_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_1_reg_3879[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_1_reg_3879[0]_i_11 
       (.I0(\and_ln192_1_reg_3879[0]_i_28_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_1_reg_3879[0]_i_29_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_1_reg_3879[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_1_reg_3879[0]_i_12 
       (.I0(\and_ln192_1_reg_3879[0]_i_31_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\and_ln192_1_reg_3879[0]_i_30_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_1_reg_3879[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \and_ln192_1_reg_3879[0]_i_13 
       (.I0(\and_ln192_1_reg_3879[0]_i_32_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .I5(sub_i_i29_reg_3668[8]),
        .O(\and_ln192_1_reg_3879[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h2EB2E82E28228828)) 
    \and_ln192_1_reg_3879[0]_i_14 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(\and_ln192_1_reg_3879[0]_i_23_n_3 ),
        .I2(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_1_reg_3879[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_1_reg_3879[0]_i_15 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(\and_ln192_1_reg_3879[0]_i_26_n_3 ),
        .I2(\and_ln192_1_reg_3879[0]_i_27_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_1_reg_3879[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_1_reg_3879[0]_i_16 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(\and_ln192_1_reg_3879[0]_i_28_n_3 ),
        .I2(\and_ln192_1_reg_3879[0]_i_29_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_1_reg_3879[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_1_reg_3879[0]_i_17 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(\and_ln192_1_reg_3879[0]_i_30_n_3 ),
        .I2(\and_ln192_1_reg_3879[0]_i_31_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_1_reg_3879[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9A599A9A59599A59)) 
    \and_ln192_1_reg_3879[0]_i_18 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_1_reg_3879[0]_i_32_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I3(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_1_reg_3879[0]_i_19 
       (.I0(\and_ln192_1_reg_3879[0]_i_23_n_3 ),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .I3(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_1_reg_3879[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_1_reg_3879[0]_i_20 
       (.I0(\and_ln192_1_reg_3879[0]_i_26_n_3 ),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(\and_ln192_1_reg_3879[0]_i_27_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_1_reg_3879[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_1_reg_3879[0]_i_21 
       (.I0(\and_ln192_1_reg_3879[0]_i_28_n_3 ),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(\and_ln192_1_reg_3879[0]_i_29_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_1_reg_3879[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_1_reg_3879[0]_i_22 
       (.I0(\and_ln192_1_reg_3879[0]_i_30_n_3 ),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(\and_ln192_1_reg_3879[0]_i_31_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_1_reg_3879[0]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \and_ln192_1_reg_3879[0]_i_23 
       (.I0(src_buf_V_3_2_reg_788[7]),
        .I1(src_buf_V_3_3_1_reg_1077[7]),
        .I2(src_buf_V_0_3_reg_934[7]),
        .I3(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I4(src_buf_V_0_4_1_reg_1197[7]),
        .O(\and_ln192_1_reg_3879[0]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \and_ln192_1_reg_3879[0]_i_24 
       (.I0(\and_ln192_1_reg_3879[0]_i_33_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_1_reg_3879[0]_i_34_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_1_reg_3879[0]_i_35_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_1_reg_3879[0]_i_25 
       (.I0(src_buf_V_0_4_1_reg_1197[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_0_3_reg_934[6]),
        .O(\and_ln192_1_reg_3879[0]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \and_ln192_1_reg_3879[0]_i_26 
       (.I0(\and_ln192_1_reg_3879[0]_i_34_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_1_reg_3879[0]_i_33_n_3 ),
        .I3(\and_ln192_1_reg_3879[0]_i_35_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .O(\and_ln192_1_reg_3879[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_1_reg_3879[0]_i_27 
       (.I0(\and_ln192_1_reg_3879[0]_i_33_n_3 ),
        .I1(src_buf_V_0_4_1_reg_1197[4]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(src_buf_V_0_3_reg_934[4]),
        .I4(src_buf_V_3_3_1_reg_1077[4]),
        .I5(src_buf_V_3_2_reg_788[4]),
        .O(\and_ln192_1_reg_3879[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_1_reg_3879[0]_i_28 
       (.I0(\and_ln192_1_reg_3879[0]_i_36_n_3 ),
        .I1(src_buf_V_0_4_1_reg_1197[3]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(src_buf_V_0_3_reg_934[3]),
        .I4(src_buf_V_3_3_1_reg_1077[3]),
        .I5(src_buf_V_3_2_reg_788[3]),
        .O(\and_ln192_1_reg_3879[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_1_reg_3879[0]_i_29 
       (.I0(\and_ln192_1_reg_3879[0]_i_37_n_3 ),
        .I1(src_buf_V_0_4_1_reg_1197[2]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_0_3_reg_934[2]),
        .I4(src_buf_V_3_3_1_reg_1077[2]),
        .I5(src_buf_V_3_2_reg_788[2]),
        .O(\and_ln192_1_reg_3879[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \and_ln192_1_reg_3879[0]_i_30 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I1(src_buf_V_0_4_1_reg_1197[0]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_0_3_reg_934[0]),
        .I4(\and_ln192_1_reg_3879[0]_i_38_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \and_ln192_1_reg_3879[0]_i_31 
       (.I0(src_buf_V_3_2_reg_788[0]),
        .I1(src_buf_V_3_3_1_reg_1077[0]),
        .I2(src_buf_V_0_3_reg_934[0]),
        .I3(\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .I4(src_buf_V_0_4_1_reg_1197[0]),
        .O(\and_ln192_1_reg_3879[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_1_reg_3879[0]_i_32 
       (.I0(src_buf_V_0_4_1_reg_1197[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_0_3_reg_934[7]),
        .O(\and_ln192_1_reg_3879[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_1_reg_3879[0]_i_33 
       (.I0(\and_ln192_1_reg_3879[0]_i_36_n_3 ),
        .I1(src_buf_V_3_2_reg_788[3]),
        .I2(src_buf_V_3_3_1_reg_1077[3]),
        .I3(src_buf_V_0_3_reg_934[3]),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_0_4_1_reg_1197[3]),
        .O(\and_ln192_1_reg_3879[0]_i_33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_1_reg_3879[0]_i_34 
       (.I0(src_buf_V_0_4_1_reg_1197[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_0_3_reg_934[4]),
        .O(\and_ln192_1_reg_3879[0]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_1_reg_3879[0]_i_35 
       (.I0(src_buf_V_0_4_1_reg_1197[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_0_3_reg_934[5]),
        .O(\and_ln192_1_reg_3879[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_1_reg_3879[0]_i_36 
       (.I0(\and_ln192_1_reg_3879[0]_i_37_n_3 ),
        .I1(src_buf_V_3_2_reg_788[2]),
        .I2(src_buf_V_3_3_1_reg_1077[2]),
        .I3(src_buf_V_0_3_reg_934[2]),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_0_4_1_reg_1197[2]),
        .O(\and_ln192_1_reg_3879[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00E200E20000)) 
    \and_ln192_1_reg_3879[0]_i_37 
       (.I0(src_buf_V_0_3_reg_934[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1197[0]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(\and_ln192_1_reg_3879[0]_i_38_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_1_reg_3879[0]_i_38 
       (.I0(src_buf_V_0_4_1_reg_1197[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_0_3_reg_934[1]),
        .O(\and_ln192_1_reg_3879[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h41441141D14D17D1)) 
    \and_ln192_1_reg_3879[0]_i_4 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_1_reg_3879[0]_i_23_n_3 ),
        .I2(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_1_reg_3879[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_1_reg_3879[0]_i_5 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_1_reg_3879[0]_i_26_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\and_ln192_1_reg_3879[0]_i_27_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_1_reg_3879[0]_i_6 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_1_reg_3879[0]_i_28_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\and_ln192_1_reg_3879[0]_i_29_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_1_reg_3879[0]_i_7 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_1_reg_3879[0]_i_30_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\and_ln192_1_reg_3879[0]_i_31_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h4D44DD4D)) 
    \and_ln192_1_reg_3879[0]_i_8 
       (.I0(\and_ln192_1_reg_3879[0]_i_32_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .O(\and_ln192_1_reg_3879[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_1_reg_3879[0]_i_9 
       (.I0(\and_ln192_1_reg_3879[0]_i_23_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_1_reg_3879[0]_i_24_n_3 ),
        .I3(\and_ln192_1_reg_3879[0]_i_25_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_1_reg_3879[0]_i_9_n_3 ));
  FDRE \and_ln192_1_reg_3879_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_1_reg_3879),
        .Q(and_ln192_1_reg_3879_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_1_reg_3879_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_1_fu_2362_p2),
        .Q(and_ln192_1_reg_3879),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_1_reg_3879_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_1_reg_3879_reg[0]_i_2_CO_UNCONNECTED [7:5],p_0_in17_in,\and_ln192_1_reg_3879_reg[0]_i_2_n_7 ,\and_ln192_1_reg_3879_reg[0]_i_2_n_8 ,\and_ln192_1_reg_3879_reg[0]_i_2_n_9 ,\and_ln192_1_reg_3879_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_1_reg_3879[0]_i_4_n_3 ,\and_ln192_1_reg_3879[0]_i_5_n_3 ,\and_ln192_1_reg_3879[0]_i_6_n_3 ,\and_ln192_1_reg_3879[0]_i_7_n_3 }),
        .O(\NLW_and_ln192_1_reg_3879_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_1_reg_3879[0]_i_8_n_3 ,\and_ln192_1_reg_3879[0]_i_9_n_3 ,\and_ln192_1_reg_3879[0]_i_10_n_3 ,\and_ln192_1_reg_3879[0]_i_11_n_3 ,\and_ln192_1_reg_3879[0]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_1_reg_3879_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_1_reg_3879_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln164_1_fu_2131_p2,\and_ln192_1_reg_3879_reg[0]_i_3_n_7 ,\and_ln192_1_reg_3879_reg[0]_i_3_n_8 ,\and_ln192_1_reg_3879_reg[0]_i_3_n_9 ,\and_ln192_1_reg_3879_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_1_reg_3879[0]_i_13_n_3 ,\and_ln192_1_reg_3879[0]_i_14_n_3 ,\and_ln192_1_reg_3879[0]_i_15_n_3 ,\and_ln192_1_reg_3879[0]_i_16_n_3 ,\and_ln192_1_reg_3879[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_1_reg_3879_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_1_reg_3879[0]_i_18_n_3 ,\and_ln192_1_reg_3879[0]_i_19_n_3 ,\and_ln192_1_reg_3879[0]_i_20_n_3 ,\and_ln192_1_reg_3879[0]_i_21_n_3 ,\and_ln192_1_reg_3879[0]_i_22_n_3 }));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_2_reg_3886[0]_i_1 
       (.I0(icmp_ln164_2_fu_2163_p2),
        .I1(p_0_in15_in),
        .I2(icmp_ln164_3_fu_2195_p2),
        .I3(p_0_in13_in),
        .O(and_ln192_2_fu_2374_p2));
  LUT6 #(
    .INIT(64'hBE2882BE28288228)) 
    \and_ln192_2_reg_3886[0]_i_10 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_52_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_53_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I5(zext_ln37_reg_3648[0]),
        .O(\and_ln192_2_reg_3886[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9A599A9A59599A59)) 
    \and_ln192_2_reg_3886[0]_i_11 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_2_reg_3886[0]_i_44_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I3(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_2_reg_3886[0]_i_12 
       (.I0(\and_ln192_2_reg_3886[0]_i_47_n_3 ),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_2_reg_3886[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_2_reg_3886[0]_i_13 
       (.I0(\and_ln192_2_reg_3886[0]_i_48_n_3 ),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(\and_ln192_2_reg_3886[0]_i_49_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_2_reg_3886[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_2_reg_3886[0]_i_14 
       (.I0(\and_ln192_2_reg_3886[0]_i_50_n_3 ),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(\and_ln192_2_reg_3886[0]_i_51_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_2_reg_3886[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0069960096000096)) 
    \and_ln192_2_reg_3886[0]_i_15 
       (.I0(\and_ln192_2_reg_3886[0]_i_52_n_3 ),
        .I1(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I2(sub_i_i29_reg_3668[1]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_2_reg_3886[0]_i_53_n_3 ),
        .I5(zext_ln37_reg_3648[0]),
        .O(\and_ln192_2_reg_3886[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h41441141D14D17D1)) 
    \and_ln192_2_reg_3886[0]_i_16 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_2_reg_3886[0]_i_47_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_2_reg_3886[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_2_reg_3886[0]_i_17 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_2_reg_3886[0]_i_48_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\and_ln192_2_reg_3886[0]_i_49_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_2_reg_3886[0]_i_18 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_2_reg_3886[0]_i_50_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\and_ln192_2_reg_3886[0]_i_51_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h4141144141D77D41)) 
    \and_ln192_2_reg_3886[0]_i_19 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_52_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_53_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I5(zext_ln37_reg_3648[0]),
        .O(\and_ln192_2_reg_3886[0]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h4D44DD4D)) 
    \and_ln192_2_reg_3886[0]_i_20 
       (.I0(\and_ln192_2_reg_3886[0]_i_44_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_2_reg_3886[0]_i_21 
       (.I0(\and_ln192_2_reg_3886[0]_i_47_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_2_reg_3886[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_2_reg_3886[0]_i_22 
       (.I0(\and_ln192_2_reg_3886[0]_i_48_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_2_reg_3886[0]_i_49_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_2_reg_3886[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_2_reg_3886[0]_i_23 
       (.I0(\and_ln192_2_reg_3886[0]_i_50_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_2_reg_3886[0]_i_51_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_2_reg_3886[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h4920204920494920)) 
    \and_ln192_2_reg_3886[0]_i_24 
       (.I0(zext_ln37_reg_3648[0]),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I2(\and_ln192_2_reg_3886[0]_i_53_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_52_n_3 ),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(zext_ln37_reg_3648[1]),
        .O(\and_ln192_2_reg_3886[0]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_2_reg_3886[0]_i_44 
       (.I0(src_buf_V_1_6_3_reg_3957[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_1_6_reg_878[7]),
        .O(\and_ln192_2_reg_3886[0]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_2_reg_3886[0]_i_45 
       (.I0(src_buf_V_1_6_3_reg_3957[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_1_6_reg_878[6]),
        .O(\and_ln192_2_reg_3886[0]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \and_ln192_2_reg_3886[0]_i_46 
       (.I0(\and_ln192_2_reg_3886[0]_i_62_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_2_reg_3886[0]_i_63_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_2_reg_3886[0]_i_64_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_46_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \and_ln192_2_reg_3886[0]_i_47 
       (.I0(src_buf_V_3_2_reg_788[7]),
        .I1(src_buf_V_3_3_1_reg_1077[7]),
        .I2(src_buf_V_1_6_reg_878[7]),
        .I3(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I4(src_buf_V_1_6_3_reg_3957[7]),
        .O(\and_ln192_2_reg_3886[0]_i_47_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \and_ln192_2_reg_3886[0]_i_48 
       (.I0(\and_ln192_2_reg_3886[0]_i_63_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_2_reg_3886[0]_i_62_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_64_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .O(\and_ln192_2_reg_3886[0]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_2_reg_3886[0]_i_49 
       (.I0(\and_ln192_2_reg_3886[0]_i_62_n_3 ),
        .I1(src_buf_V_1_6_3_reg_3957[4]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_1_6_reg_878[4]),
        .I4(src_buf_V_3_3_1_reg_1077[4]),
        .I5(src_buf_V_3_2_reg_788[4]),
        .O(\and_ln192_2_reg_3886[0]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_2_reg_3886[0]_i_50 
       (.I0(\and_ln192_2_reg_3886[0]_i_65_n_3 ),
        .I1(src_buf_V_1_6_3_reg_3957[3]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_1_6_reg_878[3]),
        .I4(src_buf_V_3_3_1_reg_1077[3]),
        .I5(src_buf_V_3_2_reg_788[3]),
        .O(\and_ln192_2_reg_3886[0]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_2_reg_3886[0]_i_51 
       (.I0(\and_ln192_2_reg_3886[0]_i_66_n_3 ),
        .I1(src_buf_V_1_6_3_reg_3957[2]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_1_6_reg_878[2]),
        .I4(src_buf_V_3_3_1_reg_1077[2]),
        .I5(src_buf_V_3_2_reg_788[2]),
        .O(\and_ln192_2_reg_3886[0]_i_51_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_2_reg_3886[0]_i_52 
       (.I0(src_buf_V_1_6_3_reg_3957[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_1_6_reg_878[1]),
        .O(\and_ln192_2_reg_3886[0]_i_52_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_2_reg_3886[0]_i_53 
       (.I0(src_buf_V_1_6_3_reg_3957[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_1_6_reg_878[0]),
        .O(\and_ln192_2_reg_3886[0]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \and_ln192_2_reg_3886[0]_i_6 
       (.I0(\and_ln192_2_reg_3886[0]_i_44_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .I5(sub_i_i29_reg_3668[8]),
        .O(\and_ln192_2_reg_3886[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_2_reg_3886[0]_i_62 
       (.I0(\and_ln192_2_reg_3886[0]_i_65_n_3 ),
        .I1(src_buf_V_3_2_reg_788[3]),
        .I2(src_buf_V_3_3_1_reg_1077[3]),
        .I3(src_buf_V_1_6_reg_878[3]),
        .I4(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I5(src_buf_V_1_6_3_reg_3957[3]),
        .O(\and_ln192_2_reg_3886[0]_i_62_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_2_reg_3886[0]_i_63 
       (.I0(src_buf_V_1_6_3_reg_3957[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_1_6_reg_878[4]),
        .O(\and_ln192_2_reg_3886[0]_i_63_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_2_reg_3886[0]_i_64 
       (.I0(src_buf_V_1_6_3_reg_3957[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_1_6_reg_878[5]),
        .O(\and_ln192_2_reg_3886[0]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_2_reg_3886[0]_i_65 
       (.I0(\and_ln192_2_reg_3886[0]_i_66_n_3 ),
        .I1(src_buf_V_3_2_reg_788[2]),
        .I2(src_buf_V_3_3_1_reg_1077[2]),
        .I3(src_buf_V_1_6_reg_878[2]),
        .I4(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I5(src_buf_V_1_6_3_reg_3957[2]),
        .O(\and_ln192_2_reg_3886[0]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00E200E20000)) 
    \and_ln192_2_reg_3886[0]_i_66 
       (.I0(src_buf_V_1_6_reg_878[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_1_6_3_reg_3957[0]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(\and_ln192_2_reg_3886[0]_i_52_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h2EB2E82E28228828)) 
    \and_ln192_2_reg_3886[0]_i_7 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(\and_ln192_2_reg_3886[0]_i_47_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_46_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_2_reg_3886[0]_i_45_n_3 ),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_2_reg_3886[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_2_reg_3886[0]_i_8 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(\and_ln192_2_reg_3886[0]_i_48_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_49_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_2_reg_3886[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_2_reg_3886[0]_i_9 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(\and_ln192_2_reg_3886[0]_i_50_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_51_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_2_reg_3886[0]_i_9_n_3 ));
  FDRE \and_ln192_2_reg_3886_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_2_reg_3886),
        .Q(and_ln192_2_reg_3886_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_2_reg_3886_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_2_fu_2374_p2),
        .Q(and_ln192_2_reg_3886),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_2_reg_3886_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_2_reg_3886_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln164_2_fu_2163_p2,\and_ln192_2_reg_3886_reg[0]_i_2_n_7 ,\and_ln192_2_reg_3886_reg[0]_i_2_n_8 ,\and_ln192_2_reg_3886_reg[0]_i_2_n_9 ,\and_ln192_2_reg_3886_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_6_n_3 ,\and_ln192_2_reg_3886[0]_i_7_n_3 ,\and_ln192_2_reg_3886[0]_i_8_n_3 ,\and_ln192_2_reg_3886[0]_i_9_n_3 ,\and_ln192_2_reg_3886[0]_i_10_n_3 }),
        .O(\NLW_and_ln192_2_reg_3886_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_11_n_3 ,\and_ln192_2_reg_3886[0]_i_12_n_3 ,\and_ln192_2_reg_3886[0]_i_13_n_3 ,\and_ln192_2_reg_3886[0]_i_14_n_3 ,\and_ln192_2_reg_3886[0]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_2_reg_3886_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_2_reg_3886_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in15_in,\and_ln192_2_reg_3886_reg[0]_i_3_n_7 ,\and_ln192_2_reg_3886_reg[0]_i_3_n_8 ,\and_ln192_2_reg_3886_reg[0]_i_3_n_9 ,\and_ln192_2_reg_3886_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_16_n_3 ,\and_ln192_2_reg_3886[0]_i_17_n_3 ,\and_ln192_2_reg_3886[0]_i_18_n_3 ,\and_ln192_2_reg_3886[0]_i_19_n_3 }),
        .O(\NLW_and_ln192_2_reg_3886_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_20_n_3 ,\and_ln192_2_reg_3886[0]_i_21_n_3 ,\and_ln192_2_reg_3886[0]_i_22_n_3 ,\and_ln192_2_reg_3886[0]_i_23_n_3 ,\and_ln192_2_reg_3886[0]_i_24_n_3 }));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_3_reg_3893[0]_i_1 
       (.I0(icmp_ln164_3_fu_2195_p2),
        .I1(p_0_in13_in),
        .I2(icmp_ln164_4_fu_2227_p2),
        .I3(p_0_in11_in),
        .O(and_ln192_3_fu_2386_p2));
  FDRE \and_ln192_3_reg_3893_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_3_reg_3893),
        .Q(and_ln192_3_reg_3893_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_3_reg_3893_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_3_reg_3893_pp3_iter4_reg),
        .Q(and_ln192_3_reg_3893_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln192_3_reg_3893_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_3_fu_2386_p2),
        .Q(and_ln192_3_reg_3893),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_4_reg_3900[0]_i_1 
       (.I0(icmp_ln164_4_fu_2227_p2),
        .I1(p_0_in11_in),
        .I2(icmp_ln164_5_fu_2259_p2),
        .I3(p_0_in9_in),
        .O(and_ln192_4_fu_2398_p2));
  FDRE \and_ln192_4_reg_3900_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_4_reg_3900),
        .Q(and_ln192_4_reg_3900_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_4_reg_3900_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_4_reg_3900_pp3_iter4_reg),
        .Q(and_ln192_4_reg_3900_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln192_4_reg_3900_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_4_fu_2398_p2),
        .Q(and_ln192_4_reg_3900),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln192_5_reg_3907[0]_i_1 
       (.I0(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .O(and_ln192_1_reg_38790));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_5_reg_3907[0]_i_10 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(\and_ln192_5_reg_3907[0]_i_49_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_50_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_5_reg_3907[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hBE2882BE28288228)) 
    \and_ln192_5_reg_3907[0]_i_11 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I2(\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ),
        .I3(\src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I5(zext_ln37_reg_3648[0]),
        .O(\and_ln192_5_reg_3907[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9A599A9A59599A59)) 
    \and_ln192_5_reg_3907[0]_i_12 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\src_buf_V_5_6_3_reg_3933[7]_i_4_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I3(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_5_reg_3907[0]_i_13 
       (.I0(\and_ln192_5_reg_3907[0]_i_46_n_3 ),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .I3(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_5_reg_3907[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_14 
       (.I0(\and_ln192_5_reg_3907[0]_i_47_n_3 ),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(\and_ln192_5_reg_3907[0]_i_48_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_5_reg_3907[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_15 
       (.I0(\and_ln192_5_reg_3907[0]_i_49_n_3 ),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(\and_ln192_5_reg_3907[0]_i_50_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_5_reg_3907[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h4920204920494920)) 
    \and_ln192_5_reg_3907[0]_i_16 
       (.I0(zext_ln37_reg_3648[0]),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I2(\src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ),
        .I3(\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(sub_i_i29_reg_3668[1]),
        .O(\and_ln192_5_reg_3907[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h45041051C71C5175)) 
    \and_ln192_5_reg_3907[0]_i_17 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I3(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I4(\and_ln192_5_reg_3907[0]_i_46_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_5_reg_3907[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_5_reg_3907[0]_i_18 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_5_reg_3907[0]_i_47_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\and_ln192_5_reg_3907[0]_i_48_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_5_reg_3907[0]_i_19 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_5_reg_3907[0]_i_49_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\and_ln192_5_reg_3907[0]_i_50_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_5_reg_3907[0]_i_2 
       (.I0(icmp_ln164_6_fu_2291_p2),
        .I1(p_0_in7_in),
        .I2(icmp_ln164_5_fu_2259_p2),
        .I3(p_0_in9_in),
        .O(and_ln192_5_fu_2410_p2));
  LUT6 #(
    .INIT(64'h4141144141D77D41)) 
    \and_ln192_5_reg_3907[0]_i_20 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I2(\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ),
        .I3(\src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I5(zext_ln37_reg_3648[0]),
        .O(\and_ln192_5_reg_3907[0]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'h4D44DD4D)) 
    \and_ln192_5_reg_3907[0]_i_21 
       (.I0(\src_buf_V_5_6_3_reg_3933[7]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_5_reg_3907[0]_i_22 
       (.I0(\and_ln192_5_reg_3907[0]_i_46_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .I3(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_5_reg_3907[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_23 
       (.I0(\and_ln192_5_reg_3907[0]_i_47_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_5_reg_3907[0]_i_48_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_5_reg_3907[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_24 
       (.I0(\and_ln192_5_reg_3907[0]_i_49_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_5_reg_3907[0]_i_50_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_5_reg_3907[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h0069960096000096)) 
    \and_ln192_5_reg_3907[0]_i_25 
       (.I0(\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ),
        .I1(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I2(zext_ln37_reg_3648[1]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ),
        .I5(zext_ln37_reg_3648[0]),
        .O(\and_ln192_5_reg_3907[0]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \and_ln192_5_reg_3907[0]_i_45 
       (.I0(\and_ln192_5_reg_3907[0]_i_60_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\src_buf_V_5_6_3_reg_3933[4]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\src_buf_V_5_6_3_reg_3933[5]_i_4_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \and_ln192_5_reg_3907[0]_i_46 
       (.I0(src_buf_V_3_2_reg_788[7]),
        .I1(src_buf_V_3_3_1_reg_1077[7]),
        .I2(src_buf_V_5_6_reg_665[7]),
        .I3(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I4(src_buf_V_5_6_3_reg_3933[7]),
        .O(\and_ln192_5_reg_3907[0]_i_46_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \and_ln192_5_reg_3907[0]_i_47 
       (.I0(\src_buf_V_5_6_3_reg_3933[4]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_5_reg_3907[0]_i_60_n_3 ),
        .I3(\src_buf_V_5_6_3_reg_3933[5]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .O(\and_ln192_5_reg_3907[0]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_5_reg_3907[0]_i_48 
       (.I0(\and_ln192_5_reg_3907[0]_i_60_n_3 ),
        .I1(src_buf_V_5_6_3_reg_3933[4]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_5_6_reg_665[4]),
        .I4(src_buf_V_3_3_1_reg_1077[4]),
        .I5(src_buf_V_3_2_reg_788[4]),
        .O(\and_ln192_5_reg_3907[0]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_5_reg_3907[0]_i_49 
       (.I0(\and_ln192_5_reg_3907[0]_i_61_n_3 ),
        .I1(src_buf_V_5_6_3_reg_3933[3]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_5_6_reg_665[3]),
        .I4(src_buf_V_3_3_1_reg_1077[3]),
        .I5(src_buf_V_3_2_reg_788[3]),
        .O(\and_ln192_5_reg_3907[0]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_5_reg_3907[0]_i_50 
       (.I0(\and_ln192_5_reg_3907[0]_i_62_n_3 ),
        .I1(src_buf_V_5_6_3_reg_3933[2]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_5_6_reg_665[2]),
        .I4(src_buf_V_3_3_1_reg_1077[2]),
        .I5(src_buf_V_3_2_reg_788[2]),
        .O(\and_ln192_5_reg_3907[0]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \and_ln192_5_reg_3907[0]_i_51 
       (.I0(src_buf_V_3_3_1_reg_1077[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_3_2_reg_788[1]),
        .O(\and_ln192_5_reg_3907[0]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_5_reg_3907[0]_i_60 
       (.I0(\and_ln192_5_reg_3907[0]_i_61_n_3 ),
        .I1(src_buf_V_3_2_reg_788[3]),
        .I2(src_buf_V_3_3_1_reg_1077[3]),
        .I3(src_buf_V_5_6_reg_665[3]),
        .I4(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I5(src_buf_V_5_6_3_reg_3933[3]),
        .O(\and_ln192_5_reg_3907[0]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_5_reg_3907[0]_i_61 
       (.I0(\and_ln192_5_reg_3907[0]_i_62_n_3 ),
        .I1(src_buf_V_3_2_reg_788[2]),
        .I2(src_buf_V_3_3_1_reg_1077[2]),
        .I3(src_buf_V_5_6_reg_665[2]),
        .I4(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I5(src_buf_V_5_6_3_reg_3933[2]),
        .O(\and_ln192_5_reg_3907[0]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00E200E20000)) 
    \and_ln192_5_reg_3907[0]_i_62 
       (.I0(src_buf_V_5_6_reg_665[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_3_reg_3933[0]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \and_ln192_5_reg_3907[0]_i_7 
       (.I0(\src_buf_V_5_6_3_reg_3933[7]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .I5(sub_i_i29_reg_3668[8]),
        .O(\and_ln192_5_reg_3907[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h38E3AE8A20A28A08)) 
    \and_ln192_5_reg_3907[0]_i_8 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(\and_ln192_5_reg_3907[0]_i_45_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I3(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .I4(\and_ln192_5_reg_3907[0]_i_46_n_3 ),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_5_reg_3907[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_5_reg_3907[0]_i_9 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(\and_ln192_5_reg_3907[0]_i_47_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_48_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_5_reg_3907[0]_i_9_n_3 ));
  FDRE \and_ln192_5_reg_3907_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_5_reg_3907),
        .Q(and_ln192_5_reg_3907_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_5_reg_3907_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_5_reg_3907_pp3_iter4_reg),
        .Q(and_ln192_5_reg_3907_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln192_5_reg_3907_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_5_fu_2410_p2),
        .Q(and_ln192_5_reg_3907),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_5_reg_3907_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_5_reg_3907_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln164_6_fu_2291_p2,\and_ln192_5_reg_3907_reg[0]_i_3_n_7 ,\and_ln192_5_reg_3907_reg[0]_i_3_n_8 ,\and_ln192_5_reg_3907_reg[0]_i_3_n_9 ,\and_ln192_5_reg_3907_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_7_n_3 ,\and_ln192_5_reg_3907[0]_i_8_n_3 ,\and_ln192_5_reg_3907[0]_i_9_n_3 ,\and_ln192_5_reg_3907[0]_i_10_n_3 ,\and_ln192_5_reg_3907[0]_i_11_n_3 }),
        .O(\NLW_and_ln192_5_reg_3907_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_12_n_3 ,\and_ln192_5_reg_3907[0]_i_13_n_3 ,\and_ln192_5_reg_3907[0]_i_14_n_3 ,\and_ln192_5_reg_3907[0]_i_15_n_3 ,\and_ln192_5_reg_3907[0]_i_16_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_5_reg_3907_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_5_reg_3907_reg[0]_i_4_CO_UNCONNECTED [7:5],p_0_in7_in,\and_ln192_5_reg_3907_reg[0]_i_4_n_7 ,\and_ln192_5_reg_3907_reg[0]_i_4_n_8 ,\and_ln192_5_reg_3907_reg[0]_i_4_n_9 ,\and_ln192_5_reg_3907_reg[0]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_17_n_3 ,\and_ln192_5_reg_3907[0]_i_18_n_3 ,\and_ln192_5_reg_3907[0]_i_19_n_3 ,\and_ln192_5_reg_3907[0]_i_20_n_3 }),
        .O(\NLW_and_ln192_5_reg_3907_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_21_n_3 ,\and_ln192_5_reg_3907[0]_i_22_n_3 ,\and_ln192_5_reg_3907[0]_i_23_n_3 ,\and_ln192_5_reg_3907[0]_i_24_n_3 ,\and_ln192_5_reg_3907[0]_i_25_n_3 }));
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_6_reg_3914[0]_i_1 
       (.I0(icmp_ln164_7_fu_2323_p2),
        .I1(p_0_in5_in),
        .I2(icmp_ln164_6_fu_2291_p2),
        .I3(p_0_in7_in),
        .O(and_ln192_6_fu_2422_p2));
  FDRE \and_ln192_6_reg_3914_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_6_reg_3914),
        .Q(and_ln192_6_reg_3914_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_6_reg_3914_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_6_reg_3914_pp3_iter4_reg),
        .Q(and_ln192_6_reg_3914_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln192_6_reg_3914_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_6_fu_2422_p2),
        .Q(and_ln192_6_reg_3914),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hCC20)) 
    \and_ln192_7_reg_3920[0]_i_1 
       (.I0(icmp_ln171_fu_2099_p2),
        .I1(p_0_in3_in),
        .I2(icmp_ln164_7_fu_2323_p2),
        .I3(p_0_in5_in),
        .O(and_ln192_7_fu_2434_p2));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_7_reg_3920[0]_i_10 
       (.I0(\and_ln192_7_reg_3920[0]_i_26_n_3 ),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .I3(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_7_reg_3920[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_7_reg_3920[0]_i_11 
       (.I0(\and_ln192_7_reg_3920[0]_i_27_n_3 ),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(\and_ln192_7_reg_3920[0]_i_28_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_7_reg_3920[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_7_reg_3920[0]_i_12 
       (.I0(\and_ln192_7_reg_3920[0]_i_29_n_3 ),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(\and_ln192_7_reg_3920[0]_i_30_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_7_reg_3920[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_7_reg_3920[0]_i_13 
       (.I0(\and_ln192_7_reg_3920[0]_i_31_n_3 ),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(\and_ln192_7_reg_3920[0]_i_32_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_7_reg_3920[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h41441141D14D17D1)) 
    \and_ln192_7_reg_3920[0]_i_14 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_7_reg_3920[0]_i_26_n_3 ),
        .I2(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_7_reg_3920[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_7_reg_3920[0]_i_15 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_7_reg_3920[0]_i_27_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\and_ln192_7_reg_3920[0]_i_28_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_7_reg_3920[0]_i_16 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_7_reg_3920[0]_i_29_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\and_ln192_7_reg_3920[0]_i_30_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_7_reg_3920[0]_i_17 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_7_reg_3920[0]_i_31_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\and_ln192_7_reg_3920[0]_i_32_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h4D44DD4D)) 
    \and_ln192_7_reg_3920[0]_i_18 
       (.I0(\and_ln192_7_reg_3920[0]_i_23_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_7_reg_3920[0]_i_19 
       (.I0(\and_ln192_7_reg_3920[0]_i_26_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .I3(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_7_reg_3920[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_7_reg_3920[0]_i_20 
       (.I0(\and_ln192_7_reg_3920[0]_i_27_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_7_reg_3920[0]_i_28_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_7_reg_3920[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_7_reg_3920[0]_i_21 
       (.I0(\and_ln192_7_reg_3920[0]_i_29_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_7_reg_3920[0]_i_30_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_7_reg_3920[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_7_reg_3920[0]_i_22 
       (.I0(\and_ln192_7_reg_3920[0]_i_32_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\and_ln192_7_reg_3920[0]_i_31_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_7_reg_3920[0]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_7_reg_3920[0]_i_23 
       (.I0(src_buf_V_6_4_1_reg_957[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_6_3_reg_642[7]),
        .O(\and_ln192_7_reg_3920[0]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_7_reg_3920[0]_i_24 
       (.I0(src_buf_V_6_4_1_reg_957[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_6_3_reg_642[6]),
        .O(\and_ln192_7_reg_3920[0]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \and_ln192_7_reg_3920[0]_i_25 
       (.I0(\and_ln192_7_reg_3920[0]_i_33_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_7_reg_3920[0]_i_34_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_7_reg_3920[0]_i_35_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \and_ln192_7_reg_3920[0]_i_26 
       (.I0(src_buf_V_3_2_reg_788[7]),
        .I1(src_buf_V_3_3_1_reg_1077[7]),
        .I2(src_buf_V_6_3_reg_642[7]),
        .I3(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I4(src_buf_V_6_4_1_reg_957[7]),
        .O(\and_ln192_7_reg_3920[0]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \and_ln192_7_reg_3920[0]_i_27 
       (.I0(\and_ln192_7_reg_3920[0]_i_34_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\and_ln192_7_reg_3920[0]_i_33_n_3 ),
        .I3(\and_ln192_7_reg_3920[0]_i_35_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .O(\and_ln192_7_reg_3920[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_7_reg_3920[0]_i_28 
       (.I0(\and_ln192_7_reg_3920[0]_i_33_n_3 ),
        .I1(src_buf_V_6_4_1_reg_957[4]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(src_buf_V_6_3_reg_642[4]),
        .I4(src_buf_V_3_3_1_reg_1077[4]),
        .I5(src_buf_V_3_2_reg_788[4]),
        .O(\and_ln192_7_reg_3920[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_7_reg_3920[0]_i_29 
       (.I0(\and_ln192_7_reg_3920[0]_i_36_n_3 ),
        .I1(src_buf_V_6_4_1_reg_957[3]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(src_buf_V_6_3_reg_642[3]),
        .I4(src_buf_V_3_3_1_reg_1077[3]),
        .I5(src_buf_V_3_2_reg_788[3]),
        .O(\and_ln192_7_reg_3920[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \and_ln192_7_reg_3920[0]_i_30 
       (.I0(\and_ln192_7_reg_3920[0]_i_37_n_3 ),
        .I1(src_buf_V_6_4_1_reg_957[2]),
        .I2(\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .I3(src_buf_V_6_3_reg_642[2]),
        .I4(src_buf_V_3_3_1_reg_1077[2]),
        .I5(src_buf_V_3_2_reg_788[2]),
        .O(\and_ln192_7_reg_3920[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \and_ln192_7_reg_3920[0]_i_31 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I1(src_buf_V_6_4_1_reg_957[0]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_reg_642[0]),
        .I4(\and_ln192_7_reg_3920[0]_i_38_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_31_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \and_ln192_7_reg_3920[0]_i_32 
       (.I0(src_buf_V_3_2_reg_788[0]),
        .I1(src_buf_V_3_3_1_reg_1077[0]),
        .I2(src_buf_V_6_3_reg_642[0]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I4(src_buf_V_6_4_1_reg_957[0]),
        .O(\and_ln192_7_reg_3920[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_7_reg_3920[0]_i_33 
       (.I0(\and_ln192_7_reg_3920[0]_i_36_n_3 ),
        .I1(src_buf_V_3_2_reg_788[3]),
        .I2(src_buf_V_3_3_1_reg_1077[3]),
        .I3(src_buf_V_6_3_reg_642[3]),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_6_4_1_reg_957[3]),
        .O(\and_ln192_7_reg_3920[0]_i_33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_7_reg_3920[0]_i_34 
       (.I0(src_buf_V_6_4_1_reg_957[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_reg_642[4]),
        .O(\and_ln192_7_reg_3920[0]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_7_reg_3920[0]_i_35 
       (.I0(src_buf_V_6_4_1_reg_957[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_reg_642[5]),
        .O(\and_ln192_7_reg_3920[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \and_ln192_7_reg_3920[0]_i_36 
       (.I0(\and_ln192_7_reg_3920[0]_i_37_n_3 ),
        .I1(src_buf_V_3_2_reg_788[2]),
        .I2(src_buf_V_3_3_1_reg_1077[2]),
        .I3(src_buf_V_6_3_reg_642[2]),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_6_4_1_reg_957[2]),
        .O(\and_ln192_7_reg_3920[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00E200E20000)) 
    \and_ln192_7_reg_3920[0]_i_37 
       (.I0(src_buf_V_6_3_reg_642[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_957[0]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(\and_ln192_7_reg_3920[0]_i_38_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \and_ln192_7_reg_3920[0]_i_38 
       (.I0(src_buf_V_6_4_1_reg_957[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_reg_642[1]),
        .O(\and_ln192_7_reg_3920[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \and_ln192_7_reg_3920[0]_i_4 
       (.I0(\and_ln192_7_reg_3920[0]_i_23_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .I5(sub_i_i29_reg_3668[8]),
        .O(\and_ln192_7_reg_3920[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2EB2E82E28228828)) 
    \and_ln192_7_reg_3920[0]_i_5 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(\and_ln192_7_reg_3920[0]_i_26_n_3 ),
        .I2(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\and_ln192_7_reg_3920[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_7_reg_3920[0]_i_6 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(\and_ln192_7_reg_3920[0]_i_27_n_3 ),
        .I2(\and_ln192_7_reg_3920[0]_i_28_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\and_ln192_7_reg_3920[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_7_reg_3920[0]_i_7 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(\and_ln192_7_reg_3920[0]_i_29_n_3 ),
        .I2(\and_ln192_7_reg_3920[0]_i_30_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\and_ln192_7_reg_3920[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_7_reg_3920[0]_i_8 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(\and_ln192_7_reg_3920[0]_i_31_n_3 ),
        .I2(\and_ln192_7_reg_3920[0]_i_32_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_7_reg_3920[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9A599A9A59599A59)) 
    \and_ln192_7_reg_3920[0]_i_9 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\and_ln192_7_reg_3920[0]_i_23_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I3(\and_ln192_7_reg_3920[0]_i_24_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\and_ln192_7_reg_3920[0]_i_25_n_3 ),
        .O(\and_ln192_7_reg_3920[0]_i_9_n_3 ));
  FDRE \and_ln192_7_reg_3920_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_7_reg_3920),
        .Q(and_ln192_7_reg_3920_pp3_iter4_reg),
        .R(1'b0));
  FDRE \and_ln192_7_reg_3920_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln192_7_reg_3920_pp3_iter4_reg),
        .Q(and_ln192_7_reg_3920_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln192_7_reg_3920_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(and_ln192_7_fu_2434_p2),
        .Q(and_ln192_7_reg_3920),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_7_reg_3920_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_7_reg_3920_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln164_7_fu_2323_p2,\and_ln192_7_reg_3920_reg[0]_i_2_n_7 ,\and_ln192_7_reg_3920_reg[0]_i_2_n_8 ,\and_ln192_7_reg_3920_reg[0]_i_2_n_9 ,\and_ln192_7_reg_3920_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_7_reg_3920[0]_i_4_n_3 ,\and_ln192_7_reg_3920[0]_i_5_n_3 ,\and_ln192_7_reg_3920[0]_i_6_n_3 ,\and_ln192_7_reg_3920[0]_i_7_n_3 ,\and_ln192_7_reg_3920[0]_i_8_n_3 }),
        .O(\NLW_and_ln192_7_reg_3920_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_7_reg_3920[0]_i_9_n_3 ,\and_ln192_7_reg_3920[0]_i_10_n_3 ,\and_ln192_7_reg_3920[0]_i_11_n_3 ,\and_ln192_7_reg_3920[0]_i_12_n_3 ,\and_ln192_7_reg_3920[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_7_reg_3920_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_7_reg_3920_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in5_in,\and_ln192_7_reg_3920_reg[0]_i_3_n_7 ,\and_ln192_7_reg_3920_reg[0]_i_3_n_8 ,\and_ln192_7_reg_3920_reg[0]_i_3_n_9 ,\and_ln192_7_reg_3920_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_7_reg_3920[0]_i_14_n_3 ,\and_ln192_7_reg_3920[0]_i_15_n_3 ,\and_ln192_7_reg_3920[0]_i_16_n_3 ,\and_ln192_7_reg_3920[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_7_reg_3920_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_7_reg_3920[0]_i_18_n_3 ,\and_ln192_7_reg_3920[0]_i_19_n_3 ,\and_ln192_7_reg_3920[0]_i_20_n_3 ,\and_ln192_7_reg_3920[0]_i_21_n_3 ,\and_ln192_7_reg_3920[0]_i_22_n_3 }));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln192_reg_3969[0]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(icmp_ln882_2_reg_3771_pp3_iter3_reg),
        .I2(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .O(add_ln197_2_reg_39960));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln192_reg_3969[0]_i_2 
       (.I0(icmp_ln192_reg_3874),
        .I1(or_ln162_reg_3853),
        .O(p_0_in16_out));
  FDRE \and_ln192_reg_3969_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(p_0_in16_out),
        .Q(and_ln192_reg_3969),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln271_reg_3784[0]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(icmp_ln265_fu_1662_p2),
        .O(and_ln271_reg_37840));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln271_reg_3784[0]_i_2 
       (.I0(cmp_i_i307_i_reg_3692),
        .I1(\icmp_ln265_reg_3762[0]_i_3_n_3 ),
        .O(and_ln271_fu_1680_p2));
  FDRE \and_ln271_reg_3784_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(and_ln271_reg_3784),
        .Q(and_ln271_reg_3784_pp3_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/and_ln271_reg_3784_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln271_reg_3784_pp3_iter1_reg),
        .Q(\and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln271_reg_3784_pp3_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln271_reg_3784_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln271_reg_3784_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_37840),
        .D(and_ln271_fu_1680_p2),
        .Q(and_ln271_reg_3784),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .I1(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h777F0000777FFFFF)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(threshold_c_empty_n),
        .I1(fast_0_0_1080_1920_1_U0_ap_start),
        .I2(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(ap_done_reg_reg_2[0]),
        .I5(ap_done_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(\cmp_i_i307_i_reg_3692[0]_i_3_n_3 ),
        .I2(empty_30_reg_607_reg__0[0]),
        .I3(empty_30_reg_607_reg),
        .I4(empty_30_reg_607_reg__0[2]),
        .O(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready));
  LUT6 #(
    .INIT(64'h000000008A880000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter6_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_enable_reg_pp3_iter4),
        .I4(ap_block_pp3_stage0_subdone),
        .I5(ap_enable_reg_pp3_iter5),
        .O(ap_NS_fsm[10]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_NS_fsm178_out),
        .I1(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hEEE2222222222222)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_done_reg_reg_0),
        .I1(ap_done_reg_reg_2[0]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I4(fast_0_0_1080_1920_1_U0_ap_start),
        .I5(threshold_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0F0F1FFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done),
        .I2(ap_done_reg_reg_2[1]),
        .I3(ap_done_reg_reg_3),
        .I4(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(p_0_in0),
        .I1(\ap_CS_fsm_reg_n_3_[5] ),
        .O(\ap_CS_fsm[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_1_fu_1478_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[4]_i_2_n_3 ),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(icmp_ln510_fu_1487_p2),
        .I1(img_gray_src_data_empty_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_3 ),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(img_gray_src_data_empty_n),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln510_fu_1487_p2),
        .O(\ap_CS_fsm[5]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(icmp_ln882_1_fu_1478_p2),
        .I1(ap_CS_fsm_state4),
        .I2(sel),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_10 
       (.I0(\init_buf_reg_497_reg_n_3_[50] ),
        .I1(\init_buf_reg_497_reg_n_3_[51] ),
        .O(\ap_CS_fsm[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_11 
       (.I0(\init_buf_reg_497_reg_n_3_[48] ),
        .I1(\init_buf_reg_497_reg_n_3_[49] ),
        .O(\ap_CS_fsm[6]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_13 
       (.I0(\init_buf_reg_497_reg_n_3_[46] ),
        .I1(\init_buf_reg_497_reg_n_3_[47] ),
        .O(\ap_CS_fsm[6]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_14 
       (.I0(\init_buf_reg_497_reg_n_3_[44] ),
        .I1(\init_buf_reg_497_reg_n_3_[45] ),
        .O(\ap_CS_fsm[6]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_15 
       (.I0(\init_buf_reg_497_reg_n_3_[42] ),
        .I1(\init_buf_reg_497_reg_n_3_[43] ),
        .O(\ap_CS_fsm[6]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_16 
       (.I0(\init_buf_reg_497_reg_n_3_[40] ),
        .I1(\init_buf_reg_497_reg_n_3_[41] ),
        .O(\ap_CS_fsm[6]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_17 
       (.I0(\init_buf_reg_497_reg_n_3_[38] ),
        .I1(\init_buf_reg_497_reg_n_3_[39] ),
        .O(\ap_CS_fsm[6]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_18 
       (.I0(\init_buf_reg_497_reg_n_3_[36] ),
        .I1(\init_buf_reg_497_reg_n_3_[37] ),
        .O(\ap_CS_fsm[6]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_19 
       (.I0(\init_buf_reg_497_reg_n_3_[34] ),
        .I1(\init_buf_reg_497_reg_n_3_[35] ),
        .O(\ap_CS_fsm[6]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_20 
       (.I0(\init_buf_reg_497_reg_n_3_[32] ),
        .I1(\init_buf_reg_497_reg_n_3_[33] ),
        .O(\ap_CS_fsm[6]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_22 
       (.I0(\init_buf_reg_497_reg_n_3_[30] ),
        .I1(\init_buf_reg_497_reg_n_3_[31] ),
        .O(\ap_CS_fsm[6]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_23 
       (.I0(\init_buf_reg_497_reg_n_3_[28] ),
        .I1(\init_buf_reg_497_reg_n_3_[29] ),
        .O(\ap_CS_fsm[6]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_24 
       (.I0(\init_buf_reg_497_reg_n_3_[26] ),
        .I1(\init_buf_reg_497_reg_n_3_[27] ),
        .O(\ap_CS_fsm[6]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_25 
       (.I0(\init_buf_reg_497_reg_n_3_[24] ),
        .I1(\init_buf_reg_497_reg_n_3_[25] ),
        .O(\ap_CS_fsm[6]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_26 
       (.I0(\init_buf_reg_497_reg_n_3_[22] ),
        .I1(\init_buf_reg_497_reg_n_3_[23] ),
        .O(\ap_CS_fsm[6]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_27 
       (.I0(\init_buf_reg_497_reg_n_3_[20] ),
        .I1(\init_buf_reg_497_reg_n_3_[21] ),
        .O(\ap_CS_fsm[6]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_28 
       (.I0(\init_buf_reg_497_reg_n_3_[18] ),
        .I1(\init_buf_reg_497_reg_n_3_[19] ),
        .O(\ap_CS_fsm[6]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_29 
       (.I0(\init_buf_reg_497_reg_n_3_[16] ),
        .I1(\init_buf_reg_497_reg_n_3_[17] ),
        .O(\ap_CS_fsm[6]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_30 
       (.I0(\init_buf_reg_497_reg_n_3_[3] ),
        .I1(wide_trip_count_reg_3607[2]),
        .I2(\init_buf_reg_497_reg_n_3_[2] ),
        .O(\ap_CS_fsm[6]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[6]_i_31 
       (.I0(\init_buf_reg_497_reg_n_3_[1] ),
        .I1(wide_trip_count_reg_3607[1]),
        .I2(wide_trip_count_reg_3607[0]),
        .I3(\init_buf_reg_497_reg_n_3_[0] ),
        .O(\ap_CS_fsm[6]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_32 
       (.I0(\init_buf_reg_497_reg_n_3_[14] ),
        .I1(\init_buf_reg_497_reg_n_3_[15] ),
        .O(\ap_CS_fsm[6]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_33 
       (.I0(\init_buf_reg_497_reg_n_3_[12] ),
        .I1(\init_buf_reg_497_reg_n_3_[13] ),
        .O(\ap_CS_fsm[6]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_34 
       (.I0(\init_buf_reg_497_reg_n_3_[10] ),
        .I1(\init_buf_reg_497_reg_n_3_[11] ),
        .O(\ap_CS_fsm[6]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_35 
       (.I0(\init_buf_reg_497_reg_n_3_[8] ),
        .I1(\init_buf_reg_497_reg_n_3_[9] ),
        .O(\ap_CS_fsm[6]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_36 
       (.I0(\init_buf_reg_497_reg_n_3_[6] ),
        .I1(\init_buf_reg_497_reg_n_3_[7] ),
        .O(\ap_CS_fsm[6]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_37 
       (.I0(\init_buf_reg_497_reg_n_3_[4] ),
        .I1(\init_buf_reg_497_reg_n_3_[5] ),
        .O(\ap_CS_fsm[6]_i_37_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[6]_i_38 
       (.I0(\init_buf_reg_497_reg_n_3_[3] ),
        .I1(\init_buf_reg_497_reg_n_3_[2] ),
        .I2(wide_trip_count_reg_3607[2]),
        .O(\ap_CS_fsm[6]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_39 
       (.I0(wide_trip_count_reg_3607[1]),
        .I1(\init_buf_reg_497_reg_n_3_[1] ),
        .I2(wide_trip_count_reg_3607[0]),
        .I3(\init_buf_reg_497_reg_n_3_[0] ),
        .O(\ap_CS_fsm[6]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(\init_buf_reg_497_reg_n_3_[62] ),
        .I1(\init_buf_reg_497_reg_n_3_[63] ),
        .O(\ap_CS_fsm[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(\init_buf_reg_497_reg_n_3_[60] ),
        .I1(\init_buf_reg_497_reg_n_3_[61] ),
        .O(\ap_CS_fsm[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(\init_buf_reg_497_reg_n_3_[58] ),
        .I1(\init_buf_reg_497_reg_n_3_[59] ),
        .O(\ap_CS_fsm[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(\init_buf_reg_497_reg_n_3_[56] ),
        .I1(\init_buf_reg_497_reg_n_3_[57] ),
        .O(\ap_CS_fsm[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(\init_buf_reg_497_reg_n_3_[54] ),
        .I1(\init_buf_reg_497_reg_n_3_[55] ),
        .O(\ap_CS_fsm[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_9 
       (.I0(\init_buf_reg_497_reg_n_3_[52] ),
        .I1(\init_buf_reg_497_reg_n_3_[53] ),
        .O(\ap_CS_fsm[6]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(buf_0_V_U_n_13),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hFFEFEEEEAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(p_1_in4_in),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(p_21_in),
        .I3(ap_enable_reg_pp3_iter3),
        .I4(\ap_CS_fsm[9]_i_2_n_3 ),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_enable_reg_pp3_iter6_reg_n_3),
        .I1(ap_block_pp3_stage0_subdone),
        .O(\ap_CS_fsm[9]_i_2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(p_0_in0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1_n_3 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[6]_0 ),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_12 
       (.CI(\ap_CS_fsm_reg[6]_i_21_n_3 ),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_12_n_3 ,\ap_CS_fsm_reg[6]_i_12_n_4 ,\ap_CS_fsm_reg[6]_i_12_n_5 ,\ap_CS_fsm_reg[6]_i_12_n_6 ,\ap_CS_fsm_reg[6]_i_12_n_7 ,\ap_CS_fsm_reg[6]_i_12_n_8 ,\ap_CS_fsm_reg[6]_i_12_n_9 ,\ap_CS_fsm_reg[6]_i_12_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_12_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_22_n_3 ,\ap_CS_fsm[6]_i_23_n_3 ,\ap_CS_fsm[6]_i_24_n_3 ,\ap_CS_fsm[6]_i_25_n_3 ,\ap_CS_fsm[6]_i_26_n_3 ,\ap_CS_fsm[6]_i_27_n_3 ,\ap_CS_fsm[6]_i_28_n_3 ,\ap_CS_fsm[6]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_2 
       (.CI(\ap_CS_fsm_reg[6]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_1_fu_1478_p2,\ap_CS_fsm_reg[6]_i_2_n_4 ,\ap_CS_fsm_reg[6]_i_2_n_5 ,\ap_CS_fsm_reg[6]_i_2_n_6 ,\ap_CS_fsm_reg[6]_i_2_n_7 ,\ap_CS_fsm_reg[6]_i_2_n_8 ,\ap_CS_fsm_reg[6]_i_2_n_9 ,\ap_CS_fsm_reg[6]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_4_n_3 ,\ap_CS_fsm[6]_i_5_n_3 ,\ap_CS_fsm[6]_i_6_n_3 ,\ap_CS_fsm[6]_i_7_n_3 ,\ap_CS_fsm[6]_i_8_n_3 ,\ap_CS_fsm[6]_i_9_n_3 ,\ap_CS_fsm[6]_i_10_n_3 ,\ap_CS_fsm[6]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_21 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_21_n_3 ,\ap_CS_fsm_reg[6]_i_21_n_4 ,\ap_CS_fsm_reg[6]_i_21_n_5 ,\ap_CS_fsm_reg[6]_i_21_n_6 ,\ap_CS_fsm_reg[6]_i_21_n_7 ,\ap_CS_fsm_reg[6]_i_21_n_8 ,\ap_CS_fsm_reg[6]_i_21_n_9 ,\ap_CS_fsm_reg[6]_i_21_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ap_CS_fsm[6]_i_30_n_3 ,\ap_CS_fsm[6]_i_31_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_21_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_32_n_3 ,\ap_CS_fsm[6]_i_33_n_3 ,\ap_CS_fsm[6]_i_34_n_3 ,\ap_CS_fsm[6]_i_35_n_3 ,\ap_CS_fsm[6]_i_36_n_3 ,\ap_CS_fsm[6]_i_37_n_3 ,\ap_CS_fsm[6]_i_38_n_3 ,\ap_CS_fsm[6]_i_39_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_3 
       (.CI(\ap_CS_fsm_reg[6]_i_12_n_3 ),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_3_n_3 ,\ap_CS_fsm_reg[6]_i_3_n_4 ,\ap_CS_fsm_reg[6]_i_3_n_5 ,\ap_CS_fsm_reg[6]_i_3_n_6 ,\ap_CS_fsm_reg[6]_i_3_n_7 ,\ap_CS_fsm_reg[6]_i_3_n_8 ,\ap_CS_fsm_reg[6]_i_3_n_9 ,\ap_CS_fsm_reg[6]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_13_n_3 ,\ap_CS_fsm[6]_i_14_n_3 ,\ap_CS_fsm[6]_i_15_n_3 ,\ap_CS_fsm[6]_i_16_n_3 ,\ap_CS_fsm[6]_i_17_n_3 ,\ap_CS_fsm[6]_i_18_n_3 ,\ap_CS_fsm[6]_i_19_n_3 ,\ap_CS_fsm[6]_i_20_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h332A0000)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_done_reg_reg_2[1]),
        .I2(ap_done_reg_reg_3),
        .I3(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .I4(ap_rst_n),
        .O(ap_done_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln882_1_fu_1478_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[5]_i_2_n_3 ),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404F70400000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter00),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(img_gray_src_data_empty_n),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[4]_i_2_n_3 ),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(icmp_ln265_fu_1662_p2),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(p_1_in4_in),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter0),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter1),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter3),
        .Q(ap_enable_reg_pp3_iter4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter5_i_1
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(ap_enable_reg_pp3_iter3),
        .O(ap_enable_reg_pp3_iter5_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter5_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp3_iter6_i_1
       (.I0(p_1_in4_in),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_enable_reg_pp3_iter6_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp3_iter6_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter6_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter6_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2 
       (.I0(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .I1(icmp_ln886_2_reg_3834),
        .I2(\cmp_i_i_i_reg_3838_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_288),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_287),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_286),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_285),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_284),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_283),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_282),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_281),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_208),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_207),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_206),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_205),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_204),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_203),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_202),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_201),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_160),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_159),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_158),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_157),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_156),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_155),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_154),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_153),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_136),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_135),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_134),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_133),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_132),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_131),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_130),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_129),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_32),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_31),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_30),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_29),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_28),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_27),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_26),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_25),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_80),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_79),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_78),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_77),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_76),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_75),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_74),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_73),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_128),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_127),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_126),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_125),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_124),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_123),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_122),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_121),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg_0),
        .O(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .I2(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done),
        .O(ap_done_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_i_1
       (.I0(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .I1(ap_done_reg_reg_3),
        .O(ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[0]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[0]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[1]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[1]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[2]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[2]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[3]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[3]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[4]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[4]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[5]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[5]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[6]_i_1 
       (.I0(arraydecay72249_load_05376_fu_222[6]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h08080800)) 
    \arraydecay72249_load_05376_fu_222[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter6_reg_n_3),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(icmp_ln265_reg_3762_pp3_iter5_reg),
        .I3(cmp_i_i268_i_reg_3697),
        .I4(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \arraydecay72249_load_05376_fu_222[7]_i_2 
       (.I0(icmp_ln265_reg_3762_pp3_iter5_reg),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_enable_reg_pp3_iter6_reg_n_3),
        .O(arraydecay72249_load_05376_fu_2220));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \arraydecay72249_load_05376_fu_222[7]_i_3 
       (.I0(arraydecay72249_load_05376_fu_222[7]),
        .I1(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I2(cmp_i_i67_i_not_reg_3722),
        .I3(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I4(and_ln271_reg_3784_pp3_iter5_reg),
        .I5(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEAEEEAEAEAEAE)) 
    \arraydecay72249_load_05376_fu_222[7]_i_4 
       (.I0(\arraydecay72249_load_05376_fu_222[7]_i_5_n_3 ),
        .I1(and_ln192_4_reg_3900_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_6_n_3 ),
        .I3(\arraydecay72249_load_05376_fu_222[7]_i_7_n_3 ),
        .I4(\arraydecay72249_load_05376_fu_222[7]_i_8_n_3 ),
        .I5(and_ln192_5_reg_3907_pp3_iter5_reg),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \arraydecay72249_load_05376_fu_222[7]_i_5 
       (.I0(or_ln202_7_reg_4039),
        .I1(or_ln202_10_reg_4044),
        .I2(and_ln192_3_reg_3893_pp3_iter5_reg),
        .I3(icmp_ln194_12_reg_4024),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \arraydecay72249_load_05376_fu_222[7]_i_6 
       (.I0(add_ln193_6_reg_4029[3]),
        .I1(add_ln193_6_reg_4029[1]),
        .I2(add_ln193_6_reg_4029[2]),
        .I3(add_ln193_6_reg_4029[0]),
        .I4(add_ln193_6_reg_4029[4]),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h555555557FFFFFFF)) 
    \arraydecay72249_load_05376_fu_222[7]_i_7 
       (.I0(and_ln192_6_reg_3914_pp3_iter5_reg),
        .I1(and_ln192_7_reg_3920_pp3_iter5_reg),
        .I2(add_ln197_6_reg_4034[0]),
        .I3(add_ln197_6_reg_4034[2]),
        .I4(add_ln197_6_reg_4034[1]),
        .I5(add_ln197_6_reg_4034[3]),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \arraydecay72249_load_05376_fu_222[7]_i_8 
       (.I0(add_ln197_6_reg_4034[4]),
        .I1(add_ln197_6_reg_4034[2]),
        .I2(add_ln197_6_reg_4034[1]),
        .I3(add_ln197_6_reg_4034[0]),
        .I4(add_ln197_6_reg_4034[3]),
        .O(\arraydecay72249_load_05376_fu_222[7]_i_8_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[0]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[0]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[1]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[1]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[2]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[2]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[3]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[3]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[4]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[4]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[5]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[5]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[6]_i_1_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[6]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  FDRE \arraydecay72249_load_05376_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(arraydecay72249_load_05376_fu_2220),
        .D(\arraydecay72249_load_05376_fu_222[7]_i_3_n_3 ),
        .Q(arraydecay72249_load_05376_fu_222[7]),
        .R(\arraydecay72249_load_05376_fu_222[7]_i_1_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V buf_0_V_U
       (.ADDRARDADDR(buf_0_V_address1),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_0_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_0_V_ce1),
        .and_ln271_reg_3784(and_ln271_reg_3784),
        .\and_ln271_reg_3784_reg[0] (buf_0_V_U_n_11),
        .\ap_CS_fsm[7]_i_2 (empty_29_reg_519_reg),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\empty_29_reg_519_reg[1] (buf_0_V_U_n_13),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_0(trunc_ln324_reg_3616__0),
        .ram_reg_bram_0_1(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_2({ap_CS_fsm_pp3_stage0,\ap_CS_fsm_reg[6]_0 ,ap_CS_fsm_pp1_stage0}),
        .ram_reg_bram_0_3(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2 buf_1_V_U
       (.ADDRARDADDR(buf_0_V_address1),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_1_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_0_V_ce1),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_0(buf_0_V_U_n_11),
        .ram_reg_bram_0_1(trunc_ln324_reg_3616__0),
        .ram_reg_bram_0_2(ap_CS_fsm_pp1_stage0),
        .ram_reg_bram_0_3(ap_enable_reg_pp1_iter1_reg_n_3),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3 buf_2_V_U
       (.ADDRARDADDR(buf_0_V_address1),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_2_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_0_V_ce1),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(buf_2_V_U_n_23),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_0(buf_0_V_U_n_11),
        .ram_reg_bram_0_1({ap_CS_fsm_pp3_stage0,\ap_CS_fsm_reg[6]_0 ,ap_CS_fsm_pp1_stage0}),
        .ram_reg_bram_0_2(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_3(trunc_ln324_reg_3616__0),
        .ram_reg_bram_0_4({\empty_32_reg_619_reg_n_3_[10] ,\empty_32_reg_619_reg_n_3_[9] ,\empty_32_reg_619_reg_n_3_[8] ,\empty_32_reg_619_reg_n_3_[7] ,\empty_32_reg_619_reg_n_3_[6] ,\empty_32_reg_619_reg_n_3_[5] ,\empty_32_reg_619_reg_n_3_[4] ,\empty_32_reg_619_reg_n_3_[3] ,\empty_32_reg_619_reg_n_3_[2] ,\empty_32_reg_619_reg_n_3_[1] ,\empty_32_reg_619_reg_n_3_[0] }),
        .ram_reg_bram_0_5(empty_29_reg_519_reg),
        .ram_reg_bram_0_6({\empty_reg_507_reg_n_3_[10] ,\empty_reg_507_reg_n_3_[9] ,\empty_reg_507_reg_n_3_[8] ,\empty_reg_507_reg_n_3_[7] ,\empty_reg_507_reg_n_3_[6] ,\empty_reg_507_reg_n_3_[5] ,\empty_reg_507_reg_n_3_[4] ,\empty_reg_507_reg_n_3_[3] ,\empty_reg_507_reg_n_3_[2] ,\empty_reg_507_reg_n_3_[1] ,\empty_reg_507_reg_n_3_[0] }),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4 buf_3_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .CO(icmp_ln164_5_fu_2259_p2),
        .D({buf_3_V_U_n_9,buf_3_V_U_n_10,buf_3_V_U_n_11,buf_3_V_U_n_12,buf_3_V_U_n_13,buf_3_V_U_n_14,buf_3_V_U_n_15,buf_3_V_U_n_16}),
        .DOUTBDOUT(buf_2_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_3_V_ce1),
        .\and_ln192_5_reg_3907[0]_i_38 (\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .\and_ln192_5_reg_3907[0]_i_52 (\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .\and_ln192_5_reg_3907_reg[0]_i_5 (sub_i_i29_reg_3668),
        .ap_clk(ap_clk),
        .ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4({ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7:2],ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]}),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 (src_buf_V_0_3_1_reg_1209),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ({\src_buf_V_0_2_1_reg_945_reg_n_3_[7] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[6] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[5] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[4] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[3] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[2] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[1] ,\src_buf_V_0_2_1_reg_945_reg_n_3_[0] }),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] (\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] (\src_buf_V_3_4_1_reg_1065[7]_i_3_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] (\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] (src_buf_V_1_2_1_reg_1185),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 (src_buf_V_1_1_1_reg_911),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] (src_buf_V_2_1_1_reg_1149),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 (src_buf_V_2_0_1_reg_866),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] (\src_buf_V_3_6_3_reg_3945[4]_i_3_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] (src_buf_V_3_1_1_reg_1101),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 (src_buf_V_3_0_1_reg_810),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] (src_buf_V_4_1_1_reg_1053),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 (src_buf_V_4_0_1_reg_754),
        .\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] (src_buf_V_5_2_1_reg_1005),
        .\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 (src_buf_V_5_1_1_reg_698),
        .\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] (src_buf_V_6_3_1_reg_969),
        .\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 (src_buf_V_6_2_1_reg_653),
        .buf_0_V_ce0(buf_0_V_ce0),
        .icmp_ln882_2_reg_3771_pp3_iter2_reg(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(Q),
        .ram_reg_bram_0_0(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_1(buf_0_V_U_n_11),
        .ram_reg_bram_0_2(trunc_ln324_reg_3616__0),
        .ram_reg_bram_0_3(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_4(ap_CS_fsm_pp1_stage0),
        .spec_select5203_reg_3707(spec_select5203_reg_3707),
        .spec_select5219_reg_3712(spec_select5219_reg_3712),
        .spec_select5235_reg_3717(spec_select5235_reg_3717),
        .\src_buf_V_0_3_1_reg_1209_reg[7] ({buf_3_V_U_n_281,buf_3_V_U_n_282,buf_3_V_U_n_283,buf_3_V_U_n_284,buf_3_V_U_n_285,buf_3_V_U_n_286,buf_3_V_U_n_287,buf_3_V_U_n_288}),
        .\src_buf_V_0_3_1_reg_1209_reg[7]_0 (src_buf_V_0_4_1_reg_1197),
        .\src_buf_V_0_3_1_reg_1209_reg[7]_1 (src_buf_V_0_3_reg_934),
        .\src_buf_V_0_4_1_reg_1197_reg[7] ({buf_3_V_U_n_273,buf_3_V_U_n_274,buf_3_V_U_n_275,buf_3_V_U_n_276,buf_3_V_U_n_277,buf_3_V_U_n_278,buf_3_V_U_n_279,buf_3_V_U_n_280}),
        .src_buf_V_0_6_3_fu_2502_p3(src_buf_V_0_6_3_fu_2502_p3),
        .\src_buf_V_0_6_3_reg_3963_reg[0] (trunc_ln324_1_reg_3727),
        .\src_buf_V_0_6_3_reg_3963_reg[0]_0 (buf_6_V_U_n_56),
        .\src_buf_V_0_6_3_reg_3963_reg[1] (buf_6_V_U_n_55),
        .\src_buf_V_0_6_3_reg_3963_reg[2] (buf_6_V_U_n_54),
        .\src_buf_V_0_6_3_reg_3963_reg[3] (buf_6_V_U_n_53),
        .\src_buf_V_0_6_3_reg_3963_reg[4] (buf_6_V_U_n_52),
        .\src_buf_V_0_6_3_reg_3963_reg[5] (buf_6_V_U_n_51),
        .\src_buf_V_0_6_3_reg_3963_reg[6] (buf_6_V_U_n_50),
        .\src_buf_V_0_6_3_reg_3963_reg[7] ({buf_3_V_U_n_257,buf_3_V_U_n_258,buf_3_V_U_n_259,buf_3_V_U_n_260,buf_3_V_U_n_261,buf_3_V_U_n_262,buf_3_V_U_n_263,buf_3_V_U_n_264}),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_0 (src_buf_V_0_6_3_reg_3963),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_1 (src_buf_V_0_6_reg_923),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_2 (buf_6_V_U_n_49),
        .\src_buf_V_1_2_1_reg_1185_reg[7] ({buf_3_V_U_n_201,buf_3_V_U_n_202,buf_3_V_U_n_203,buf_3_V_U_n_204,buf_3_V_U_n_205,buf_3_V_U_n_206,buf_3_V_U_n_207,buf_3_V_U_n_208}),
        .\src_buf_V_1_2_1_reg_1185_reg[7]_0 (src_buf_V_1_3_1_reg_1173),
        .\src_buf_V_1_2_1_reg_1185_reg[7]_1 (src_buf_V_1_2_reg_900),
        .\src_buf_V_1_3_1_reg_1173_reg[7] ({buf_3_V_U_n_217,buf_3_V_U_n_218,buf_3_V_U_n_219,buf_3_V_U_n_220,buf_3_V_U_n_221,buf_3_V_U_n_222,buf_3_V_U_n_223,buf_3_V_U_n_224}),
        .\src_buf_V_1_3_1_reg_1173_reg[7]_0 (src_buf_V_1_4_1_reg_1161),
        .\src_buf_V_1_3_1_reg_1173_reg[7]_1 (src_buf_V_1_3_reg_889),
        .\src_buf_V_1_4_1_reg_1161_reg[0] (\src_buf_V_1_4_1_reg_1161[4]_i_2_n_3 ),
        .\src_buf_V_1_4_1_reg_1161_reg[7] ({buf_3_V_U_n_225,buf_3_V_U_n_226,buf_3_V_U_n_227,buf_3_V_U_n_228,buf_3_V_U_n_229,buf_3_V_U_n_230,buf_3_V_U_n_231,buf_3_V_U_n_232}),
        .src_buf_V_1_6_3_fu_2492_p3(src_buf_V_1_6_3_fu_2492_p3),
        .\src_buf_V_1_6_3_reg_3957_reg[0] (trunc_ln324_2_reg_3732),
        .\src_buf_V_1_6_3_reg_3957_reg[0]_0 (buf_6_V_U_n_80),
        .\src_buf_V_1_6_3_reg_3957_reg[1] (buf_6_V_U_n_79),
        .\src_buf_V_1_6_3_reg_3957_reg[2] (buf_6_V_U_n_78),
        .\src_buf_V_1_6_3_reg_3957_reg[3] (buf_6_V_U_n_77),
        .\src_buf_V_1_6_3_reg_3957_reg[4] (buf_6_V_U_n_76),
        .\src_buf_V_1_6_3_reg_3957_reg[5] (buf_6_V_U_n_75),
        .\src_buf_V_1_6_3_reg_3957_reg[6] (buf_6_V_U_n_74),
        .\src_buf_V_1_6_3_reg_3957_reg[7] ({buf_3_V_U_n_289,buf_3_V_U_n_290,buf_3_V_U_n_291,buf_3_V_U_n_292,buf_3_V_U_n_293,buf_3_V_U_n_294,buf_3_V_U_n_295,buf_3_V_U_n_296}),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_0 (src_buf_V_1_6_3_reg_3957),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_1 (src_buf_V_1_6_reg_878),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_2 (buf_6_V_U_n_73),
        .\src_buf_V_2_1_1_reg_1149_reg[7] ({buf_3_V_U_n_153,buf_3_V_U_n_154,buf_3_V_U_n_155,buf_3_V_U_n_156,buf_3_V_U_n_157,buf_3_V_U_n_158,buf_3_V_U_n_159,buf_3_V_U_n_160}),
        .\src_buf_V_2_1_1_reg_1149_reg[7]_0 (src_buf_V_2_2_1_reg_1137),
        .\src_buf_V_2_1_1_reg_1149_reg[7]_1 (src_buf_V_2_1_reg_855),
        .\src_buf_V_2_2_1_reg_1137_reg[7] ({buf_3_V_U_n_169,buf_3_V_U_n_170,buf_3_V_U_n_171,buf_3_V_U_n_172,buf_3_V_U_n_173,buf_3_V_U_n_174,buf_3_V_U_n_175,buf_3_V_U_n_176}),
        .\src_buf_V_2_2_1_reg_1137_reg[7]_0 (src_buf_V_2_3_1_reg_1125),
        .\src_buf_V_2_2_1_reg_1137_reg[7]_1 (src_buf_V_2_2_reg_844),
        .\src_buf_V_2_3_1_reg_1125_reg[7] ({buf_3_V_U_n_177,buf_3_V_U_n_178,buf_3_V_U_n_179,buf_3_V_U_n_180,buf_3_V_U_n_181,buf_3_V_U_n_182,buf_3_V_U_n_183,buf_3_V_U_n_184}),
        .\src_buf_V_2_3_1_reg_1125_reg[7]_0 (src_buf_V_2_4_1_reg_1113),
        .\src_buf_V_2_3_1_reg_1125_reg[7]_1 (src_buf_V_2_3_reg_833),
        .\src_buf_V_2_4_1_reg_1113_reg[7] ({buf_3_V_U_n_185,buf_3_V_U_n_186,buf_3_V_U_n_187,buf_3_V_U_n_188,buf_3_V_U_n_189,buf_3_V_U_n_190,buf_3_V_U_n_191,buf_3_V_U_n_192}),
        .src_buf_V_2_6_3_fu_2481_p3(src_buf_V_2_6_3_fu_2481_p3),
        .\src_buf_V_2_6_3_reg_3951_reg[0] (buf_6_V_U_n_44),
        .\src_buf_V_2_6_3_reg_3951_reg[1] (buf_6_V_U_n_45),
        .\src_buf_V_2_6_3_reg_3951_reg[2] (buf_6_V_U_n_43),
        .\src_buf_V_2_6_3_reg_3951_reg[3] (buf_6_V_U_n_46),
        .\src_buf_V_2_6_3_reg_3951_reg[4] (buf_6_V_U_n_42),
        .\src_buf_V_2_6_3_reg_3951_reg[5] (buf_6_V_U_n_47),
        .\src_buf_V_2_6_3_reg_3951_reg[6] (buf_6_V_U_n_41),
        .\src_buf_V_2_6_3_reg_3951_reg[7] ({buf_3_V_U_n_193,buf_3_V_U_n_194,buf_3_V_U_n_195,buf_3_V_U_n_196,buf_3_V_U_n_197,buf_3_V_U_n_198,buf_3_V_U_n_199,buf_3_V_U_n_200}),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_0 (src_buf_V_2_6_3_reg_3951),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_1 (src_buf_V_2_6_reg_822),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_2 (trunc_ln324_3_reg_3737),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_3 (buf_6_V_U_n_48),
        .\src_buf_V_3_1_1_reg_1101_reg[7] ({buf_3_V_U_n_129,buf_3_V_U_n_130,buf_3_V_U_n_131,buf_3_V_U_n_132,buf_3_V_U_n_133,buf_3_V_U_n_134,buf_3_V_U_n_135,buf_3_V_U_n_136}),
        .\src_buf_V_3_1_1_reg_1101_reg[7]_0 (src_buf_V_3_2_1_reg_1089),
        .\src_buf_V_3_1_1_reg_1101_reg[7]_1 (src_buf_V_3_1_reg_799),
        .\src_buf_V_3_2_1_reg_1089_reg[7] ({buf_3_V_U_n_145,buf_3_V_U_n_146,buf_3_V_U_n_147,buf_3_V_U_n_148,buf_3_V_U_n_149,buf_3_V_U_n_150,buf_3_V_U_n_151,buf_3_V_U_n_152}),
        .\src_buf_V_3_2_1_reg_1089_reg[7]_0 (src_buf_V_3_3_1_reg_1077),
        .\src_buf_V_3_2_1_reg_1089_reg[7]_1 (src_buf_V_3_2_reg_788),
        .\src_buf_V_3_3_1_reg_1077_reg[7] ({buf_3_V_U_n_249,buf_3_V_U_n_250,buf_3_V_U_n_251,buf_3_V_U_n_252,buf_3_V_U_n_253,buf_3_V_U_n_254,buf_3_V_U_n_255,buf_3_V_U_n_256}),
        .\src_buf_V_3_3_1_reg_1077_reg[7]_0 (src_buf_V_3_4_1_reg_1065),
        .\src_buf_V_3_3_1_reg_1077_reg[7]_1 (src_buf_V_3_3_reg_777),
        .\src_buf_V_3_4_1_reg_1065_reg[7] ({buf_3_V_U_n_233,buf_3_V_U_n_234,buf_3_V_U_n_235,buf_3_V_U_n_236,buf_3_V_U_n_237,buf_3_V_U_n_238,buf_3_V_U_n_239,buf_3_V_U_n_240}),
        .src_buf_V_3_6_3_fu_2470_p3(src_buf_V_3_6_3_fu_2470_p3),
        .\src_buf_V_3_6_3_reg_3945_reg[0] (buf_6_V_U_n_34),
        .\src_buf_V_3_6_3_reg_3945_reg[1] (buf_6_V_U_n_35),
        .\src_buf_V_3_6_3_reg_3945_reg[2] (buf_6_V_U_n_36),
        .\src_buf_V_3_6_3_reg_3945_reg[3] (buf_6_V_U_n_37),
        .\src_buf_V_3_6_3_reg_3945_reg[4] (buf_6_V_U_n_38),
        .\src_buf_V_3_6_3_reg_3945_reg[5] (buf_6_V_U_n_39),
        .\src_buf_V_3_6_3_reg_3945_reg[6] (buf_6_V_U_n_33),
        .\src_buf_V_3_6_3_reg_3945_reg[7] ({buf_3_V_U_n_241,buf_3_V_U_n_242,buf_3_V_U_n_243,buf_3_V_U_n_244,buf_3_V_U_n_245,buf_3_V_U_n_246,buf_3_V_U_n_247,buf_3_V_U_n_248}),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_0 (src_buf_V_3_6_3_reg_3945),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_1 (src_buf_V_3_6_reg_766),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_2 (trunc_ln324_4_reg_3742),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_3 (buf_6_V_U_n_40),
        .\src_buf_V_4_1_1_reg_1053_reg[7] ({buf_3_V_U_n_25,buf_3_V_U_n_26,buf_3_V_U_n_27,buf_3_V_U_n_28,buf_3_V_U_n_29,buf_3_V_U_n_30,buf_3_V_U_n_31,buf_3_V_U_n_32}),
        .\src_buf_V_4_1_1_reg_1053_reg[7]_0 (src_buf_V_4_2_1_reg_1041),
        .\src_buf_V_4_1_1_reg_1053_reg[7]_1 (src_buf_V_4_1_reg_743),
        .\src_buf_V_4_2_1_reg_1041_reg[7] ({buf_3_V_U_n_49,buf_3_V_U_n_50,buf_3_V_U_n_51,buf_3_V_U_n_52,buf_3_V_U_n_53,buf_3_V_U_n_54,buf_3_V_U_n_55,buf_3_V_U_n_56}),
        .\src_buf_V_4_2_1_reg_1041_reg[7]_0 (src_buf_V_4_3_1_reg_1029),
        .\src_buf_V_4_2_1_reg_1041_reg[7]_1 (src_buf_V_4_2_reg_732),
        .\src_buf_V_4_3_1_reg_1029_reg[7] ({buf_3_V_U_n_41,buf_3_V_U_n_42,buf_3_V_U_n_43,buf_3_V_U_n_44,buf_3_V_U_n_45,buf_3_V_U_n_46,buf_3_V_U_n_47,buf_3_V_U_n_48}),
        .\src_buf_V_4_3_1_reg_1029_reg[7]_0 (src_buf_V_4_4_1_reg_1017),
        .\src_buf_V_4_3_1_reg_1029_reg[7]_1 (src_buf_V_4_3_reg_721),
        .\src_buf_V_4_4_1_reg_1017_reg[7] ({buf_3_V_U_n_33,buf_3_V_U_n_34,buf_3_V_U_n_35,buf_3_V_U_n_36,buf_3_V_U_n_37,buf_3_V_U_n_38,buf_3_V_U_n_39,buf_3_V_U_n_40}),
        .src_buf_V_4_6_3_fu_2459_p3(src_buf_V_4_6_3_fu_2459_p3),
        .\src_buf_V_4_6_3_reg_3939_reg[0] (buf_6_V_U_n_29),
        .\src_buf_V_4_6_3_reg_3939_reg[1] (buf_6_V_U_n_30),
        .\src_buf_V_4_6_3_reg_3939_reg[2] (buf_6_V_U_n_28),
        .\src_buf_V_4_6_3_reg_3939_reg[3] (buf_6_V_U_n_31),
        .\src_buf_V_4_6_3_reg_3939_reg[4] (buf_6_V_U_n_27),
        .\src_buf_V_4_6_3_reg_3939_reg[5] (\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .\src_buf_V_4_6_3_reg_3939_reg[5]_0 (buf_6_V_U_n_32),
        .\src_buf_V_4_6_3_reg_3939_reg[6] ({\trunc_ln324_7_reg_3757_reg_n_3_[2] ,p_1_in,\trunc_ln324_7_reg_3757_reg_n_3_[0] }),
        .\src_buf_V_4_6_3_reg_3939_reg[6]_0 (buf_4_V_U_n_11),
        .\src_buf_V_4_6_3_reg_3939_reg[7] (src_buf_V_4_6_3_reg_3939),
        .\src_buf_V_4_6_3_reg_3939_reg[7]_0 (src_buf_V_4_6_reg_710),
        .\src_buf_V_4_6_3_reg_3939_reg[7]_1 (buf_6_V_U_n_26),
        .\src_buf_V_5_2_1_reg_1005_reg[7] ({buf_3_V_U_n_73,buf_3_V_U_n_74,buf_3_V_U_n_75,buf_3_V_U_n_76,buf_3_V_U_n_77,buf_3_V_U_n_78,buf_3_V_U_n_79,buf_3_V_U_n_80}),
        .\src_buf_V_5_2_1_reg_1005_reg[7]_0 (src_buf_V_5_3_1_reg_993),
        .\src_buf_V_5_2_1_reg_1005_reg[7]_1 (src_buf_V_5_2_reg_687),
        .\src_buf_V_5_3_1_reg_993_reg[7] ({buf_3_V_U_n_89,buf_3_V_U_n_90,buf_3_V_U_n_91,buf_3_V_U_n_92,buf_3_V_U_n_93,buf_3_V_U_n_94,buf_3_V_U_n_95,buf_3_V_U_n_96}),
        .\src_buf_V_5_3_1_reg_993_reg[7]_0 (src_buf_V_5_4_1_reg_981),
        .\src_buf_V_5_3_1_reg_993_reg[7]_1 (src_buf_V_5_3_reg_676),
        .\src_buf_V_5_4_1_reg_981_reg[7] ({buf_3_V_U_n_81,buf_3_V_U_n_82,buf_3_V_U_n_83,buf_3_V_U_n_84,buf_3_V_U_n_85,buf_3_V_U_n_86,buf_3_V_U_n_87,buf_3_V_U_n_88}),
        .\src_buf_V_5_4_1_reg_981_reg[7]_0 (src_buf_V_5_6_3_reg_3933),
        .\src_buf_V_5_4_1_reg_981_reg[7]_1 (src_buf_V_5_6_reg_665),
        .src_buf_V_5_6_3_fu_2449_p3(src_buf_V_5_6_3_fu_2449_p3),
        .\src_buf_V_5_6_3_reg_3933_reg[0] (\src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[0]_0 (trunc_ln324_6_reg_3752),
        .\src_buf_V_5_6_3_reg_3933_reg[0]_1 (buf_6_V_U_n_72),
        .\src_buf_V_5_6_3_reg_3933_reg[1] (\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[1]_0 (buf_6_V_U_n_71),
        .\src_buf_V_5_6_3_reg_3933_reg[2] (\src_buf_V_5_6_3_reg_3933[2]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[2]_0 (buf_6_V_U_n_70),
        .\src_buf_V_5_6_3_reg_3933_reg[3] (\src_buf_V_5_6_3_reg_3933[3]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[3]_0 (buf_6_V_U_n_69),
        .\src_buf_V_5_6_3_reg_3933_reg[4] (\src_buf_V_5_6_3_reg_3933[4]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[4]_0 (buf_6_V_U_n_68),
        .\src_buf_V_5_6_3_reg_3933_reg[5] (\src_buf_V_5_6_3_reg_3933[5]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[5]_0 (buf_6_V_U_n_67),
        .\src_buf_V_5_6_3_reg_3933_reg[6] (\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[6]_0 (buf_6_V_U_n_66),
        .\src_buf_V_5_6_3_reg_3933_reg[7] ({buf_3_V_U_n_57,buf_3_V_U_n_58,buf_3_V_U_n_59,buf_3_V_U_n_60,buf_3_V_U_n_61,buf_3_V_U_n_62,buf_3_V_U_n_63,buf_3_V_U_n_64}),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_0 (\src_buf_V_5_6_3_reg_3933[7]_i_4_n_3 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_1 (buf_6_V_U_n_65),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 (buf_1_V_q0),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 (buf_0_V_q0),
        .\src_buf_V_6_3_1_reg_969_reg[7] ({buf_3_V_U_n_121,buf_3_V_U_n_122,buf_3_V_U_n_123,buf_3_V_U_n_124,buf_3_V_U_n_125,buf_3_V_U_n_126,buf_3_V_U_n_127,buf_3_V_U_n_128}),
        .\src_buf_V_6_3_1_reg_969_reg[7]_0 (src_buf_V_6_4_1_reg_957),
        .\src_buf_V_6_3_1_reg_969_reg[7]_1 (src_buf_V_6_3_reg_642),
        .\src_buf_V_6_4_1_reg_957_reg[2] (\src_buf_V_3_4_1_reg_1065[5]_i_2_n_3 ),
        .\src_buf_V_6_4_1_reg_957_reg[7] ({buf_3_V_U_n_113,buf_3_V_U_n_114,buf_3_V_U_n_115,buf_3_V_U_n_116,buf_3_V_U_n_117,buf_3_V_U_n_118,buf_3_V_U_n_119,buf_3_V_U_n_120}),
        .\src_buf_V_6_4_1_reg_957_reg[7]_0 (src_buf_V_6_6_3_reg_3927),
        .\src_buf_V_6_4_1_reg_957_reg[7]_1 (src_buf_V_6_6_reg_631),
        .src_buf_V_6_6_3_fu_2440_p3(src_buf_V_6_6_3_fu_2440_p3),
        .\src_buf_V_6_6_3_reg_3927_reg[0] (\src_buf_V_6_6_3_reg_3927[0]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[0]_0 (buf_6_V_U_n_20),
        .\src_buf_V_6_6_3_reg_3927_reg[0]_1 (buf_6_V_U_n_64),
        .\src_buf_V_6_6_3_reg_3927_reg[1] (\src_buf_V_6_6_3_reg_3927[1]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[1]_0 (buf_6_V_U_n_21),
        .\src_buf_V_6_6_3_reg_3927_reg[1]_1 (buf_6_V_U_n_63),
        .\src_buf_V_6_6_3_reg_3927_reg[2] (\src_buf_V_6_6_3_reg_3927[2]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[2]_0 (buf_6_V_U_n_19),
        .\src_buf_V_6_6_3_reg_3927_reg[2]_1 (buf_6_V_U_n_62),
        .\src_buf_V_6_6_3_reg_3927_reg[3] (\src_buf_V_6_6_3_reg_3927[3]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[3]_0 (buf_6_V_U_n_22),
        .\src_buf_V_6_6_3_reg_3927_reg[3]_1 (buf_6_V_U_n_61),
        .\src_buf_V_6_6_3_reg_3927_reg[4] (\src_buf_V_6_6_3_reg_3927[4]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[4]_0 (buf_6_V_U_n_18),
        .\src_buf_V_6_6_3_reg_3927_reg[4]_1 (buf_6_V_U_n_60),
        .\src_buf_V_6_6_3_reg_3927_reg[5] (\src_buf_V_6_6_3_reg_3927[5]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[5]_0 (buf_6_V_U_n_23),
        .\src_buf_V_6_6_3_reg_3927_reg[5]_1 (buf_6_V_U_n_59),
        .\src_buf_V_6_6_3_reg_3927_reg[6] (\src_buf_V_6_6_3_reg_3927[6]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[6]_0 (buf_6_V_U_n_24),
        .\src_buf_V_6_6_3_reg_3927_reg[6]_1 (buf_6_V_U_n_58),
        .\src_buf_V_6_6_3_reg_3927_reg[7] ({buf_3_V_U_n_97,buf_3_V_U_n_98,buf_3_V_U_n_99,buf_3_V_U_n_100,buf_3_V_U_n_101,buf_3_V_U_n_102,buf_3_V_U_n_103,buf_3_V_U_n_104}),
        .\src_buf_V_6_6_3_reg_3927_reg[7]_0 (\src_buf_V_6_6_3_reg_3927[7]_i_3_n_3 ),
        .\src_buf_V_6_6_3_reg_3927_reg[7]_1 (buf_6_V_U_n_17),
        .\src_buf_V_6_6_3_reg_3927_reg[7]_2 (buf_6_V_U_n_57),
        .\sub_i_i29_reg_3668_reg[8] (icmp_ln164_4_fu_2227_p2),
        .\sub_i_i29_reg_3668_reg[8]_0 (icmp_ln164_3_fu_2195_p2),
        .tmp_5_fu_1807_p9(tmp_5_fu_1807_p9),
        .zext_ln37_reg_3648(zext_ln37_reg_3648),
        .\zext_ln37_reg_3648_reg[7] (p_0_in9_in),
        .\zext_ln37_reg_3648_reg[7]_0 (p_0_in11_in),
        .\zext_ln37_reg_3648_reg[7]_1 (p_0_in13_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5 buf_4_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .DOUTBDOUT(buf_4_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_3_V_ce1),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(buf_4_V_U_n_11),
        .ram_reg_bram_0_0(Q),
        .ram_reg_bram_0_1(trunc_ln324_reg_3616__0),
        .ram_reg_bram_0_2(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_3(buf_0_V_U_n_11),
        .ram_reg_bram_0_4(ap_CS_fsm_pp1_stage0),
        .ram_reg_bram_0_5(ap_enable_reg_pp1_iter1_reg_n_3),
        .\src_buf_V_4_6_3_reg_3939[6]_i_2 ({\trunc_ln324_7_reg_3757_reg_n_3_[2] ,p_1_in,\trunc_ln324_7_reg_3757_reg_n_3_[0] }),
        .\src_buf_V_4_6_3_reg_3939[6]_i_2_0 (buf_5_V_q0[6]),
        .\src_buf_V_4_6_3_reg_3939[6]_i_2_1 (buf_6_V_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6 buf_5_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .DOUTBDOUT(buf_5_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_3_V_ce1),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(Q),
        .ram_reg_bram_0_0(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_1(buf_0_V_U_n_11),
        .ram_reg_bram_0_2(trunc_ln324_reg_3616__0),
        .ram_reg_bram_0_3(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_4(ap_CS_fsm_pp1_stage0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7 buf_6_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .DOUTBDOUT(buf_5_V_q0),
        .Q(empty_32_reg_619_pp3_iter1_reg),
        .WEA(buf_3_V_ce1),
        .and_ln271_reg_3784(and_ln271_reg_3784),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 (ap_enable_reg_pp3_iter6_reg_n_3),
        .\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 (\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .icmp_ln886_2_reg_3834_pp3_iter5_reg(icmp_ln886_2_reg_3834_pp3_iter5_reg),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0(buf_6_V_q0),
        .ram_reg_bram_0_0(buf_6_V_U_n_17),
        .ram_reg_bram_0_1(buf_6_V_U_n_18),
        .ram_reg_bram_0_10(buf_6_V_U_n_28),
        .ram_reg_bram_0_11(buf_6_V_U_n_29),
        .ram_reg_bram_0_12(buf_6_V_U_n_30),
        .ram_reg_bram_0_13(buf_6_V_U_n_31),
        .ram_reg_bram_0_14(buf_6_V_U_n_32),
        .ram_reg_bram_0_15(buf_6_V_U_n_33),
        .ram_reg_bram_0_16(buf_6_V_U_n_34),
        .ram_reg_bram_0_17(buf_6_V_U_n_35),
        .ram_reg_bram_0_18(buf_6_V_U_n_36),
        .ram_reg_bram_0_19(buf_6_V_U_n_37),
        .ram_reg_bram_0_2(buf_6_V_U_n_19),
        .ram_reg_bram_0_20(buf_6_V_U_n_38),
        .ram_reg_bram_0_21(buf_6_V_U_n_39),
        .ram_reg_bram_0_22(buf_6_V_U_n_40),
        .ram_reg_bram_0_23(buf_6_V_U_n_41),
        .ram_reg_bram_0_24(buf_6_V_U_n_42),
        .ram_reg_bram_0_25(buf_6_V_U_n_43),
        .ram_reg_bram_0_26(buf_6_V_U_n_44),
        .ram_reg_bram_0_27(buf_6_V_U_n_45),
        .ram_reg_bram_0_28(buf_6_V_U_n_46),
        .ram_reg_bram_0_29(buf_6_V_U_n_47),
        .ram_reg_bram_0_3(buf_6_V_U_n_20),
        .ram_reg_bram_0_30(buf_6_V_U_n_48),
        .ram_reg_bram_0_31(buf_6_V_U_n_49),
        .ram_reg_bram_0_32(buf_6_V_U_n_50),
        .ram_reg_bram_0_33(buf_6_V_U_n_51),
        .ram_reg_bram_0_34(buf_6_V_U_n_52),
        .ram_reg_bram_0_35(buf_6_V_U_n_53),
        .ram_reg_bram_0_36(buf_6_V_U_n_54),
        .ram_reg_bram_0_37(buf_6_V_U_n_55),
        .ram_reg_bram_0_38(buf_6_V_U_n_56),
        .ram_reg_bram_0_39(buf_6_V_U_n_57),
        .ram_reg_bram_0_4(buf_6_V_U_n_21),
        .ram_reg_bram_0_40(buf_6_V_U_n_58),
        .ram_reg_bram_0_41(buf_6_V_U_n_59),
        .ram_reg_bram_0_42(buf_6_V_U_n_60),
        .ram_reg_bram_0_43(buf_6_V_U_n_61),
        .ram_reg_bram_0_44(buf_6_V_U_n_62),
        .ram_reg_bram_0_45(buf_6_V_U_n_63),
        .ram_reg_bram_0_46(buf_6_V_U_n_64),
        .ram_reg_bram_0_47(buf_6_V_U_n_65),
        .ram_reg_bram_0_48(buf_6_V_U_n_66),
        .ram_reg_bram_0_49(buf_6_V_U_n_67),
        .ram_reg_bram_0_5(buf_6_V_U_n_22),
        .ram_reg_bram_0_50(buf_6_V_U_n_68),
        .ram_reg_bram_0_51(buf_6_V_U_n_69),
        .ram_reg_bram_0_52(buf_6_V_U_n_70),
        .ram_reg_bram_0_53(buf_6_V_U_n_71),
        .ram_reg_bram_0_54(buf_6_V_U_n_72),
        .ram_reg_bram_0_55(buf_6_V_U_n_73),
        .ram_reg_bram_0_56(buf_6_V_U_n_74),
        .ram_reg_bram_0_57(buf_6_V_U_n_75),
        .ram_reg_bram_0_58(buf_6_V_U_n_76),
        .ram_reg_bram_0_59(buf_6_V_U_n_77),
        .ram_reg_bram_0_6(buf_6_V_U_n_23),
        .ram_reg_bram_0_60(buf_6_V_U_n_78),
        .ram_reg_bram_0_61(buf_6_V_U_n_79),
        .ram_reg_bram_0_62(buf_6_V_U_n_80),
        .ram_reg_bram_0_63(Q),
        .ram_reg_bram_0_64(trunc_ln324_reg_3616__0[2:1]),
        .ram_reg_bram_0_65(trunc_ln324_5_reg_3747__0),
        .ram_reg_bram_0_66(buf_0_V_U_n_11),
        .ram_reg_bram_0_67(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_68({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_bram_0_69({\empty_32_reg_619_reg_n_3_[10] ,\empty_32_reg_619_reg_n_3_[9] ,\empty_32_reg_619_reg_n_3_[8] ,\empty_32_reg_619_reg_n_3_[7] ,\empty_32_reg_619_reg_n_3_[6] ,\empty_32_reg_619_reg_n_3_[5] ,\empty_32_reg_619_reg_n_3_[4] ,\empty_32_reg_619_reg_n_3_[3] ,\empty_32_reg_619_reg_n_3_[2] ,\empty_32_reg_619_reg_n_3_[1] ,\empty_32_reg_619_reg_n_3_[0] }),
        .ram_reg_bram_0_7(buf_6_V_U_n_24),
        .ram_reg_bram_0_70({\empty_reg_507_reg_n_3_[10] ,\empty_reg_507_reg_n_3_[9] ,\empty_reg_507_reg_n_3_[8] ,\empty_reg_507_reg_n_3_[7] ,\empty_reg_507_reg_n_3_[6] ,\empty_reg_507_reg_n_3_[5] ,\empty_reg_507_reg_n_3_[4] ,\empty_reg_507_reg_n_3_[3] ,\empty_reg_507_reg_n_3_[2] ,\empty_reg_507_reg_n_3_[1] ,\empty_reg_507_reg_n_3_[0] }),
        .ram_reg_bram_0_8(buf_6_V_U_n_26),
        .ram_reg_bram_0_9(buf_6_V_U_n_27),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 (trunc_ln324_1_reg_3727[1:0]),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 (trunc_ln324_2_reg_3732[1:0]),
        .\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 (trunc_ln324_3_reg_3737[1:0]),
        .\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 (trunc_ln324_4_reg_3742[1:0]),
        .\src_buf_V_4_6_3_reg_3939[7]_i_2 ({p_1_in,\trunc_ln324_7_reg_3757_reg_n_3_[0] }),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 (buf_4_V_q0),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 (trunc_ln324_6_reg_3752[1:0]),
        .tmp_5_fu_1807_p9(tmp_5_fu_1807_p9[1:0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hA8888888)) 
    \cmp_i_i268_i_reg_3697[0]_i_1 
       (.I0(empty_30_reg_607_reg__0[10]),
        .I1(\cmp_i_i307_i_reg_3692[0]_i_4_n_3 ),
        .I2(empty_30_reg_607_reg__0[3]),
        .I3(empty_30_reg_607_reg__0[4]),
        .I4(empty_30_reg_607_reg__0[5]),
        .O(cmp_i_i268_i_fu_1556_p2));
  FDRE \cmp_i_i268_i_reg_3697_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(cmp_i_i268_i_fu_1556_p2),
        .Q(cmp_i_i268_i_reg_3697),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \cmp_i_i307_i_reg_3692[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(\cmp_i_i307_i_reg_3692[0]_i_3_n_3 ),
        .I2(empty_30_reg_607_reg__0[0]),
        .I3(empty_30_reg_607_reg),
        .I4(empty_30_reg_607_reg__0[2]),
        .O(p_1_in4_in));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    \cmp_i_i307_i_reg_3692[0]_i_2 
       (.I0(empty_30_reg_607_reg__0[5]),
        .I1(empty_30_reg_607_reg__0[4]),
        .I2(empty_30_reg_607_reg__0[3]),
        .I3(\cmp_i_i307_i_reg_3692[0]_i_4_n_3 ),
        .I4(empty_30_reg_607_reg__0[10]),
        .O(cmp_i_i307_i_fu_1550_p2));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \cmp_i_i307_i_reg_3692[0]_i_3 
       (.I0(empty_30_reg_607_reg__0[5]),
        .I1(empty_30_reg_607_reg__0[4]),
        .I2(empty_30_reg_607_reg__0[3]),
        .I3(empty_30_reg_607_reg__0[10]),
        .I4(\cmp_i_i307_i_reg_3692[0]_i_4_n_3 ),
        .O(\cmp_i_i307_i_reg_3692[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i307_i_reg_3692[0]_i_4 
       (.I0(empty_30_reg_607_reg__0[7]),
        .I1(empty_30_reg_607_reg__0[8]),
        .I2(empty_30_reg_607_reg__0[6]),
        .I3(empty_30_reg_607_reg__0[9]),
        .O(\cmp_i_i307_i_reg_3692[0]_i_4_n_3 ));
  FDRE \cmp_i_i307_i_reg_3692_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(cmp_i_i307_i_fu_1550_p2),
        .Q(cmp_i_i307_i_reg_3692),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000001000100010)) 
    \cmp_i_i67_i_not_reg_3722[0]_i_1 
       (.I0(\cmp_i_i307_i_reg_3692[0]_i_4_n_3 ),
        .I1(empty_30_reg_607_reg__0[10]),
        .I2(\cmp_i_i67_i_not_reg_3722[0]_i_2_n_3 ),
        .I3(empty_30_reg_607_reg__0[3]),
        .I4(empty_30_reg_607_reg__0[2]),
        .I5(empty_30_reg_607_reg),
        .O(cmp_i_i67_i_not_fu_1628_p2));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i_i67_i_not_reg_3722[0]_i_2 
       (.I0(empty_30_reg_607_reg__0[5]),
        .I1(empty_30_reg_607_reg__0[4]),
        .O(\cmp_i_i67_i_not_reg_3722[0]_i_2_n_3 ));
  FDRE \cmp_i_i67_i_not_reg_3722_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(cmp_i_i67_i_not_fu_1628_p2),
        .Q(cmp_i_i67_i_not_reg_3722),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h03AA)) 
    \cmp_i_i_i_reg_3838[0]_i_1 
       (.I0(\cmp_i_i_i_reg_3838_reg_n_3_[0] ),
        .I1(empty_32_reg_619_pp3_iter1_reg[1]),
        .I2(empty_32_reg_619_pp3_iter1_reg[0]),
        .I3(cmp_i_i_i_reg_38380),
        .O(\cmp_i_i_i_reg_3838[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000040404)) 
    \cmp_i_i_i_reg_3838[0]_i_2 
       (.I0(icmp_ln265_reg_3762_pp3_iter1_reg),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(empty_32_reg_619_pp3_iter1_reg[2]),
        .I3(empty_32_reg_619_pp3_iter1_reg[0]),
        .I4(empty_32_reg_619_pp3_iter1_reg[1]),
        .I5(\icmp_ln886_2_reg_3834[0]_i_3_n_3 ),
        .O(cmp_i_i_i_reg_38380));
  FDRE \cmp_i_i_i_reg_3838_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i_i_reg_3838[0]_i_1_n_3 ),
        .Q(\cmp_i_i_i_reg_3838_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[7]_i_1 
       (.I0(dout_valid_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hBBBBAAAABFFFAAAA)) 
    dout_valid_i_1
       (.I0(empty_n),
        .I1(ap_done_reg_reg_2[1]),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(img_gray_src_data_empty_n),
        .I5(buf_0_V_U_n_11),
        .O(empty_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_29_reg_519[0]_i_1 
       (.I0(empty_29_reg_519_reg[0]),
        .O(add_ln695_1_fu_1522_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_29_reg_519[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_1_fu_1478_p2),
        .O(\empty_29_reg_519[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_29_reg_519[10]_i_3 
       (.I0(empty_29_reg_519_reg[10]),
        .I1(empty_29_reg_519_reg[8]),
        .I2(empty_29_reg_519_reg[6]),
        .I3(\empty_29_reg_519[10]_i_4_n_3 ),
        .I4(empty_29_reg_519_reg[7]),
        .I5(empty_29_reg_519_reg[9]),
        .O(add_ln695_1_fu_1522_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_29_reg_519[10]_i_4 
       (.I0(empty_29_reg_519_reg[5]),
        .I1(empty_29_reg_519_reg[3]),
        .I2(empty_29_reg_519_reg[1]),
        .I3(empty_29_reg_519_reg[0]),
        .I4(empty_29_reg_519_reg[2]),
        .I5(empty_29_reg_519_reg[4]),
        .O(\empty_29_reg_519[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_29_reg_519[1]_i_1 
       (.I0(empty_29_reg_519_reg[1]),
        .I1(empty_29_reg_519_reg[0]),
        .O(add_ln695_1_fu_1522_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_29_reg_519[2]_i_1 
       (.I0(empty_29_reg_519_reg[2]),
        .I1(empty_29_reg_519_reg[0]),
        .I2(empty_29_reg_519_reg[1]),
        .O(add_ln695_1_fu_1522_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_29_reg_519[3]_i_1 
       (.I0(empty_29_reg_519_reg[3]),
        .I1(empty_29_reg_519_reg[1]),
        .I2(empty_29_reg_519_reg[0]),
        .I3(empty_29_reg_519_reg[2]),
        .O(add_ln695_1_fu_1522_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_29_reg_519[4]_i_1 
       (.I0(empty_29_reg_519_reg[4]),
        .I1(empty_29_reg_519_reg[2]),
        .I2(empty_29_reg_519_reg[0]),
        .I3(empty_29_reg_519_reg[1]),
        .I4(empty_29_reg_519_reg[3]),
        .O(add_ln695_1_fu_1522_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_29_reg_519[5]_i_1 
       (.I0(empty_29_reg_519_reg[5]),
        .I1(empty_29_reg_519_reg[3]),
        .I2(empty_29_reg_519_reg[1]),
        .I3(empty_29_reg_519_reg[0]),
        .I4(empty_29_reg_519_reg[2]),
        .I5(empty_29_reg_519_reg[4]),
        .O(add_ln695_1_fu_1522_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_29_reg_519[6]_i_1 
       (.I0(empty_29_reg_519_reg[6]),
        .I1(\empty_29_reg_519[10]_i_4_n_3 ),
        .O(add_ln695_1_fu_1522_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_29_reg_519[7]_i_1 
       (.I0(empty_29_reg_519_reg[7]),
        .I1(\empty_29_reg_519[10]_i_4_n_3 ),
        .I2(empty_29_reg_519_reg[6]),
        .O(add_ln695_1_fu_1522_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_29_reg_519[8]_i_1 
       (.I0(empty_29_reg_519_reg[8]),
        .I1(empty_29_reg_519_reg[6]),
        .I2(\empty_29_reg_519[10]_i_4_n_3 ),
        .I3(empty_29_reg_519_reg[7]),
        .O(add_ln695_1_fu_1522_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_29_reg_519[9]_i_1 
       (.I0(empty_29_reg_519_reg[9]),
        .I1(empty_29_reg_519_reg[7]),
        .I2(\empty_29_reg_519[10]_i_4_n_3 ),
        .I3(empty_29_reg_519_reg[6]),
        .I4(empty_29_reg_519_reg[8]),
        .O(add_ln695_1_fu_1522_p2[9]));
  FDRE \empty_29_reg_519_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[0]),
        .Q(empty_29_reg_519_reg[0]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[10]),
        .Q(empty_29_reg_519_reg[10]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[1]),
        .Q(empty_29_reg_519_reg[1]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[2]),
        .Q(empty_29_reg_519_reg[2]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[3]),
        .Q(empty_29_reg_519_reg[3]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[4]),
        .Q(empty_29_reg_519_reg[4]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[5]),
        .Q(empty_29_reg_519_reg[5]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[6]),
        .Q(empty_29_reg_519_reg[6]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[7]),
        .Q(empty_29_reg_519_reg[7]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[8]),
        .Q(empty_29_reg_519_reg[8]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  FDRE \empty_29_reg_519_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1522_p2[9]),
        .Q(empty_29_reg_519_reg[9]),
        .R(\empty_29_reg_519[10]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_30_reg_607[10]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state18),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_30_reg_607[10]_i_2 
       (.I0(empty_30_reg_607_reg__0[10]),
        .I1(empty_30_reg_607_reg__0[9]),
        .I2(\empty_30_reg_607[10]_i_3_n_3 ),
        .I3(empty_30_reg_607_reg__0[7]),
        .I4(empty_30_reg_607_reg__0[8]),
        .O(add_ln695_2_fu_3494_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_30_reg_607[10]_i_3 
       (.I0(empty_30_reg_607_reg__0[6]),
        .I1(empty_30_reg_607_reg__0[2]),
        .I2(\empty_30_reg_607[6]_i_2_n_3 ),
        .I3(empty_30_reg_607_reg__0[3]),
        .I4(empty_30_reg_607_reg__0[4]),
        .I5(empty_30_reg_607_reg__0[5]),
        .O(\empty_30_reg_607[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_30_reg_607[1]_i_1 
       (.I0(empty_30_reg_607_reg),
        .I1(empty_30_reg_607_reg__0[0]),
        .O(add_ln695_2_fu_3494_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_30_reg_607[2]_i_1 
       (.I0(empty_30_reg_607_reg__0[2]),
        .I1(empty_30_reg_607_reg__0[0]),
        .I2(empty_30_reg_607_reg),
        .O(add_ln695_2_fu_3494_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_30_reg_607[3]_i_1 
       (.I0(empty_30_reg_607_reg__0[3]),
        .I1(empty_30_reg_607_reg),
        .I2(empty_30_reg_607_reg__0[0]),
        .I3(empty_30_reg_607_reg__0[2]),
        .O(add_ln695_2_fu_3494_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_30_reg_607[4]_i_1 
       (.I0(empty_30_reg_607_reg__0[4]),
        .I1(empty_30_reg_607_reg__0[3]),
        .I2(empty_30_reg_607_reg__0[2]),
        .I3(empty_30_reg_607_reg__0[0]),
        .I4(empty_30_reg_607_reg),
        .O(add_ln695_2_fu_3494_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_30_reg_607[5]_i_1 
       (.I0(empty_30_reg_607_reg__0[5]),
        .I1(empty_30_reg_607_reg),
        .I2(empty_30_reg_607_reg__0[0]),
        .I3(empty_30_reg_607_reg__0[2]),
        .I4(empty_30_reg_607_reg__0[3]),
        .I5(empty_30_reg_607_reg__0[4]),
        .O(add_ln695_2_fu_3494_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_30_reg_607[6]_i_1 
       (.I0(empty_30_reg_607_reg__0[6]),
        .I1(empty_30_reg_607_reg__0[2]),
        .I2(\empty_30_reg_607[6]_i_2_n_3 ),
        .I3(empty_30_reg_607_reg__0[3]),
        .I4(empty_30_reg_607_reg__0[4]),
        .I5(empty_30_reg_607_reg__0[5]),
        .O(\empty_30_reg_607[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \empty_30_reg_607[6]_i_2 
       (.I0(empty_30_reg_607_reg),
        .I1(empty_30_reg_607_reg__0[0]),
        .O(\empty_30_reg_607[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_30_reg_607[7]_i_1 
       (.I0(empty_30_reg_607_reg__0[7]),
        .I1(empty_30_reg_607_reg__0[5]),
        .I2(empty_30_reg_607_reg__0[4]),
        .I3(empty_30_reg_607_reg__0[3]),
        .I4(\empty_30_reg_607[7]_i_2_n_3 ),
        .I5(empty_30_reg_607_reg__0[6]),
        .O(add_ln695_2_fu_3494_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \empty_30_reg_607[7]_i_2 
       (.I0(empty_30_reg_607_reg__0[2]),
        .I1(empty_30_reg_607_reg__0[0]),
        .I2(empty_30_reg_607_reg),
        .O(\empty_30_reg_607[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_30_reg_607[8]_i_1 
       (.I0(empty_30_reg_607_reg__0[8]),
        .I1(\empty_30_reg_607[10]_i_3_n_3 ),
        .I2(empty_30_reg_607_reg__0[7]),
        .O(add_ln695_2_fu_3494_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_30_reg_607[9]_i_1 
       (.I0(empty_30_reg_607_reg__0[9]),
        .I1(empty_30_reg_607_reg__0[8]),
        .I2(empty_30_reg_607_reg__0[7]),
        .I3(\empty_30_reg_607[10]_i_3_n_3 ),
        .O(add_ln695_2_fu_3494_p2[9]));
  FDSE \empty_30_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\empty_31_reg_3702[0]_i_1_n_3 ),
        .Q(empty_30_reg_607_reg__0[0]),
        .S(clear));
  FDRE \empty_30_reg_607_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[10]),
        .Q(empty_30_reg_607_reg__0[10]),
        .R(clear));
  FDSE \empty_30_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[1]),
        .Q(empty_30_reg_607_reg),
        .S(clear));
  FDRE \empty_30_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[2]),
        .Q(empty_30_reg_607_reg__0[2]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[3]),
        .Q(empty_30_reg_607_reg__0[3]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[4]),
        .Q(empty_30_reg_607_reg__0[4]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[5]),
        .Q(empty_30_reg_607_reg__0[5]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\empty_30_reg_607[6]_i_1_n_3 ),
        .Q(empty_30_reg_607_reg__0[6]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[7]),
        .Q(empty_30_reg_607_reg__0[7]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[8]),
        .Q(empty_30_reg_607_reg__0[8]),
        .R(clear));
  FDRE \empty_30_reg_607_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln695_2_fu_3494_p2[9]),
        .Q(empty_30_reg_607_reg__0[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_31_reg_3702[0]_i_1 
       (.I0(empty_30_reg_607_reg__0[0]),
        .O(\empty_31_reg_3702[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_31_reg_3702[2]_i_1 
       (.I0(empty_30_reg_607_reg__0[2]),
        .I1(empty_30_reg_607_reg),
        .O(sel0));
  FDRE \empty_31_reg_3702_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(\empty_31_reg_3702[0]_i_1_n_3 ),
        .Q(empty_31_reg_3702[0]),
        .R(1'b0));
  FDRE \empty_31_reg_3702_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(empty_30_reg_607_reg),
        .Q(empty_31_reg_3702[1]),
        .R(1'b0));
  FDRE \empty_31_reg_3702_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(sel0),
        .Q(empty_31_reg_3702[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \empty_32_reg_619[10]_i_1 
       (.I0(p_1_in4_in),
        .I1(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_block_pp3_stage0_subdone),
        .O(empty_32_reg_619));
  LUT4 #(
    .INIT(16'h0080)) 
    \empty_32_reg_619[10]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .O(empty_32_reg_6190));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[0] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[10] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[1] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[2] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[3] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[4] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[5] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[6] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[7] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[8] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_32_reg_619_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\empty_32_reg_619_reg_n_3_[9] ),
        .Q(empty_32_reg_619_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_32_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[0]),
        .Q(\empty_32_reg_619_reg_n_3_[0] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[10] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[10]),
        .Q(\empty_32_reg_619_reg_n_3_[10] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[1]),
        .Q(\empty_32_reg_619_reg_n_3_[1] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[2]),
        .Q(\empty_32_reg_619_reg_n_3_[2] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[3]),
        .Q(\empty_32_reg_619_reg_n_3_[3] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[4]),
        .Q(\empty_32_reg_619_reg_n_3_[4] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[5]),
        .Q(\empty_32_reg_619_reg_n_3_[5] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[6]),
        .Q(\empty_32_reg_619_reg_n_3_[6] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[7] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[7]),
        .Q(\empty_32_reg_619_reg_n_3_[7] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[8] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[8]),
        .Q(\empty_32_reg_619_reg_n_3_[8] ),
        .R(empty_32_reg_619));
  FDRE \empty_32_reg_619_reg[9] 
       (.C(ap_clk),
        .CE(empty_32_reg_6190),
        .D(add_ln695_3_reg_3766_reg[9]),
        .Q(\empty_32_reg_619_reg_n_3_[9] ),
        .R(empty_32_reg_619));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \empty_reg_507[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_1_fu_1478_p2),
        .I2(icmp_ln510_reg_3620),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_3),
        .I5(img_gray_src_data_empty_n),
        .O(empty_reg_507));
  LUT4 #(
    .INIT(16'h0080)) 
    \empty_reg_507[10]_i_2 
       (.I0(img_gray_src_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln510_reg_3620),
        .O(empty_reg_5070));
  FDRE \empty_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[0]),
        .Q(\empty_reg_507_reg_n_3_[0] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[10] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[10]),
        .Q(\empty_reg_507_reg_n_3_[10] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[1]),
        .Q(\empty_reg_507_reg_n_3_[1] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[2]),
        .Q(\empty_reg_507_reg_n_3_[2] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[3]),
        .Q(\empty_reg_507_reg_n_3_[3] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[4] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[4]),
        .Q(\empty_reg_507_reg_n_3_[4] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[5] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[5]),
        .Q(\empty_reg_507_reg_n_3_[5] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[6]),
        .Q(\empty_reg_507_reg_n_3_[6] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[7] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[7]),
        .Q(\empty_reg_507_reg_n_3_[7] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[8] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[8]),
        .Q(\empty_reg_507_reg_n_3_[8] ),
        .R(empty_reg_507));
  FDRE \empty_reg_507_reg[9] 
       (.C(ap_clk),
        .CE(empty_reg_5070),
        .D(add_ln695_reg_3624_reg[9]),
        .Q(\empty_reg_507_reg_n_3_[9] ),
        .R(empty_reg_507));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_i_1
       (.I0(ap_done_reg_reg_2[1]),
        .I1(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready),
        .I2(ap_done_reg_reg_3),
        .I3(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg),
        .I4(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF009)) 
    \icmp_ln192_reg_3874[0]_i_1 
       (.I0(icmp_ln164_fu_2067_p2),
        .I1(icmp_ln164_1_fu_2131_p2),
        .I2(p_0_in1_in),
        .I3(p_0_in17_in),
        .O(icmp_ln192_fu_2350_p2));
  FDRE \icmp_ln192_reg_3874_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(icmp_ln192_fu_2350_p2),
        .Q(icmp_ln192_reg_3874),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000F0E0E0E)) 
    \icmp_ln194_12_reg_4024[0]_i_1 
       (.I0(add_ln197_2_reg_3996[3]),
        .I1(add_ln197_2_reg_3996[2]),
        .I2(\add_ln197_6_reg_4034[2]_i_2_n_3 ),
        .I3(add_ln197_2_reg_3996[1]),
        .I4(add_ln197_2_reg_3996[0]),
        .I5(\icmp_ln194_12_reg_4024[0]_i_2_n_3 ),
        .O(icmp_ln194_12_fu_3258_p2));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln194_12_reg_4024[0]_i_2 
       (.I0(and_ln192_12_reg_3990),
        .I1(and_ln192_13_reg_4001),
        .I2(and_ln192_14_reg_4007),
        .O(\icmp_ln194_12_reg_4024[0]_i_2_n_3 ));
  FDRE \icmp_ln194_12_reg_4024_reg[0] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(icmp_ln194_12_fu_3258_p2),
        .Q(icmp_ln194_12_reg_4024),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2303330300000000)) 
    \icmp_ln194_4_reg_3980[0]_i_1 
       (.I0(\icmp_ln194_4_reg_3980[0]_i_2_n_3 ),
        .I1(\add_ln197_2_reg_3996[3]_i_5_n_3 ),
        .I2(\add_ln197_2_reg_3996[3]_i_6_n_3 ),
        .I3(\add_ln197_2_reg_3996[3]_i_2_n_3 ),
        .I4(\add_ln197_2_reg_3996[3]_i_3_n_3 ),
        .I5(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .O(icmp_ln194_4_fu_3000_p2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \icmp_ln194_4_reg_3980[0]_i_2 
       (.I0(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I1(\or_ln202_3_reg_4019[0]_i_5_n_3 ),
        .I2(and_ln192_7_reg_3920),
        .O(\icmp_ln194_4_reg_3980[0]_i_2_n_3 ));
  FDRE \icmp_ln194_4_reg_3980_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(icmp_ln194_4_fu_3000_p2),
        .Q(icmp_ln194_4_reg_3980),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln265_reg_3762[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_subdone),
        .O(and_ln271_reg_3784_pp3_iter1_reg0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \icmp_ln265_reg_3762[0]_i_2 
       (.I0(\icmp_ln265_reg_3762[0]_i_3_n_3 ),
        .I1(\icmp_ln265_reg_3762[0]_i_4_n_3 ),
        .I2(\icmp_ln265_reg_3762[0]_i_5_n_3 ),
        .I3(\icmp_ln265_reg_3762[0]_i_6_n_3 ),
        .I4(\icmp_ln265_reg_3762[0]_i_7_n_3 ),
        .I5(\icmp_ln265_reg_3762[0]_i_8_n_3 ),
        .O(icmp_ln265_fu_1662_p2));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \icmp_ln265_reg_3762[0]_i_3 
       (.I0(\icmp_ln265_reg_3762[0]_i_9_n_3 ),
        .I1(\empty_32_reg_619_reg_n_3_[10] ),
        .I2(\add_ln695_3_reg_3766[10]_i_4_n_3 ),
        .I3(add_ln695_3_reg_3766_reg[10]),
        .I4(\empty_32_reg_619_reg_n_3_[9] ),
        .I5(add_ln695_3_reg_3766_reg[9]),
        .O(\icmp_ln265_reg_3762[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCA0CC0000A000)) 
    \icmp_ln265_reg_3762[0]_i_4 
       (.I0(add_ln695_3_reg_3766_reg[0]),
        .I1(\empty_32_reg_619_reg_n_3_[0] ),
        .I2(add_ln695_3_reg_3766_reg[1]),
        .I3(buf_2_V_U_n_23),
        .I4(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I5(\empty_32_reg_619_reg_n_3_[1] ),
        .O(\icmp_ln265_reg_3762[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000050033330533)) 
    \icmp_ln265_reg_3762[0]_i_5 
       (.I0(add_ln695_3_reg_3766_reg[3]),
        .I1(\empty_32_reg_619_reg_n_3_[3] ),
        .I2(add_ln695_3_reg_3766_reg[6]),
        .I3(buf_2_V_U_n_23),
        .I4(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I5(\empty_32_reg_619_reg_n_3_[6] ),
        .O(\icmp_ln265_reg_3762[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln265_reg_3762[0]_i_6 
       (.I0(\empty_32_reg_619_reg_n_3_[4] ),
        .I1(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_3_reg_3766_reg[4]),
        .O(\icmp_ln265_reg_3762[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln265_reg_3762[0]_i_7 
       (.I0(\empty_32_reg_619_reg_n_3_[2] ),
        .I1(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_3_reg_3766_reg[2]),
        .O(\icmp_ln265_reg_3762[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln265_reg_3762[0]_i_8 
       (.I0(\empty_32_reg_619_reg_n_3_[5] ),
        .I1(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_3_reg_3766_reg[5]),
        .O(\icmp_ln265_reg_3762[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCA0CC0000A000)) 
    \icmp_ln265_reg_3762[0]_i_9 
       (.I0(add_ln695_3_reg_3766_reg[7]),
        .I1(\empty_32_reg_619_reg_n_3_[7] ),
        .I2(add_ln695_3_reg_3766_reg[8]),
        .I3(buf_2_V_U_n_23),
        .I4(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .I5(\empty_32_reg_619_reg_n_3_[8] ),
        .O(\icmp_ln265_reg_3762[0]_i_9_n_3 ));
  FDRE \icmp_ln265_reg_3762_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .Q(icmp_ln265_reg_3762_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln265_reg_3762_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln265_reg_3762_pp3_iter1_reg),
        .Q(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln265_reg_3762_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .Q(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln265_reg_3762_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .Q(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln265_reg_3762_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .Q(icmp_ln265_reg_3762_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln265_reg_3762_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(icmp_ln265_fu_1662_p2),
        .Q(\icmp_ln265_reg_3762_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \icmp_ln510_reg_3620[0]_i_1 
       (.I0(icmp_ln510_fu_1487_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(img_gray_src_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln510_reg_3620),
        .O(\icmp_ln510_reg_3620[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \icmp_ln510_reg_3620[0]_i_2 
       (.I0(\icmp_ln510_reg_3620[0]_i_3_n_3 ),
        .I1(\icmp_ln510_reg_3620[0]_i_4_n_3 ),
        .I2(\icmp_ln510_reg_3620[0]_i_5_n_3 ),
        .I3(\add_ln695_reg_3624[10]_i_4_n_3 ),
        .I4(\icmp_ln510_reg_3620[0]_i_6_n_3 ),
        .I5(\icmp_ln510_reg_3620[0]_i_7_n_3 ),
        .O(icmp_ln510_fu_1487_p2));
  LUT6 #(
    .INIT(64'h0030000000305050)) 
    \icmp_ln510_reg_3620[0]_i_3 
       (.I0(add_ln695_reg_3624_reg[6]),
        .I1(\empty_reg_507_reg_n_3_[6] ),
        .I2(\add_ln695_reg_3624[10]_i_6_n_3 ),
        .I3(\empty_reg_507_reg_n_3_[4] ),
        .I4(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I5(add_ln695_reg_3624_reg[4]),
        .O(\icmp_ln510_reg_3620[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln510_reg_3620[0]_i_4 
       (.I0(\empty_reg_507_reg_n_3_[3] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[3]),
        .O(\icmp_ln510_reg_3620[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln510_reg_3620[0]_i_5 
       (.I0(\empty_reg_507_reg_n_3_[1] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[1]),
        .O(\icmp_ln510_reg_3620[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln510_reg_3620[0]_i_6 
       (.I0(\empty_reg_507_reg_n_3_[7] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[7]),
        .O(\icmp_ln510_reg_3620[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    \icmp_ln510_reg_3620[0]_i_7 
       (.I0(\empty_reg_507_reg_n_3_[10] ),
        .I1(\add_ln695_reg_3624[10]_i_3_n_3 ),
        .I2(add_ln695_reg_3624_reg[10]),
        .I3(\add_ln695_reg_3624[2]_i_2_n_3 ),
        .I4(\icmp_ln510_reg_3620[0]_i_8_n_3 ),
        .I5(\icmp_ln510_reg_3620[0]_i_9_n_3 ),
        .O(\icmp_ln510_reg_3620[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln510_reg_3620[0]_i_8 
       (.I0(\empty_reg_507_reg_n_3_[5] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[5]),
        .O(\icmp_ln510_reg_3620[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln510_reg_3620[0]_i_9 
       (.I0(\empty_reg_507_reg_n_3_[2] ),
        .I1(icmp_ln510_reg_3620),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(add_ln695_reg_3624_reg[2]),
        .O(\icmp_ln510_reg_3620[0]_i_9_n_3 ));
  FDRE \icmp_ln510_reg_3620_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln510_reg_3620[0]_i_1_n_3 ),
        .Q(icmp_ln510_reg_3620),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_2_reg_3771[0]_i_1 
       (.I0(\icmp_ln265_reg_3762[0]_i_3_n_3 ),
        .O(icmp_ln882_2_fu_1674_p2));
  FDRE \icmp_ln882_2_reg_3771_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_3784_pp3_iter1_reg0),
        .D(icmp_ln882_2_reg_3771),
        .Q(icmp_ln882_2_reg_3771_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_2_reg_3771_pp3_iter1_reg),
        .Q(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_3771_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .Q(icmp_ln882_2_reg_3771_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_3771_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_2_reg_3771_pp3_iter3_reg),
        .Q(icmp_ln882_2_reg_3771_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_3771_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_2_reg_3771_pp3_iter4_reg),
        .Q(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_3771_reg[0] 
       (.C(ap_clk),
        .CE(and_ln271_reg_37840),
        .D(icmp_ln882_2_fu_1674_p2),
        .Q(icmp_ln882_2_reg_3771),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln886_1_reg_3829[0]_i_1 
       (.I0(empty_32_reg_619_pp3_iter1_reg[10]),
        .I1(empty_32_reg_619_pp3_iter1_reg[7]),
        .I2(empty_32_reg_619_pp3_iter1_reg[9]),
        .I3(empty_32_reg_619_pp3_iter1_reg[8]),
        .O(icmp_ln886_1_fu_1713_p2));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_1_reg_3829_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln886_1_reg_3829),
        .Q(\icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln886_1_reg_3829_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln886_1_reg_38290),
        .D(icmp_ln886_1_fu_1713_p2),
        .Q(icmp_ln886_1_reg_3829),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln886_2_reg_3834[0]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(icmp_ln265_reg_3762_pp3_iter1_reg),
        .O(icmp_ln886_1_reg_38290));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \icmp_ln886_2_reg_3834[0]_i_2 
       (.I0(\icmp_ln886_2_reg_3834[0]_i_3_n_3 ),
        .I1(empty_32_reg_619_pp3_iter1_reg[1]),
        .I2(empty_32_reg_619_pp3_iter1_reg[0]),
        .I3(empty_32_reg_619_pp3_iter1_reg[2]),
        .O(icmp_ln886_2_fu_1719_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln886_2_reg_3834[0]_i_3 
       (.I0(empty_32_reg_619_pp3_iter1_reg[3]),
        .I1(empty_32_reg_619_pp3_iter1_reg[9]),
        .I2(empty_32_reg_619_pp3_iter1_reg[10]),
        .I3(empty_32_reg_619_pp3_iter1_reg[8]),
        .I4(\icmp_ln886_2_reg_3834[0]_i_4_n_3 ),
        .O(\icmp_ln886_2_reg_3834[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln886_2_reg_3834[0]_i_4 
       (.I0(empty_32_reg_619_pp3_iter1_reg[6]),
        .I1(empty_32_reg_619_pp3_iter1_reg[5]),
        .I2(empty_32_reg_619_pp3_iter1_reg[7]),
        .I3(empty_32_reg_619_pp3_iter1_reg[4]),
        .O(\icmp_ln886_2_reg_3834[0]_i_4_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_2_reg_3834_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln886_2_reg_3834),
        .Q(\icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln886_2_reg_3834_pp3_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln886_2_reg_3834_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln886_2_reg_3834_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln886_1_reg_38290),
        .D(icmp_ln886_2_fu_1719_p2),
        .Q(icmp_ln886_2_reg_3834),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAFFFFFFEA000000)) 
    \icmp_ln886_reg_3824[0]_i_1 
       (.I0(\icmp_ln886_2_reg_3834[0]_i_3_n_3 ),
        .I1(empty_32_reg_619_pp3_iter1_reg[2]),
        .I2(empty_32_reg_619_pp3_iter1_reg[1]),
        .I3(icmp_ln882_2_reg_3771_pp3_iter1_reg),
        .I4(icmp_ln886_1_reg_38290),
        .I5(icmp_ln886_reg_3824),
        .O(\icmp_ln886_reg_3824[0]_i_1_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_reg_3824_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln886_reg_3824),
        .Q(\icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln886_reg_3824_pp3_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln886_reg_3824_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln886_reg_3824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln886_reg_3824[0]_i_1_n_3 ),
        .Q(icmp_ln886_reg_3824),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA3)) 
    \init_buf_reg_497[0]_i_1 
       (.I0(row_ind_V_3_0_fu_170[0]),
        .I1(\init_buf_reg_497_reg_n_3_[0] ),
        .I2(p_0_in0),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_reg_497[1]_i_1 
       (.I0(row_ind_V_3_0_fu_170[1]),
        .I1(p_0_in0),
        .I2(add_ln506_fu_1510_p2[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_reg_497[2]_i_1 
       (.I0(row_ind_V_3_0_fu_170[2]),
        .I1(p_0_in0),
        .I2(add_ln506_fu_1510_p2[2]),
        .O(p_2_in[2]));
  FDRE \init_buf_reg_497_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1_n_3 ),
        .D(p_2_in[0]),
        .Q(\init_buf_reg_497_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \init_buf_reg_497_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[10]),
        .Q(\init_buf_reg_497_reg_n_3_[10] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[11]),
        .Q(\init_buf_reg_497_reg_n_3_[11] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[12]),
        .Q(\init_buf_reg_497_reg_n_3_[12] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[13]),
        .Q(\init_buf_reg_497_reg_n_3_[13] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[14]),
        .Q(\init_buf_reg_497_reg_n_3_[14] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[15]),
        .Q(\init_buf_reg_497_reg_n_3_[15] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[16]),
        .Q(\init_buf_reg_497_reg_n_3_[16] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[16]_i_1 
       (.CI(\init_buf_reg_497_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[16]_i_1_n_3 ,\init_buf_reg_497_reg[16]_i_1_n_4 ,\init_buf_reg_497_reg[16]_i_1_n_5 ,\init_buf_reg_497_reg[16]_i_1_n_6 ,\init_buf_reg_497_reg[16]_i_1_n_7 ,\init_buf_reg_497_reg[16]_i_1_n_8 ,\init_buf_reg_497_reg[16]_i_1_n_9 ,\init_buf_reg_497_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[16:9]),
        .S({\init_buf_reg_497_reg_n_3_[16] ,\init_buf_reg_497_reg_n_3_[15] ,\init_buf_reg_497_reg_n_3_[14] ,\init_buf_reg_497_reg_n_3_[13] ,\init_buf_reg_497_reg_n_3_[12] ,\init_buf_reg_497_reg_n_3_[11] ,\init_buf_reg_497_reg_n_3_[10] ,\init_buf_reg_497_reg_n_3_[9] }));
  FDRE \init_buf_reg_497_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[17]),
        .Q(\init_buf_reg_497_reg_n_3_[17] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[18]),
        .Q(\init_buf_reg_497_reg_n_3_[18] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[19]),
        .Q(\init_buf_reg_497_reg_n_3_[19] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1_n_3 ),
        .D(p_2_in[1]),
        .Q(\init_buf_reg_497_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \init_buf_reg_497_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[20]),
        .Q(\init_buf_reg_497_reg_n_3_[20] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[21]),
        .Q(\init_buf_reg_497_reg_n_3_[21] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[22]),
        .Q(\init_buf_reg_497_reg_n_3_[22] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[23]),
        .Q(\init_buf_reg_497_reg_n_3_[23] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[24]),
        .Q(\init_buf_reg_497_reg_n_3_[24] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[24]_i_1 
       (.CI(\init_buf_reg_497_reg[16]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[24]_i_1_n_3 ,\init_buf_reg_497_reg[24]_i_1_n_4 ,\init_buf_reg_497_reg[24]_i_1_n_5 ,\init_buf_reg_497_reg[24]_i_1_n_6 ,\init_buf_reg_497_reg[24]_i_1_n_7 ,\init_buf_reg_497_reg[24]_i_1_n_8 ,\init_buf_reg_497_reg[24]_i_1_n_9 ,\init_buf_reg_497_reg[24]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[24:17]),
        .S({\init_buf_reg_497_reg_n_3_[24] ,\init_buf_reg_497_reg_n_3_[23] ,\init_buf_reg_497_reg_n_3_[22] ,\init_buf_reg_497_reg_n_3_[21] ,\init_buf_reg_497_reg_n_3_[20] ,\init_buf_reg_497_reg_n_3_[19] ,\init_buf_reg_497_reg_n_3_[18] ,\init_buf_reg_497_reg_n_3_[17] }));
  FDRE \init_buf_reg_497_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[25]),
        .Q(\init_buf_reg_497_reg_n_3_[25] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[26]),
        .Q(\init_buf_reg_497_reg_n_3_[26] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[27]),
        .Q(\init_buf_reg_497_reg_n_3_[27] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[28]),
        .Q(\init_buf_reg_497_reg_n_3_[28] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[29]),
        .Q(\init_buf_reg_497_reg_n_3_[29] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1_n_3 ),
        .D(p_2_in[2]),
        .Q(\init_buf_reg_497_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \init_buf_reg_497_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[30]),
        .Q(\init_buf_reg_497_reg_n_3_[30] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[31]),
        .Q(\init_buf_reg_497_reg_n_3_[31] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[32]),
        .Q(\init_buf_reg_497_reg_n_3_[32] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[32]_i_1 
       (.CI(\init_buf_reg_497_reg[24]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[32]_i_1_n_3 ,\init_buf_reg_497_reg[32]_i_1_n_4 ,\init_buf_reg_497_reg[32]_i_1_n_5 ,\init_buf_reg_497_reg[32]_i_1_n_6 ,\init_buf_reg_497_reg[32]_i_1_n_7 ,\init_buf_reg_497_reg[32]_i_1_n_8 ,\init_buf_reg_497_reg[32]_i_1_n_9 ,\init_buf_reg_497_reg[32]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[32:25]),
        .S({\init_buf_reg_497_reg_n_3_[32] ,\init_buf_reg_497_reg_n_3_[31] ,\init_buf_reg_497_reg_n_3_[30] ,\init_buf_reg_497_reg_n_3_[29] ,\init_buf_reg_497_reg_n_3_[28] ,\init_buf_reg_497_reg_n_3_[27] ,\init_buf_reg_497_reg_n_3_[26] ,\init_buf_reg_497_reg_n_3_[25] }));
  FDRE \init_buf_reg_497_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[33]),
        .Q(\init_buf_reg_497_reg_n_3_[33] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[34]),
        .Q(\init_buf_reg_497_reg_n_3_[34] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[35]),
        .Q(\init_buf_reg_497_reg_n_3_[35] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[36]),
        .Q(\init_buf_reg_497_reg_n_3_[36] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[37]),
        .Q(\init_buf_reg_497_reg_n_3_[37] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[38]),
        .Q(\init_buf_reg_497_reg_n_3_[38] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[39]),
        .Q(\init_buf_reg_497_reg_n_3_[39] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[3]),
        .Q(\init_buf_reg_497_reg_n_3_[3] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[40]),
        .Q(\init_buf_reg_497_reg_n_3_[40] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[40]_i_1 
       (.CI(\init_buf_reg_497_reg[32]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[40]_i_1_n_3 ,\init_buf_reg_497_reg[40]_i_1_n_4 ,\init_buf_reg_497_reg[40]_i_1_n_5 ,\init_buf_reg_497_reg[40]_i_1_n_6 ,\init_buf_reg_497_reg[40]_i_1_n_7 ,\init_buf_reg_497_reg[40]_i_1_n_8 ,\init_buf_reg_497_reg[40]_i_1_n_9 ,\init_buf_reg_497_reg[40]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[40:33]),
        .S({\init_buf_reg_497_reg_n_3_[40] ,\init_buf_reg_497_reg_n_3_[39] ,\init_buf_reg_497_reg_n_3_[38] ,\init_buf_reg_497_reg_n_3_[37] ,\init_buf_reg_497_reg_n_3_[36] ,\init_buf_reg_497_reg_n_3_[35] ,\init_buf_reg_497_reg_n_3_[34] ,\init_buf_reg_497_reg_n_3_[33] }));
  FDRE \init_buf_reg_497_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[41]),
        .Q(\init_buf_reg_497_reg_n_3_[41] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[42]),
        .Q(\init_buf_reg_497_reg_n_3_[42] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[43]),
        .Q(\init_buf_reg_497_reg_n_3_[43] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[44]),
        .Q(\init_buf_reg_497_reg_n_3_[44] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[45]),
        .Q(\init_buf_reg_497_reg_n_3_[45] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[46]),
        .Q(\init_buf_reg_497_reg_n_3_[46] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[47]),
        .Q(\init_buf_reg_497_reg_n_3_[47] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[48]),
        .Q(\init_buf_reg_497_reg_n_3_[48] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[48]_i_1 
       (.CI(\init_buf_reg_497_reg[40]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[48]_i_1_n_3 ,\init_buf_reg_497_reg[48]_i_1_n_4 ,\init_buf_reg_497_reg[48]_i_1_n_5 ,\init_buf_reg_497_reg[48]_i_1_n_6 ,\init_buf_reg_497_reg[48]_i_1_n_7 ,\init_buf_reg_497_reg[48]_i_1_n_8 ,\init_buf_reg_497_reg[48]_i_1_n_9 ,\init_buf_reg_497_reg[48]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[48:41]),
        .S({\init_buf_reg_497_reg_n_3_[48] ,\init_buf_reg_497_reg_n_3_[47] ,\init_buf_reg_497_reg_n_3_[46] ,\init_buf_reg_497_reg_n_3_[45] ,\init_buf_reg_497_reg_n_3_[44] ,\init_buf_reg_497_reg_n_3_[43] ,\init_buf_reg_497_reg_n_3_[42] ,\init_buf_reg_497_reg_n_3_[41] }));
  FDRE \init_buf_reg_497_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[49]),
        .Q(\init_buf_reg_497_reg_n_3_[49] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[4]),
        .Q(\init_buf_reg_497_reg_n_3_[4] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[50]),
        .Q(\init_buf_reg_497_reg_n_3_[50] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[51]),
        .Q(\init_buf_reg_497_reg_n_3_[51] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[52]),
        .Q(\init_buf_reg_497_reg_n_3_[52] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[53]),
        .Q(\init_buf_reg_497_reg_n_3_[53] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[54]),
        .Q(\init_buf_reg_497_reg_n_3_[54] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[55]),
        .Q(\init_buf_reg_497_reg_n_3_[55] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[56]),
        .Q(\init_buf_reg_497_reg_n_3_[56] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[56]_i_1 
       (.CI(\init_buf_reg_497_reg[48]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[56]_i_1_n_3 ,\init_buf_reg_497_reg[56]_i_1_n_4 ,\init_buf_reg_497_reg[56]_i_1_n_5 ,\init_buf_reg_497_reg[56]_i_1_n_6 ,\init_buf_reg_497_reg[56]_i_1_n_7 ,\init_buf_reg_497_reg[56]_i_1_n_8 ,\init_buf_reg_497_reg[56]_i_1_n_9 ,\init_buf_reg_497_reg[56]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[56:49]),
        .S({\init_buf_reg_497_reg_n_3_[56] ,\init_buf_reg_497_reg_n_3_[55] ,\init_buf_reg_497_reg_n_3_[54] ,\init_buf_reg_497_reg_n_3_[53] ,\init_buf_reg_497_reg_n_3_[52] ,\init_buf_reg_497_reg_n_3_[51] ,\init_buf_reg_497_reg_n_3_[50] ,\init_buf_reg_497_reg_n_3_[49] }));
  FDRE \init_buf_reg_497_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[57]),
        .Q(\init_buf_reg_497_reg_n_3_[57] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[58]),
        .Q(\init_buf_reg_497_reg_n_3_[58] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[59]),
        .Q(\init_buf_reg_497_reg_n_3_[59] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[5]),
        .Q(\init_buf_reg_497_reg_n_3_[5] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[60]),
        .Q(\init_buf_reg_497_reg_n_3_[60] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[61]),
        .Q(\init_buf_reg_497_reg_n_3_[61] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[62] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[62]),
        .Q(\init_buf_reg_497_reg_n_3_[62] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[63] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[63]),
        .Q(\init_buf_reg_497_reg_n_3_[63] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[63]_i_1 
       (.CI(\init_buf_reg_497_reg[56]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_init_buf_reg_497_reg[63]_i_1_CO_UNCONNECTED [7:6],\init_buf_reg_497_reg[63]_i_1_n_5 ,\init_buf_reg_497_reg[63]_i_1_n_6 ,\init_buf_reg_497_reg[63]_i_1_n_7 ,\init_buf_reg_497_reg[63]_i_1_n_8 ,\init_buf_reg_497_reg[63]_i_1_n_9 ,\init_buf_reg_497_reg[63]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_init_buf_reg_497_reg[63]_i_1_O_UNCONNECTED [7],add_ln506_fu_1510_p2[63:57]}),
        .S({1'b0,\init_buf_reg_497_reg_n_3_[63] ,\init_buf_reg_497_reg_n_3_[62] ,\init_buf_reg_497_reg_n_3_[61] ,\init_buf_reg_497_reg_n_3_[60] ,\init_buf_reg_497_reg_n_3_[59] ,\init_buf_reg_497_reg_n_3_[58] ,\init_buf_reg_497_reg_n_3_[57] }));
  FDRE \init_buf_reg_497_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[6]),
        .Q(\init_buf_reg_497_reg_n_3_[6] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[7]),
        .Q(\init_buf_reg_497_reg_n_3_[7] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_497_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[8]),
        .Q(\init_buf_reg_497_reg_n_3_[8] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_497_reg[8]_i_1 
       (.CI(\init_buf_reg_497_reg_n_3_[0] ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_497_reg[8]_i_1_n_3 ,\init_buf_reg_497_reg[8]_i_1_n_4 ,\init_buf_reg_497_reg[8]_i_1_n_5 ,\init_buf_reg_497_reg[8]_i_1_n_6 ,\init_buf_reg_497_reg[8]_i_1_n_7 ,\init_buf_reg_497_reg[8]_i_1_n_8 ,\init_buf_reg_497_reg[8]_i_1_n_9 ,\init_buf_reg_497_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln506_fu_1510_p2[8:1]),
        .S({\init_buf_reg_497_reg_n_3_[8] ,\init_buf_reg_497_reg_n_3_[7] ,\init_buf_reg_497_reg_n_3_[6] ,\init_buf_reg_497_reg_n_3_[5] ,\init_buf_reg_497_reg_n_3_[4] ,\init_buf_reg_497_reg_n_3_[3] ,\init_buf_reg_497_reg_n_3_[2] ,\init_buf_reg_497_reg_n_3_[1] }));
  FDRE \init_buf_reg_497_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln506_fu_1510_p2[9]),
        .Q(\init_buf_reg_497_reg_n_3_[9] ),
        .R(p_0_in0));
  LUT5 #(
    .INIT(32'h000000E2)) 
    mem_reg_bram_0_i_12
       (.I0(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I1(mem_reg_bram_0_i_27_n_3),
        .I2(arraydecay72249_load_05376_fu_222[7]),
        .I3(cmp_i_i268_i_reg_3697),
        .I4(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_13
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[6]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_14
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[5]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_15
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[4]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_16
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[3]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_17
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[2]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h0444CCCCFFFFFFFF)) 
    mem_reg_bram_0_i_17__0
       (.I0(buf_0_V_U_n_11),
        .I1(img_gray_src_data_empty_n),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(ap_done_reg_reg_2[1]),
        .I5(empty_n),
        .O(dout_valid_reg));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_18
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[1]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_bram_0_i_19
       (.I0(cmp_i_i268_i_reg_3697),
        .I1(icmp_ln886_1_reg_3829_pp3_iter5_reg),
        .I2(\arraydecay72249_load_05376_fu_222[7]_i_4_n_3 ),
        .I3(mem_reg_bram_0_i_27_n_3),
        .I4(arraydecay72249_load_05376_fu_222[0]),
        .O(\arraydecay72249_load_05376_fu_222_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_20
       (.I0(ap_done_reg_reg_2[1]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_3),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(icmp_ln886_2_reg_3834_pp3_iter5_reg),
        .O(WEA));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_27
       (.I0(icmp_ln886_reg_3824_pp3_iter5_reg),
        .I1(cmp_i_i67_i_not_reg_3722),
        .I2(icmp_ln882_2_reg_3771_pp3_iter5_reg),
        .I3(and_ln271_reg_3784_pp3_iter5_reg),
        .O(mem_reg_bram_0_i_27_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1 mux_73_13_1_1_U25
       (.Q(empty_31_reg_3702),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0 (row_ind_V_5_1_reg_530),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1 (row_ind_V_4_reg_540),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2 (row_ind_V_3_reg_551),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3 (row_ind_V_2_reg_562),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4 (row_ind_V_1_reg_573),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5 (row_ind_V_0_reg_584),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6 ({\row_ind_V_6_reg_595_reg_n_3_[2] ,\row_ind_V_6_reg_595_reg_n_3_[1] ,\row_ind_V_6_reg_595_reg_n_3_[0] }),
        .tmp_5_fu_1807_p9(tmp_5_fu_1807_p9));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln162_reg_3853[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(icmp_ln164_fu_2067_p2),
        .O(p_1_in2_out));
  LUT4 #(
    .INIT(16'h0660)) 
    \or_ln162_reg_3853[0]_i_10 
       (.I0(\select_ln162_1_reg_3859[0]_i_14_n_3 ),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(\select_ln162_1_reg_3859[0]_i_15_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\or_ln162_reg_3853[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \or_ln162_reg_3853[0]_i_11 
       (.I0(\select_ln162_1_reg_3859[0]_i_16_n_3 ),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(\select_ln162_1_reg_3859[0]_i_17_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\or_ln162_reg_3853[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \or_ln162_reg_3853[0]_i_12 
       (.I0(\select_ln162_1_reg_3859[0]_i_18_n_3 ),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(\select_ln162_1_reg_3859[0]_i_19_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\or_ln162_reg_3853[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \or_ln162_reg_3853[0]_i_3 
       (.I0(\select_ln162_1_reg_3859[0]_i_20_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .I5(sub_i_i29_reg_3668[8]),
        .O(\or_ln162_reg_3853[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h2EB2E82E28228828)) 
    \or_ln162_reg_3853[0]_i_4 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(\select_ln162_1_reg_3859[0]_i_11_n_3 ),
        .I2(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\or_ln162_reg_3853[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \or_ln162_reg_3853[0]_i_5 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(\select_ln162_1_reg_3859[0]_i_14_n_3 ),
        .I2(\select_ln162_1_reg_3859[0]_i_15_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\or_ln162_reg_3853[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \or_ln162_reg_3853[0]_i_6 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(\select_ln162_1_reg_3859[0]_i_16_n_3 ),
        .I2(\select_ln162_1_reg_3859[0]_i_17_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\or_ln162_reg_3853[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \or_ln162_reg_3853[0]_i_7 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(\select_ln162_1_reg_3859[0]_i_18_n_3 ),
        .I2(\select_ln162_1_reg_3859[0]_i_19_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\or_ln162_reg_3853[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9A599A9A59599A59)) 
    \or_ln162_reg_3853[0]_i_8 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\select_ln162_1_reg_3859[0]_i_20_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I3(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .O(\or_ln162_reg_3853[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \or_ln162_reg_3853[0]_i_9 
       (.I0(\select_ln162_1_reg_3859[0]_i_11_n_3 ),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .I3(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\or_ln162_reg_3853[0]_i_9_n_3 ));
  FDRE \or_ln162_reg_3853_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(p_1_in2_out),
        .Q(or_ln162_reg_3853),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \or_ln162_reg_3853_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_or_ln162_reg_3853_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln164_fu_2067_p2,\or_ln162_reg_3853_reg[0]_i_2_n_7 ,\or_ln162_reg_3853_reg[0]_i_2_n_8 ,\or_ln162_reg_3853_reg[0]_i_2_n_9 ,\or_ln162_reg_3853_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\or_ln162_reg_3853[0]_i_3_n_3 ,\or_ln162_reg_3853[0]_i_4_n_3 ,\or_ln162_reg_3853[0]_i_5_n_3 ,\or_ln162_reg_3853[0]_i_6_n_3 ,\or_ln162_reg_3853[0]_i_7_n_3 }),
        .O(\NLW_or_ln162_reg_3853_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\or_ln162_reg_3853[0]_i_8_n_3 ,\or_ln162_reg_3853[0]_i_9_n_3 ,\or_ln162_reg_3853[0]_i_10_n_3 ,\or_ln162_reg_3853[0]_i_11_n_3 ,\or_ln162_reg_3853[0]_i_12_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln169_reg_3864[0]_i_1 
       (.I0(p_0_in3_in),
        .I1(icmp_ln171_fu_2099_p2),
        .O(p_1_in4_out));
  LUT4 #(
    .INIT(16'h0660)) 
    \or_ln169_reg_3864[0]_i_10 
       (.I0(\select_ln169_1_reg_3869[0]_i_14_n_3 ),
        .I1(sub_i_i29_reg_3668[5]),
        .I2(\select_ln169_1_reg_3869[0]_i_15_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\or_ln169_reg_3864[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \or_ln169_reg_3864[0]_i_11 
       (.I0(\select_ln169_1_reg_3869[0]_i_16_n_3 ),
        .I1(sub_i_i29_reg_3668[3]),
        .I2(\select_ln169_1_reg_3869[0]_i_17_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\or_ln169_reg_3864[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \or_ln169_reg_3864[0]_i_12 
       (.I0(\select_ln169_1_reg_3869[0]_i_18_n_3 ),
        .I1(sub_i_i29_reg_3668[1]),
        .I2(\select_ln169_1_reg_3869[0]_i_19_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\or_ln169_reg_3864[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \or_ln169_reg_3864[0]_i_3 
       (.I0(\select_ln169_1_reg_3869[0]_i_20_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .I5(sub_i_i29_reg_3668[8]),
        .O(\or_ln169_reg_3864[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h2EB2E82E28228828)) 
    \or_ln169_reg_3864[0]_i_4 
       (.I0(sub_i_i29_reg_3668[7]),
        .I1(\select_ln169_1_reg_3869[0]_i_11_n_3 ),
        .I2(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\or_ln169_reg_3864[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \or_ln169_reg_3864[0]_i_5 
       (.I0(sub_i_i29_reg_3668[5]),
        .I1(\select_ln169_1_reg_3869[0]_i_14_n_3 ),
        .I2(\select_ln169_1_reg_3869[0]_i_15_n_3 ),
        .I3(sub_i_i29_reg_3668[4]),
        .O(\or_ln169_reg_3864[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \or_ln169_reg_3864[0]_i_6 
       (.I0(sub_i_i29_reg_3668[3]),
        .I1(\select_ln169_1_reg_3869[0]_i_16_n_3 ),
        .I2(\select_ln169_1_reg_3869[0]_i_17_n_3 ),
        .I3(sub_i_i29_reg_3668[2]),
        .O(\or_ln169_reg_3864[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \or_ln169_reg_3864[0]_i_7 
       (.I0(sub_i_i29_reg_3668[1]),
        .I1(\select_ln169_1_reg_3869[0]_i_18_n_3 ),
        .I2(\select_ln169_1_reg_3869[0]_i_19_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\or_ln169_reg_3864[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9A599A9A59599A59)) 
    \or_ln169_reg_3864[0]_i_8 
       (.I0(sub_i_i29_reg_3668[8]),
        .I1(\select_ln169_1_reg_3869[0]_i_20_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I3(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .O(\or_ln169_reg_3864[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \or_ln169_reg_3864[0]_i_9 
       (.I0(\select_ln169_1_reg_3869[0]_i_11_n_3 ),
        .I1(sub_i_i29_reg_3668[7]),
        .I2(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .I3(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(sub_i_i29_reg_3668[6]),
        .O(\or_ln169_reg_3864[0]_i_9_n_3 ));
  FDRE \or_ln169_reg_3864_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(p_1_in4_out),
        .Q(or_ln169_reg_3864),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \or_ln169_reg_3864_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_or_ln169_reg_3864_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln171_fu_2099_p2,\or_ln169_reg_3864_reg[0]_i_2_n_7 ,\or_ln169_reg_3864_reg[0]_i_2_n_8 ,\or_ln169_reg_3864_reg[0]_i_2_n_9 ,\or_ln169_reg_3864_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\or_ln169_reg_3864[0]_i_3_n_3 ,\or_ln169_reg_3864[0]_i_4_n_3 ,\or_ln169_reg_3864[0]_i_5_n_3 ,\or_ln169_reg_3864[0]_i_6_n_3 ,\or_ln169_reg_3864[0]_i_7_n_3 }),
        .O(\NLW_or_ln169_reg_3864_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\or_ln169_reg_3864[0]_i_8_n_3 ,\or_ln169_reg_3864[0]_i_9_n_3 ,\or_ln169_reg_3864[0]_i_10_n_3 ,\or_ln169_reg_3864[0]_i_11_n_3 ,\or_ln169_reg_3864[0]_i_12_n_3 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF08080F08)) 
    \or_ln202_10_reg_4044[0]_i_1 
       (.I0(add_ln197_2_reg_3996[3]),
        .I1(and_ln192_15_reg_4013),
        .I2(\icmp_ln194_12_reg_4024[0]_i_2_n_3 ),
        .I3(add_ln197_2_reg_3996[2]),
        .I4(\add_ln197_6_reg_4034[2]_i_2_n_3 ),
        .I5(\or_ln202_10_reg_4044[0]_i_2_n_3 ),
        .O(or_ln202_10_fu_3318_p2));
  LUT6 #(
    .INIT(64'hC0C0C00080000000)) 
    \or_ln202_10_reg_4044[0]_i_2 
       (.I0(and_ln192_1_reg_3879_pp3_iter4_reg),
        .I1(\or_ln202_10_reg_4044[0]_i_3_n_3 ),
        .I2(and_ln192_15_reg_4013),
        .I3(and_ln192_reg_3969),
        .I4(add_ln197_2_reg_3996[0]),
        .I5(add_ln197_2_reg_3996[1]),
        .O(\or_ln202_10_reg_4044[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \or_ln202_10_reg_4044[0]_i_3 
       (.I0(add_ln197_2_reg_3996[2]),
        .I1(and_ln192_14_reg_4007),
        .I2(and_ln192_13_reg_4001),
        .I3(and_ln192_12_reg_3990),
        .O(\or_ln202_10_reg_4044[0]_i_3_n_3 ));
  FDRE \or_ln202_10_reg_4044_reg[0] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(or_ln202_10_fu_3318_p2),
        .Q(or_ln202_10_reg_4044),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h030F030F010F0101)) 
    \or_ln202_3_reg_4019[0]_i_1 
       (.I0(\or_ln202_3_reg_4019[0]_i_2_n_3 ),
        .I1(\add_ln197_2_reg_3996[3]_i_5_n_3 ),
        .I2(\add_ln197_2_reg_3996[3]_i_6_n_3 ),
        .I3(\or_ln202_3_reg_4019[0]_i_3_n_3 ),
        .I4(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I5(\or_ln202_3_reg_4019[0]_i_5_n_3 ),
        .O(or_ln202_3_fu_3078_p2));
  LUT6 #(
    .INIT(64'h0000000022222000)) 
    \or_ln202_3_reg_4019[0]_i_2 
       (.I0(\add_ln197_2_reg_3996[3]_i_11_n_3 ),
        .I1(\add_ln197_2_reg_3996[3]_i_6_n_3 ),
        .I2(and_ln192_1_reg_3879),
        .I3(and_ln192_2_reg_3886),
        .I4(and_ln192_7_reg_3920),
        .I5(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .O(\or_ln202_3_reg_4019[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \or_ln202_3_reg_4019[0]_i_3 
       (.I0(and_ln192_7_reg_3920),
        .I1(and_ln192_2_reg_3886),
        .I2(and_ln192_1_reg_3879),
        .O(\or_ln202_3_reg_4019[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h30000090)) 
    \or_ln202_3_reg_4019[0]_i_4 
       (.I0(icmp_ln171_1_fu_2579_p2),
        .I1(select_ln169_1_reg_3869[1]),
        .I2(or_ln169_reg_3864),
        .I3(select_ln169_1_reg_3869[0]),
        .I4(p_0_in23_in),
        .O(\or_ln202_3_reg_4019[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \or_ln202_3_reg_4019[0]_i_5 
       (.I0(and_ln192_6_reg_3914),
        .I1(\or_ln202_3_reg_4019[0]_i_6_n_3 ),
        .I2(and_ln192_5_reg_3907),
        .O(\or_ln202_3_reg_4019[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \or_ln202_3_reg_4019[0]_i_6 
       (.I0(and_ln192_4_reg_3900),
        .I1(and_ln192_2_reg_3886),
        .I2(icmp_ln192_reg_3874),
        .I3(or_ln162_reg_3853),
        .I4(and_ln192_1_reg_3879),
        .I5(and_ln192_3_reg_3893),
        .O(\or_ln202_3_reg_4019[0]_i_6_n_3 ));
  FDRE \or_ln202_3_reg_4019_reg[0] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(or_ln202_3_fu_3078_p2),
        .Q(or_ln202_3_reg_4019),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFFFF)) 
    \or_ln202_7_reg_4039[0]_i_1 
       (.I0(\or_ln202_7_reg_4039[0]_i_2_n_3 ),
        .I1(\or_ln202_7_reg_4039[0]_i_3_n_3 ),
        .I2(and_ln192_11_reg_3975),
        .I3(icmp_ln194_4_reg_3980),
        .I4(\add_ln197_6_reg_4034[4]_i_3_n_3 ),
        .I5(or_ln202_3_reg_4019),
        .O(or_ln202_7_fu_3301_p2));
  LUT5 #(
    .INIT(32'h08888888)) 
    \or_ln202_7_reg_4039[0]_i_2 
       (.I0(and_ln192_12_reg_3990),
        .I1(select_ln192_7_reg_3985[3]),
        .I2(select_ln192_7_reg_3985[1]),
        .I3(select_ln192_7_reg_3985[2]),
        .I4(add_ln197_2_reg_3996[0]),
        .O(\or_ln202_7_reg_4039[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    \or_ln202_7_reg_4039[0]_i_3 
       (.I0(and_ln192_13_reg_4001),
        .I1(and_ln192_12_reg_3990),
        .I2(add_ln197_2_reg_3996[3]),
        .I3(add_ln197_2_reg_3996[2]),
        .I4(add_ln197_2_reg_3996[0]),
        .I5(add_ln197_2_reg_3996[1]),
        .O(\or_ln202_7_reg_4039[0]_i_3_n_3 ));
  FDRE \or_ln202_7_reg_4039_reg[0] 
       (.C(ap_clk),
        .CE(add_ln193_6_reg_40290),
        .D(or_ln202_7_fu_3301_p2),
        .Q(or_ln202_7_reg_4039),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \row_ind_V_0_0_fu_158[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .O(\row_ind_V_0_0_fu_158[2]_i_1_n_3 ));
  FDRE \row_ind_V_0_0_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_0_0_fu_158[2]_i_1_n_3 ),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_0_0_fu_158_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_0_0_fu_158[2]_i_1_n_3 ),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_0_0_fu_158_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_0_0_fu_158[2]_i_1_n_3 ),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_0_0_fu_158_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_3559_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_158_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_3559_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_3559_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_158_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_3559_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_3559_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_158_reg[2]),
        .Q(\row_ind_V_0_0_load_reg_3559_reg_n_3_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_0_2_reg_486[0]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .O(init_row_ind_fu_1409_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_ind_V_0_2_reg_486[1]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .O(init_row_ind_fu_1409_p2[1]));
  LUT4 #(
    .INIT(16'h0020)) 
    \row_ind_V_0_2_reg_486[2]_i_1 
       (.I0(grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_NS_fsm178_out),
        .O(row_ind_V_0_2_reg_486));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \row_ind_V_0_2_reg_486[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I2(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .O(ap_NS_fsm178_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_ind_V_0_2_reg_486[2]_i_3 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .O(init_row_ind_fu_1409_p2[2]));
  FDRE \row_ind_V_0_2_reg_486_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm178_out),
        .D(init_row_ind_fu_1409_p2[0]),
        .Q(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .R(row_ind_V_0_2_reg_486));
  FDRE \row_ind_V_0_2_reg_486_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm178_out),
        .D(init_row_ind_fu_1409_p2[1]),
        .Q(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .R(row_ind_V_0_2_reg_486));
  FDRE \row_ind_V_0_2_reg_486_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm178_out),
        .D(init_row_ind_fu_1409_p2[2]),
        .Q(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .R(row_ind_V_0_2_reg_486));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_584[0]_i_1 
       (.I0(row_ind_V_1_reg_573[0]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_1_0_load_reg_3564_reg[0]),
        .O(\row_ind_V_0_reg_584[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_584[1]_i_1 
       (.I0(row_ind_V_1_reg_573[1]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_1_0_load_reg_3564_reg[1]),
        .O(\row_ind_V_0_reg_584[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_584[2]_i_1 
       (.I0(row_ind_V_1_reg_573[2]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_1_0_load_reg_3564_reg[2]),
        .O(\row_ind_V_0_reg_584[2]_i_1_n_3 ));
  FDRE \row_ind_V_0_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_584[0]_i_1_n_3 ),
        .Q(row_ind_V_0_reg_584[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_584[1]_i_1_n_3 ),
        .Q(row_ind_V_0_reg_584[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_584[2]_i_1_n_3 ),
        .Q(row_ind_V_0_reg_584[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \row_ind_V_1_0_fu_162[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .O(row_ind_V_1_0_fu_162_reg0));
  FDRE \row_ind_V_1_0_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_162_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_1_0_fu_162_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_162_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_1_0_fu_162_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_162_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_1_0_fu_162_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_3564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_162_reg[0]),
        .Q(row_ind_V_1_0_load_reg_3564_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_3564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_162_reg[1]),
        .Q(row_ind_V_1_0_load_reg_3564_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_3564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_162_reg[2]),
        .Q(row_ind_V_1_0_load_reg_3564_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_reg_573[0]_i_1 
       (.I0(row_ind_V_2_reg_562[0]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_2_0_load_reg_3569_reg[0]),
        .O(\row_ind_V_1_reg_573[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_reg_573[1]_i_1 
       (.I0(row_ind_V_2_reg_562[1]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_2_0_load_reg_3569_reg[1]),
        .O(\row_ind_V_1_reg_573[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_reg_573[2]_i_1 
       (.I0(row_ind_V_2_reg_562[2]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_2_0_load_reg_3569_reg[2]),
        .O(\row_ind_V_1_reg_573[2]_i_1_n_3 ));
  FDRE \row_ind_V_1_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_reg_573[0]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_573[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_573_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_reg_573[1]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_573[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_573_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_reg_573[2]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_573[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \row_ind_V_2_0_fu_166[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .O(row_ind_V_2_0_fu_166_reg0));
  FDRE \row_ind_V_2_0_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_166_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_2_0_fu_166_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_166_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_2_0_fu_166_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_166_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_2_0_fu_166_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_3569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_166_reg[0]),
        .Q(row_ind_V_2_0_load_reg_3569_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_3569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_166_reg[1]),
        .Q(row_ind_V_2_0_load_reg_3569_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_3569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_166_reg[2]),
        .Q(row_ind_V_2_0_load_reg_3569_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_562[0]_i_1 
       (.I0(row_ind_V_3_reg_551[0]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_3_0_load_reg_3574_reg[0]),
        .O(\row_ind_V_2_reg_562[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_562[1]_i_1 
       (.I0(row_ind_V_3_reg_551[1]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_3_0_load_reg_3574_reg[1]),
        .O(\row_ind_V_2_reg_562[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_562[2]_i_1 
       (.I0(row_ind_V_3_reg_551[2]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_3_0_load_reg_3574_reg[2]),
        .O(\row_ind_V_2_reg_562[2]_i_1_n_3 ));
  FDRE \row_ind_V_2_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_562[0]_i_1_n_3 ),
        .Q(row_ind_V_2_reg_562[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_562_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_562[1]_i_1_n_3 ),
        .Q(row_ind_V_2_reg_562[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_562_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_562[2]_i_1_n_3 ),
        .Q(row_ind_V_2_reg_562[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \row_ind_V_3_0_fu_170[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I2(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I3(ap_CS_fsm_state2),
        .O(row_ind_V_3_0_fu_170_reg0));
  FDRE \row_ind_V_3_0_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_3_0_fu_170_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_3_0_fu_170[0]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_3_0_fu_170_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_3_0_fu_170[1]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_3_0_fu_170_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_3_0_fu_170[2]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_load_reg_3574_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_3_0_fu_170[0]),
        .Q(row_ind_V_3_0_load_reg_3574_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_load_reg_3574_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_3_0_fu_170[1]),
        .Q(row_ind_V_3_0_load_reg_3574_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_load_reg_3574_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_3_0_fu_170[2]),
        .Q(row_ind_V_3_0_load_reg_3574_reg[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_3_reg_551[0]_i_1 
       (.I0(row_ind_V_4_reg_540[0]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_4_0_load_reg_3579_reg[0]),
        .O(\row_ind_V_3_reg_551[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_3_reg_551[1]_i_1 
       (.I0(row_ind_V_4_reg_540[1]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_4_0_load_reg_3579_reg[1]),
        .O(\row_ind_V_3_reg_551[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_3_reg_551[2]_i_1 
       (.I0(row_ind_V_4_reg_540[2]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_4_0_load_reg_3579_reg[2]),
        .O(\row_ind_V_3_reg_551[2]_i_1_n_3 ));
  FDRE \row_ind_V_3_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_3_reg_551[0]_i_1_n_3 ),
        .Q(row_ind_V_3_reg_551[0]),
        .R(1'b0));
  FDRE \row_ind_V_3_reg_551_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_3_reg_551[1]_i_1_n_3 ),
        .Q(row_ind_V_3_reg_551[1]),
        .R(1'b0));
  FDRE \row_ind_V_3_reg_551_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_3_reg_551[2]_i_1_n_3 ),
        .Q(row_ind_V_3_reg_551[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \row_ind_V_4_0_fu_174[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .O(row_ind_V_4_0_fu_174_reg0));
  FDRE \row_ind_V_4_0_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_4_0_fu_174_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_4_0_fu_174_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_4_0_fu_174_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_4_0_fu_174_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_4_0_fu_174_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_4_0_fu_174_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_load_reg_3579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_4_0_fu_174_reg[0]),
        .Q(row_ind_V_4_0_load_reg_3579_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_load_reg_3579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_4_0_fu_174_reg[1]),
        .Q(row_ind_V_4_0_load_reg_3579_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_load_reg_3579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_4_0_fu_174_reg[2]),
        .Q(row_ind_V_4_0_load_reg_3579_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_4_reg_540[0]_i_1 
       (.I0(row_ind_V_5_1_reg_530[0]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_5_0_load_reg_3584_reg[0]),
        .O(\row_ind_V_4_reg_540[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_4_reg_540[1]_i_1 
       (.I0(row_ind_V_5_1_reg_530[1]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_5_0_load_reg_3584_reg[1]),
        .O(\row_ind_V_4_reg_540[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_4_reg_540[2]_i_1 
       (.I0(row_ind_V_5_1_reg_530[2]),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_5_0_load_reg_3584_reg[2]),
        .O(\row_ind_V_4_reg_540[2]_i_1_n_3 ));
  FDRE \row_ind_V_4_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_4_reg_540[0]_i_1_n_3 ),
        .Q(row_ind_V_4_reg_540[0]),
        .R(1'b0));
  FDRE \row_ind_V_4_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_4_reg_540[1]_i_1_n_3 ),
        .Q(row_ind_V_4_reg_540[1]),
        .R(1'b0));
  FDRE \row_ind_V_4_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_4_reg_540[2]_i_1_n_3 ),
        .Q(row_ind_V_4_reg_540[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \row_ind_V_5_0_fu_178[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .O(row_ind_V_5_0_fu_178_reg0));
  FDRE \row_ind_V_5_0_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_5_0_fu_178_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_5_0_fu_178_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_5_0_fu_178_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_5_0_fu_178_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_5_0_fu_178_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_5_0_fu_178_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_load_reg_3584_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_5_0_fu_178_reg[0]),
        .Q(row_ind_V_5_0_load_reg_3584_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_load_reg_3584_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_5_0_fu_178_reg[1]),
        .Q(row_ind_V_5_0_load_reg_3584_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_load_reg_3584_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_5_0_fu_178_reg[2]),
        .Q(row_ind_V_5_0_load_reg_3584_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_5_1_reg_530[0]_i_1 
       (.I0(\row_ind_V_6_reg_595_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_6_0_load_reg_3589_reg[0]),
        .O(\row_ind_V_5_1_reg_530[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_5_1_reg_530[1]_i_1 
       (.I0(\row_ind_V_6_reg_595_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_6_0_load_reg_3589_reg[1]),
        .O(\row_ind_V_5_1_reg_530[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_5_1_reg_530[2]_i_1 
       (.I0(\row_ind_V_6_reg_595_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_6_0_load_reg_3589_reg[2]),
        .O(\row_ind_V_5_1_reg_530[2]_i_1_n_3 ));
  FDRE \row_ind_V_5_1_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_5_1_reg_530[0]_i_1_n_3 ),
        .Q(row_ind_V_5_1_reg_530[0]),
        .R(1'b0));
  FDRE \row_ind_V_5_1_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_5_1_reg_530[1]_i_1_n_3 ),
        .Q(row_ind_V_5_1_reg_530[1]),
        .R(1'b0));
  FDRE \row_ind_V_5_1_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_5_1_reg_530[2]_i_1_n_3 ),
        .Q(row_ind_V_5_1_reg_530[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \row_ind_V_6_0_fu_182[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .I2(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .O(row_ind_V_6_0_fu_182_reg0));
  FDRE \row_ind_V_6_0_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_6_0_fu_182_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[0] ),
        .Q(row_ind_V_6_0_fu_182_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_6_0_fu_182_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[1] ),
        .Q(row_ind_V_6_0_fu_182_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_6_0_fu_182_reg0),
        .D(\row_ind_V_0_2_reg_486_reg_n_3_[2] ),
        .Q(row_ind_V_6_0_fu_182_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_load_reg_3589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_6_0_fu_182_reg[0]),
        .Q(row_ind_V_6_0_load_reg_3589_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_load_reg_3589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_6_0_fu_182_reg[1]),
        .Q(row_ind_V_6_0_load_reg_3589_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_load_reg_3589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_6_0_fu_182_reg[2]),
        .Q(row_ind_V_6_0_load_reg_3589_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_6_reg_595[0]_i_1 
       (.I0(row_ind_V_0_reg_584[0]),
        .I1(ap_CS_fsm_state18),
        .I2(\row_ind_V_0_0_load_reg_3559_reg_n_3_[0] ),
        .O(\row_ind_V_6_reg_595[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_6_reg_595[1]_i_1 
       (.I0(row_ind_V_0_reg_584[1]),
        .I1(ap_CS_fsm_state18),
        .I2(\row_ind_V_0_0_load_reg_3559_reg_n_3_[1] ),
        .O(\row_ind_V_6_reg_595[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_6_reg_595[2]_i_1 
       (.I0(row_ind_V_0_reg_584[2]),
        .I1(ap_CS_fsm_state18),
        .I2(\row_ind_V_0_0_load_reg_3559_reg_n_3_[2] ),
        .O(\row_ind_V_6_reg_595[2]_i_1_n_3 ));
  FDRE \row_ind_V_6_reg_595_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_6_reg_595[0]_i_1_n_3 ),
        .Q(\row_ind_V_6_reg_595_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_6_reg_595_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_6_reg_595[1]_i_1_n_3 ),
        .Q(\row_ind_V_6_reg_595_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \row_ind_V_6_reg_595_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_6_reg_595[2]_i_1_n_3 ),
        .Q(\row_ind_V_6_reg_595_reg_n_3_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln162_1_reg_3859[0]_i_10 
       (.I0(\select_ln162_1_reg_3859[0]_i_19_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\select_ln162_1_reg_3859[0]_i_18_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\select_ln162_1_reg_3859[0]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln162_1_reg_3859[0]_i_11 
       (.I0(src_buf_V_3_2_reg_788[7]),
        .I1(src_buf_V_3_3_1_reg_1077[7]),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[7] ),
        .I3(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I4(src_buf_V_0_3_1_reg_1209[7]),
        .O(\select_ln162_1_reg_3859[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \select_ln162_1_reg_3859[0]_i_12 
       (.I0(\select_ln162_1_reg_3859[0]_i_21_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\select_ln162_1_reg_3859[0]_i_22_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\select_ln162_1_reg_3859[0]_i_23_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln162_1_reg_3859[0]_i_13 
       (.I0(src_buf_V_0_3_1_reg_1209[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[6] ),
        .O(\select_ln162_1_reg_3859[0]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \select_ln162_1_reg_3859[0]_i_14 
       (.I0(\select_ln162_1_reg_3859[0]_i_22_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\select_ln162_1_reg_3859[0]_i_21_n_3 ),
        .I3(\select_ln162_1_reg_3859[0]_i_23_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .O(\select_ln162_1_reg_3859[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln162_1_reg_3859[0]_i_15 
       (.I0(\select_ln162_1_reg_3859[0]_i_21_n_3 ),
        .I1(src_buf_V_0_3_1_reg_1209[4]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(\src_buf_V_0_2_1_reg_945_reg_n_3_[4] ),
        .I4(src_buf_V_3_3_1_reg_1077[4]),
        .I5(src_buf_V_3_2_reg_788[4]),
        .O(\select_ln162_1_reg_3859[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln162_1_reg_3859[0]_i_16 
       (.I0(\select_ln162_1_reg_3859[0]_i_24_n_3 ),
        .I1(src_buf_V_0_3_1_reg_1209[3]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(\src_buf_V_0_2_1_reg_945_reg_n_3_[3] ),
        .I4(src_buf_V_3_3_1_reg_1077[3]),
        .I5(src_buf_V_3_2_reg_788[3]),
        .O(\select_ln162_1_reg_3859[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln162_1_reg_3859[0]_i_17 
       (.I0(\select_ln162_1_reg_3859[0]_i_25_n_3 ),
        .I1(src_buf_V_0_3_1_reg_1209[2]),
        .I2(\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .I3(\src_buf_V_0_2_1_reg_945_reg_n_3_[2] ),
        .I4(src_buf_V_3_3_1_reg_1077[2]),
        .I5(src_buf_V_3_2_reg_788[2]),
        .O(\select_ln162_1_reg_3859[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \select_ln162_1_reg_3859[0]_i_18 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I1(src_buf_V_0_3_1_reg_1209[0]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(\src_buf_V_0_2_1_reg_945_reg_n_3_[0] ),
        .I4(\select_ln162_1_reg_3859[0]_i_26_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln162_1_reg_3859[0]_i_19 
       (.I0(src_buf_V_3_2_reg_788[0]),
        .I1(src_buf_V_3_3_1_reg_1077[0]),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[0] ),
        .I3(\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .I4(src_buf_V_0_3_1_reg_1209[0]),
        .O(\select_ln162_1_reg_3859[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h41441141D14D17D1)) 
    \select_ln162_1_reg_3859[0]_i_2 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\select_ln162_1_reg_3859[0]_i_11_n_3 ),
        .I2(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\select_ln162_1_reg_3859[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln162_1_reg_3859[0]_i_20 
       (.I0(src_buf_V_0_3_1_reg_1209[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[7] ),
        .O(\select_ln162_1_reg_3859[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \select_ln162_1_reg_3859[0]_i_21 
       (.I0(\select_ln162_1_reg_3859[0]_i_24_n_3 ),
        .I1(src_buf_V_3_2_reg_788[3]),
        .I2(src_buf_V_3_3_1_reg_1077[3]),
        .I3(\src_buf_V_0_2_1_reg_945_reg_n_3_[3] ),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_0_3_1_reg_1209[3]),
        .O(\select_ln162_1_reg_3859[0]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln162_1_reg_3859[0]_i_22 
       (.I0(src_buf_V_0_3_1_reg_1209[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[4] ),
        .O(\select_ln162_1_reg_3859[0]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln162_1_reg_3859[0]_i_23 
       (.I0(src_buf_V_0_3_1_reg_1209[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[5] ),
        .O(\select_ln162_1_reg_3859[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \select_ln162_1_reg_3859[0]_i_24 
       (.I0(\select_ln162_1_reg_3859[0]_i_25_n_3 ),
        .I1(src_buf_V_3_2_reg_788[2]),
        .I2(src_buf_V_3_3_1_reg_1077[2]),
        .I3(\src_buf_V_0_2_1_reg_945_reg_n_3_[2] ),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_0_3_1_reg_1209[2]),
        .O(\select_ln162_1_reg_3859[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00E200E20000)) 
    \select_ln162_1_reg_3859[0]_i_25 
       (.I0(\src_buf_V_0_2_1_reg_945_reg_n_3_[0] ),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_0_3_1_reg_1209[0]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(\select_ln162_1_reg_3859[0]_i_26_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln162_1_reg_3859[0]_i_26 
       (.I0(src_buf_V_0_3_1_reg_1209[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(\src_buf_V_0_2_1_reg_945_reg_n_3_[1] ),
        .O(\select_ln162_1_reg_3859[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \select_ln162_1_reg_3859[0]_i_3 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\select_ln162_1_reg_3859[0]_i_14_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\select_ln162_1_reg_3859[0]_i_15_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \select_ln162_1_reg_3859[0]_i_4 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\select_ln162_1_reg_3859[0]_i_16_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\select_ln162_1_reg_3859[0]_i_17_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \select_ln162_1_reg_3859[0]_i_5 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\select_ln162_1_reg_3859[0]_i_18_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\select_ln162_1_reg_3859[0]_i_19_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h4D44DD4D)) 
    \select_ln162_1_reg_3859[0]_i_6 
       (.I0(\select_ln162_1_reg_3859[0]_i_20_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .O(\select_ln162_1_reg_3859[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \select_ln162_1_reg_3859[0]_i_7 
       (.I0(\select_ln162_1_reg_3859[0]_i_11_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\select_ln162_1_reg_3859[0]_i_12_n_3 ),
        .I3(\select_ln162_1_reg_3859[0]_i_13_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\select_ln162_1_reg_3859[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln162_1_reg_3859[0]_i_8 
       (.I0(\select_ln162_1_reg_3859[0]_i_14_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\select_ln162_1_reg_3859[0]_i_15_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\select_ln162_1_reg_3859[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln162_1_reg_3859[0]_i_9 
       (.I0(\select_ln162_1_reg_3859[0]_i_16_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\select_ln162_1_reg_3859[0]_i_17_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\select_ln162_1_reg_3859[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln162_1_reg_3859[1]_i_1 
       (.I0(icmp_ln164_fu_2067_p2),
        .I1(p_0_in1_in),
        .O(select_ln162_1_fu_2086_p3));
  FDRE \select_ln162_1_reg_3859_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(p_0_in1_in),
        .Q(select_ln162_1_reg_3859[0]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln162_1_reg_3859_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln162_1_reg_3859_reg[0]_i_1_CO_UNCONNECTED [7:5],p_0_in1_in,\select_ln162_1_reg_3859_reg[0]_i_1_n_7 ,\select_ln162_1_reg_3859_reg[0]_i_1_n_8 ,\select_ln162_1_reg_3859_reg[0]_i_1_n_9 ,\select_ln162_1_reg_3859_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\select_ln162_1_reg_3859[0]_i_2_n_3 ,\select_ln162_1_reg_3859[0]_i_3_n_3 ,\select_ln162_1_reg_3859[0]_i_4_n_3 ,\select_ln162_1_reg_3859[0]_i_5_n_3 }),
        .O(\NLW_select_ln162_1_reg_3859_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln162_1_reg_3859[0]_i_6_n_3 ,\select_ln162_1_reg_3859[0]_i_7_n_3 ,\select_ln162_1_reg_3859[0]_i_8_n_3 ,\select_ln162_1_reg_3859[0]_i_9_n_3 ,\select_ln162_1_reg_3859[0]_i_10_n_3 }));
  FDRE \select_ln162_1_reg_3859_reg[1] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(select_ln162_1_fu_2086_p3),
        .Q(select_ln162_1_reg_3859[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln169_1_reg_3869[0]_i_10 
       (.I0(\select_ln169_1_reg_3869[0]_i_19_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\select_ln169_1_reg_3869[0]_i_18_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\select_ln169_1_reg_3869[0]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln169_1_reg_3869[0]_i_11 
       (.I0(src_buf_V_3_2_reg_788[7]),
        .I1(src_buf_V_3_3_1_reg_1077[7]),
        .I2(src_buf_V_6_2_1_reg_653[7]),
        .I3(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I4(src_buf_V_6_3_1_reg_969[7]),
        .O(\select_ln169_1_reg_3869[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \select_ln169_1_reg_3869[0]_i_12 
       (.I0(\select_ln169_1_reg_3869[0]_i_21_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\select_ln169_1_reg_3869[0]_i_22_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\select_ln169_1_reg_3869[0]_i_23_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln169_1_reg_3869[0]_i_13 
       (.I0(src_buf_V_6_3_1_reg_969[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_6_2_1_reg_653[6]),
        .O(\select_ln169_1_reg_3869[0]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \select_ln169_1_reg_3869[0]_i_14 
       (.I0(\select_ln169_1_reg_3869[0]_i_22_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I2(\select_ln169_1_reg_3869[0]_i_21_n_3 ),
        .I3(\select_ln169_1_reg_3869[0]_i_23_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .O(\select_ln169_1_reg_3869[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln169_1_reg_3869[0]_i_15 
       (.I0(\select_ln169_1_reg_3869[0]_i_21_n_3 ),
        .I1(src_buf_V_6_3_1_reg_969[4]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(src_buf_V_6_2_1_reg_653[4]),
        .I4(src_buf_V_3_3_1_reg_1077[4]),
        .I5(src_buf_V_3_2_reg_788[4]),
        .O(\select_ln169_1_reg_3869[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln169_1_reg_3869[0]_i_16 
       (.I0(\select_ln169_1_reg_3869[0]_i_24_n_3 ),
        .I1(src_buf_V_6_3_1_reg_969[3]),
        .I2(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I3(src_buf_V_6_2_1_reg_653[3]),
        .I4(src_buf_V_3_3_1_reg_1077[3]),
        .I5(src_buf_V_3_2_reg_788[3]),
        .O(\select_ln169_1_reg_3869[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln169_1_reg_3869[0]_i_17 
       (.I0(\select_ln169_1_reg_3869[0]_i_25_n_3 ),
        .I1(src_buf_V_6_3_1_reg_969[2]),
        .I2(\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .I3(src_buf_V_6_2_1_reg_653[2]),
        .I4(src_buf_V_3_3_1_reg_1077[2]),
        .I5(src_buf_V_3_2_reg_788[2]),
        .O(\select_ln169_1_reg_3869[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \select_ln169_1_reg_3869[0]_i_18 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I1(src_buf_V_6_3_1_reg_969[0]),
        .I2(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_653[0]),
        .I4(\select_ln169_1_reg_3869[0]_i_26_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln169_1_reg_3869[0]_i_19 
       (.I0(src_buf_V_3_2_reg_788[0]),
        .I1(src_buf_V_3_3_1_reg_1077[0]),
        .I2(src_buf_V_6_2_1_reg_653[0]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I4(src_buf_V_6_3_1_reg_969[0]),
        .O(\select_ln169_1_reg_3869[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h41441141D14D17D1)) 
    \select_ln169_1_reg_3869[0]_i_2 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\select_ln169_1_reg_3869[0]_i_11_n_3 ),
        .I2(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\select_ln169_1_reg_3869[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln169_1_reg_3869[0]_i_20 
       (.I0(src_buf_V_6_3_1_reg_969[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_6_2_1_reg_653[7]),
        .O(\select_ln169_1_reg_3869[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \select_ln169_1_reg_3869[0]_i_21 
       (.I0(\select_ln169_1_reg_3869[0]_i_24_n_3 ),
        .I1(src_buf_V_3_2_reg_788[3]),
        .I2(src_buf_V_3_3_1_reg_1077[3]),
        .I3(src_buf_V_6_2_1_reg_653[3]),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_6_3_1_reg_969[3]),
        .O(\select_ln169_1_reg_3869[0]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln169_1_reg_3869[0]_i_22 
       (.I0(src_buf_V_6_3_1_reg_969[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_653[4]),
        .O(\select_ln169_1_reg_3869[0]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln169_1_reg_3869[0]_i_23 
       (.I0(src_buf_V_6_3_1_reg_969[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_653[5]),
        .O(\select_ln169_1_reg_3869[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    \select_ln169_1_reg_3869[0]_i_24 
       (.I0(\select_ln169_1_reg_3869[0]_i_25_n_3 ),
        .I1(src_buf_V_3_2_reg_788[2]),
        .I2(src_buf_V_3_3_1_reg_1077[2]),
        .I3(src_buf_V_6_2_1_reg_653[2]),
        .I4(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I5(src_buf_V_6_3_1_reg_969[2]),
        .O(\select_ln169_1_reg_3869[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00E200E20000)) 
    \select_ln169_1_reg_3869[0]_i_25 
       (.I0(src_buf_V_6_2_1_reg_653[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_969[0]),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\and_ln192_5_reg_3907[0]_i_51_n_3 ),
        .I5(\select_ln169_1_reg_3869[0]_i_26_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln169_1_reg_3869[0]_i_26 
       (.I0(src_buf_V_6_3_1_reg_969[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_653[1]),
        .O(\select_ln169_1_reg_3869[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \select_ln169_1_reg_3869[0]_i_3 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\select_ln169_1_reg_3869[0]_i_14_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\select_ln169_1_reg_3869[0]_i_15_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \select_ln169_1_reg_3869[0]_i_4 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\select_ln169_1_reg_3869[0]_i_16_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\select_ln169_1_reg_3869[0]_i_17_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \select_ln169_1_reg_3869[0]_i_5 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\select_ln169_1_reg_3869[0]_i_18_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\select_ln169_1_reg_3869[0]_i_19_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h4D44DD4D)) 
    \select_ln169_1_reg_3869[0]_i_6 
       (.I0(\select_ln169_1_reg_3869[0]_i_20_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .I2(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .O(\select_ln169_1_reg_3869[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \select_ln169_1_reg_3869[0]_i_7 
       (.I0(\select_ln169_1_reg_3869[0]_i_11_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\select_ln169_1_reg_3869[0]_i_12_n_3 ),
        .I3(\select_ln169_1_reg_3869[0]_i_13_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\select_ln169_1_reg_3869[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln169_1_reg_3869[0]_i_8 
       (.I0(\select_ln169_1_reg_3869[0]_i_14_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\select_ln169_1_reg_3869[0]_i_15_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\select_ln169_1_reg_3869[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln169_1_reg_3869[0]_i_9 
       (.I0(\select_ln169_1_reg_3869[0]_i_16_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\select_ln169_1_reg_3869[0]_i_17_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\select_ln169_1_reg_3869[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln169_1_reg_3869[1]_i_1 
       (.I0(icmp_ln171_fu_2099_p2),
        .I1(p_0_in3_in),
        .O(select_ln169_1_fu_2118_p3));
  FDRE \select_ln169_1_reg_3869_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(p_0_in3_in),
        .Q(select_ln169_1_reg_3869[0]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln169_1_reg_3869_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln169_1_reg_3869_reg[0]_i_1_CO_UNCONNECTED [7:5],p_0_in3_in,\select_ln169_1_reg_3869_reg[0]_i_1_n_7 ,\select_ln169_1_reg_3869_reg[0]_i_1_n_8 ,\select_ln169_1_reg_3869_reg[0]_i_1_n_9 ,\select_ln169_1_reg_3869_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\select_ln169_1_reg_3869[0]_i_2_n_3 ,\select_ln169_1_reg_3869[0]_i_3_n_3 ,\select_ln169_1_reg_3869[0]_i_4_n_3 ,\select_ln169_1_reg_3869[0]_i_5_n_3 }),
        .O(\NLW_select_ln169_1_reg_3869_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln169_1_reg_3869[0]_i_6_n_3 ,\select_ln169_1_reg_3869[0]_i_7_n_3 ,\select_ln169_1_reg_3869[0]_i_8_n_3 ,\select_ln169_1_reg_3869[0]_i_9_n_3 ,\select_ln169_1_reg_3869[0]_i_10_n_3 }));
  FDRE \select_ln169_1_reg_3869_reg[1] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(select_ln169_1_fu_2118_p3),
        .Q(select_ln169_1_reg_3869[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A4A0A4A0A4A0)) 
    \select_ln192_7_reg_3985[1]_i_1 
       (.I0(p_0_in27_in),
        .I1(icmp_ln171_4_fu_2675_p2),
        .I2(p_0_in29_in),
        .I3(icmp_ln171_3_fu_2643_p2),
        .I4(\add_ln197_2_reg_3996[3]_i_3_n_3 ),
        .I5(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .O(select_ln192_7_fu_3006_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hA4A00000)) 
    \select_ln192_7_reg_3985[2]_i_1 
       (.I0(p_0_in27_in),
        .I1(icmp_ln171_4_fu_2675_p2),
        .I2(p_0_in29_in),
        .I3(icmp_ln171_3_fu_2643_p2),
        .I4(\add_ln197_2_reg_3996[2]_i_4_n_3 ),
        .O(select_ln192_7_fu_3006_p3[2]));
  LUT5 #(
    .INIT(32'hA4A00000)) 
    \select_ln192_7_reg_3985[3]_i_1 
       (.I0(p_0_in27_in),
        .I1(icmp_ln171_4_fu_2675_p2),
        .I2(p_0_in29_in),
        .I3(icmp_ln171_3_fu_2643_p2),
        .I4(\select_ln192_7_reg_3985[3]_i_2_n_3 ),
        .O(select_ln192_7_fu_3006_p3[3]));
  LUT6 #(
    .INIT(64'h00008A0000000000)) 
    \select_ln192_7_reg_3985[3]_i_2 
       (.I0(\add_ln197_2_reg_3996[3]_i_4_n_3 ),
        .I1(\add_ln197_2_reg_3996[3]_i_2_n_3 ),
        .I2(\add_ln197_2_reg_3996[3]_i_6_n_3 ),
        .I3(\or_ln202_3_reg_4019[0]_i_4_n_3 ),
        .I4(\add_ln197_2_reg_3996[0]_i_2_n_3 ),
        .I5(and_ln192_7_reg_3920),
        .O(\select_ln192_7_reg_3985[3]_i_2_n_3 ));
  FDRE \select_ln192_7_reg_3985_reg[1] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(select_ln192_7_fu_3006_p3[1]),
        .Q(select_ln192_7_reg_3985[1]),
        .R(1'b0));
  FDRE \select_ln192_7_reg_3985_reg[2] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(select_ln192_7_fu_3006_p3[2]),
        .Q(select_ln192_7_reg_3985[2]),
        .R(1'b0));
  FDRE \select_ln192_7_reg_3985_reg[3] 
       (.C(ap_clk),
        .CE(add_ln197_2_reg_39960),
        .D(select_ln192_7_fu_3006_p3[3]),
        .Q(select_ln192_7_reg_3985[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \spec_select5203_reg_3707[0]_i_1 
       (.I0(\cmp_i_i307_i_reg_3692[0]_i_3_n_3 ),
        .I1(empty_30_reg_607_reg__0[2]),
        .I2(empty_30_reg_607_reg),
        .O(\spec_select5203_reg_3707[0]_i_1_n_3 ));
  FDRE \spec_select5203_reg_3707_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(\spec_select5203_reg_3707[0]_i_1_n_3 ),
        .Q(spec_select5203_reg_3707),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2A28)) 
    \spec_select5219_reg_3712[0]_i_1 
       (.I0(\cmp_i_i307_i_reg_3692[0]_i_3_n_3 ),
        .I1(empty_30_reg_607_reg),
        .I2(empty_30_reg_607_reg__0[2]),
        .I3(empty_30_reg_607_reg__0[0]),
        .O(spec_select5219_fu_1610_p2));
  FDRE \spec_select5219_reg_3712_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(spec_select5219_fu_1610_p2),
        .Q(spec_select5219_reg_3712),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA800000000000)) 
    \spec_select5235_reg_3717[0]_i_1 
       (.I0(cmp_i_i213_i_6_fu_1616_p2),
        .I1(empty_30_reg_607_reg__0[5]),
        .I2(empty_30_reg_607_reg__0[4]),
        .I3(empty_30_reg_607_reg__0[3]),
        .I4(\cmp_i_i307_i_reg_3692[0]_i_4_n_3 ),
        .I5(empty_30_reg_607_reg__0[10]),
        .O(spec_select5235_fu_1622_p2));
  LUT6 #(
    .INIT(64'h000000001FFFE000)) 
    \spec_select5235_reg_3717[0]_i_10 
       (.I0(empty_30_reg_607_reg__0[3]),
        .I1(\empty_30_reg_607[7]_i_2_n_3 ),
        .I2(empty_30_reg_607_reg__0[5]),
        .I3(empty_30_reg_607_reg__0[4]),
        .I4(empty_30_reg_607_reg__0[6]),
        .I5(empty_30_reg_607_reg__0[7]),
        .O(\spec_select5235_reg_3717[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8888888881111111)) 
    \spec_select5235_reg_3717[0]_i_11 
       (.I0(empty_30_reg_607_reg__0[4]),
        .I1(empty_30_reg_607_reg__0[5]),
        .I2(empty_30_reg_607_reg__0[2]),
        .I3(empty_30_reg_607_reg__0[0]),
        .I4(empty_30_reg_607_reg),
        .I5(empty_30_reg_607_reg__0[3]),
        .O(\spec_select5235_reg_3717[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h402A)) 
    \spec_select5235_reg_3717[0]_i_12 
       (.I0(empty_30_reg_607_reg__0[3]),
        .I1(empty_30_reg_607_reg),
        .I2(empty_30_reg_607_reg__0[0]),
        .I3(empty_30_reg_607_reg__0[2]),
        .O(\spec_select5235_reg_3717[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select5235_reg_3717[0]_i_13 
       (.I0(empty_30_reg_607_reg),
        .I1(empty_30_reg_607_reg__0[0]),
        .O(\spec_select5235_reg_3717[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    \spec_select5235_reg_3717[0]_i_14 
       (.I0(empty_30_reg_607_reg__0[4]),
        .I1(empty_30_reg_607_reg__0[5]),
        .I2(empty_30_reg_607_reg__0[2]),
        .I3(empty_30_reg_607_reg__0[0]),
        .I4(empty_30_reg_607_reg),
        .I5(empty_30_reg_607_reg__0[3]),
        .O(\spec_select5235_reg_3717[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \spec_select5235_reg_3717[0]_i_3 
       (.I0(empty_30_reg_607_reg__0[8]),
        .I1(\spec_select5235_reg_3717[0]_i_14_n_3 ),
        .I2(empty_30_reg_607_reg__0[6]),
        .I3(empty_30_reg_607_reg__0[7]),
        .I4(empty_30_reg_607_reg__0[9]),
        .O(\spec_select5235_reg_3717[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEBBBEBBBEBBBBBBB)) 
    \spec_select5235_reg_3717[0]_i_4 
       (.I0(empty_30_reg_607_reg__0[7]),
        .I1(empty_30_reg_607_reg__0[6]),
        .I2(empty_30_reg_607_reg__0[4]),
        .I3(empty_30_reg_607_reg__0[5]),
        .I4(\empty_30_reg_607[7]_i_2_n_3 ),
        .I5(empty_30_reg_607_reg__0[3]),
        .O(\spec_select5235_reg_3717[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1555FFFFFFFFEAAA)) 
    \spec_select5235_reg_3717[0]_i_5 
       (.I0(empty_30_reg_607_reg__0[3]),
        .I1(empty_30_reg_607_reg),
        .I2(empty_30_reg_607_reg__0[0]),
        .I3(empty_30_reg_607_reg__0[2]),
        .I4(empty_30_reg_607_reg__0[5]),
        .I5(empty_30_reg_607_reg__0[4]),
        .O(\spec_select5235_reg_3717[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hEA7F)) 
    \spec_select5235_reg_3717[0]_i_6 
       (.I0(empty_30_reg_607_reg__0[2]),
        .I1(empty_30_reg_607_reg__0[0]),
        .I2(empty_30_reg_607_reg),
        .I3(empty_30_reg_607_reg__0[3]),
        .O(\spec_select5235_reg_3717[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \spec_select5235_reg_3717[0]_i_7 
       (.I0(empty_30_reg_607_reg__0[0]),
        .I1(empty_30_reg_607_reg),
        .O(\spec_select5235_reg_3717[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \spec_select5235_reg_3717[0]_i_8 
       (.I0(empty_30_reg_607_reg__0[10]),
        .I1(empty_30_reg_607_reg__0[7]),
        .I2(empty_30_reg_607_reg__0[8]),
        .I3(\spec_select5235_reg_3717[0]_i_14_n_3 ),
        .I4(empty_30_reg_607_reg__0[6]),
        .I5(empty_30_reg_607_reg__0[9]),
        .O(\spec_select5235_reg_3717[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00015554)) 
    \spec_select5235_reg_3717[0]_i_9 
       (.I0(empty_30_reg_607_reg__0[9]),
        .I1(empty_30_reg_607_reg__0[7]),
        .I2(empty_30_reg_607_reg__0[6]),
        .I3(\spec_select5235_reg_3717[0]_i_14_n_3 ),
        .I4(empty_30_reg_607_reg__0[8]),
        .O(\spec_select5235_reg_3717[0]_i_9_n_3 ));
  FDRE \spec_select5235_reg_3717_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(spec_select5235_fu_1622_p2),
        .Q(spec_select5235_reg_3717),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \spec_select5235_reg_3717_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_spec_select5235_reg_3717_reg[0]_i_2_CO_UNCONNECTED [7:6],cmp_i_i213_i_6_fu_1616_p2,\spec_select5235_reg_3717_reg[0]_i_2_n_6 ,\spec_select5235_reg_3717_reg[0]_i_2_n_7 ,\spec_select5235_reg_3717_reg[0]_i_2_n_8 ,\spec_select5235_reg_3717_reg[0]_i_2_n_9 ,\spec_select5235_reg_3717_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\spec_select5235_reg_3717[0]_i_3_n_3 ,\spec_select5235_reg_3717[0]_i_4_n_3 ,\spec_select5235_reg_3717[0]_i_5_n_3 ,\spec_select5235_reg_3717[0]_i_6_n_3 ,\spec_select5235_reg_3717[0]_i_7_n_3 }),
        .O(\NLW_spec_select5235_reg_3717_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\spec_select5235_reg_3717[0]_i_8_n_3 ,\spec_select5235_reg_3717[0]_i_9_n_3 ,\spec_select5235_reg_3717[0]_i_10_n_3 ,\spec_select5235_reg_3717[0]_i_11_n_3 ,\spec_select5235_reg_3717[0]_i_12_n_3 ,\spec_select5235_reg_3717[0]_i_13_n_3 }));
  LUT4 #(
    .INIT(16'hDF00)) 
    \src_buf_V_0_2_0_reg_1287[7]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter5),
        .I3(p_1_in4_in),
        .O(src_buf_V_0_2_0_reg_1287));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf_V_0_2_0_reg_1287[7]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter5),
        .O(src_buf_V_0_2_0_reg_12870));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[0]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[0] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[1]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[1] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[2]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[2] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[3]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[3] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[4]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[4] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[5]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[5] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[6]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[6] ),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_0_2_0_reg_1287_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_0_2_1_40_reg_1370[7]),
        .Q(\src_buf_V_0_2_0_reg_1287_reg_n_3_[7] ),
        .R(src_buf_V_0_2_0_reg_1287));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_0_2_1_40_reg_1370[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(ap_block_pp3_stage0_subdone),
        .O(p_21_in));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[0]),
        .Q(src_buf_V_0_2_1_40_reg_1370[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[1]),
        .Q(src_buf_V_0_2_1_40_reg_1370[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[2]),
        .Q(src_buf_V_0_2_1_40_reg_1370[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[3]),
        .Q(src_buf_V_0_2_1_40_reg_1370[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[4]),
        .Q(src_buf_V_0_2_1_40_reg_1370[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[5]),
        .Q(src_buf_V_0_2_1_40_reg_1370[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[6]),
        .Q(src_buf_V_0_2_1_40_reg_1370[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_40_reg_1370_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]),
        .Q(src_buf_V_0_2_1_40_reg_1370[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[0]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[0] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[1]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[1] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[2]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[2] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[3]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[3] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[4]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[4] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[5]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[5] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[6]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[6] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_2_1_reg_945_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_3_1_reg_1209[7]),
        .Q(\src_buf_V_0_2_1_reg_945_reg_n_3_[7] ),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_280),
        .Q(src_buf_V_0_3_1_reg_1209[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_279),
        .Q(src_buf_V_0_3_1_reg_1209[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_278),
        .Q(src_buf_V_0_3_1_reg_1209[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_277),
        .Q(src_buf_V_0_3_1_reg_1209[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_276),
        .Q(src_buf_V_0_3_1_reg_1209[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_275),
        .Q(src_buf_V_0_3_1_reg_1209[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_274),
        .Q(src_buf_V_0_3_1_reg_1209[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_273),
        .Q(src_buf_V_0_3_1_reg_1209[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_reg_934_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[0]),
        .Q(src_buf_V_0_3_reg_934[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[1]),
        .Q(src_buf_V_0_3_reg_934[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[2]),
        .Q(src_buf_V_0_3_reg_934[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[3]),
        .Q(src_buf_V_0_3_reg_934[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[4]),
        .Q(src_buf_V_0_3_reg_934[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[5]),
        .Q(src_buf_V_0_3_reg_934[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[6]),
        .Q(src_buf_V_0_3_reg_934[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_3_reg_934_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_4_1_reg_1197[7]),
        .Q(src_buf_V_0_3_reg_934[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_264),
        .Q(src_buf_V_0_4_1_reg_1197[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_263),
        .Q(src_buf_V_0_4_1_reg_1197[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_262),
        .Q(src_buf_V_0_4_1_reg_1197[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_261),
        .Q(src_buf_V_0_4_1_reg_1197[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_260),
        .Q(src_buf_V_0_4_1_reg_1197[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_259),
        .Q(src_buf_V_0_4_1_reg_1197[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_258),
        .Q(src_buf_V_0_4_1_reg_1197[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1197_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_257),
        .Q(src_buf_V_0_4_1_reg_1197[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[0]),
        .Q(src_buf_V_0_6_3_reg_3963[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[1]),
        .Q(src_buf_V_0_6_3_reg_3963[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[2]),
        .Q(src_buf_V_0_6_3_reg_3963[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[3]),
        .Q(src_buf_V_0_6_3_reg_3963[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[4]),
        .Q(src_buf_V_0_6_3_reg_3963[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[5]),
        .Q(src_buf_V_0_6_3_reg_3963[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[6]),
        .Q(src_buf_V_0_6_3_reg_3963[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_3963_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_0_6_3_fu_2502_p3[7]),
        .Q(src_buf_V_0_6_3_reg_3963[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[0]),
        .Q(src_buf_V_0_6_reg_923[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[1]),
        .Q(src_buf_V_0_6_reg_923[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[2]),
        .Q(src_buf_V_0_6_reg_923[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[3]),
        .Q(src_buf_V_0_6_reg_923[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[4]),
        .Q(src_buf_V_0_6_reg_923[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[5]),
        .Q(src_buf_V_0_6_reg_923[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[6]),
        .Q(src_buf_V_0_6_reg_923[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_0_6_reg_923_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_0_6_3_reg_3963[7]),
        .Q(src_buf_V_0_6_reg_923[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[0]),
        .Q(src_buf_V_1_1_0_reg_1276[0]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[1]),
        .Q(src_buf_V_1_1_0_reg_1276[1]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[2]),
        .Q(src_buf_V_1_1_0_reg_1276[2]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[3]),
        .Q(src_buf_V_1_1_0_reg_1276[3]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[4]),
        .Q(src_buf_V_1_1_0_reg_1276[4]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[5]),
        .Q(src_buf_V_1_1_0_reg_1276[5]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[6]),
        .Q(src_buf_V_1_1_0_reg_1276[6]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_0_reg_1276_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_1_1_1_39_reg_1358[7]),
        .Q(src_buf_V_1_1_0_reg_1276[7]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[0]),
        .Q(src_buf_V_1_1_1_39_reg_1358[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[1]),
        .Q(src_buf_V_1_1_1_39_reg_1358[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[2]),
        .Q(src_buf_V_1_1_1_39_reg_1358[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[3]),
        .Q(src_buf_V_1_1_1_39_reg_1358[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[4]),
        .Q(src_buf_V_1_1_1_39_reg_1358[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[5]),
        .Q(src_buf_V_1_1_1_39_reg_1358[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[6]),
        .Q(src_buf_V_1_1_1_39_reg_1358[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_39_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[7]),
        .Q(src_buf_V_1_1_1_39_reg_1358[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[0]),
        .Q(src_buf_V_1_1_1_reg_911[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[1]),
        .Q(src_buf_V_1_1_1_reg_911[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[2]),
        .Q(src_buf_V_1_1_1_reg_911[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[3]),
        .Q(src_buf_V_1_1_1_reg_911[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[4]),
        .Q(src_buf_V_1_1_1_reg_911[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[5]),
        .Q(src_buf_V_1_1_1_reg_911[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[6]),
        .Q(src_buf_V_1_1_1_reg_911[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_1_1_reg_911_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_2_1_reg_1185[7]),
        .Q(src_buf_V_1_1_1_reg_911[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_224),
        .Q(src_buf_V_1_2_1_reg_1185[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_223),
        .Q(src_buf_V_1_2_1_reg_1185[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_222),
        .Q(src_buf_V_1_2_1_reg_1185[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_221),
        .Q(src_buf_V_1_2_1_reg_1185[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_220),
        .Q(src_buf_V_1_2_1_reg_1185[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_219),
        .Q(src_buf_V_1_2_1_reg_1185[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_218),
        .Q(src_buf_V_1_2_1_reg_1185[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1185_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_217),
        .Q(src_buf_V_1_2_1_reg_1185[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[0]),
        .Q(src_buf_V_1_2_reg_900[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[1]),
        .Q(src_buf_V_1_2_reg_900[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[2]),
        .Q(src_buf_V_1_2_reg_900[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[3]),
        .Q(src_buf_V_1_2_reg_900[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[4]),
        .Q(src_buf_V_1_2_reg_900[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[5]),
        .Q(src_buf_V_1_2_reg_900[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[6]),
        .Q(src_buf_V_1_2_reg_900[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_2_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_3_1_reg_1173[7]),
        .Q(src_buf_V_1_2_reg_900[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_232),
        .Q(src_buf_V_1_3_1_reg_1173[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_231),
        .Q(src_buf_V_1_3_1_reg_1173[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_230),
        .Q(src_buf_V_1_3_1_reg_1173[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_229),
        .Q(src_buf_V_1_3_1_reg_1173[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_228),
        .Q(src_buf_V_1_3_1_reg_1173[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_227),
        .Q(src_buf_V_1_3_1_reg_1173[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_226),
        .Q(src_buf_V_1_3_1_reg_1173[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_225),
        .Q(src_buf_V_1_3_1_reg_1173[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[0]),
        .Q(src_buf_V_1_3_reg_889[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[1]),
        .Q(src_buf_V_1_3_reg_889[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[2]),
        .Q(src_buf_V_1_3_reg_889[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[3]),
        .Q(src_buf_V_1_3_reg_889[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[4]),
        .Q(src_buf_V_1_3_reg_889[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[5]),
        .Q(src_buf_V_1_3_reg_889[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[6]),
        .Q(src_buf_V_1_3_reg_889[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_3_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_4_1_reg_1161[7]),
        .Q(src_buf_V_1_3_reg_889[7]),
        .R(src_buf_V_0_2_1_reg_945));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_1_4_1_reg_1161[4]_i_2 
       (.I0(icmp_ln886_2_reg_3834),
        .I1(\cmp_i_i_i_reg_3838_reg_n_3_[0] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .O(\src_buf_V_1_4_1_reg_1161[4]_i_2_n_3 ));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_296),
        .Q(src_buf_V_1_4_1_reg_1161[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_295),
        .Q(src_buf_V_1_4_1_reg_1161[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_294),
        .Q(src_buf_V_1_4_1_reg_1161[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_293),
        .Q(src_buf_V_1_4_1_reg_1161[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_292),
        .Q(src_buf_V_1_4_1_reg_1161[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_291),
        .Q(src_buf_V_1_4_1_reg_1161[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_290),
        .Q(src_buf_V_1_4_1_reg_1161[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_289),
        .Q(src_buf_V_1_4_1_reg_1161[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[0]),
        .Q(src_buf_V_1_6_3_reg_3957[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[1]),
        .Q(src_buf_V_1_6_3_reg_3957[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[2]),
        .Q(src_buf_V_1_6_3_reg_3957[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[3]),
        .Q(src_buf_V_1_6_3_reg_3957[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[4]),
        .Q(src_buf_V_1_6_3_reg_3957[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[5]),
        .Q(src_buf_V_1_6_3_reg_3957[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[6]),
        .Q(src_buf_V_1_6_3_reg_3957[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_3957_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_1_6_3_fu_2492_p3[7]),
        .Q(src_buf_V_1_6_3_reg_3957[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[0]),
        .Q(src_buf_V_1_6_reg_878[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[1]),
        .Q(src_buf_V_1_6_reg_878[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[2]),
        .Q(src_buf_V_1_6_reg_878[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[3]),
        .Q(src_buf_V_1_6_reg_878[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[4]),
        .Q(src_buf_V_1_6_reg_878[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[5]),
        .Q(src_buf_V_1_6_reg_878[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[6]),
        .Q(src_buf_V_1_6_reg_878[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_1_6_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_1_6_3_reg_3957[7]),
        .Q(src_buf_V_1_6_reg_878[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[0]),
        .Q(src_buf_V_2_0_0_reg_1265[0]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[1]),
        .Q(src_buf_V_2_0_0_reg_1265[1]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[2]),
        .Q(src_buf_V_2_0_0_reg_1265[2]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[3]),
        .Q(src_buf_V_2_0_0_reg_1265[3]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[4]),
        .Q(src_buf_V_2_0_0_reg_1265[4]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[5]),
        .Q(src_buf_V_2_0_0_reg_1265[5]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[6]),
        .Q(src_buf_V_2_0_0_reg_1265[6]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_0_reg_1265_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_2_0_1_38_reg_1346[7]),
        .Q(src_buf_V_2_0_0_reg_1265[7]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[0]),
        .Q(src_buf_V_2_0_1_38_reg_1346[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[1]),
        .Q(src_buf_V_2_0_1_38_reg_1346[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[2]),
        .Q(src_buf_V_2_0_1_38_reg_1346[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[3]),
        .Q(src_buf_V_2_0_1_38_reg_1346[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[4]),
        .Q(src_buf_V_2_0_1_38_reg_1346[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[5]),
        .Q(src_buf_V_2_0_1_38_reg_1346[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[6]),
        .Q(src_buf_V_2_0_1_38_reg_1346[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_38_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[7]),
        .Q(src_buf_V_2_0_1_38_reg_1346[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[0]),
        .Q(src_buf_V_2_0_1_reg_866[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[1]),
        .Q(src_buf_V_2_0_1_reg_866[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[2]),
        .Q(src_buf_V_2_0_1_reg_866[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[3]),
        .Q(src_buf_V_2_0_1_reg_866[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[4]),
        .Q(src_buf_V_2_0_1_reg_866[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[5]),
        .Q(src_buf_V_2_0_1_reg_866[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[6]),
        .Q(src_buf_V_2_0_1_reg_866[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_0_1_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_1_1_reg_1149[7]),
        .Q(src_buf_V_2_0_1_reg_866[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_176),
        .Q(src_buf_V_2_1_1_reg_1149[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_175),
        .Q(src_buf_V_2_1_1_reg_1149[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_174),
        .Q(src_buf_V_2_1_1_reg_1149[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_173),
        .Q(src_buf_V_2_1_1_reg_1149[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_172),
        .Q(src_buf_V_2_1_1_reg_1149[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_171),
        .Q(src_buf_V_2_1_1_reg_1149[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_170),
        .Q(src_buf_V_2_1_1_reg_1149[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1149_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_169),
        .Q(src_buf_V_2_1_1_reg_1149[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[0]),
        .Q(src_buf_V_2_1_reg_855[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[1]),
        .Q(src_buf_V_2_1_reg_855[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[2]),
        .Q(src_buf_V_2_1_reg_855[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[3]),
        .Q(src_buf_V_2_1_reg_855[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[4]),
        .Q(src_buf_V_2_1_reg_855[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[5]),
        .Q(src_buf_V_2_1_reg_855[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[6]),
        .Q(src_buf_V_2_1_reg_855[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_1_reg_855_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_2_1_reg_1137[7]),
        .Q(src_buf_V_2_1_reg_855[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_184),
        .Q(src_buf_V_2_2_1_reg_1137[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_183),
        .Q(src_buf_V_2_2_1_reg_1137[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_182),
        .Q(src_buf_V_2_2_1_reg_1137[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_181),
        .Q(src_buf_V_2_2_1_reg_1137[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_180),
        .Q(src_buf_V_2_2_1_reg_1137[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_179),
        .Q(src_buf_V_2_2_1_reg_1137[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_178),
        .Q(src_buf_V_2_2_1_reg_1137[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1137_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_177),
        .Q(src_buf_V_2_2_1_reg_1137[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[0]),
        .Q(src_buf_V_2_2_reg_844[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[1]),
        .Q(src_buf_V_2_2_reg_844[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[2]),
        .Q(src_buf_V_2_2_reg_844[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[3]),
        .Q(src_buf_V_2_2_reg_844[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[4]),
        .Q(src_buf_V_2_2_reg_844[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[5]),
        .Q(src_buf_V_2_2_reg_844[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[6]),
        .Q(src_buf_V_2_2_reg_844[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_2_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_3_1_reg_1125[7]),
        .Q(src_buf_V_2_2_reg_844[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_192),
        .Q(src_buf_V_2_3_1_reg_1125[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_191),
        .Q(src_buf_V_2_3_1_reg_1125[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_190),
        .Q(src_buf_V_2_3_1_reg_1125[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_189),
        .Q(src_buf_V_2_3_1_reg_1125[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_188),
        .Q(src_buf_V_2_3_1_reg_1125[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_187),
        .Q(src_buf_V_2_3_1_reg_1125[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_186),
        .Q(src_buf_V_2_3_1_reg_1125[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1125_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_185),
        .Q(src_buf_V_2_3_1_reg_1125[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[0]),
        .Q(src_buf_V_2_3_reg_833[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[1]),
        .Q(src_buf_V_2_3_reg_833[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[2]),
        .Q(src_buf_V_2_3_reg_833[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[3]),
        .Q(src_buf_V_2_3_reg_833[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[4]),
        .Q(src_buf_V_2_3_reg_833[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[5]),
        .Q(src_buf_V_2_3_reg_833[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[6]),
        .Q(src_buf_V_2_3_reg_833[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_3_reg_833_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_4_1_reg_1113[7]),
        .Q(src_buf_V_2_3_reg_833[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_200),
        .Q(src_buf_V_2_4_1_reg_1113[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_199),
        .Q(src_buf_V_2_4_1_reg_1113[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_198),
        .Q(src_buf_V_2_4_1_reg_1113[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_197),
        .Q(src_buf_V_2_4_1_reg_1113[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_196),
        .Q(src_buf_V_2_4_1_reg_1113[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_195),
        .Q(src_buf_V_2_4_1_reg_1113[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_194),
        .Q(src_buf_V_2_4_1_reg_1113[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_193),
        .Q(src_buf_V_2_4_1_reg_1113[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[0]),
        .Q(src_buf_V_2_6_3_reg_3951[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[1]),
        .Q(src_buf_V_2_6_3_reg_3951[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[2]),
        .Q(src_buf_V_2_6_3_reg_3951[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[3]),
        .Q(src_buf_V_2_6_3_reg_3951[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[4]),
        .Q(src_buf_V_2_6_3_reg_3951[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[5]),
        .Q(src_buf_V_2_6_3_reg_3951[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[6]),
        .Q(src_buf_V_2_6_3_reg_3951[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_3951_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_2_6_3_fu_2481_p3[7]),
        .Q(src_buf_V_2_6_3_reg_3951[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[0]),
        .Q(src_buf_V_2_6_reg_822[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[1]),
        .Q(src_buf_V_2_6_reg_822[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[2]),
        .Q(src_buf_V_2_6_reg_822[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[3]),
        .Q(src_buf_V_2_6_reg_822[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[4]),
        .Q(src_buf_V_2_6_reg_822[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[5]),
        .Q(src_buf_V_2_6_reg_822[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[6]),
        .Q(src_buf_V_2_6_reg_822[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_2_6_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_2_6_3_reg_3951[7]),
        .Q(src_buf_V_2_6_reg_822[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[0]),
        .Q(src_buf_V_3_0_0_reg_1254[0]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[1]),
        .Q(src_buf_V_3_0_0_reg_1254[1]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[2]),
        .Q(src_buf_V_3_0_0_reg_1254[2]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[3]),
        .Q(src_buf_V_3_0_0_reg_1254[3]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[4]),
        .Q(src_buf_V_3_0_0_reg_1254[4]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[5]),
        .Q(src_buf_V_3_0_0_reg_1254[5]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[6]),
        .Q(src_buf_V_3_0_0_reg_1254[6]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_0_reg_1254_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_3_0_1_37_reg_1334[7]),
        .Q(src_buf_V_3_0_0_reg_1254[7]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[0]),
        .Q(src_buf_V_3_0_1_37_reg_1334[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[1]),
        .Q(src_buf_V_3_0_1_37_reg_1334[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[2]),
        .Q(src_buf_V_3_0_1_37_reg_1334[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[3]),
        .Q(src_buf_V_3_0_1_37_reg_1334[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[4]),
        .Q(src_buf_V_3_0_1_37_reg_1334[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[5]),
        .Q(src_buf_V_3_0_1_37_reg_1334[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[6]),
        .Q(src_buf_V_3_0_1_37_reg_1334[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_37_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[7]),
        .Q(src_buf_V_3_0_1_37_reg_1334[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[0]),
        .Q(src_buf_V_3_0_1_reg_810[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[1]),
        .Q(src_buf_V_3_0_1_reg_810[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[2]),
        .Q(src_buf_V_3_0_1_reg_810[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[3]),
        .Q(src_buf_V_3_0_1_reg_810[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[4]),
        .Q(src_buf_V_3_0_1_reg_810[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[5]),
        .Q(src_buf_V_3_0_1_reg_810[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[6]),
        .Q(src_buf_V_3_0_1_reg_810[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_0_1_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_1_1_reg_1101[7]),
        .Q(src_buf_V_3_0_1_reg_810[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_152),
        .Q(src_buf_V_3_1_1_reg_1101[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_151),
        .Q(src_buf_V_3_1_1_reg_1101[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_150),
        .Q(src_buf_V_3_1_1_reg_1101[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_149),
        .Q(src_buf_V_3_1_1_reg_1101[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_148),
        .Q(src_buf_V_3_1_1_reg_1101[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_147),
        .Q(src_buf_V_3_1_1_reg_1101[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_146),
        .Q(src_buf_V_3_1_1_reg_1101[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_145),
        .Q(src_buf_V_3_1_1_reg_1101[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[0]),
        .Q(src_buf_V_3_1_reg_799[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[1]),
        .Q(src_buf_V_3_1_reg_799[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[2]),
        .Q(src_buf_V_3_1_reg_799[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[3]),
        .Q(src_buf_V_3_1_reg_799[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[4]),
        .Q(src_buf_V_3_1_reg_799[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[5]),
        .Q(src_buf_V_3_1_reg_799[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[6]),
        .Q(src_buf_V_3_1_reg_799[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_1_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_2_1_reg_1089[7]),
        .Q(src_buf_V_3_1_reg_799[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_256),
        .Q(src_buf_V_3_2_1_reg_1089[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_255),
        .Q(src_buf_V_3_2_1_reg_1089[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_254),
        .Q(src_buf_V_3_2_1_reg_1089[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_253),
        .Q(src_buf_V_3_2_1_reg_1089[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_252),
        .Q(src_buf_V_3_2_1_reg_1089[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_251),
        .Q(src_buf_V_3_2_1_reg_1089[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_250),
        .Q(src_buf_V_3_2_1_reg_1089[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_249),
        .Q(src_buf_V_3_2_1_reg_1089[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[0]),
        .Q(src_buf_V_3_2_reg_788[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[1]),
        .Q(src_buf_V_3_2_reg_788[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[2]),
        .Q(src_buf_V_3_2_reg_788[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[3]),
        .Q(src_buf_V_3_2_reg_788[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[4]),
        .Q(src_buf_V_3_2_reg_788[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[5]),
        .Q(src_buf_V_3_2_reg_788[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[6]),
        .Q(src_buf_V_3_2_reg_788[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_2_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_3_1_reg_1077[7]),
        .Q(src_buf_V_3_2_reg_788[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_240),
        .Q(src_buf_V_3_3_1_reg_1077[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_239),
        .Q(src_buf_V_3_3_1_reg_1077[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_238),
        .Q(src_buf_V_3_3_1_reg_1077[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_237),
        .Q(src_buf_V_3_3_1_reg_1077[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_236),
        .Q(src_buf_V_3_3_1_reg_1077[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_235),
        .Q(src_buf_V_3_3_1_reg_1077[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_234),
        .Q(src_buf_V_3_3_1_reg_1077[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1077_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_233),
        .Q(src_buf_V_3_3_1_reg_1077[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[0]),
        .Q(src_buf_V_3_3_reg_777[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[1]),
        .Q(src_buf_V_3_3_reg_777[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[2]),
        .Q(src_buf_V_3_3_reg_777[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[3]),
        .Q(src_buf_V_3_3_reg_777[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[4]),
        .Q(src_buf_V_3_3_reg_777[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[5]),
        .Q(src_buf_V_3_3_reg_777[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[6]),
        .Q(src_buf_V_3_3_reg_777[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_3_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_4_1_reg_1065[7]),
        .Q(src_buf_V_3_3_reg_777[7]),
        .R(src_buf_V_0_2_1_reg_945));
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_3_4_1_reg_1065[5]_i_2 
       (.I0(icmp_ln886_2_reg_3834),
        .I1(\cmp_i_i_i_reg_3838_reg_n_3_[0] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .O(\src_buf_V_3_4_1_reg_1065[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_3_4_1_reg_1065[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_subdone),
        .O(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700));
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_3_4_1_reg_1065[7]_i_3 
       (.I0(icmp_ln886_2_reg_3834),
        .I1(\cmp_i_i_i_reg_3838_reg_n_3_[0] ),
        .I2(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .O(\src_buf_V_3_4_1_reg_1065[7]_i_3_n_3 ));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_248),
        .Q(src_buf_V_3_4_1_reg_1065[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_247),
        .Q(src_buf_V_3_4_1_reg_1065[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_246),
        .Q(src_buf_V_3_4_1_reg_1065[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_245),
        .Q(src_buf_V_3_4_1_reg_1065[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_244),
        .Q(src_buf_V_3_4_1_reg_1065[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_243),
        .Q(src_buf_V_3_4_1_reg_1065[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_242),
        .Q(src_buf_V_3_4_1_reg_1065[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1065_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_241),
        .Q(src_buf_V_3_4_1_reg_1065[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_V_3_6_3_reg_3945[4]_i_3 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .O(\src_buf_V_3_6_3_reg_3945[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_3_6_3_reg_3945[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(\icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0] ),
        .O(src_buf_V_0_6_3_reg_39630));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_V_3_6_3_reg_3945[7]_i_4 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .O(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[0]),
        .Q(src_buf_V_3_6_3_reg_3945[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[1]),
        .Q(src_buf_V_3_6_3_reg_3945[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[2]),
        .Q(src_buf_V_3_6_3_reg_3945[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[3]),
        .Q(src_buf_V_3_6_3_reg_3945[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[4]),
        .Q(src_buf_V_3_6_3_reg_3945[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[5]),
        .Q(src_buf_V_3_6_3_reg_3945[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[6]),
        .Q(src_buf_V_3_6_3_reg_3945[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_3945_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_3_6_3_fu_2470_p3[7]),
        .Q(src_buf_V_3_6_3_reg_3945[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \src_buf_V_3_6_reg_766[7]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(p_1_in4_in),
        .O(src_buf_V_0_2_1_reg_945));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_3_6_reg_766[7]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .O(src_buf_V_0_2_1_reg_9450));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_V_3_6_reg_766[7]_i_3 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .O(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ));
  FDRE \src_buf_V_3_6_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[0]),
        .Q(src_buf_V_3_6_reg_766[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[1]),
        .Q(src_buf_V_3_6_reg_766[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[2]),
        .Q(src_buf_V_3_6_reg_766[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[3]),
        .Q(src_buf_V_3_6_reg_766[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[4]),
        .Q(src_buf_V_3_6_reg_766[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[5]),
        .Q(src_buf_V_3_6_reg_766[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[6]),
        .Q(src_buf_V_3_6_reg_766[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_3_6_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_3_6_3_reg_3945[7]),
        .Q(src_buf_V_3_6_reg_766[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[0]),
        .Q(src_buf_V_4_0_0_reg_1243[0]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[1]),
        .Q(src_buf_V_4_0_0_reg_1243[1]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[2]),
        .Q(src_buf_V_4_0_0_reg_1243[2]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[3]),
        .Q(src_buf_V_4_0_0_reg_1243[3]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[4]),
        .Q(src_buf_V_4_0_0_reg_1243[4]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[5]),
        .Q(src_buf_V_4_0_0_reg_1243[5]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[6]),
        .Q(src_buf_V_4_0_0_reg_1243[6]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_0_reg_1243_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_4_0_1_36_reg_1322[7]),
        .Q(src_buf_V_4_0_0_reg_1243[7]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[0]),
        .Q(src_buf_V_4_0_1_36_reg_1322[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[1]),
        .Q(src_buf_V_4_0_1_36_reg_1322[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[2]),
        .Q(src_buf_V_4_0_1_36_reg_1322[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[3]),
        .Q(src_buf_V_4_0_1_36_reg_1322[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[4]),
        .Q(src_buf_V_4_0_1_36_reg_1322[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[5]),
        .Q(src_buf_V_4_0_1_36_reg_1322[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[6]),
        .Q(src_buf_V_4_0_1_36_reg_1322[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_36_reg_1322_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[7]),
        .Q(src_buf_V_4_0_1_36_reg_1322[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[0]),
        .Q(src_buf_V_4_0_1_reg_754[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[1]),
        .Q(src_buf_V_4_0_1_reg_754[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[2]),
        .Q(src_buf_V_4_0_1_reg_754[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[3]),
        .Q(src_buf_V_4_0_1_reg_754[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[4]),
        .Q(src_buf_V_4_0_1_reg_754[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[5]),
        .Q(src_buf_V_4_0_1_reg_754[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[6]),
        .Q(src_buf_V_4_0_1_reg_754[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_0_1_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_1_1_reg_1053[7]),
        .Q(src_buf_V_4_0_1_reg_754[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_56),
        .Q(src_buf_V_4_1_1_reg_1053[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_55),
        .Q(src_buf_V_4_1_1_reg_1053[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_54),
        .Q(src_buf_V_4_1_1_reg_1053[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_53),
        .Q(src_buf_V_4_1_1_reg_1053[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_52),
        .Q(src_buf_V_4_1_1_reg_1053[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_51),
        .Q(src_buf_V_4_1_1_reg_1053[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_50),
        .Q(src_buf_V_4_1_1_reg_1053[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_49),
        .Q(src_buf_V_4_1_1_reg_1053[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[0]),
        .Q(src_buf_V_4_1_reg_743[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[1]),
        .Q(src_buf_V_4_1_reg_743[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[2]),
        .Q(src_buf_V_4_1_reg_743[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[3]),
        .Q(src_buf_V_4_1_reg_743[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[4]),
        .Q(src_buf_V_4_1_reg_743[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[5]),
        .Q(src_buf_V_4_1_reg_743[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[6]),
        .Q(src_buf_V_4_1_reg_743[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_1_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_2_1_reg_1041[7]),
        .Q(src_buf_V_4_1_reg_743[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_48),
        .Q(src_buf_V_4_2_1_reg_1041[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_47),
        .Q(src_buf_V_4_2_1_reg_1041[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_46),
        .Q(src_buf_V_4_2_1_reg_1041[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_45),
        .Q(src_buf_V_4_2_1_reg_1041[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_44),
        .Q(src_buf_V_4_2_1_reg_1041[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_43),
        .Q(src_buf_V_4_2_1_reg_1041[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_42),
        .Q(src_buf_V_4_2_1_reg_1041[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1041_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_41),
        .Q(src_buf_V_4_2_1_reg_1041[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[0]),
        .Q(src_buf_V_4_2_reg_732[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[1]),
        .Q(src_buf_V_4_2_reg_732[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[2]),
        .Q(src_buf_V_4_2_reg_732[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[3]),
        .Q(src_buf_V_4_2_reg_732[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[4]),
        .Q(src_buf_V_4_2_reg_732[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[5]),
        .Q(src_buf_V_4_2_reg_732[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[6]),
        .Q(src_buf_V_4_2_reg_732[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_2_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_3_1_reg_1029[7]),
        .Q(src_buf_V_4_2_reg_732[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_40),
        .Q(src_buf_V_4_3_1_reg_1029[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_39),
        .Q(src_buf_V_4_3_1_reg_1029[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_38),
        .Q(src_buf_V_4_3_1_reg_1029[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_37),
        .Q(src_buf_V_4_3_1_reg_1029[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_36),
        .Q(src_buf_V_4_3_1_reg_1029[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_35),
        .Q(src_buf_V_4_3_1_reg_1029[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_34),
        .Q(src_buf_V_4_3_1_reg_1029[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1029_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_33),
        .Q(src_buf_V_4_3_1_reg_1029[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[0]),
        .Q(src_buf_V_4_3_reg_721[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[1]),
        .Q(src_buf_V_4_3_reg_721[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[2]),
        .Q(src_buf_V_4_3_reg_721[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[3]),
        .Q(src_buf_V_4_3_reg_721[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[4]),
        .Q(src_buf_V_4_3_reg_721[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[5]),
        .Q(src_buf_V_4_3_reg_721[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[6]),
        .Q(src_buf_V_4_3_reg_721[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_3_reg_721_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_4_1_reg_1017[7]),
        .Q(src_buf_V_4_3_reg_721[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_16),
        .Q(src_buf_V_4_4_1_reg_1017[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_15),
        .Q(src_buf_V_4_4_1_reg_1017[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_14),
        .Q(src_buf_V_4_4_1_reg_1017[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_13),
        .Q(src_buf_V_4_4_1_reg_1017[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_12),
        .Q(src_buf_V_4_4_1_reg_1017[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_11),
        .Q(src_buf_V_4_4_1_reg_1017[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_10),
        .Q(src_buf_V_4_4_1_reg_1017[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_9),
        .Q(src_buf_V_4_4_1_reg_1017[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_V_4_6_3_reg_3939[7]_i_3 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .O(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[0]),
        .Q(src_buf_V_4_6_3_reg_3939[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[1]),
        .Q(src_buf_V_4_6_3_reg_3939[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[2]),
        .Q(src_buf_V_4_6_3_reg_3939[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[3]),
        .Q(src_buf_V_4_6_3_reg_3939[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[4]),
        .Q(src_buf_V_4_6_3_reg_3939[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[5]),
        .Q(src_buf_V_4_6_3_reg_3939[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[6]),
        .Q(src_buf_V_4_6_3_reg_3939[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_3939_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_4_6_3_fu_2459_p3[7]),
        .Q(src_buf_V_4_6_3_reg_3939[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[0]),
        .Q(src_buf_V_4_6_reg_710[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[1]),
        .Q(src_buf_V_4_6_reg_710[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[2]),
        .Q(src_buf_V_4_6_reg_710[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[3]),
        .Q(src_buf_V_4_6_reg_710[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[4]),
        .Q(src_buf_V_4_6_reg_710[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[5]),
        .Q(src_buf_V_4_6_reg_710[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[6]),
        .Q(src_buf_V_4_6_reg_710[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_4_6_reg_710_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_4_6_3_reg_3939[7]),
        .Q(src_buf_V_4_6_reg_710[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[0]),
        .Q(src_buf_V_5_1_0_reg_1232[0]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[1]),
        .Q(src_buf_V_5_1_0_reg_1232[1]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[2]),
        .Q(src_buf_V_5_1_0_reg_1232[2]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[3]),
        .Q(src_buf_V_5_1_0_reg_1232[3]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[4]),
        .Q(src_buf_V_5_1_0_reg_1232[4]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[5]),
        .Q(src_buf_V_5_1_0_reg_1232[5]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[6]),
        .Q(src_buf_V_5_1_0_reg_1232[6]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_0_reg_1232_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_5_1_1_35_reg_1310[7]),
        .Q(src_buf_V_5_1_0_reg_1232[7]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[0]),
        .Q(src_buf_V_5_1_1_35_reg_1310[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[1]),
        .Q(src_buf_V_5_1_1_35_reg_1310[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[2]),
        .Q(src_buf_V_5_1_1_35_reg_1310[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[3]),
        .Q(src_buf_V_5_1_1_35_reg_1310[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[4]),
        .Q(src_buf_V_5_1_1_35_reg_1310[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[5]),
        .Q(src_buf_V_5_1_1_35_reg_1310[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[6]),
        .Q(src_buf_V_5_1_1_35_reg_1310[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_35_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[7]),
        .Q(src_buf_V_5_1_1_35_reg_1310[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[0]),
        .Q(src_buf_V_5_1_1_reg_698[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[1]),
        .Q(src_buf_V_5_1_1_reg_698[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[2]),
        .Q(src_buf_V_5_1_1_reg_698[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[3]),
        .Q(src_buf_V_5_1_1_reg_698[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[4]),
        .Q(src_buf_V_5_1_1_reg_698[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[5]),
        .Q(src_buf_V_5_1_1_reg_698[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[6]),
        .Q(src_buf_V_5_1_1_reg_698[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_1_1_reg_698_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_2_1_reg_1005[7]),
        .Q(src_buf_V_5_1_1_reg_698[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_96),
        .Q(src_buf_V_5_2_1_reg_1005[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_95),
        .Q(src_buf_V_5_2_1_reg_1005[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_94),
        .Q(src_buf_V_5_2_1_reg_1005[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_93),
        .Q(src_buf_V_5_2_1_reg_1005[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_92),
        .Q(src_buf_V_5_2_1_reg_1005[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_91),
        .Q(src_buf_V_5_2_1_reg_1005[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_90),
        .Q(src_buf_V_5_2_1_reg_1005[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1005_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_89),
        .Q(src_buf_V_5_2_1_reg_1005[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[0]),
        .Q(src_buf_V_5_2_reg_687[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[1]),
        .Q(src_buf_V_5_2_reg_687[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[2]),
        .Q(src_buf_V_5_2_reg_687[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[3]),
        .Q(src_buf_V_5_2_reg_687[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[4]),
        .Q(src_buf_V_5_2_reg_687[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[5]),
        .Q(src_buf_V_5_2_reg_687[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[6]),
        .Q(src_buf_V_5_2_reg_687[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_2_reg_687_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_3_1_reg_993[7]),
        .Q(src_buf_V_5_2_reg_687[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_1_reg_993_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_88),
        .Q(src_buf_V_5_3_1_reg_993[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_87),
        .Q(src_buf_V_5_3_1_reg_993[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_86),
        .Q(src_buf_V_5_3_1_reg_993[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_85),
        .Q(src_buf_V_5_3_1_reg_993[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_84),
        .Q(src_buf_V_5_3_1_reg_993[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_83),
        .Q(src_buf_V_5_3_1_reg_993[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_82),
        .Q(src_buf_V_5_3_1_reg_993[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_993_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_81),
        .Q(src_buf_V_5_3_1_reg_993[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[0]),
        .Q(src_buf_V_5_3_reg_676[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[1]),
        .Q(src_buf_V_5_3_reg_676[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[2]),
        .Q(src_buf_V_5_3_reg_676[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[3]),
        .Q(src_buf_V_5_3_reg_676[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[4]),
        .Q(src_buf_V_5_3_reg_676[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[5]),
        .Q(src_buf_V_5_3_reg_676[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[6]),
        .Q(src_buf_V_5_3_reg_676[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_3_reg_676_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_4_1_reg_981[7]),
        .Q(src_buf_V_5_3_reg_676[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_4_1_reg_981_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_64),
        .Q(src_buf_V_5_4_1_reg_981[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_63),
        .Q(src_buf_V_5_4_1_reg_981[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_62),
        .Q(src_buf_V_5_4_1_reg_981[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_61),
        .Q(src_buf_V_5_4_1_reg_981[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_60),
        .Q(src_buf_V_5_4_1_reg_981[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_59),
        .Q(src_buf_V_5_4_1_reg_981[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_58),
        .Q(src_buf_V_5_4_1_reg_981[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_57),
        .Q(src_buf_V_5_4_1_reg_981[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[0]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_reg_665[0]),
        .O(\src_buf_V_5_6_3_reg_3933[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[1]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[1]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_reg_665[1]),
        .O(\src_buf_V_5_6_3_reg_3933[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[2]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[2]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_reg_665[2]),
        .O(\src_buf_V_5_6_3_reg_3933[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[3]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[3]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_reg_665[3]),
        .O(\src_buf_V_5_6_3_reg_3933[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[4]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_reg_665[4]),
        .O(\src_buf_V_5_6_3_reg_3933[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[5]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_5_6_reg_665[5]),
        .O(\src_buf_V_5_6_3_reg_3933[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[6]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_5_6_reg_665[6]),
        .O(\src_buf_V_5_6_3_reg_3933[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_4 
       (.I0(src_buf_V_5_6_3_reg_3933[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_5_6_reg_665[7]),
        .O(\src_buf_V_5_6_3_reg_3933[7]_i_4_n_3 ));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[0]),
        .Q(src_buf_V_5_6_3_reg_3933[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[1]),
        .Q(src_buf_V_5_6_3_reg_3933[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[2]),
        .Q(src_buf_V_5_6_3_reg_3933[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[3]),
        .Q(src_buf_V_5_6_3_reg_3933[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[4]),
        .Q(src_buf_V_5_6_3_reg_3933[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[5]),
        .Q(src_buf_V_5_6_3_reg_3933[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[6]),
        .Q(src_buf_V_5_6_3_reg_3933[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_3933_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_5_6_3_fu_2449_p3[7]),
        .Q(src_buf_V_5_6_3_reg_3933[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[0]),
        .Q(src_buf_V_5_6_reg_665[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[1]),
        .Q(src_buf_V_5_6_reg_665[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[2]),
        .Q(src_buf_V_5_6_reg_665[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[3]),
        .Q(src_buf_V_5_6_reg_665[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[4]),
        .Q(src_buf_V_5_6_reg_665[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[5]),
        .Q(src_buf_V_5_6_reg_665[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[6]),
        .Q(src_buf_V_5_6_reg_665[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_5_6_reg_665_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_5_6_3_reg_3933[7]),
        .Q(src_buf_V_5_6_reg_665[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[0]),
        .Q(src_buf_V_6_2_0_reg_1221[0]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[1]),
        .Q(src_buf_V_6_2_0_reg_1221[1]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[2]),
        .Q(src_buf_V_6_2_0_reg_1221[2]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[3]),
        .Q(src_buf_V_6_2_0_reg_1221[3]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[4]),
        .Q(src_buf_V_6_2_0_reg_1221[4]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[5]),
        .Q(src_buf_V_6_2_0_reg_1221[5]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[6]),
        .Q(src_buf_V_6_2_0_reg_1221[6]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_0_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_12870),
        .D(src_buf_V_6_2_1_34_reg_1298[7]),
        .Q(src_buf_V_6_2_0_reg_1221[7]),
        .R(src_buf_V_0_2_0_reg_1287));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[0]),
        .Q(src_buf_V_6_2_1_34_reg_1298[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[1]),
        .Q(src_buf_V_6_2_1_34_reg_1298[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[2]),
        .Q(src_buf_V_6_2_1_34_reg_1298[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[3]),
        .Q(src_buf_V_6_2_1_34_reg_1298[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[4]),
        .Q(src_buf_V_6_2_1_34_reg_1298[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[5]),
        .Q(src_buf_V_6_2_1_34_reg_1298[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[6]),
        .Q(src_buf_V_6_2_1_34_reg_1298[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_34_reg_1298_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[7]),
        .Q(src_buf_V_6_2_1_34_reg_1298[7]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[0]),
        .Q(src_buf_V_6_2_1_reg_653[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[1]),
        .Q(src_buf_V_6_2_1_reg_653[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[2]),
        .Q(src_buf_V_6_2_1_reg_653[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[3]),
        .Q(src_buf_V_6_2_1_reg_653[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[4]),
        .Q(src_buf_V_6_2_1_reg_653[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[5]),
        .Q(src_buf_V_6_2_1_reg_653[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[6]),
        .Q(src_buf_V_6_2_1_reg_653[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_2_1_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_3_1_reg_969[7]),
        .Q(src_buf_V_6_2_1_reg_653[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_1_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_120),
        .Q(src_buf_V_6_3_1_reg_969[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_119),
        .Q(src_buf_V_6_3_1_reg_969[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_118),
        .Q(src_buf_V_6_3_1_reg_969[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_117),
        .Q(src_buf_V_6_3_1_reg_969[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_116),
        .Q(src_buf_V_6_3_1_reg_969[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_115),
        .Q(src_buf_V_6_3_1_reg_969[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_114),
        .Q(src_buf_V_6_3_1_reg_969[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_969_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_113),
        .Q(src_buf_V_6_3_1_reg_969[7]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[0]),
        .Q(src_buf_V_6_3_reg_642[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[1]),
        .Q(src_buf_V_6_3_reg_642[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[2]),
        .Q(src_buf_V_6_3_reg_642[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[3]),
        .Q(src_buf_V_6_3_reg_642[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[4]),
        .Q(src_buf_V_6_3_reg_642[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[5]),
        .Q(src_buf_V_6_3_reg_642[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[6]),
        .Q(src_buf_V_6_3_reg_642[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_3_reg_642_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_4_1_reg_957[7]),
        .Q(src_buf_V_6_3_reg_642[7]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_4_1_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_104),
        .Q(src_buf_V_6_4_1_reg_957[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_103),
        .Q(src_buf_V_6_4_1_reg_957[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_102),
        .Q(src_buf_V_6_4_1_reg_957[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_101),
        .Q(src_buf_V_6_4_1_reg_957[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_100),
        .Q(src_buf_V_6_4_1_reg_957[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_99),
        .Q(src_buf_V_6_4_1_reg_957[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_98),
        .Q(src_buf_V_6_4_1_reg_957[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_957_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700),
        .D(buf_3_V_U_n_97),
        .Q(src_buf_V_6_4_1_reg_957[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[0]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[0]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[0]),
        .O(\src_buf_V_6_6_3_reg_3927[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[1]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[1]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[1]),
        .O(\src_buf_V_6_6_3_reg_3927[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[2]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[2]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[2]),
        .O(\src_buf_V_6_6_3_reg_3927[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[3]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[3]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[3]),
        .O(\src_buf_V_6_6_3_reg_3927[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[4]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[4]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[4]),
        .O(\src_buf_V_6_6_3_reg_3927[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[5]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[5]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[5]),
        .O(\src_buf_V_6_6_3_reg_3927[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[6]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[6]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[6]),
        .O(\src_buf_V_6_6_3_reg_3927[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_6_3_reg_3927[7]_i_3 
       (.I0(src_buf_V_6_6_3_reg_3927[7]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_3_n_3 ),
        .I2(src_buf_V_6_6_reg_631[7]),
        .O(\src_buf_V_6_6_3_reg_3927[7]_i_3_n_3 ));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[0]),
        .Q(src_buf_V_6_6_3_reg_3927[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[1]),
        .Q(src_buf_V_6_6_3_reg_3927[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[2]),
        .Q(src_buf_V_6_6_3_reg_3927[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[3]),
        .Q(src_buf_V_6_6_3_reg_3927[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[4]),
        .Q(src_buf_V_6_6_3_reg_3927[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[5]),
        .Q(src_buf_V_6_6_3_reg_3927[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[6]),
        .Q(src_buf_V_6_6_3_reg_3927[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_3_reg_3927_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_6_3_reg_39630),
        .D(src_buf_V_6_6_3_fu_2440_p3[7]),
        .Q(src_buf_V_6_6_3_reg_3927[7]),
        .R(1'b0));
  FDRE \src_buf_V_6_6_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[0]),
        .Q(src_buf_V_6_6_reg_631[0]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[1]),
        .Q(src_buf_V_6_6_reg_631[1]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[2]),
        .Q(src_buf_V_6_6_reg_631[2]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[3]),
        .Q(src_buf_V_6_6_reg_631[3]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[4]),
        .Q(src_buf_V_6_6_reg_631[4]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[5]),
        .Q(src_buf_V_6_6_reg_631[5]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[6]),
        .Q(src_buf_V_6_6_reg_631[6]),
        .R(src_buf_V_0_2_1_reg_945));
  FDRE \src_buf_V_6_6_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_1_reg_9450),
        .D(src_buf_V_6_6_3_reg_3927[7]),
        .Q(src_buf_V_6_6_reg_631[7]),
        .R(src_buf_V_0_2_1_reg_945));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    start_once_reg_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I3(fast_0_0_1080_1920_1_U0_ap_start),
        .O(start_once_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_i_i29_reg_3668[1]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .O(\sub_i_i29_reg_3668[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_i_i29_reg_3668[2]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .I2(\zext_ln37_reg_3648_reg[7]_0 [2]),
        .O(\sub_i_i29_reg_3668[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sub_i_i29_reg_3668[3]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [2]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .I2(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .I3(\zext_ln37_reg_3648_reg[7]_0 [3]),
        .O(\sub_i_i29_reg_3668[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sub_i_i29_reg_3668[4]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [3]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .I2(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .I3(\zext_ln37_reg_3648_reg[7]_0 [2]),
        .I4(\zext_ln37_reg_3648_reg[7]_0 [4]),
        .O(\sub_i_i29_reg_3668[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sub_i_i29_reg_3668[5]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [4]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [2]),
        .I2(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .I3(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .I4(\zext_ln37_reg_3648_reg[7]_0 [3]),
        .I5(\zext_ln37_reg_3648_reg[7]_0 [5]),
        .O(\sub_i_i29_reg_3668[5]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i29_reg_3668[6]_i_1 
       (.I0(\sub_i_i29_reg_3668[8]_i_2_n_3 ),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [6]),
        .O(\sub_i_i29_reg_3668[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_i_i29_reg_3668[7]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [6]),
        .I1(\sub_i_i29_reg_3668[8]_i_2_n_3 ),
        .I2(\zext_ln37_reg_3648_reg[7]_0 [7]),
        .O(\sub_i_i29_reg_3668[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sub_i_i29_reg_3668[8]_i_1 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [7]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [6]),
        .I2(\sub_i_i29_reg_3668[8]_i_2_n_3 ),
        .O(\sub_i_i29_reg_3668[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_i29_reg_3668[8]_i_2 
       (.I0(\zext_ln37_reg_3648_reg[7]_0 [4]),
        .I1(\zext_ln37_reg_3648_reg[7]_0 [2]),
        .I2(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .I3(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .I4(\zext_ln37_reg_3648_reg[7]_0 [3]),
        .I5(\zext_ln37_reg_3648_reg[7]_0 [5]),
        .O(\sub_i_i29_reg_3668[8]_i_2_n_3 ));
  FDRE \sub_i_i29_reg_3668_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[1]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[1]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[2]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[2]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[3]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[3]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[4]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[4]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[5]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[5]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[6]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[6]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[7]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[7]),
        .R(1'b0));
  FDRE \sub_i_i29_reg_3668_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\sub_i_i29_reg_3668[8]_i_1_n_3 ),
        .Q(sub_i_i29_reg_3668[8]),
        .R(1'b0));
  FDRE \trunc_ln324_1_reg_3727_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(\row_ind_V_6_reg_595_reg_n_3_[0] ),
        .Q(trunc_ln324_1_reg_3727[0]),
        .R(1'b0));
  FDRE \trunc_ln324_1_reg_3727_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(\row_ind_V_6_reg_595_reg_n_3_[1] ),
        .Q(trunc_ln324_1_reg_3727[1]),
        .R(1'b0));
  FDRE \trunc_ln324_1_reg_3727_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(\row_ind_V_6_reg_595_reg_n_3_[2] ),
        .Q(trunc_ln324_1_reg_3727[2]),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_3732_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_0_reg_584[0]),
        .Q(trunc_ln324_2_reg_3732[0]),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_3732_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_0_reg_584[1]),
        .Q(trunc_ln324_2_reg_3732[1]),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_3732_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_0_reg_584[2]),
        .Q(trunc_ln324_2_reg_3732[2]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_3737_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_1_reg_573[0]),
        .Q(trunc_ln324_3_reg_3737[0]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_3737_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_1_reg_573[1]),
        .Q(trunc_ln324_3_reg_3737[1]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_3737_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_1_reg_573[2]),
        .Q(trunc_ln324_3_reg_3737[2]),
        .R(1'b0));
  FDRE \trunc_ln324_4_reg_3742_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_2_reg_562[0]),
        .Q(trunc_ln324_4_reg_3742[0]),
        .R(1'b0));
  FDRE \trunc_ln324_4_reg_3742_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_2_reg_562[1]),
        .Q(trunc_ln324_4_reg_3742[1]),
        .R(1'b0));
  FDRE \trunc_ln324_4_reg_3742_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_2_reg_562[2]),
        .Q(trunc_ln324_4_reg_3742[2]),
        .R(1'b0));
  FDRE \trunc_ln324_5_reg_3747_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_5_1_reg_530[0]),
        .Q(trunc_ln324_5_reg_3747__0[0]),
        .R(1'b0));
  FDRE \trunc_ln324_5_reg_3747_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_5_1_reg_530[1]),
        .Q(trunc_ln324_5_reg_3747__0[1]),
        .R(1'b0));
  FDRE \trunc_ln324_5_reg_3747_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_5_1_reg_530[2]),
        .Q(trunc_ln324_5_reg_3747__0[2]),
        .R(1'b0));
  FDRE \trunc_ln324_6_reg_3752_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_4_reg_540[0]),
        .Q(trunc_ln324_6_reg_3752[0]),
        .R(1'b0));
  FDRE \trunc_ln324_6_reg_3752_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_4_reg_540[1]),
        .Q(trunc_ln324_6_reg_3752[1]),
        .R(1'b0));
  FDRE \trunc_ln324_6_reg_3752_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_4_reg_540[2]),
        .Q(trunc_ln324_6_reg_3752[2]),
        .R(1'b0));
  FDRE \trunc_ln324_7_reg_3757_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_3_reg_551[0]),
        .Q(\trunc_ln324_7_reg_3757_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \trunc_ln324_7_reg_3757_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_3_reg_551[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \trunc_ln324_7_reg_3757_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in4_in),
        .D(row_ind_V_3_reg_551[2]),
        .Q(\trunc_ln324_7_reg_3757_reg_n_3_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln324_reg_3616[2]_i_1 
       (.I0(icmp_ln882_1_fu_1478_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter00));
  FDRE \trunc_ln324_reg_3616_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_497_reg_n_3_[0] ),
        .Q(trunc_ln324_reg_3616__0[0]),
        .R(1'b0));
  FDRE \trunc_ln324_reg_3616_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_497_reg_n_3_[1] ),
        .Q(trunc_ln324_reg_3616__0[1]),
        .R(1'b0));
  FDRE \trunc_ln324_reg_3616_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_497_reg_n_3_[2] ),
        .Q(trunc_ln324_reg_3616__0[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[10]_i_1 
       (.I0(img_gray_dst_data_full_n),
        .I1(icmp_ln886_2_reg_3834_pp3_iter5_reg),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_enable_reg_pp3_iter6_reg_n_3),
        .I4(ap_done_reg_reg_2[1]),
        .O(push));
  FDRE \wide_trip_count_reg_3607_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(row_ind_V_6_0_fu_182_reg[0]),
        .Q(wide_trip_count_reg_3607[0]),
        .R(1'b0));
  FDRE \wide_trip_count_reg_3607_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(row_ind_V_6_0_fu_182_reg[1]),
        .Q(wide_trip_count_reg_3607[1]),
        .R(1'b0));
  FDRE \wide_trip_count_reg_3607_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(row_ind_V_6_0_fu_182_reg[2]),
        .Q(wide_trip_count_reg_3607[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[0]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[0]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_3_2_reg_788[0]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \zext_ln1351_reg_3842[1]_i_1 
       (.I0(src_buf_V_3_2_reg_788[1]),
        .I1(\zext_ln1351_reg_3842[1]_i_2_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1077[1]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln1351_reg_3842[1]_i_2 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(\icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0] ),
        .O(\zext_ln1351_reg_3842[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[2]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[2]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_3_2_reg_788[2]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[3]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[3]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_3_2_reg_788[3]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[4]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[4]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_3_2_reg_788[4]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[5]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[5]),
        .I1(\src_buf_V_3_6_reg_766[7]_i_3_n_3 ),
        .I2(src_buf_V_3_2_reg_788[5]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[6]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[6]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_3_2_reg_788[6]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_3842[7]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1077[7]),
        .I1(\src_buf_V_3_6_3_reg_3945[7]_i_4_n_3 ),
        .I2(src_buf_V_3_2_reg_788[7]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]));
  FDRE \zext_ln1351_reg_3842_reg[0] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .Q(zext_ln1351_reg_3842_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[1] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[1]),
        .Q(zext_ln1351_reg_3842_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[2] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .Q(zext_ln1351_reg_3842_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[3] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .Q(zext_ln1351_reg_3842_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[4] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .Q(zext_ln1351_reg_3842_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[5] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .Q(zext_ln1351_reg_3842_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[6] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .Q(zext_ln1351_reg_3842_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_3842_reg[7] 
       (.C(ap_clk),
        .CE(and_ln192_1_reg_38790),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[7]),
        .Q(zext_ln1351_reg_3842_reg[7]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [0]),
        .Q(zext_ln37_reg_3648[0]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [1]),
        .Q(zext_ln37_reg_3648[1]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [2]),
        .Q(zext_ln37_reg_3648[2]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [3]),
        .Q(zext_ln37_reg_3648[3]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [4]),
        .Q(zext_ln37_reg_3648[4]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [5]),
        .Q(zext_ln37_reg_3648[5]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [6]),
        .Q(zext_ln37_reg_3648[6]),
        .R(1'b0));
  FDRE \zext_ln37_reg_3648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_3648_reg[7]_0 [7]),
        .Q(zext_ln37_reg_3648[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V
   (DOUTBDOUT,
    \and_ln271_reg_3784_reg[0] ,
    sel,
    \empty_29_reg_519_reg[1] ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    img_gray_src_data_empty_n,
    \ap_CS_fsm[7]_i_2 ,
    and_ln271_reg_3784,
    ram_reg_bram_0_3,
    ap_enable_reg_pp3_iter1,
    ap_block_pp3_stage0_subdone);
  output [7:0]DOUTBDOUT;
  output \and_ln271_reg_3784_reg[0] ;
  output sel;
  output \empty_29_reg_519_reg[1] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [2:0]ram_reg_bram_0_2;
  input img_gray_src_data_empty_n;
  input [10:0]\ap_CS_fsm[7]_i_2 ;
  input and_ln271_reg_3784;
  input ram_reg_bram_0_3;
  input ap_enable_reg_pp3_iter1;
  input ap_block_pp3_stage0_subdone;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln271_reg_3784;
  wire \and_ln271_reg_3784_reg[0] ;
  wire [10:0]\ap_CS_fsm[7]_i_2 ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire buf_0_V_ce0;
  wire \empty_29_reg_519_reg[1] ;
  wire img_gray_src_data_empty_n;
  wire [2:0]ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .and_ln271_reg_3784(and_ln271_reg_3784),
        .\and_ln271_reg_3784_reg[0] (\and_ln271_reg_3784_reg[0] ),
        .\ap_CS_fsm[7]_i_2_0 (\ap_CS_fsm[7]_i_2 ),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\empty_29_reg_519_reg[1] (\empty_29_reg_519_reg[1] ),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .sel(sel));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2
   (DOUTBDOUT,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    sel,
    ram_reg_bram_0_1,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input sel;
  input [2:0]ram_reg_bram_0_1;
  input img_gray_src_data_empty_n;
  input [0:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire img_gray_src_data_empty_n;
  wire [2:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .sel(sel));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3
   (DOUTBDOUT,
    ADDRARDADDR,
    WEA,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_0_V_ce0,
    Q,
    DINADIN,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    sel,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_4,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6);
  output [7:0]DOUTBDOUT;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [2:0]ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input sel;
  input img_gray_src_data_empty_n;
  input [2:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [2:0]ram_reg_bram_0_3;
  input ap_block_pp3_stage0_subdone;
  input [10:0]ram_reg_bram_0_4;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_5;
  input [10:0]ram_reg_bram_0_6;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_0_V_ce0;
  wire img_gray_src_data_empty_n;
  wire [2:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire [10:0]ram_reg_bram_0_6;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .sel(sel));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4
   (CO,
    \zext_ln37_reg_3648_reg[7] ,
    \sub_i_i29_reg_3668_reg[8] ,
    \zext_ln37_reg_3648_reg[7]_0 ,
    \sub_i_i29_reg_3668_reg[8]_0 ,
    \zext_ln37_reg_3648_reg[7]_1 ,
    D,
    src_buf_V_4_6_3_fu_2459_p3,
    \src_buf_V_4_1_1_reg_1053_reg[7] ,
    \src_buf_V_4_4_1_reg_1017_reg[7] ,
    \src_buf_V_4_3_1_reg_1029_reg[7] ,
    \src_buf_V_4_2_1_reg_1041_reg[7] ,
    \src_buf_V_5_6_3_reg_3933_reg[7] ,
    src_buf_V_5_6_3_fu_2449_p3,
    \src_buf_V_5_2_1_reg_1005_reg[7] ,
    \src_buf_V_5_4_1_reg_981_reg[7] ,
    \src_buf_V_5_3_1_reg_993_reg[7] ,
    \src_buf_V_6_6_3_reg_3927_reg[7] ,
    src_buf_V_6_6_3_fu_2440_p3,
    \src_buf_V_6_4_1_reg_957_reg[7] ,
    \src_buf_V_6_3_1_reg_969_reg[7] ,
    \src_buf_V_3_1_1_reg_1101_reg[7] ,
    src_buf_V_3_6_3_fu_2470_p3,
    \src_buf_V_3_2_1_reg_1089_reg[7] ,
    \src_buf_V_2_1_1_reg_1149_reg[7] ,
    src_buf_V_2_6_3_fu_2481_p3,
    \src_buf_V_2_2_1_reg_1137_reg[7] ,
    \src_buf_V_2_3_1_reg_1125_reg[7] ,
    \src_buf_V_2_4_1_reg_1113_reg[7] ,
    \src_buf_V_2_6_3_reg_3951_reg[7] ,
    \src_buf_V_1_2_1_reg_1185_reg[7] ,
    src_buf_V_1_6_3_fu_2492_p3,
    \src_buf_V_1_3_1_reg_1173_reg[7] ,
    \src_buf_V_1_4_1_reg_1161_reg[7] ,
    \src_buf_V_3_4_1_reg_1065_reg[7] ,
    \src_buf_V_3_6_3_reg_3945_reg[7] ,
    \src_buf_V_3_3_1_reg_1077_reg[7] ,
    \src_buf_V_0_6_3_reg_3963_reg[7] ,
    src_buf_V_0_6_3_fu_2502_p3,
    \src_buf_V_0_4_1_reg_1197_reg[7] ,
    \src_buf_V_0_3_1_reg_1209_reg[7] ,
    \src_buf_V_1_6_3_reg_3957_reg[7] ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0,
    WEA,
    zext_ln37_reg_3648,
    ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4,
    \and_ln192_5_reg_3907_reg[0]_i_5 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ,
    \src_buf_V_4_6_3_reg_3939_reg[7] ,
    \src_buf_V_4_6_3_reg_3939_reg[5] ,
    \src_buf_V_4_6_3_reg_3939_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ,
    \src_buf_V_4_3_1_reg_1029_reg[7]_0 ,
    \src_buf_V_4_3_1_reg_1029_reg[7]_1 ,
    \src_buf_V_4_2_1_reg_1041_reg[7]_0 ,
    \src_buf_V_4_2_1_reg_1041_reg[7]_1 ,
    \src_buf_V_4_1_1_reg_1053_reg[7]_0 ,
    \src_buf_V_4_1_1_reg_1053_reg[7]_1 ,
    icmp_ln882_2_reg_3771_pp3_iter2_reg,
    spec_select5203_reg_3707,
    \src_buf_V_4_6_3_reg_3939_reg[7]_1 ,
    \src_buf_V_4_6_3_reg_3939_reg[6] ,
    \src_buf_V_5_4_1_reg_981_reg[7]_0 ,
    \src_buf_V_5_4_1_reg_981_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ,
    \src_buf_V_5_3_1_reg_993_reg[7]_0 ,
    \src_buf_V_5_3_1_reg_993_reg[7]_1 ,
    \src_buf_V_5_2_1_reg_1005_reg[7]_0 ,
    \src_buf_V_5_2_1_reg_1005_reg[7]_1 ,
    spec_select5219_reg_3712,
    \src_buf_V_5_6_3_reg_3933_reg[7]_0 ,
    \src_buf_V_6_4_1_reg_957_reg[7]_0 ,
    \src_buf_V_6_4_1_reg_957_reg[7]_1 ,
    \src_buf_V_6_3_1_reg_969_reg[7]_0 ,
    \src_buf_V_6_3_1_reg_969_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ,
    spec_select5235_reg_3717,
    \src_buf_V_6_6_3_reg_3927_reg[7]_0 ,
    tmp_5_fu_1807_p9,
    \src_buf_V_6_6_3_reg_3927_reg[7]_1 ,
    DOUTBDOUT,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ,
    \src_buf_V_6_4_1_reg_957_reg[2] ,
    \src_buf_V_4_6_3_reg_3939_reg[4] ,
    \src_buf_V_5_6_3_reg_3933_reg[4] ,
    \src_buf_V_6_6_3_reg_3927_reg[4] ,
    \src_buf_V_6_6_3_reg_3927_reg[4]_0 ,
    \src_buf_V_3_2_1_reg_1089_reg[7]_0 ,
    \and_ln192_5_reg_3907[0]_i_38 ,
    \src_buf_V_3_2_1_reg_1089_reg[7]_1 ,
    \and_ln192_5_reg_3907[0]_i_52 ,
    \src_buf_V_4_6_3_reg_3939_reg[2] ,
    \src_buf_V_5_6_3_reg_3933_reg[2] ,
    \src_buf_V_6_6_3_reg_3927_reg[2] ,
    \src_buf_V_6_6_3_reg_3927_reg[2]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ,
    \src_buf_V_4_6_3_reg_3939_reg[0] ,
    \src_buf_V_5_6_3_reg_3933_reg[0] ,
    \src_buf_V_6_6_3_reg_3927_reg[0] ,
    \src_buf_V_6_6_3_reg_3927_reg[0]_0 ,
    \src_buf_V_4_6_3_reg_3939_reg[1] ,
    \src_buf_V_5_6_3_reg_3933_reg[1] ,
    \src_buf_V_6_6_3_reg_3927_reg[1] ,
    \src_buf_V_6_6_3_reg_3927_reg[1]_0 ,
    \src_buf_V_4_6_3_reg_3939_reg[3] ,
    \src_buf_V_5_6_3_reg_3933_reg[3] ,
    \src_buf_V_6_6_3_reg_3927_reg[3] ,
    \src_buf_V_6_6_3_reg_3927_reg[3]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ,
    \src_buf_V_4_6_3_reg_3939_reg[5]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[5] ,
    \src_buf_V_6_6_3_reg_3927_reg[5] ,
    \src_buf_V_6_6_3_reg_3927_reg[5]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[6] ,
    \src_buf_V_6_6_3_reg_3927_reg[6] ,
    \src_buf_V_4_6_3_reg_3939_reg[6]_0 ,
    \src_buf_V_6_6_3_reg_3927_reg[6]_0 ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    img_gray_src_data_empty_n,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ,
    \src_buf_V_3_1_1_reg_1101_reg[7]_0 ,
    \src_buf_V_3_1_1_reg_1101_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ,
    \src_buf_V_2_1_1_reg_1149_reg[7]_0 ,
    \src_buf_V_2_1_1_reg_1149_reg[7]_1 ,
    \src_buf_V_2_2_1_reg_1137_reg[7]_0 ,
    \src_buf_V_2_2_1_reg_1137_reg[7]_1 ,
    \src_buf_V_2_3_1_reg_1125_reg[7]_0 ,
    \src_buf_V_2_3_1_reg_1125_reg[7]_1 ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_0 ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_1 ,
    \src_buf_V_1_4_1_reg_1161_reg[0] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ,
    \src_buf_V_1_2_1_reg_1185_reg[7]_0 ,
    \src_buf_V_1_2_1_reg_1185_reg[7]_1 ,
    \src_buf_V_1_3_1_reg_1173_reg[7]_0 ,
    \src_buf_V_1_3_1_reg_1173_reg[7]_1 ,
    \src_buf_V_3_3_1_reg_1077_reg[7]_0 ,
    \src_buf_V_3_3_1_reg_1077_reg[7]_1 ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_0 ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_1 ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_0 ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_1 ,
    \src_buf_V_0_3_1_reg_1209_reg[7]_0 ,
    \src_buf_V_0_3_1_reg_1209_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_0 ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_1 ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_2 ,
    \src_buf_V_3_6_3_reg_3945_reg[6] ,
    \src_buf_V_3_6_3_reg_3945_reg[0] ,
    \src_buf_V_3_6_3_reg_3945_reg[1] ,
    \src_buf_V_3_6_3_reg_3945_reg[2] ,
    \src_buf_V_3_6_3_reg_3945_reg[3] ,
    \src_buf_V_3_6_3_reg_3945_reg[4] ,
    \src_buf_V_3_6_3_reg_3945_reg[5] ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_3 ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_2 ,
    \src_buf_V_2_6_3_reg_3951_reg[6] ,
    \src_buf_V_2_6_3_reg_3951_reg[4] ,
    \src_buf_V_2_6_3_reg_3951_reg[2] ,
    \src_buf_V_2_6_3_reg_3951_reg[0] ,
    \src_buf_V_2_6_3_reg_3951_reg[1] ,
    \src_buf_V_2_6_3_reg_3951_reg[3] ,
    \src_buf_V_2_6_3_reg_3951_reg[5] ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_3 ,
    \src_buf_V_0_6_3_reg_3963_reg[0] ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_2 ,
    \src_buf_V_0_6_3_reg_3963_reg[6] ,
    \src_buf_V_0_6_3_reg_3963_reg[5] ,
    \src_buf_V_0_6_3_reg_3963_reg[4] ,
    \src_buf_V_0_6_3_reg_3963_reg[3] ,
    \src_buf_V_0_6_3_reg_3963_reg[2] ,
    \src_buf_V_0_6_3_reg_3963_reg[1] ,
    \src_buf_V_0_6_3_reg_3963_reg[0]_0 ,
    \src_buf_V_6_6_3_reg_3927_reg[7]_2 ,
    \src_buf_V_6_6_3_reg_3927_reg[6]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[5]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[4]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[3]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[2]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[1]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[0]_1 ,
    \src_buf_V_5_6_3_reg_3933_reg[0]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_1 ,
    \src_buf_V_5_6_3_reg_3933_reg[6]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[5]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[4]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[3]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[2]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[1]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[0]_1 ,
    \src_buf_V_1_6_3_reg_3957_reg[0] ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_2 ,
    \src_buf_V_1_6_3_reg_3957_reg[6] ,
    \src_buf_V_1_6_3_reg_3957_reg[5] ,
    \src_buf_V_1_6_3_reg_3957_reg[4] ,
    \src_buf_V_1_6_3_reg_3957_reg[3] ,
    \src_buf_V_1_6_3_reg_3957_reg[2] ,
    \src_buf_V_1_6_3_reg_3957_reg[1] ,
    \src_buf_V_1_6_3_reg_3957_reg[0]_0 );
  output [0:0]CO;
  output [0:0]\zext_ln37_reg_3648_reg[7] ;
  output [0:0]\sub_i_i29_reg_3668_reg[8] ;
  output [0:0]\zext_ln37_reg_3648_reg[7]_0 ;
  output [0:0]\sub_i_i29_reg_3668_reg[8]_0 ;
  output [0:0]\zext_ln37_reg_3648_reg[7]_1 ;
  output [7:0]D;
  output [7:0]src_buf_V_4_6_3_fu_2459_p3;
  output [7:0]\src_buf_V_4_1_1_reg_1053_reg[7] ;
  output [7:0]\src_buf_V_4_4_1_reg_1017_reg[7] ;
  output [7:0]\src_buf_V_4_3_1_reg_1029_reg[7] ;
  output [7:0]\src_buf_V_4_2_1_reg_1041_reg[7] ;
  output [7:0]\src_buf_V_5_6_3_reg_3933_reg[7] ;
  output [7:0]src_buf_V_5_6_3_fu_2449_p3;
  output [7:0]\src_buf_V_5_2_1_reg_1005_reg[7] ;
  output [7:0]\src_buf_V_5_4_1_reg_981_reg[7] ;
  output [7:0]\src_buf_V_5_3_1_reg_993_reg[7] ;
  output [7:0]\src_buf_V_6_6_3_reg_3927_reg[7] ;
  output [7:0]src_buf_V_6_6_3_fu_2440_p3;
  output [7:0]\src_buf_V_6_4_1_reg_957_reg[7] ;
  output [7:0]\src_buf_V_6_3_1_reg_969_reg[7] ;
  output [7:0]\src_buf_V_3_1_1_reg_1101_reg[7] ;
  output [7:0]src_buf_V_3_6_3_fu_2470_p3;
  output [7:0]\src_buf_V_3_2_1_reg_1089_reg[7] ;
  output [7:0]\src_buf_V_2_1_1_reg_1149_reg[7] ;
  output [7:0]src_buf_V_2_6_3_fu_2481_p3;
  output [7:0]\src_buf_V_2_2_1_reg_1137_reg[7] ;
  output [7:0]\src_buf_V_2_3_1_reg_1125_reg[7] ;
  output [7:0]\src_buf_V_2_4_1_reg_1113_reg[7] ;
  output [7:0]\src_buf_V_2_6_3_reg_3951_reg[7] ;
  output [7:0]\src_buf_V_1_2_1_reg_1185_reg[7] ;
  output [7:0]src_buf_V_1_6_3_fu_2492_p3;
  output [7:0]\src_buf_V_1_3_1_reg_1173_reg[7] ;
  output [7:0]\src_buf_V_1_4_1_reg_1161_reg[7] ;
  output [7:0]\src_buf_V_3_4_1_reg_1065_reg[7] ;
  output [7:0]\src_buf_V_3_6_3_reg_3945_reg[7] ;
  output [7:0]\src_buf_V_3_3_1_reg_1077_reg[7] ;
  output [7:0]\src_buf_V_0_6_3_reg_3963_reg[7] ;
  output [7:0]src_buf_V_0_6_3_fu_2502_p3;
  output [7:0]\src_buf_V_0_4_1_reg_1197_reg[7] ;
  output [7:0]\src_buf_V_0_3_1_reg_1209_reg[7] ;
  output [7:0]\src_buf_V_1_6_3_reg_3957_reg[7] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0;
  input [0:0]WEA;
  input [7:0]zext_ln37_reg_3648;
  input [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4;
  input [7:0]\and_ln192_5_reg_3907_reg[0]_i_5 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ;
  input [7:0]\src_buf_V_4_6_3_reg_3939_reg[7] ;
  input \src_buf_V_4_6_3_reg_3939_reg[5] ;
  input [7:0]\src_buf_V_4_6_3_reg_3939_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ;
  input [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_0 ;
  input [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_1 ;
  input [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_0 ;
  input [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_1 ;
  input [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_0 ;
  input [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_1 ;
  input icmp_ln882_2_reg_3771_pp3_iter2_reg;
  input spec_select5203_reg_3707;
  input \src_buf_V_4_6_3_reg_3939_reg[7]_1 ;
  input [2:0]\src_buf_V_4_6_3_reg_3939_reg[6] ;
  input [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_0 ;
  input [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ;
  input [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_0 ;
  input [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_1 ;
  input [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_0 ;
  input [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_1 ;
  input spec_select5219_reg_3712;
  input \src_buf_V_5_6_3_reg_3933_reg[7]_0 ;
  input [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_0 ;
  input [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_1 ;
  input [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_0 ;
  input [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ;
  input spec_select5235_reg_3717;
  input \src_buf_V_6_6_3_reg_3927_reg[7]_0 ;
  input [2:0]tmp_5_fu_1807_p9;
  input \src_buf_V_6_6_3_reg_3927_reg[7]_1 ;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ;
  input \src_buf_V_6_4_1_reg_957_reg[2] ;
  input \src_buf_V_4_6_3_reg_3939_reg[4] ;
  input \src_buf_V_5_6_3_reg_3933_reg[4] ;
  input \src_buf_V_6_6_3_reg_3927_reg[4] ;
  input \src_buf_V_6_6_3_reg_3927_reg[4]_0 ;
  input [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_0 ;
  input \and_ln192_5_reg_3907[0]_i_38 ;
  input [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_1 ;
  input \and_ln192_5_reg_3907[0]_i_52 ;
  input \src_buf_V_4_6_3_reg_3939_reg[2] ;
  input \src_buf_V_5_6_3_reg_3933_reg[2] ;
  input \src_buf_V_6_6_3_reg_3927_reg[2] ;
  input \src_buf_V_6_6_3_reg_3927_reg[2]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ;
  input \src_buf_V_4_6_3_reg_3939_reg[0] ;
  input \src_buf_V_5_6_3_reg_3933_reg[0] ;
  input \src_buf_V_6_6_3_reg_3927_reg[0] ;
  input \src_buf_V_6_6_3_reg_3927_reg[0]_0 ;
  input \src_buf_V_4_6_3_reg_3939_reg[1] ;
  input \src_buf_V_5_6_3_reg_3933_reg[1] ;
  input \src_buf_V_6_6_3_reg_3927_reg[1] ;
  input \src_buf_V_6_6_3_reg_3927_reg[1]_0 ;
  input \src_buf_V_4_6_3_reg_3939_reg[3] ;
  input \src_buf_V_5_6_3_reg_3933_reg[3] ;
  input \src_buf_V_6_6_3_reg_3927_reg[3] ;
  input \src_buf_V_6_6_3_reg_3927_reg[3]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ;
  input \src_buf_V_4_6_3_reg_3939_reg[5]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[5] ;
  input \src_buf_V_6_6_3_reg_3927_reg[5] ;
  input \src_buf_V_6_6_3_reg_3927_reg[5]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[6] ;
  input \src_buf_V_6_6_3_reg_3927_reg[6] ;
  input \src_buf_V_4_6_3_reg_3939_reg[6]_0 ;
  input \src_buf_V_6_6_3_reg_3927_reg[6]_0 ;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [2:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input [0:0]ram_reg_bram_0_4;
  input img_gray_src_data_empty_n;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ;
  input [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_0 ;
  input [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ;
  input [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_0 ;
  input [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_1 ;
  input [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_0 ;
  input [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_1 ;
  input [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_0 ;
  input [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_1 ;
  input [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_0 ;
  input [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_1 ;
  input \src_buf_V_1_4_1_reg_1161_reg[0] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ;
  input [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_0 ;
  input [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_1 ;
  input [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_0 ;
  input [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_1 ;
  input [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_0 ;
  input [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_1 ;
  input [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_0 ;
  input [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_1 ;
  input [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_0 ;
  input [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_1 ;
  input [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_0 ;
  input [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ;
  input [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_0 ;
  input [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_1 ;
  input [2:0]\src_buf_V_3_6_3_reg_3945_reg[7]_2 ;
  input \src_buf_V_3_6_3_reg_3945_reg[6] ;
  input \src_buf_V_3_6_3_reg_3945_reg[0] ;
  input \src_buf_V_3_6_3_reg_3945_reg[1] ;
  input \src_buf_V_3_6_3_reg_3945_reg[2] ;
  input \src_buf_V_3_6_3_reg_3945_reg[3] ;
  input \src_buf_V_3_6_3_reg_3945_reg[4] ;
  input \src_buf_V_3_6_3_reg_3945_reg[5] ;
  input \src_buf_V_3_6_3_reg_3945_reg[7]_3 ;
  input [2:0]\src_buf_V_2_6_3_reg_3951_reg[7]_2 ;
  input \src_buf_V_2_6_3_reg_3951_reg[6] ;
  input \src_buf_V_2_6_3_reg_3951_reg[4] ;
  input \src_buf_V_2_6_3_reg_3951_reg[2] ;
  input \src_buf_V_2_6_3_reg_3951_reg[0] ;
  input \src_buf_V_2_6_3_reg_3951_reg[1] ;
  input \src_buf_V_2_6_3_reg_3951_reg[3] ;
  input \src_buf_V_2_6_3_reg_3951_reg[5] ;
  input \src_buf_V_2_6_3_reg_3951_reg[7]_3 ;
  input [2:0]\src_buf_V_0_6_3_reg_3963_reg[0] ;
  input \src_buf_V_0_6_3_reg_3963_reg[7]_2 ;
  input \src_buf_V_0_6_3_reg_3963_reg[6] ;
  input \src_buf_V_0_6_3_reg_3963_reg[5] ;
  input \src_buf_V_0_6_3_reg_3963_reg[4] ;
  input \src_buf_V_0_6_3_reg_3963_reg[3] ;
  input \src_buf_V_0_6_3_reg_3963_reg[2] ;
  input \src_buf_V_0_6_3_reg_3963_reg[1] ;
  input \src_buf_V_0_6_3_reg_3963_reg[0]_0 ;
  input \src_buf_V_6_6_3_reg_3927_reg[7]_2 ;
  input \src_buf_V_6_6_3_reg_3927_reg[6]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[5]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[4]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[3]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[2]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[1]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[0]_1 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[0]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[7]_1 ;
  input \src_buf_V_5_6_3_reg_3933_reg[6]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[5]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[4]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[3]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[2]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[1]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[0]_1 ;
  input [2:0]\src_buf_V_1_6_3_reg_3957_reg[0] ;
  input \src_buf_V_1_6_3_reg_3957_reg[7]_2 ;
  input \src_buf_V_1_6_3_reg_3957_reg[6] ;
  input \src_buf_V_1_6_3_reg_3957_reg[5] ;
  input \src_buf_V_1_6_3_reg_3957_reg[4] ;
  input \src_buf_V_1_6_3_reg_3957_reg[3] ;
  input \src_buf_V_1_6_3_reg_3957_reg[2] ;
  input \src_buf_V_1_6_3_reg_3957_reg[1] ;
  input \src_buf_V_1_6_3_reg_3957_reg[0]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire \and_ln192_5_reg_3907[0]_i_38 ;
  wire \and_ln192_5_reg_3907[0]_i_52 ;
  wire [7:0]\and_ln192_5_reg_3907_reg[0]_i_5 ;
  wire ap_clk;
  wire [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ;
  wire buf_0_V_ce0;
  wire icmp_ln882_2_reg_3771_pp3_iter2_reg;
  wire img_gray_src_data_empty_n;
  wire [7:0]ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;
  wire spec_select5203_reg_3707;
  wire spec_select5219_reg_3712;
  wire spec_select5235_reg_3717;
  wire [7:0]\src_buf_V_0_3_1_reg_1209_reg[7] ;
  wire [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_0 ;
  wire [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_1 ;
  wire [7:0]\src_buf_V_0_4_1_reg_1197_reg[7] ;
  wire [7:0]src_buf_V_0_6_3_fu_2502_p3;
  wire [2:0]\src_buf_V_0_6_3_reg_3963_reg[0] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[0]_0 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[1] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[2] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[3] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[4] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[5] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[6] ;
  wire [7:0]\src_buf_V_0_6_3_reg_3963_reg[7] ;
  wire [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_0 ;
  wire [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_1 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[7]_2 ;
  wire [7:0]\src_buf_V_1_2_1_reg_1185_reg[7] ;
  wire [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_1 ;
  wire [7:0]\src_buf_V_1_3_1_reg_1173_reg[7] ;
  wire [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_1 ;
  wire \src_buf_V_1_4_1_reg_1161_reg[0] ;
  wire [7:0]\src_buf_V_1_4_1_reg_1161_reg[7] ;
  wire [7:0]src_buf_V_1_6_3_fu_2492_p3;
  wire [2:0]\src_buf_V_1_6_3_reg_3957_reg[0] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[0]_0 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[1] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[2] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[3] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[4] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[5] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[6] ;
  wire [7:0]\src_buf_V_1_6_3_reg_3957_reg[7] ;
  wire [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_1 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[7]_2 ;
  wire [7:0]\src_buf_V_2_1_1_reg_1149_reg[7] ;
  wire [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_1 ;
  wire [7:0]\src_buf_V_2_2_1_reg_1137_reg[7] ;
  wire [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_1 ;
  wire [7:0]\src_buf_V_2_3_1_reg_1125_reg[7] ;
  wire [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_1 ;
  wire [7:0]\src_buf_V_2_4_1_reg_1113_reg[7] ;
  wire [7:0]src_buf_V_2_6_3_fu_2481_p3;
  wire \src_buf_V_2_6_3_reg_3951_reg[0] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[1] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[2] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[3] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[4] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[5] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[6] ;
  wire [7:0]\src_buf_V_2_6_3_reg_3951_reg[7] ;
  wire [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_1 ;
  wire [2:0]\src_buf_V_2_6_3_reg_3951_reg[7]_2 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[7]_3 ;
  wire [7:0]\src_buf_V_3_1_1_reg_1101_reg[7] ;
  wire [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_2_1_reg_1089_reg[7] ;
  wire [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1077_reg[7] ;
  wire [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_4_1_reg_1065_reg[7] ;
  wire [7:0]src_buf_V_3_6_3_fu_2470_p3;
  wire \src_buf_V_3_6_3_reg_3945_reg[0] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[1] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[2] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[3] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[4] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[5] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[6] ;
  wire [7:0]\src_buf_V_3_6_3_reg_3945_reg[7] ;
  wire [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_1 ;
  wire [2:0]\src_buf_V_3_6_3_reg_3945_reg[7]_2 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[7]_3 ;
  wire [7:0]\src_buf_V_4_1_1_reg_1053_reg[7] ;
  wire [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_1 ;
  wire [7:0]\src_buf_V_4_2_1_reg_1041_reg[7] ;
  wire [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_1 ;
  wire [7:0]\src_buf_V_4_3_1_reg_1029_reg[7] ;
  wire [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_1 ;
  wire [7:0]\src_buf_V_4_4_1_reg_1017_reg[7] ;
  wire [7:0]src_buf_V_4_6_3_fu_2459_p3;
  wire \src_buf_V_4_6_3_reg_3939_reg[0] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[1] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[2] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[3] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[4] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[5] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[5]_0 ;
  wire [2:0]\src_buf_V_4_6_3_reg_3939_reg[6] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[6]_0 ;
  wire [7:0]\src_buf_V_4_6_3_reg_3939_reg[7] ;
  wire [7:0]\src_buf_V_4_6_3_reg_3939_reg[7]_0 ;
  wire \src_buf_V_4_6_3_reg_3939_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_2_1_reg_1005_reg[7] ;
  wire [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_0 ;
  wire [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_3_1_reg_993_reg[7] ;
  wire [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_0 ;
  wire [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_4_1_reg_981_reg[7] ;
  wire [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_0 ;
  wire [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_1 ;
  wire [7:0]src_buf_V_5_6_3_fu_2449_p3;
  wire \src_buf_V_5_6_3_reg_3933_reg[0] ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[0]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[0]_1 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[1] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[1]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[2] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[2]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[3] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[3]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[4] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[4]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[5] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[5]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[6] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[6]_0 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[7]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ;
  wire [7:0]\src_buf_V_6_3_1_reg_969_reg[7] ;
  wire [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_0 ;
  wire [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_1 ;
  wire \src_buf_V_6_4_1_reg_957_reg[2] ;
  wire [7:0]\src_buf_V_6_4_1_reg_957_reg[7] ;
  wire [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_0 ;
  wire [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_1 ;
  wire [7:0]src_buf_V_6_6_3_fu_2440_p3;
  wire \src_buf_V_6_6_3_reg_3927_reg[0] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[0]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[0]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6]_1 ;
  wire [7:0]\src_buf_V_6_6_3_reg_3927_reg[7] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_2 ;
  wire [0:0]\sub_i_i29_reg_3668_reg[8] ;
  wire [0:0]\sub_i_i29_reg_3668_reg[8]_0 ;
  wire [2:0]tmp_5_fu_1807_p9;
  wire [7:0]zext_ln37_reg_3648;
  wire [0:0]\zext_ln37_reg_3648_reg[7] ;
  wire [0:0]\zext_ln37_reg_3648_reg[7]_0 ;
  wire [0:0]\zext_ln37_reg_3648_reg[7]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .\and_ln192_5_reg_3907[0]_i_38_0 (\and_ln192_5_reg_3907[0]_i_38 ),
        .\and_ln192_5_reg_3907[0]_i_52_0 (\and_ln192_5_reg_3907[0]_i_52 ),
        .\and_ln192_5_reg_3907_reg[0]_i_5_0 (\and_ln192_5_reg_3907_reg[0]_i_5 ),
        .ap_clk(ap_clk),
        .ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ),
        .buf_0_V_ce0(buf_0_V_ce0),
        .icmp_ln882_2_reg_3771_pp3_iter2_reg(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] (src_buf_V_4_6_3_fu_2459_p3[7]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 (src_buf_V_4_6_3_fu_2459_p3[4]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 (src_buf_V_4_6_3_fu_2459_p3[2]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 (src_buf_V_3_6_3_fu_2470_p3[3]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 (src_buf_V_3_6_3_fu_2470_p3[4]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 (src_buf_V_3_6_3_fu_2470_p3[5]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 (src_buf_V_3_6_3_fu_2470_p3[6]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 (src_buf_V_3_6_3_fu_2470_p3[7]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 (src_buf_V_2_6_3_fu_2481_p3[0]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 (src_buf_V_2_6_3_fu_2481_p3[1]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 (src_buf_V_2_6_3_fu_2481_p3[2]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 (src_buf_V_2_6_3_fu_2481_p3[3]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 (src_buf_V_2_6_3_fu_2481_p3[4]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 (src_buf_V_4_6_3_fu_2459_p3[0]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 (src_buf_V_2_6_3_fu_2481_p3[5]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 (src_buf_V_2_6_3_fu_2481_p3[6]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 (src_buf_V_2_6_3_fu_2481_p3[7]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 (src_buf_V_1_6_3_fu_2492_p3[0]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 (src_buf_V_1_6_3_fu_2492_p3[1]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 (src_buf_V_1_6_3_fu_2492_p3[2]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 (src_buf_V_1_6_3_fu_2492_p3[3]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 (src_buf_V_1_6_3_fu_2492_p3[4]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 (src_buf_V_1_6_3_fu_2492_p3[5]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 (src_buf_V_1_6_3_fu_2492_p3[6]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 (src_buf_V_4_6_3_fu_2459_p3[1]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 (src_buf_V_1_6_3_fu_2492_p3[7]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 (src_buf_V_0_6_3_fu_2502_p3[0]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 (src_buf_V_0_6_3_fu_2502_p3[1]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 (src_buf_V_0_6_3_fu_2502_p3[2]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 (src_buf_V_0_6_3_fu_2502_p3[3]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 (src_buf_V_0_6_3_fu_2502_p3[4]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 (src_buf_V_0_6_3_fu_2502_p3[5]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 (src_buf_V_0_6_3_fu_2502_p3[6]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 (src_buf_V_0_6_3_fu_2502_p3[7]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 (src_buf_V_4_6_3_fu_2459_p3[3]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 (src_buf_V_4_6_3_fu_2459_p3[5]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 (src_buf_V_4_6_3_fu_2459_p3[6]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 (src_buf_V_3_6_3_fu_2470_p3[0]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 (src_buf_V_3_6_3_fu_2470_p3[1]),
        .\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 (src_buf_V_3_6_3_fu_2470_p3[2]),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .spec_select5203_reg_3707(spec_select5203_reg_3707),
        .spec_select5219_reg_3712(spec_select5219_reg_3712),
        .\spec_select5219_reg_3712_reg[0] (src_buf_V_5_6_3_fu_2449_p3[7]),
        .\spec_select5219_reg_3712_reg[0]_0 (src_buf_V_5_6_3_fu_2449_p3[4]),
        .\spec_select5219_reg_3712_reg[0]_1 (src_buf_V_5_6_3_fu_2449_p3[2]),
        .\spec_select5219_reg_3712_reg[0]_2 (src_buf_V_5_6_3_fu_2449_p3[0]),
        .\spec_select5219_reg_3712_reg[0]_3 (src_buf_V_5_6_3_fu_2449_p3[1]),
        .\spec_select5219_reg_3712_reg[0]_4 (src_buf_V_5_6_3_fu_2449_p3[3]),
        .\spec_select5219_reg_3712_reg[0]_5 (src_buf_V_5_6_3_fu_2449_p3[5]),
        .\spec_select5219_reg_3712_reg[0]_6 (src_buf_V_5_6_3_fu_2449_p3[6]),
        .spec_select5235_reg_3717(spec_select5235_reg_3717),
        .\spec_select5235_reg_3717_reg[0] (src_buf_V_6_6_3_fu_2440_p3[7]),
        .\spec_select5235_reg_3717_reg[0]_0 (src_buf_V_6_6_3_fu_2440_p3[4]),
        .\spec_select5235_reg_3717_reg[0]_1 (src_buf_V_6_6_3_fu_2440_p3[2]),
        .\spec_select5235_reg_3717_reg[0]_2 (src_buf_V_6_6_3_fu_2440_p3[0]),
        .\spec_select5235_reg_3717_reg[0]_3 (src_buf_V_6_6_3_fu_2440_p3[1]),
        .\spec_select5235_reg_3717_reg[0]_4 (src_buf_V_6_6_3_fu_2440_p3[3]),
        .\spec_select5235_reg_3717_reg[0]_5 (src_buf_V_6_6_3_fu_2440_p3[5]),
        .\spec_select5235_reg_3717_reg[0]_6 (src_buf_V_6_6_3_fu_2440_p3[6]),
        .\src_buf_V_0_3_1_reg_1209_reg[7] (\src_buf_V_0_3_1_reg_1209_reg[7] ),
        .\src_buf_V_0_3_1_reg_1209_reg[7]_0 (\src_buf_V_0_3_1_reg_1209_reg[7]_0 ),
        .\src_buf_V_0_3_1_reg_1209_reg[7]_1 (\src_buf_V_0_3_1_reg_1209_reg[7]_1 ),
        .\src_buf_V_0_4_1_reg_1197_reg[7] (\src_buf_V_0_4_1_reg_1197_reg[7] ),
        .\src_buf_V_0_6_3_reg_3963_reg[0] (\src_buf_V_0_6_3_reg_3963_reg[0] ),
        .\src_buf_V_0_6_3_reg_3963_reg[0]_0 (\src_buf_V_0_6_3_reg_3963_reg[0]_0 ),
        .\src_buf_V_0_6_3_reg_3963_reg[1] (\src_buf_V_0_6_3_reg_3963_reg[1] ),
        .\src_buf_V_0_6_3_reg_3963_reg[2] (\src_buf_V_0_6_3_reg_3963_reg[2] ),
        .\src_buf_V_0_6_3_reg_3963_reg[3] (\src_buf_V_0_6_3_reg_3963_reg[3] ),
        .\src_buf_V_0_6_3_reg_3963_reg[4] (\src_buf_V_0_6_3_reg_3963_reg[4] ),
        .\src_buf_V_0_6_3_reg_3963_reg[5] (\src_buf_V_0_6_3_reg_3963_reg[5] ),
        .\src_buf_V_0_6_3_reg_3963_reg[6] (\src_buf_V_0_6_3_reg_3963_reg[6] ),
        .\src_buf_V_0_6_3_reg_3963_reg[7] (\src_buf_V_0_6_3_reg_3963_reg[7] ),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_0 (\src_buf_V_0_6_3_reg_3963_reg[7]_0 ),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_1 (\src_buf_V_0_6_3_reg_3963_reg[7]_1 ),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_2 (\src_buf_V_0_6_3_reg_3963_reg[7]_2 ),
        .\src_buf_V_1_2_1_reg_1185_reg[7] (\src_buf_V_1_2_1_reg_1185_reg[7] ),
        .\src_buf_V_1_2_1_reg_1185_reg[7]_0 (\src_buf_V_1_2_1_reg_1185_reg[7]_0 ),
        .\src_buf_V_1_2_1_reg_1185_reg[7]_1 (\src_buf_V_1_2_1_reg_1185_reg[7]_1 ),
        .\src_buf_V_1_3_1_reg_1173_reg[7] (\src_buf_V_1_3_1_reg_1173_reg[7] ),
        .\src_buf_V_1_3_1_reg_1173_reg[7]_0 (\src_buf_V_1_3_1_reg_1173_reg[7]_0 ),
        .\src_buf_V_1_3_1_reg_1173_reg[7]_1 (\src_buf_V_1_3_1_reg_1173_reg[7]_1 ),
        .\src_buf_V_1_4_1_reg_1161_reg[0] (\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .\src_buf_V_1_4_1_reg_1161_reg[7] (\src_buf_V_1_4_1_reg_1161_reg[7] ),
        .\src_buf_V_1_6_3_reg_3957_reg[0] (\src_buf_V_1_6_3_reg_3957_reg[0] ),
        .\src_buf_V_1_6_3_reg_3957_reg[0]_0 (\src_buf_V_1_6_3_reg_3957_reg[0]_0 ),
        .\src_buf_V_1_6_3_reg_3957_reg[1] (\src_buf_V_1_6_3_reg_3957_reg[1] ),
        .\src_buf_V_1_6_3_reg_3957_reg[2] (\src_buf_V_1_6_3_reg_3957_reg[2] ),
        .\src_buf_V_1_6_3_reg_3957_reg[3] (\src_buf_V_1_6_3_reg_3957_reg[3] ),
        .\src_buf_V_1_6_3_reg_3957_reg[4] (\src_buf_V_1_6_3_reg_3957_reg[4] ),
        .\src_buf_V_1_6_3_reg_3957_reg[5] (\src_buf_V_1_6_3_reg_3957_reg[5] ),
        .\src_buf_V_1_6_3_reg_3957_reg[6] (\src_buf_V_1_6_3_reg_3957_reg[6] ),
        .\src_buf_V_1_6_3_reg_3957_reg[7] (\src_buf_V_1_6_3_reg_3957_reg[7] ),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_0 (\src_buf_V_1_6_3_reg_3957_reg[7]_0 ),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_1 (\src_buf_V_1_6_3_reg_3957_reg[7]_1 ),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_2 (\src_buf_V_1_6_3_reg_3957_reg[7]_2 ),
        .\src_buf_V_2_1_1_reg_1149_reg[7] (\src_buf_V_2_1_1_reg_1149_reg[7] ),
        .\src_buf_V_2_1_1_reg_1149_reg[7]_0 (\src_buf_V_2_1_1_reg_1149_reg[7]_0 ),
        .\src_buf_V_2_1_1_reg_1149_reg[7]_1 (\src_buf_V_2_1_1_reg_1149_reg[7]_1 ),
        .\src_buf_V_2_2_1_reg_1137_reg[7] (\src_buf_V_2_2_1_reg_1137_reg[7] ),
        .\src_buf_V_2_2_1_reg_1137_reg[7]_0 (\src_buf_V_2_2_1_reg_1137_reg[7]_0 ),
        .\src_buf_V_2_2_1_reg_1137_reg[7]_1 (\src_buf_V_2_2_1_reg_1137_reg[7]_1 ),
        .\src_buf_V_2_3_1_reg_1125_reg[7] (\src_buf_V_2_3_1_reg_1125_reg[7] ),
        .\src_buf_V_2_3_1_reg_1125_reg[7]_0 (\src_buf_V_2_3_1_reg_1125_reg[7]_0 ),
        .\src_buf_V_2_3_1_reg_1125_reg[7]_1 (\src_buf_V_2_3_1_reg_1125_reg[7]_1 ),
        .\src_buf_V_2_4_1_reg_1113_reg[7] (\src_buf_V_2_4_1_reg_1113_reg[7] ),
        .\src_buf_V_2_6_3_reg_3951_reg[0] (\src_buf_V_2_6_3_reg_3951_reg[0] ),
        .\src_buf_V_2_6_3_reg_3951_reg[1] (\src_buf_V_2_6_3_reg_3951_reg[1] ),
        .\src_buf_V_2_6_3_reg_3951_reg[2] (\src_buf_V_2_6_3_reg_3951_reg[2] ),
        .\src_buf_V_2_6_3_reg_3951_reg[3] (\src_buf_V_2_6_3_reg_3951_reg[3] ),
        .\src_buf_V_2_6_3_reg_3951_reg[4] (\src_buf_V_2_6_3_reg_3951_reg[4] ),
        .\src_buf_V_2_6_3_reg_3951_reg[5] (\src_buf_V_2_6_3_reg_3951_reg[5] ),
        .\src_buf_V_2_6_3_reg_3951_reg[6] (\src_buf_V_2_6_3_reg_3951_reg[6] ),
        .\src_buf_V_2_6_3_reg_3951_reg[7] (\src_buf_V_2_6_3_reg_3951_reg[7] ),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_0 (\src_buf_V_2_6_3_reg_3951_reg[7]_0 ),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_1 (\src_buf_V_2_6_3_reg_3951_reg[7]_1 ),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_2 (\src_buf_V_2_6_3_reg_3951_reg[7]_2 ),
        .\src_buf_V_2_6_3_reg_3951_reg[7]_3 (\src_buf_V_2_6_3_reg_3951_reg[7]_3 ),
        .\src_buf_V_3_1_1_reg_1101_reg[7] (\src_buf_V_3_1_1_reg_1101_reg[7] ),
        .\src_buf_V_3_1_1_reg_1101_reg[7]_0 (\src_buf_V_3_1_1_reg_1101_reg[7]_0 ),
        .\src_buf_V_3_1_1_reg_1101_reg[7]_1 (\src_buf_V_3_1_1_reg_1101_reg[7]_1 ),
        .\src_buf_V_3_2_1_reg_1089_reg[7] (\src_buf_V_3_2_1_reg_1089_reg[7] ),
        .\src_buf_V_3_2_1_reg_1089_reg[7]_0 (\src_buf_V_3_2_1_reg_1089_reg[7]_0 ),
        .\src_buf_V_3_2_1_reg_1089_reg[7]_1 (\src_buf_V_3_2_1_reg_1089_reg[7]_1 ),
        .\src_buf_V_3_3_1_reg_1077_reg[7] (\src_buf_V_3_3_1_reg_1077_reg[7] ),
        .\src_buf_V_3_3_1_reg_1077_reg[7]_0 (\src_buf_V_3_3_1_reg_1077_reg[7]_0 ),
        .\src_buf_V_3_3_1_reg_1077_reg[7]_1 (\src_buf_V_3_3_1_reg_1077_reg[7]_1 ),
        .\src_buf_V_3_4_1_reg_1065_reg[7] (\src_buf_V_3_4_1_reg_1065_reg[7] ),
        .\src_buf_V_3_6_3_reg_3945_reg[0] (\src_buf_V_3_6_3_reg_3945_reg[0] ),
        .\src_buf_V_3_6_3_reg_3945_reg[1] (\src_buf_V_3_6_3_reg_3945_reg[1] ),
        .\src_buf_V_3_6_3_reg_3945_reg[2] (\src_buf_V_3_6_3_reg_3945_reg[2] ),
        .\src_buf_V_3_6_3_reg_3945_reg[3] (\src_buf_V_3_6_3_reg_3945_reg[3] ),
        .\src_buf_V_3_6_3_reg_3945_reg[4] (\src_buf_V_3_6_3_reg_3945_reg[4] ),
        .\src_buf_V_3_6_3_reg_3945_reg[5] (\src_buf_V_3_6_3_reg_3945_reg[5] ),
        .\src_buf_V_3_6_3_reg_3945_reg[6] (\src_buf_V_3_6_3_reg_3945_reg[6] ),
        .\src_buf_V_3_6_3_reg_3945_reg[7] (\src_buf_V_3_6_3_reg_3945_reg[7] ),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_0 (\src_buf_V_3_6_3_reg_3945_reg[7]_0 ),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_1 (\src_buf_V_3_6_3_reg_3945_reg[7]_1 ),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_2 (\src_buf_V_3_6_3_reg_3945_reg[7]_2 ),
        .\src_buf_V_3_6_3_reg_3945_reg[7]_3 (\src_buf_V_3_6_3_reg_3945_reg[7]_3 ),
        .\src_buf_V_4_1_1_reg_1053_reg[7] (\src_buf_V_4_1_1_reg_1053_reg[7] ),
        .\src_buf_V_4_1_1_reg_1053_reg[7]_0 (\src_buf_V_4_1_1_reg_1053_reg[7]_0 ),
        .\src_buf_V_4_1_1_reg_1053_reg[7]_1 (\src_buf_V_4_1_1_reg_1053_reg[7]_1 ),
        .\src_buf_V_4_2_1_reg_1041_reg[7] (\src_buf_V_4_2_1_reg_1041_reg[7] ),
        .\src_buf_V_4_2_1_reg_1041_reg[7]_0 (\src_buf_V_4_2_1_reg_1041_reg[7]_0 ),
        .\src_buf_V_4_2_1_reg_1041_reg[7]_1 (\src_buf_V_4_2_1_reg_1041_reg[7]_1 ),
        .\src_buf_V_4_3_1_reg_1029_reg[7] (\src_buf_V_4_3_1_reg_1029_reg[7] ),
        .\src_buf_V_4_3_1_reg_1029_reg[7]_0 (\src_buf_V_4_3_1_reg_1029_reg[7]_0 ),
        .\src_buf_V_4_3_1_reg_1029_reg[7]_1 (\src_buf_V_4_3_1_reg_1029_reg[7]_1 ),
        .\src_buf_V_4_4_1_reg_1017_reg[7] (\src_buf_V_4_4_1_reg_1017_reg[7] ),
        .\src_buf_V_4_6_3_reg_3939_reg[0] (\src_buf_V_4_6_3_reg_3939_reg[0] ),
        .\src_buf_V_4_6_3_reg_3939_reg[1] (\src_buf_V_4_6_3_reg_3939_reg[1] ),
        .\src_buf_V_4_6_3_reg_3939_reg[2] (\src_buf_V_4_6_3_reg_3939_reg[2] ),
        .\src_buf_V_4_6_3_reg_3939_reg[3] (\src_buf_V_4_6_3_reg_3939_reg[3] ),
        .\src_buf_V_4_6_3_reg_3939_reg[4] (\src_buf_V_4_6_3_reg_3939_reg[4] ),
        .\src_buf_V_4_6_3_reg_3939_reg[5] (\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .\src_buf_V_4_6_3_reg_3939_reg[5]_0 (\src_buf_V_4_6_3_reg_3939_reg[5]_0 ),
        .\src_buf_V_4_6_3_reg_3939_reg[6] (\src_buf_V_4_6_3_reg_3939_reg[6] ),
        .\src_buf_V_4_6_3_reg_3939_reg[6]_0 (\src_buf_V_4_6_3_reg_3939_reg[6]_0 ),
        .\src_buf_V_4_6_3_reg_3939_reg[7] (\src_buf_V_4_6_3_reg_3939_reg[7] ),
        .\src_buf_V_4_6_3_reg_3939_reg[7]_0 (\src_buf_V_4_6_3_reg_3939_reg[7]_0 ),
        .\src_buf_V_4_6_3_reg_3939_reg[7]_1 (\src_buf_V_4_6_3_reg_3939_reg[7]_1 ),
        .\src_buf_V_5_2_1_reg_1005_reg[7] (\src_buf_V_5_2_1_reg_1005_reg[7] ),
        .\src_buf_V_5_2_1_reg_1005_reg[7]_0 (\src_buf_V_5_2_1_reg_1005_reg[7]_0 ),
        .\src_buf_V_5_2_1_reg_1005_reg[7]_1 (\src_buf_V_5_2_1_reg_1005_reg[7]_1 ),
        .\src_buf_V_5_3_1_reg_993_reg[7] (\src_buf_V_5_3_1_reg_993_reg[7] ),
        .\src_buf_V_5_3_1_reg_993_reg[7]_0 (\src_buf_V_5_3_1_reg_993_reg[7]_0 ),
        .\src_buf_V_5_3_1_reg_993_reg[7]_1 (\src_buf_V_5_3_1_reg_993_reg[7]_1 ),
        .\src_buf_V_5_4_1_reg_981_reg[7] (\src_buf_V_5_4_1_reg_981_reg[7] ),
        .\src_buf_V_5_4_1_reg_981_reg[7]_0 (\src_buf_V_5_4_1_reg_981_reg[7]_0 ),
        .\src_buf_V_5_4_1_reg_981_reg[7]_1 (\src_buf_V_5_4_1_reg_981_reg[7]_1 ),
        .\src_buf_V_5_6_3_reg_3933_reg[0] (\src_buf_V_5_6_3_reg_3933_reg[0] ),
        .\src_buf_V_5_6_3_reg_3933_reg[0]_0 (\src_buf_V_5_6_3_reg_3933_reg[0]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[0]_1 (\src_buf_V_5_6_3_reg_3933_reg[0]_1 ),
        .\src_buf_V_5_6_3_reg_3933_reg[1] (\src_buf_V_5_6_3_reg_3933_reg[1] ),
        .\src_buf_V_5_6_3_reg_3933_reg[1]_0 (\src_buf_V_5_6_3_reg_3933_reg[1]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[2] (\src_buf_V_5_6_3_reg_3933_reg[2] ),
        .\src_buf_V_5_6_3_reg_3933_reg[2]_0 (\src_buf_V_5_6_3_reg_3933_reg[2]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[3] (\src_buf_V_5_6_3_reg_3933_reg[3] ),
        .\src_buf_V_5_6_3_reg_3933_reg[3]_0 (\src_buf_V_5_6_3_reg_3933_reg[3]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[4] (\src_buf_V_5_6_3_reg_3933_reg[4] ),
        .\src_buf_V_5_6_3_reg_3933_reg[4]_0 (\src_buf_V_5_6_3_reg_3933_reg[4]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[5] (\src_buf_V_5_6_3_reg_3933_reg[5] ),
        .\src_buf_V_5_6_3_reg_3933_reg[5]_0 (\src_buf_V_5_6_3_reg_3933_reg[5]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[6] (\src_buf_V_5_6_3_reg_3933_reg[6] ),
        .\src_buf_V_5_6_3_reg_3933_reg[6]_0 (\src_buf_V_5_6_3_reg_3933_reg[6]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7] (\src_buf_V_5_6_3_reg_3933_reg[7] ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_0 (\src_buf_V_5_6_3_reg_3933_reg[7]_0 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_1 (\src_buf_V_5_6_3_reg_3933_reg[7]_1 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 (\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 (\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ),
        .\src_buf_V_6_3_1_reg_969_reg[7] (\src_buf_V_6_3_1_reg_969_reg[7] ),
        .\src_buf_V_6_3_1_reg_969_reg[7]_0 (\src_buf_V_6_3_1_reg_969_reg[7]_0 ),
        .\src_buf_V_6_3_1_reg_969_reg[7]_1 (\src_buf_V_6_3_1_reg_969_reg[7]_1 ),
        .\src_buf_V_6_4_1_reg_957_reg[2] (\src_buf_V_6_4_1_reg_957_reg[2] ),
        .\src_buf_V_6_4_1_reg_957_reg[7] (\src_buf_V_6_4_1_reg_957_reg[7] ),
        .\src_buf_V_6_4_1_reg_957_reg[7]_0 (\src_buf_V_6_4_1_reg_957_reg[7]_0 ),
        .\src_buf_V_6_4_1_reg_957_reg[7]_1 (\src_buf_V_6_4_1_reg_957_reg[7]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[0] (\src_buf_V_6_6_3_reg_3927_reg[0] ),
        .\src_buf_V_6_6_3_reg_3927_reg[0]_0 (\src_buf_V_6_6_3_reg_3927_reg[0]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[0]_1 (\src_buf_V_6_6_3_reg_3927_reg[0]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[1] (\src_buf_V_6_6_3_reg_3927_reg[1] ),
        .\src_buf_V_6_6_3_reg_3927_reg[1]_0 (\src_buf_V_6_6_3_reg_3927_reg[1]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[1]_1 (\src_buf_V_6_6_3_reg_3927_reg[1]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[2] (\src_buf_V_6_6_3_reg_3927_reg[2] ),
        .\src_buf_V_6_6_3_reg_3927_reg[2]_0 (\src_buf_V_6_6_3_reg_3927_reg[2]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[2]_1 (\src_buf_V_6_6_3_reg_3927_reg[2]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[3] (\src_buf_V_6_6_3_reg_3927_reg[3] ),
        .\src_buf_V_6_6_3_reg_3927_reg[3]_0 (\src_buf_V_6_6_3_reg_3927_reg[3]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[3]_1 (\src_buf_V_6_6_3_reg_3927_reg[3]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[4] (\src_buf_V_6_6_3_reg_3927_reg[4] ),
        .\src_buf_V_6_6_3_reg_3927_reg[4]_0 (\src_buf_V_6_6_3_reg_3927_reg[4]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[4]_1 (\src_buf_V_6_6_3_reg_3927_reg[4]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[5] (\src_buf_V_6_6_3_reg_3927_reg[5] ),
        .\src_buf_V_6_6_3_reg_3927_reg[5]_0 (\src_buf_V_6_6_3_reg_3927_reg[5]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[5]_1 (\src_buf_V_6_6_3_reg_3927_reg[5]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[6] (\src_buf_V_6_6_3_reg_3927_reg[6] ),
        .\src_buf_V_6_6_3_reg_3927_reg[6]_0 (\src_buf_V_6_6_3_reg_3927_reg[6]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[6]_1 (\src_buf_V_6_6_3_reg_3927_reg[6]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[7] (\src_buf_V_6_6_3_reg_3927_reg[7] ),
        .\src_buf_V_6_6_3_reg_3927_reg[7]_0 (\src_buf_V_6_6_3_reg_3927_reg[7]_0 ),
        .\src_buf_V_6_6_3_reg_3927_reg[7]_1 (\src_buf_V_6_6_3_reg_3927_reg[7]_1 ),
        .\src_buf_V_6_6_3_reg_3927_reg[7]_2 (\src_buf_V_6_6_3_reg_3927_reg[7]_2 ),
        .\sub_i_i29_reg_3668_reg[8] (\sub_i_i29_reg_3668_reg[8] ),
        .\sub_i_i29_reg_3668_reg[8]_0 (\sub_i_i29_reg_3668_reg[8]_0 ),
        .tmp_5_fu_1807_p9(tmp_5_fu_1807_p9),
        .zext_ln37_reg_3648(zext_ln37_reg_3648),
        .\zext_ln37_reg_3648_reg[7] (\zext_ln37_reg_3648_reg[7] ),
        .\zext_ln37_reg_3648_reg[7]_0 (\zext_ln37_reg_3648_reg[7]_0 ),
        .\zext_ln37_reg_3648_reg[7]_1 (\zext_ln37_reg_3648_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5
   (DOUTBDOUT,
    ram_reg_bram_0,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_0,
    WEA,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    \src_buf_V_4_6_3_reg_3939[6]_i_2 ,
    \src_buf_V_4_6_3_reg_3939[6]_i_2_0 ,
    \src_buf_V_4_6_3_reg_3939[6]_i_2_1 );
  output [7:0]DOUTBDOUT;
  output ram_reg_bram_0;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_0;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_1;
  input [2:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input img_gray_src_data_empty_n;
  input [0:0]ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input [2:0]\src_buf_V_4_6_3_reg_3939[6]_i_2 ;
  input [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_0 ;
  input [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_1 ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire img_gray_src_data_empty_n;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [2:0]\src_buf_V_4_6_3_reg_3939[6]_i_2 ;
  wire [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_0 ;
  wire [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .\src_buf_V_4_6_3_reg_3939[6]_i_2 (\src_buf_V_4_6_3_reg_3939[6]_i_2 ),
        .\src_buf_V_4_6_3_reg_3939[6]_i_2_0 (\src_buf_V_4_6_3_reg_3939[6]_i_2_0 ),
        .\src_buf_V_4_6_3_reg_3939[6]_i_2_1 (\src_buf_V_4_6_3_reg_3939[6]_i_2_1 ));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6
   (DOUTBDOUT,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0,
    WEA,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    img_gray_src_data_empty_n);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [2:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input [0:0]ram_reg_bram_0_4;
  input img_gray_src_data_empty_n;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire img_gray_src_data_empty_n;
  wire [7:0]ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7
   (ram_reg_bram_0,
    buf_0_V_ce0,
    ADDRARDADDR,
    WEA,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ram_reg_bram_0_25,
    ram_reg_bram_0_26,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_29,
    ram_reg_bram_0_30,
    ram_reg_bram_0_31,
    ram_reg_bram_0_32,
    ram_reg_bram_0_33,
    ram_reg_bram_0_34,
    ram_reg_bram_0_35,
    ram_reg_bram_0_36,
    ram_reg_bram_0_37,
    ram_reg_bram_0_38,
    ram_reg_bram_0_39,
    ram_reg_bram_0_40,
    ram_reg_bram_0_41,
    ram_reg_bram_0_42,
    ram_reg_bram_0_43,
    ram_reg_bram_0_44,
    ram_reg_bram_0_45,
    ram_reg_bram_0_46,
    ram_reg_bram_0_47,
    ram_reg_bram_0_48,
    ram_reg_bram_0_49,
    ram_reg_bram_0_50,
    ram_reg_bram_0_51,
    ram_reg_bram_0_52,
    ram_reg_bram_0_53,
    ram_reg_bram_0_54,
    ram_reg_bram_0_55,
    ram_reg_bram_0_56,
    ram_reg_bram_0_57,
    ram_reg_bram_0_58,
    ram_reg_bram_0_59,
    ram_reg_bram_0_60,
    ram_reg_bram_0_61,
    ram_reg_bram_0_62,
    ap_clk,
    Q,
    ram_reg_bram_0_63,
    tmp_5_fu_1807_p9,
    DOUTBDOUT,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ,
    ram_reg_bram_0_64,
    ram_reg_bram_0_65,
    ram_reg_bram_0_66,
    ram_reg_bram_0_67,
    ram_reg_bram_0_68,
    img_gray_src_data_empty_n,
    ap_enable_reg_pp3_iter1,
    ap_enable_reg_pp3_iter2,
    icmp_ln886_2_reg_3834_pp3_iter5_reg,
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ,
    img_gray_dst_data_full_n,
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ,
    and_ln271_reg_3784,
    ram_reg_bram_0_69,
    ram_reg_bram_0_70,
    \src_buf_V_4_6_3_reg_3939[7]_i_2 ,
    \src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ,
    \src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_i_2 );
  output [0:0]ram_reg_bram_0;
  output buf_0_V_ce0;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ap_block_pp3_stage0_subdone;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output ram_reg_bram_0_14;
  output ram_reg_bram_0_15;
  output ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output ram_reg_bram_0_21;
  output ram_reg_bram_0_22;
  output ram_reg_bram_0_23;
  output ram_reg_bram_0_24;
  output ram_reg_bram_0_25;
  output ram_reg_bram_0_26;
  output ram_reg_bram_0_27;
  output ram_reg_bram_0_28;
  output ram_reg_bram_0_29;
  output ram_reg_bram_0_30;
  output ram_reg_bram_0_31;
  output ram_reg_bram_0_32;
  output ram_reg_bram_0_33;
  output ram_reg_bram_0_34;
  output ram_reg_bram_0_35;
  output ram_reg_bram_0_36;
  output ram_reg_bram_0_37;
  output ram_reg_bram_0_38;
  output ram_reg_bram_0_39;
  output ram_reg_bram_0_40;
  output ram_reg_bram_0_41;
  output ram_reg_bram_0_42;
  output ram_reg_bram_0_43;
  output ram_reg_bram_0_44;
  output ram_reg_bram_0_45;
  output ram_reg_bram_0_46;
  output ram_reg_bram_0_47;
  output ram_reg_bram_0_48;
  output ram_reg_bram_0_49;
  output ram_reg_bram_0_50;
  output ram_reg_bram_0_51;
  output ram_reg_bram_0_52;
  output ram_reg_bram_0_53;
  output ram_reg_bram_0_54;
  output ram_reg_bram_0_55;
  output ram_reg_bram_0_56;
  output ram_reg_bram_0_57;
  output ram_reg_bram_0_58;
  output ram_reg_bram_0_59;
  output ram_reg_bram_0_60;
  output ram_reg_bram_0_61;
  output ram_reg_bram_0_62;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_63;
  input [1:0]tmp_5_fu_1807_p9;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ;
  input [1:0]ram_reg_bram_0_64;
  input [2:0]ram_reg_bram_0_65;
  input ram_reg_bram_0_66;
  input ram_reg_bram_0_67;
  input [1:0]ram_reg_bram_0_68;
  input img_gray_src_data_empty_n;
  input ap_enable_reg_pp3_iter1;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln886_2_reg_3834_pp3_iter5_reg;
  input \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ;
  input img_gray_dst_data_full_n;
  input \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ;
  input and_ln271_reg_3784;
  input [10:0]ram_reg_bram_0_69;
  input [10:0]ram_reg_bram_0_70;
  input [1:0]\src_buf_V_4_6_3_reg_3939[7]_i_2 ;
  input [1:0]\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ;
  input [1:0]\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ;
  input [1:0]\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ;
  input [1:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ;
  input [1:0]\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln271_reg_3784;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_0_V_ce0;
  wire \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ;
  wire \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ;
  wire icmp_ln886_2_reg_3834_pp3_iter5_reg;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire [0:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire ram_reg_bram_0_21;
  wire ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire ram_reg_bram_0_28;
  wire ram_reg_bram_0_29;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_30;
  wire ram_reg_bram_0_31;
  wire ram_reg_bram_0_32;
  wire ram_reg_bram_0_33;
  wire ram_reg_bram_0_34;
  wire ram_reg_bram_0_35;
  wire ram_reg_bram_0_36;
  wire ram_reg_bram_0_37;
  wire ram_reg_bram_0_38;
  wire ram_reg_bram_0_39;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_40;
  wire ram_reg_bram_0_41;
  wire ram_reg_bram_0_42;
  wire ram_reg_bram_0_43;
  wire ram_reg_bram_0_44;
  wire ram_reg_bram_0_45;
  wire ram_reg_bram_0_46;
  wire ram_reg_bram_0_47;
  wire ram_reg_bram_0_48;
  wire ram_reg_bram_0_49;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_50;
  wire ram_reg_bram_0_51;
  wire ram_reg_bram_0_52;
  wire ram_reg_bram_0_53;
  wire ram_reg_bram_0_54;
  wire ram_reg_bram_0_55;
  wire ram_reg_bram_0_56;
  wire ram_reg_bram_0_57;
  wire ram_reg_bram_0_58;
  wire ram_reg_bram_0_59;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_60;
  wire ram_reg_bram_0_61;
  wire ram_reg_bram_0_62;
  wire [7:0]ram_reg_bram_0_63;
  wire [1:0]ram_reg_bram_0_64;
  wire [2:0]ram_reg_bram_0_65;
  wire ram_reg_bram_0_66;
  wire ram_reg_bram_0_67;
  wire [1:0]ram_reg_bram_0_68;
  wire [10:0]ram_reg_bram_0_69;
  wire ram_reg_bram_0_7;
  wire [10:0]ram_reg_bram_0_70;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire [1:0]\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ;
  wire [1:0]\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ;
  wire [1:0]\src_buf_V_4_6_3_reg_3939[7]_i_2 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ;
  wire [1:0]tmp_5_fu_1807_p9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOUTBDOUT(ram_reg_bram_0),
        .Q(Q),
        .WEA(WEA),
        .and_ln271_reg_3784(and_ln271_reg_3784),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 (\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ),
        .\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 (\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ),
        .icmp_ln886_2_reg_3834_pp3_iter5_reg(icmp_ln886_2_reg_3834_pp3_iter5_reg),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_10(ram_reg_bram_0_10),
        .ram_reg_bram_0_11(ram_reg_bram_0_11),
        .ram_reg_bram_0_12(ram_reg_bram_0_12),
        .ram_reg_bram_0_13(ram_reg_bram_0_13),
        .ram_reg_bram_0_14(ram_reg_bram_0_14),
        .ram_reg_bram_0_15(ram_reg_bram_0_15),
        .ram_reg_bram_0_16(ram_reg_bram_0_16),
        .ram_reg_bram_0_17(ram_reg_bram_0_17),
        .ram_reg_bram_0_18(ram_reg_bram_0_18),
        .ram_reg_bram_0_19(ram_reg_bram_0_19),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_20(ram_reg_bram_0_20),
        .ram_reg_bram_0_21(ram_reg_bram_0_21),
        .ram_reg_bram_0_22(ram_reg_bram_0_22),
        .ram_reg_bram_0_23(ram_reg_bram_0_23),
        .ram_reg_bram_0_24(ram_reg_bram_0_24),
        .ram_reg_bram_0_25(ram_reg_bram_0_25),
        .ram_reg_bram_0_26(ram_reg_bram_0_26),
        .ram_reg_bram_0_27(ram_reg_bram_0_27),
        .ram_reg_bram_0_28(ram_reg_bram_0_28),
        .ram_reg_bram_0_29(ram_reg_bram_0_29),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_30(ram_reg_bram_0_30),
        .ram_reg_bram_0_31(ram_reg_bram_0_31),
        .ram_reg_bram_0_32(ram_reg_bram_0_32),
        .ram_reg_bram_0_33(ram_reg_bram_0_33),
        .ram_reg_bram_0_34(ram_reg_bram_0_34),
        .ram_reg_bram_0_35(ram_reg_bram_0_35),
        .ram_reg_bram_0_36(ram_reg_bram_0_36),
        .ram_reg_bram_0_37(ram_reg_bram_0_37),
        .ram_reg_bram_0_38(ram_reg_bram_0_38),
        .ram_reg_bram_0_39(ram_reg_bram_0_39),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_40(ram_reg_bram_0_40),
        .ram_reg_bram_0_41(ram_reg_bram_0_41),
        .ram_reg_bram_0_42(ram_reg_bram_0_42),
        .ram_reg_bram_0_43(ram_reg_bram_0_43),
        .ram_reg_bram_0_44(ram_reg_bram_0_44),
        .ram_reg_bram_0_45(ram_reg_bram_0_45),
        .ram_reg_bram_0_46(ram_reg_bram_0_46),
        .ram_reg_bram_0_47(ram_reg_bram_0_47),
        .ram_reg_bram_0_48(ram_reg_bram_0_48),
        .ram_reg_bram_0_49(ram_reg_bram_0_49),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_50(ram_reg_bram_0_50),
        .ram_reg_bram_0_51(ram_reg_bram_0_51),
        .ram_reg_bram_0_52(ram_reg_bram_0_52),
        .ram_reg_bram_0_53(ram_reg_bram_0_53),
        .ram_reg_bram_0_54(ram_reg_bram_0_54),
        .ram_reg_bram_0_55(ram_reg_bram_0_55),
        .ram_reg_bram_0_56(ram_reg_bram_0_56),
        .ram_reg_bram_0_57(ram_reg_bram_0_57),
        .ram_reg_bram_0_58(ram_reg_bram_0_58),
        .ram_reg_bram_0_59(ram_reg_bram_0_59),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_60(ram_reg_bram_0_60),
        .ram_reg_bram_0_61(ram_reg_bram_0_61),
        .ram_reg_bram_0_62(ram_reg_bram_0_62),
        .ram_reg_bram_0_63(ram_reg_bram_0_63),
        .ram_reg_bram_0_64(ram_reg_bram_0_64),
        .ram_reg_bram_0_65(ram_reg_bram_0_65),
        .ram_reg_bram_0_66(ram_reg_bram_0_66),
        .ram_reg_bram_0_67(ram_reg_bram_0_67),
        .ram_reg_bram_0_68(ram_reg_bram_0_68),
        .ram_reg_bram_0_69(ram_reg_bram_0_69),
        .ram_reg_bram_0_7(ram_reg_bram_0_7),
        .ram_reg_bram_0_70(ram_reg_bram_0_70),
        .ram_reg_bram_0_8(ram_reg_bram_0_8),
        .ram_reg_bram_0_9(ram_reg_bram_0_9),
        .\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 (\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ),
        .\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 (\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 ),
        .\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 (\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ),
        .\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 (\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ),
        .\src_buf_V_4_6_3_reg_3939[7]_i_2 (\src_buf_V_4_6_3_reg_3939[7]_i_2 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 (DOUTBDOUT),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 (\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ),
        .\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 (\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ),
        .tmp_5_fu_1807_p9(tmp_5_fu_1807_p9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram
   (DOUTBDOUT,
    buf_0_V_ce0,
    ADDRARDADDR,
    WEA,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ram_reg_bram_0_25,
    ram_reg_bram_0_26,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_29,
    ram_reg_bram_0_30,
    ram_reg_bram_0_31,
    ram_reg_bram_0_32,
    ram_reg_bram_0_33,
    ram_reg_bram_0_34,
    ram_reg_bram_0_35,
    ram_reg_bram_0_36,
    ram_reg_bram_0_37,
    ram_reg_bram_0_38,
    ram_reg_bram_0_39,
    ram_reg_bram_0_40,
    ram_reg_bram_0_41,
    ram_reg_bram_0_42,
    ram_reg_bram_0_43,
    ram_reg_bram_0_44,
    ram_reg_bram_0_45,
    ram_reg_bram_0_46,
    ram_reg_bram_0_47,
    ram_reg_bram_0_48,
    ram_reg_bram_0_49,
    ram_reg_bram_0_50,
    ram_reg_bram_0_51,
    ram_reg_bram_0_52,
    ram_reg_bram_0_53,
    ram_reg_bram_0_54,
    ram_reg_bram_0_55,
    ram_reg_bram_0_56,
    ram_reg_bram_0_57,
    ram_reg_bram_0_58,
    ram_reg_bram_0_59,
    ram_reg_bram_0_60,
    ram_reg_bram_0_61,
    ram_reg_bram_0_62,
    ap_clk,
    Q,
    ram_reg_bram_0_63,
    tmp_5_fu_1807_p9,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ,
    ram_reg_bram_0_64,
    ram_reg_bram_0_65,
    ram_reg_bram_0_66,
    ram_reg_bram_0_67,
    ram_reg_bram_0_68,
    img_gray_src_data_empty_n,
    ap_enable_reg_pp3_iter1,
    ap_enable_reg_pp3_iter2,
    icmp_ln886_2_reg_3834_pp3_iter5_reg,
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ,
    img_gray_dst_data_full_n,
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ,
    and_ln271_reg_3784,
    ram_reg_bram_0_69,
    ram_reg_bram_0_70,
    \src_buf_V_4_6_3_reg_3939[7]_i_2 ,
    \src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ,
    \src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_i_2 );
  output [0:0]DOUTBDOUT;
  output buf_0_V_ce0;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ap_block_pp3_stage0_subdone;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output ram_reg_bram_0_14;
  output ram_reg_bram_0_15;
  output ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output ram_reg_bram_0_21;
  output ram_reg_bram_0_22;
  output ram_reg_bram_0_23;
  output ram_reg_bram_0_24;
  output ram_reg_bram_0_25;
  output ram_reg_bram_0_26;
  output ram_reg_bram_0_27;
  output ram_reg_bram_0_28;
  output ram_reg_bram_0_29;
  output ram_reg_bram_0_30;
  output ram_reg_bram_0_31;
  output ram_reg_bram_0_32;
  output ram_reg_bram_0_33;
  output ram_reg_bram_0_34;
  output ram_reg_bram_0_35;
  output ram_reg_bram_0_36;
  output ram_reg_bram_0_37;
  output ram_reg_bram_0_38;
  output ram_reg_bram_0_39;
  output ram_reg_bram_0_40;
  output ram_reg_bram_0_41;
  output ram_reg_bram_0_42;
  output ram_reg_bram_0_43;
  output ram_reg_bram_0_44;
  output ram_reg_bram_0_45;
  output ram_reg_bram_0_46;
  output ram_reg_bram_0_47;
  output ram_reg_bram_0_48;
  output ram_reg_bram_0_49;
  output ram_reg_bram_0_50;
  output ram_reg_bram_0_51;
  output ram_reg_bram_0_52;
  output ram_reg_bram_0_53;
  output ram_reg_bram_0_54;
  output ram_reg_bram_0_55;
  output ram_reg_bram_0_56;
  output ram_reg_bram_0_57;
  output ram_reg_bram_0_58;
  output ram_reg_bram_0_59;
  output ram_reg_bram_0_60;
  output ram_reg_bram_0_61;
  output ram_reg_bram_0_62;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_63;
  input [1:0]tmp_5_fu_1807_p9;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ;
  input [1:0]ram_reg_bram_0_64;
  input [2:0]ram_reg_bram_0_65;
  input ram_reg_bram_0_66;
  input ram_reg_bram_0_67;
  input [1:0]ram_reg_bram_0_68;
  input img_gray_src_data_empty_n;
  input ap_enable_reg_pp3_iter1;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln886_2_reg_3834_pp3_iter5_reg;
  input \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ;
  input img_gray_dst_data_full_n;
  input \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ;
  input and_ln271_reg_3784;
  input [10:0]ram_reg_bram_0_69;
  input [10:0]ram_reg_bram_0_70;
  input [1:0]\src_buf_V_4_6_3_reg_3939[7]_i_2 ;
  input [1:0]\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ;
  input [1:0]\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ;
  input [1:0]\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ;
  input [1:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ;
  input [1:0]\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 ;

  wire [10:0]ADDRARDADDR;
  wire [0:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln271_reg_3784;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_2_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire buf_0_V_ce0;
  wire [7:0]buf_6_V_q0;
  wire buf_6_V_we1;
  wire \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ;
  wire \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ;
  wire icmp_ln886_2_reg_3834_pp3_iter5_reg;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire ram_reg_bram_0_21;
  wire ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire ram_reg_bram_0_28;
  wire ram_reg_bram_0_29;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_30;
  wire ram_reg_bram_0_31;
  wire ram_reg_bram_0_32;
  wire ram_reg_bram_0_33;
  wire ram_reg_bram_0_34;
  wire ram_reg_bram_0_35;
  wire ram_reg_bram_0_36;
  wire ram_reg_bram_0_37;
  wire ram_reg_bram_0_38;
  wire ram_reg_bram_0_39;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_40;
  wire ram_reg_bram_0_41;
  wire ram_reg_bram_0_42;
  wire ram_reg_bram_0_43;
  wire ram_reg_bram_0_44;
  wire ram_reg_bram_0_45;
  wire ram_reg_bram_0_46;
  wire ram_reg_bram_0_47;
  wire ram_reg_bram_0_48;
  wire ram_reg_bram_0_49;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_50;
  wire ram_reg_bram_0_51;
  wire ram_reg_bram_0_52;
  wire ram_reg_bram_0_53;
  wire ram_reg_bram_0_54;
  wire ram_reg_bram_0_55;
  wire ram_reg_bram_0_56;
  wire ram_reg_bram_0_57;
  wire ram_reg_bram_0_58;
  wire ram_reg_bram_0_59;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_60;
  wire ram_reg_bram_0_61;
  wire ram_reg_bram_0_62;
  wire [7:0]ram_reg_bram_0_63;
  wire [1:0]ram_reg_bram_0_64;
  wire [2:0]ram_reg_bram_0_65;
  wire ram_reg_bram_0_66;
  wire ram_reg_bram_0_67;
  wire [1:0]ram_reg_bram_0_68;
  wire [10:0]ram_reg_bram_0_69;
  wire ram_reg_bram_0_7;
  wire [10:0]ram_reg_bram_0_70;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_2__2_n_3;
  wire [1:0]\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 ;
  wire [1:0]\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 ;
  wire [1:0]\src_buf_V_4_6_3_reg_3939[7]_i_2 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ;
  wire [1:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 ;
  wire [1:0]tmp_5_fu_1807_p9;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h00F7)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(icmp_ln886_2_reg_3834_pp3_iter5_reg),
        .I1(\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0 ),
        .I2(img_gray_dst_data_full_n),
        .I3(ap_enable_reg_pp3_iter1_i_2_n_3),
        .O(ap_block_pp3_stage0_subdone));
  LUT4 #(
    .INIT(16'h0040)) 
    ap_enable_reg_pp3_iter1_i_2
       (.I0(\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0 ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(and_ln271_reg_3784),
        .I3(img_gray_src_data_empty_n),
        .O(ap_enable_reg_pp3_iter1_i_2_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_6_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_63}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],buf_6_V_q0[7],DOUTBDOUT,buf_6_V_q0[5:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_6_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0_64[0]),
        .I1(ram_reg_bram_0_i_2__2_n_3),
        .I2(ram_reg_bram_0_64[1]),
        .I3(ram_reg_bram_0_65[2]),
        .I4(ram_reg_bram_0_65[1]),
        .I5(ram_reg_bram_0_66),
        .O(buf_6_V_we1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_69[2]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_69[1]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_69[0]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_67),
        .I1(ram_reg_bram_0_68[0]),
        .I2(img_gray_src_data_empty_n),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_bram_0_68[1]),
        .I5(ap_block_pp3_stage0_subdone),
        .O(WEA));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_0_i_2__2
       (.I0(img_gray_src_data_empty_n),
        .I1(ram_reg_bram_0_68[0]),
        .I2(ram_reg_bram_0_67),
        .O(ram_reg_bram_0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__3
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_subdone),
        .O(buf_0_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_2__4
       (.I0(ram_reg_bram_0_69[10]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[10]),
        .O(ADDRARDADDR[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_69[9]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[9]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_69[8]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_69[7]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_69[6]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[6]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_69[5]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_69[4]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_69[3]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_68[1]),
        .I3(ram_reg_bram_0_70[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_38));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_37));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[2]_i_4 
       (.I0(buf_6_V_q0[2]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_36));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[3]_i_4 
       (.I0(buf_6_V_q0[3]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_35));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[4]_i_4 
       (.I0(buf_6_V_q0[4]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_34));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[5]_i_4 
       (.I0(buf_6_V_q0[5]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_33));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[6]_i_4 
       (.I0(DOUTBDOUT),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_32));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_31));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_62));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_61));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[2]_i_4 
       (.I0(buf_6_V_q0[2]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_60));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[3]_i_4 
       (.I0(buf_6_V_q0[3]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_59));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[4]_i_4 
       (.I0(buf_6_V_q0[4]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_58));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[5]_i_4 
       (.I0(buf_6_V_q0[5]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_57));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[6]_i_4 
       (.I0(DOUTBDOUT),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_56));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_55));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_26));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_27));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[2]_i_4 
       (.I0(buf_6_V_q0[2]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_25));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[3]_i_4 
       (.I0(buf_6_V_q0[3]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_28));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[4]_i_4 
       (.I0(buf_6_V_q0[4]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_24));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[5]_i_4 
       (.I0(buf_6_V_q0[5]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_29));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[6]_i_4 
       (.I0(DOUTBDOUT),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_30));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_16));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_17));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[2]_i_4 
       (.I0(buf_6_V_q0[2]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_18));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[3]_i_4 
       (.I0(buf_6_V_q0[3]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_19));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[4]_i_5 
       (.I0(buf_6_V_q0[4]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_20));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[5]_i_4 
       (.I0(buf_6_V_q0[5]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_21));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[6]_i_4 
       (.I0(DOUTBDOUT),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_15));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[7]_i_6 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_22));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[0]_i_3 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_11));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[1]_i_3 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[2]_i_3 
       (.I0(buf_6_V_q0[2]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_10));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[3]_i_3 
       (.I0(buf_6_V_q0[3]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[4]_i_3 
       (.I0(buf_6_V_q0[4]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_9));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[5]_i_3 
       (.I0(buf_6_V_q0[5]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_14));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_4_6_3_reg_3939[7]_i_2 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939[7]_i_2 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_8));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[0]_i_6 
       (.I0(buf_6_V_q0[0]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[0]_i_8 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_54));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[1]_i_6 
       (.I0(buf_6_V_q0[1]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[1]_i_8 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_53));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[2]_i_6 
       (.I0(buf_6_V_q0[2]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[2]_i_8 
       (.I0(buf_6_V_q0[2]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_52));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[3]_i_6 
       (.I0(buf_6_V_q0[3]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[3]_i_8 
       (.I0(buf_6_V_q0[3]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_51));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[4]_i_6 
       (.I0(buf_6_V_q0[4]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[4]_i_8 
       (.I0(buf_6_V_q0[4]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_50));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[5]_i_6 
       (.I0(buf_6_V_q0[5]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_6));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[5]_i_8 
       (.I0(buf_6_V_q0[5]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_49));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[6]_i_6 
       (.I0(DOUTBDOUT),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_7));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[6]_i_8 
       (.I0(DOUTBDOUT),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_48));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_7 
       (.I0(buf_6_V_q0[7]),
        .I1(tmp_5_fu_1807_p9[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(tmp_5_fu_1807_p9[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_9 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_47));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[0]_i_5 
       (.I0(buf_6_V_q0[0]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [0]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .O(ram_reg_bram_0_46));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[1]_i_5 
       (.I0(buf_6_V_q0[1]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [1]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .O(ram_reg_bram_0_45));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[2]_i_5 
       (.I0(buf_6_V_q0[2]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [2]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .O(ram_reg_bram_0_44));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[3]_i_5 
       (.I0(buf_6_V_q0[3]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [3]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .O(ram_reg_bram_0_43));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[4]_i_5 
       (.I0(buf_6_V_q0[4]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [4]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .O(ram_reg_bram_0_42));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[5]_i_5 
       (.I0(buf_6_V_q0[5]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [5]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .O(ram_reg_bram_0_41));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[6]_i_5 
       (.I0(DOUTBDOUT),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [6]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .O(ram_reg_bram_0_40));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_6_3_reg_3927[7]_i_5 
       (.I0(buf_6_V_q0[7]),
        .I1(ram_reg_bram_0_65[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2 [7]),
        .I3(ram_reg_bram_0_65[0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .O(ram_reg_bram_0_39));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10
   (CO,
    \zext_ln37_reg_3648_reg[7] ,
    \sub_i_i29_reg_3668_reg[8] ,
    \zext_ln37_reg_3648_reg[7]_0 ,
    \sub_i_i29_reg_3668_reg[8]_0 ,
    \zext_ln37_reg_3648_reg[7]_1 ,
    D,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ,
    \src_buf_V_4_1_1_reg_1053_reg[7] ,
    \src_buf_V_4_4_1_reg_1017_reg[7] ,
    \src_buf_V_4_3_1_reg_1029_reg[7] ,
    \src_buf_V_4_2_1_reg_1041_reg[7] ,
    \src_buf_V_5_6_3_reg_3933_reg[7] ,
    \spec_select5219_reg_3712_reg[0] ,
    \src_buf_V_5_2_1_reg_1005_reg[7] ,
    \src_buf_V_5_4_1_reg_981_reg[7] ,
    \src_buf_V_5_3_1_reg_993_reg[7] ,
    \src_buf_V_6_6_3_reg_3927_reg[7] ,
    \spec_select5235_reg_3717_reg[0] ,
    \src_buf_V_6_4_1_reg_957_reg[7] ,
    \src_buf_V_6_3_1_reg_969_reg[7] ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ,
    \spec_select5219_reg_3712_reg[0]_0 ,
    \spec_select5235_reg_3717_reg[0]_0 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ,
    \spec_select5219_reg_3712_reg[0]_1 ,
    \spec_select5235_reg_3717_reg[0]_1 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ,
    \spec_select5219_reg_3712_reg[0]_2 ,
    \spec_select5235_reg_3717_reg[0]_2 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ,
    \spec_select5219_reg_3712_reg[0]_3 ,
    \spec_select5235_reg_3717_reg[0]_3 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ,
    \spec_select5219_reg_3712_reg[0]_4 ,
    \spec_select5235_reg_3717_reg[0]_4 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ,
    \spec_select5219_reg_3712_reg[0]_5 ,
    \spec_select5235_reg_3717_reg[0]_5 ,
    \spec_select5219_reg_3712_reg[0]_6 ,
    \spec_select5235_reg_3717_reg[0]_6 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ,
    \src_buf_V_3_1_1_reg_1101_reg[7] ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ,
    \src_buf_V_3_2_1_reg_1089_reg[7] ,
    \src_buf_V_2_1_1_reg_1149_reg[7] ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ,
    \src_buf_V_2_2_1_reg_1137_reg[7] ,
    \src_buf_V_2_3_1_reg_1125_reg[7] ,
    \src_buf_V_2_4_1_reg_1113_reg[7] ,
    \src_buf_V_2_6_3_reg_3951_reg[7] ,
    \src_buf_V_1_2_1_reg_1185_reg[7] ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ,
    \src_buf_V_1_3_1_reg_1173_reg[7] ,
    \src_buf_V_1_4_1_reg_1161_reg[7] ,
    \src_buf_V_3_4_1_reg_1065_reg[7] ,
    \src_buf_V_3_6_3_reg_3945_reg[7] ,
    \src_buf_V_3_3_1_reg_1077_reg[7] ,
    \src_buf_V_0_6_3_reg_3963_reg[7] ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ,
    \src_buf_V_0_4_1_reg_1197_reg[7] ,
    \src_buf_V_0_3_1_reg_1209_reg[7] ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ,
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ,
    \src_buf_V_1_6_3_reg_3957_reg[7] ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_0,
    WEA,
    zext_ln37_reg_3648,
    ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4,
    \and_ln192_5_reg_3907_reg[0]_i_5_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ,
    \src_buf_V_4_6_3_reg_3939_reg[7] ,
    \src_buf_V_4_6_3_reg_3939_reg[5] ,
    \src_buf_V_4_6_3_reg_3939_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ,
    \src_buf_V_4_3_1_reg_1029_reg[7]_0 ,
    \src_buf_V_4_3_1_reg_1029_reg[7]_1 ,
    \src_buf_V_4_2_1_reg_1041_reg[7]_0 ,
    \src_buf_V_4_2_1_reg_1041_reg[7]_1 ,
    \src_buf_V_4_1_1_reg_1053_reg[7]_0 ,
    \src_buf_V_4_1_1_reg_1053_reg[7]_1 ,
    icmp_ln882_2_reg_3771_pp3_iter2_reg,
    spec_select5203_reg_3707,
    \src_buf_V_4_6_3_reg_3939_reg[7]_1 ,
    \src_buf_V_4_6_3_reg_3939_reg[6] ,
    \src_buf_V_5_4_1_reg_981_reg[7]_0 ,
    \src_buf_V_5_4_1_reg_981_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ,
    \src_buf_V_5_3_1_reg_993_reg[7]_0 ,
    \src_buf_V_5_3_1_reg_993_reg[7]_1 ,
    \src_buf_V_5_2_1_reg_1005_reg[7]_0 ,
    \src_buf_V_5_2_1_reg_1005_reg[7]_1 ,
    spec_select5219_reg_3712,
    \src_buf_V_5_6_3_reg_3933_reg[7]_0 ,
    \src_buf_V_6_4_1_reg_957_reg[7]_0 ,
    \src_buf_V_6_4_1_reg_957_reg[7]_1 ,
    \src_buf_V_6_3_1_reg_969_reg[7]_0 ,
    \src_buf_V_6_3_1_reg_969_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ,
    spec_select5235_reg_3717,
    \src_buf_V_6_6_3_reg_3927_reg[7]_0 ,
    tmp_5_fu_1807_p9,
    \src_buf_V_6_6_3_reg_3927_reg[7]_1 ,
    DOUTBDOUT,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 ,
    \src_buf_V_6_4_1_reg_957_reg[2] ,
    \src_buf_V_4_6_3_reg_3939_reg[4] ,
    \src_buf_V_5_6_3_reg_3933_reg[4] ,
    \src_buf_V_6_6_3_reg_3927_reg[4] ,
    \src_buf_V_6_6_3_reg_3927_reg[4]_0 ,
    \src_buf_V_3_2_1_reg_1089_reg[7]_0 ,
    \and_ln192_5_reg_3907[0]_i_38_0 ,
    \src_buf_V_3_2_1_reg_1089_reg[7]_1 ,
    \and_ln192_5_reg_3907[0]_i_52_0 ,
    \src_buf_V_4_6_3_reg_3939_reg[2] ,
    \src_buf_V_5_6_3_reg_3933_reg[2] ,
    \src_buf_V_6_6_3_reg_3927_reg[2] ,
    \src_buf_V_6_6_3_reg_3927_reg[2]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ,
    \src_buf_V_4_6_3_reg_3939_reg[0] ,
    \src_buf_V_5_6_3_reg_3933_reg[0] ,
    \src_buf_V_6_6_3_reg_3927_reg[0] ,
    \src_buf_V_6_6_3_reg_3927_reg[0]_0 ,
    \src_buf_V_4_6_3_reg_3939_reg[1] ,
    \src_buf_V_5_6_3_reg_3933_reg[1] ,
    \src_buf_V_6_6_3_reg_3927_reg[1] ,
    \src_buf_V_6_6_3_reg_3927_reg[1]_0 ,
    \src_buf_V_4_6_3_reg_3939_reg[3] ,
    \src_buf_V_5_6_3_reg_3933_reg[3] ,
    \src_buf_V_6_6_3_reg_3927_reg[3] ,
    \src_buf_V_6_6_3_reg_3927_reg[3]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ,
    \src_buf_V_4_6_3_reg_3939_reg[5]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[5] ,
    \src_buf_V_6_6_3_reg_3927_reg[5] ,
    \src_buf_V_6_6_3_reg_3927_reg[5]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[6] ,
    \src_buf_V_6_6_3_reg_3927_reg[6] ,
    \src_buf_V_4_6_3_reg_3939_reg[6]_0 ,
    \src_buf_V_6_6_3_reg_3927_reg[6]_0 ,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    img_gray_src_data_empty_n,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ,
    \src_buf_V_3_1_1_reg_1101_reg[7]_0 ,
    \src_buf_V_3_1_1_reg_1101_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ,
    \src_buf_V_2_1_1_reg_1149_reg[7]_0 ,
    \src_buf_V_2_1_1_reg_1149_reg[7]_1 ,
    \src_buf_V_2_2_1_reg_1137_reg[7]_0 ,
    \src_buf_V_2_2_1_reg_1137_reg[7]_1 ,
    \src_buf_V_2_3_1_reg_1125_reg[7]_0 ,
    \src_buf_V_2_3_1_reg_1125_reg[7]_1 ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_0 ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_1 ,
    \src_buf_V_1_4_1_reg_1161_reg[0] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ,
    \src_buf_V_1_2_1_reg_1185_reg[7]_0 ,
    \src_buf_V_1_2_1_reg_1185_reg[7]_1 ,
    \src_buf_V_1_3_1_reg_1173_reg[7]_0 ,
    \src_buf_V_1_3_1_reg_1173_reg[7]_1 ,
    \src_buf_V_3_3_1_reg_1077_reg[7]_0 ,
    \src_buf_V_3_3_1_reg_1077_reg[7]_1 ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_0 ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_1 ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_0 ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_1 ,
    \src_buf_V_0_3_1_reg_1209_reg[7]_0 ,
    \src_buf_V_0_3_1_reg_1209_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_0 ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_1 ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_2 ,
    \src_buf_V_3_6_3_reg_3945_reg[6] ,
    \src_buf_V_3_6_3_reg_3945_reg[0] ,
    \src_buf_V_3_6_3_reg_3945_reg[1] ,
    \src_buf_V_3_6_3_reg_3945_reg[2] ,
    \src_buf_V_3_6_3_reg_3945_reg[3] ,
    \src_buf_V_3_6_3_reg_3945_reg[4] ,
    \src_buf_V_3_6_3_reg_3945_reg[5] ,
    \src_buf_V_3_6_3_reg_3945_reg[7]_3 ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_2 ,
    \src_buf_V_2_6_3_reg_3951_reg[6] ,
    \src_buf_V_2_6_3_reg_3951_reg[4] ,
    \src_buf_V_2_6_3_reg_3951_reg[2] ,
    \src_buf_V_2_6_3_reg_3951_reg[0] ,
    \src_buf_V_2_6_3_reg_3951_reg[1] ,
    \src_buf_V_2_6_3_reg_3951_reg[3] ,
    \src_buf_V_2_6_3_reg_3951_reg[5] ,
    \src_buf_V_2_6_3_reg_3951_reg[7]_3 ,
    \src_buf_V_0_6_3_reg_3963_reg[0] ,
    \src_buf_V_0_6_3_reg_3963_reg[7]_2 ,
    \src_buf_V_0_6_3_reg_3963_reg[6] ,
    \src_buf_V_0_6_3_reg_3963_reg[5] ,
    \src_buf_V_0_6_3_reg_3963_reg[4] ,
    \src_buf_V_0_6_3_reg_3963_reg[3] ,
    \src_buf_V_0_6_3_reg_3963_reg[2] ,
    \src_buf_V_0_6_3_reg_3963_reg[1] ,
    \src_buf_V_0_6_3_reg_3963_reg[0]_0 ,
    \src_buf_V_6_6_3_reg_3927_reg[7]_2 ,
    \src_buf_V_6_6_3_reg_3927_reg[6]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[5]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[4]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[3]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[2]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[1]_1 ,
    \src_buf_V_6_6_3_reg_3927_reg[0]_1 ,
    \src_buf_V_5_6_3_reg_3933_reg[0]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[7]_1 ,
    \src_buf_V_5_6_3_reg_3933_reg[6]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[5]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[4]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[3]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[2]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[1]_0 ,
    \src_buf_V_5_6_3_reg_3933_reg[0]_1 ,
    \src_buf_V_1_6_3_reg_3957_reg[0] ,
    \src_buf_V_1_6_3_reg_3957_reg[7]_2 ,
    \src_buf_V_1_6_3_reg_3957_reg[6] ,
    \src_buf_V_1_6_3_reg_3957_reg[5] ,
    \src_buf_V_1_6_3_reg_3957_reg[4] ,
    \src_buf_V_1_6_3_reg_3957_reg[3] ,
    \src_buf_V_1_6_3_reg_3957_reg[2] ,
    \src_buf_V_1_6_3_reg_3957_reg[1] ,
    \src_buf_V_1_6_3_reg_3957_reg[0]_0 );
  output [0:0]CO;
  output [0:0]\zext_ln37_reg_3648_reg[7] ;
  output [0:0]\sub_i_i29_reg_3668_reg[8] ;
  output [0:0]\zext_ln37_reg_3648_reg[7]_0 ;
  output [0:0]\sub_i_i29_reg_3668_reg[8]_0 ;
  output [0:0]\zext_ln37_reg_3648_reg[7]_1 ;
  output [7:0]D;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ;
  output [7:0]\src_buf_V_4_1_1_reg_1053_reg[7] ;
  output [7:0]\src_buf_V_4_4_1_reg_1017_reg[7] ;
  output [7:0]\src_buf_V_4_3_1_reg_1029_reg[7] ;
  output [7:0]\src_buf_V_4_2_1_reg_1041_reg[7] ;
  output [7:0]\src_buf_V_5_6_3_reg_3933_reg[7] ;
  output \spec_select5219_reg_3712_reg[0] ;
  output [7:0]\src_buf_V_5_2_1_reg_1005_reg[7] ;
  output [7:0]\src_buf_V_5_4_1_reg_981_reg[7] ;
  output [7:0]\src_buf_V_5_3_1_reg_993_reg[7] ;
  output [7:0]\src_buf_V_6_6_3_reg_3927_reg[7] ;
  output \spec_select5235_reg_3717_reg[0] ;
  output [7:0]\src_buf_V_6_4_1_reg_957_reg[7] ;
  output [7:0]\src_buf_V_6_3_1_reg_969_reg[7] ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ;
  output \spec_select5219_reg_3712_reg[0]_0 ;
  output \spec_select5235_reg_3717_reg[0]_0 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ;
  output \spec_select5219_reg_3712_reg[0]_1 ;
  output \spec_select5235_reg_3717_reg[0]_1 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ;
  output \spec_select5219_reg_3712_reg[0]_2 ;
  output \spec_select5235_reg_3717_reg[0]_2 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ;
  output \spec_select5219_reg_3712_reg[0]_3 ;
  output \spec_select5235_reg_3717_reg[0]_3 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ;
  output \spec_select5219_reg_3712_reg[0]_4 ;
  output \spec_select5235_reg_3717_reg[0]_4 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ;
  output \spec_select5219_reg_3712_reg[0]_5 ;
  output \spec_select5235_reg_3717_reg[0]_5 ;
  output \spec_select5219_reg_3712_reg[0]_6 ;
  output \spec_select5235_reg_3717_reg[0]_6 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ;
  output [7:0]\src_buf_V_3_1_1_reg_1101_reg[7] ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ;
  output [7:0]\src_buf_V_3_2_1_reg_1089_reg[7] ;
  output [7:0]\src_buf_V_2_1_1_reg_1149_reg[7] ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ;
  output [7:0]\src_buf_V_2_2_1_reg_1137_reg[7] ;
  output [7:0]\src_buf_V_2_3_1_reg_1125_reg[7] ;
  output [7:0]\src_buf_V_2_4_1_reg_1113_reg[7] ;
  output [7:0]\src_buf_V_2_6_3_reg_3951_reg[7] ;
  output [7:0]\src_buf_V_1_2_1_reg_1185_reg[7] ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ;
  output [7:0]\src_buf_V_1_3_1_reg_1173_reg[7] ;
  output [7:0]\src_buf_V_1_4_1_reg_1161_reg[7] ;
  output [7:0]\src_buf_V_3_4_1_reg_1065_reg[7] ;
  output [7:0]\src_buf_V_3_6_3_reg_3945_reg[7] ;
  output [7:0]\src_buf_V_3_3_1_reg_1077_reg[7] ;
  output [7:0]\src_buf_V_0_6_3_reg_3963_reg[7] ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ;
  output [7:0]\src_buf_V_0_4_1_reg_1197_reg[7] ;
  output [7:0]\src_buf_V_0_3_1_reg_1209_reg[7] ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ;
  output \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ;
  output [7:0]\src_buf_V_1_6_3_reg_3957_reg[7] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_0;
  input [0:0]WEA;
  input [7:0]zext_ln37_reg_3648;
  input [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4;
  input [7:0]\and_ln192_5_reg_3907_reg[0]_i_5_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ;
  input [7:0]\src_buf_V_4_6_3_reg_3939_reg[7] ;
  input \src_buf_V_4_6_3_reg_3939_reg[5] ;
  input [7:0]\src_buf_V_4_6_3_reg_3939_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ;
  input [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_0 ;
  input [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_1 ;
  input [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_0 ;
  input [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_1 ;
  input [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_0 ;
  input [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_1 ;
  input icmp_ln882_2_reg_3771_pp3_iter2_reg;
  input spec_select5203_reg_3707;
  input \src_buf_V_4_6_3_reg_3939_reg[7]_1 ;
  input [2:0]\src_buf_V_4_6_3_reg_3939_reg[6] ;
  input [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_0 ;
  input [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ;
  input [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_0 ;
  input [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_1 ;
  input [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_0 ;
  input [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_1 ;
  input spec_select5219_reg_3712;
  input \src_buf_V_5_6_3_reg_3933_reg[7]_0 ;
  input [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_0 ;
  input [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_1 ;
  input [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_0 ;
  input [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ;
  input spec_select5235_reg_3717;
  input \src_buf_V_6_6_3_reg_3927_reg[7]_0 ;
  input [2:0]tmp_5_fu_1807_p9;
  input \src_buf_V_6_6_3_reg_3927_reg[7]_1 ;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ;
  input [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 ;
  input \src_buf_V_6_4_1_reg_957_reg[2] ;
  input \src_buf_V_4_6_3_reg_3939_reg[4] ;
  input \src_buf_V_5_6_3_reg_3933_reg[4] ;
  input \src_buf_V_6_6_3_reg_3927_reg[4] ;
  input \src_buf_V_6_6_3_reg_3927_reg[4]_0 ;
  input [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_0 ;
  input \and_ln192_5_reg_3907[0]_i_38_0 ;
  input [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_1 ;
  input \and_ln192_5_reg_3907[0]_i_52_0 ;
  input \src_buf_V_4_6_3_reg_3939_reg[2] ;
  input \src_buf_V_5_6_3_reg_3933_reg[2] ;
  input \src_buf_V_6_6_3_reg_3927_reg[2] ;
  input \src_buf_V_6_6_3_reg_3927_reg[2]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ;
  input \src_buf_V_4_6_3_reg_3939_reg[0] ;
  input \src_buf_V_5_6_3_reg_3933_reg[0] ;
  input \src_buf_V_6_6_3_reg_3927_reg[0] ;
  input \src_buf_V_6_6_3_reg_3927_reg[0]_0 ;
  input \src_buf_V_4_6_3_reg_3939_reg[1] ;
  input \src_buf_V_5_6_3_reg_3933_reg[1] ;
  input \src_buf_V_6_6_3_reg_3927_reg[1] ;
  input \src_buf_V_6_6_3_reg_3927_reg[1]_0 ;
  input \src_buf_V_4_6_3_reg_3939_reg[3] ;
  input \src_buf_V_5_6_3_reg_3933_reg[3] ;
  input \src_buf_V_6_6_3_reg_3927_reg[3] ;
  input \src_buf_V_6_6_3_reg_3927_reg[3]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ;
  input \src_buf_V_4_6_3_reg_3939_reg[5]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[5] ;
  input \src_buf_V_6_6_3_reg_3927_reg[5] ;
  input \src_buf_V_6_6_3_reg_3927_reg[5]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[6] ;
  input \src_buf_V_6_6_3_reg_3927_reg[6] ;
  input \src_buf_V_4_6_3_reg_3939_reg[6]_0 ;
  input \src_buf_V_6_6_3_reg_3927_reg[6]_0 ;
  input [2:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [2:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [0:0]ram_reg_bram_0_5;
  input img_gray_src_data_empty_n;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ;
  input [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_0 ;
  input [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ;
  input [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_0 ;
  input [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_1 ;
  input [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_0 ;
  input [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_1 ;
  input [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_0 ;
  input [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_1 ;
  input [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_0 ;
  input [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_1 ;
  input \src_buf_V_1_4_1_reg_1161_reg[0] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ;
  input [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_0 ;
  input [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_1 ;
  input [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_0 ;
  input [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_1 ;
  input [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_0 ;
  input [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_1 ;
  input [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_0 ;
  input [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_1 ;
  input [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_0 ;
  input [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_1 ;
  input [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_0 ;
  input [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ;
  input [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_0 ;
  input [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_1 ;
  input [2:0]\src_buf_V_3_6_3_reg_3945_reg[7]_2 ;
  input \src_buf_V_3_6_3_reg_3945_reg[6] ;
  input \src_buf_V_3_6_3_reg_3945_reg[0] ;
  input \src_buf_V_3_6_3_reg_3945_reg[1] ;
  input \src_buf_V_3_6_3_reg_3945_reg[2] ;
  input \src_buf_V_3_6_3_reg_3945_reg[3] ;
  input \src_buf_V_3_6_3_reg_3945_reg[4] ;
  input \src_buf_V_3_6_3_reg_3945_reg[5] ;
  input \src_buf_V_3_6_3_reg_3945_reg[7]_3 ;
  input [2:0]\src_buf_V_2_6_3_reg_3951_reg[7]_2 ;
  input \src_buf_V_2_6_3_reg_3951_reg[6] ;
  input \src_buf_V_2_6_3_reg_3951_reg[4] ;
  input \src_buf_V_2_6_3_reg_3951_reg[2] ;
  input \src_buf_V_2_6_3_reg_3951_reg[0] ;
  input \src_buf_V_2_6_3_reg_3951_reg[1] ;
  input \src_buf_V_2_6_3_reg_3951_reg[3] ;
  input \src_buf_V_2_6_3_reg_3951_reg[5] ;
  input \src_buf_V_2_6_3_reg_3951_reg[7]_3 ;
  input [2:0]\src_buf_V_0_6_3_reg_3963_reg[0] ;
  input \src_buf_V_0_6_3_reg_3963_reg[7]_2 ;
  input \src_buf_V_0_6_3_reg_3963_reg[6] ;
  input \src_buf_V_0_6_3_reg_3963_reg[5] ;
  input \src_buf_V_0_6_3_reg_3963_reg[4] ;
  input \src_buf_V_0_6_3_reg_3963_reg[3] ;
  input \src_buf_V_0_6_3_reg_3963_reg[2] ;
  input \src_buf_V_0_6_3_reg_3963_reg[1] ;
  input \src_buf_V_0_6_3_reg_3963_reg[0]_0 ;
  input \src_buf_V_6_6_3_reg_3927_reg[7]_2 ;
  input \src_buf_V_6_6_3_reg_3927_reg[6]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[5]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[4]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[3]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[2]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[1]_1 ;
  input \src_buf_V_6_6_3_reg_3927_reg[0]_1 ;
  input [2:0]\src_buf_V_5_6_3_reg_3933_reg[0]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[7]_1 ;
  input \src_buf_V_5_6_3_reg_3933_reg[6]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[5]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[4]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[3]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[2]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[1]_0 ;
  input \src_buf_V_5_6_3_reg_3933_reg[0]_1 ;
  input [2:0]\src_buf_V_1_6_3_reg_3957_reg[0] ;
  input \src_buf_V_1_6_3_reg_3957_reg[7]_2 ;
  input \src_buf_V_1_6_3_reg_3957_reg[6] ;
  input \src_buf_V_1_6_3_reg_3957_reg[5] ;
  input \src_buf_V_1_6_3_reg_3957_reg[4] ;
  input \src_buf_V_1_6_3_reg_3957_reg[3] ;
  input \src_buf_V_1_6_3_reg_3957_reg[2] ;
  input \src_buf_V_1_6_3_reg_3957_reg[1] ;
  input \src_buf_V_1_6_3_reg_3957_reg[0]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire \and_ln192_2_reg_3886[0]_i_25_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_26_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_27_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_28_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_29_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_30_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_31_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_32_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_33_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_34_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_35_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_36_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_37_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_38_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_39_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_40_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_41_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_42_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_43_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_54_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_55_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_56_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_57_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_58_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_59_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_60_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_61_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_67_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_68_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_69_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_70_n_3 ;
  wire \and_ln192_2_reg_3886[0]_i_71_n_3 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_4_n_10 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_4_n_7 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_4_n_8 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_4_n_9 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_5_n_10 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_5_n_7 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_5_n_8 ;
  wire \and_ln192_2_reg_3886_reg[0]_i_5_n_9 ;
  wire \and_ln192_4_reg_3900[0]_i_10_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_11_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_12_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_13_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_14_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_15_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_16_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_17_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_18_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_19_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_20_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_21_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_22_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_23_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_24_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_25_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_26_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_27_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_28_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_29_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_30_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_31_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_32_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_33_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_34_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_35_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_4_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_5_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_6_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_7_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_8_n_3 ;
  wire \and_ln192_4_reg_3900[0]_i_9_n_3 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_2_n_10 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_2_n_7 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_2_n_8 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_2_n_9 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_3_n_10 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_3_n_7 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_3_n_8 ;
  wire \and_ln192_4_reg_3900_reg[0]_i_3_n_9 ;
  wire \and_ln192_5_reg_3907[0]_i_26_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_27_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_28_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_29_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_30_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_31_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_32_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_33_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_34_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_35_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_36_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_37_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_38_0 ;
  wire \and_ln192_5_reg_3907[0]_i_38_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_39_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_40_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_41_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_42_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_43_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_44_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_52_0 ;
  wire \and_ln192_5_reg_3907[0]_i_52_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_53_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_54_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_55_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_56_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_57_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_58_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_59_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_63_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_64_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_65_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_66_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_67_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_68_n_3 ;
  wire \and_ln192_5_reg_3907[0]_i_69_n_3 ;
  wire [7:0]\and_ln192_5_reg_3907_reg[0]_i_5_0 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_5_n_10 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_5_n_7 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_5_n_8 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_5_n_9 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_6_n_10 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_6_n_7 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_6_n_8 ;
  wire \and_ln192_5_reg_3907_reg[0]_i_6_n_9 ;
  wire ap_clk;
  wire [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 ;
  wire buf_0_V_ce0;
  wire [7:0]buf_3_V_q0;
  wire buf_3_V_we1;
  wire icmp_ln882_2_reg_3771_pp3_iter2_reg;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ;
  wire \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ;
  wire img_gray_src_data_empty_n;
  wire [7:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_14_n_3;
  wire ram_reg_bram_0_i_15__0_n_3;
  wire spec_select5203_reg_3707;
  wire spec_select5219_reg_3712;
  wire \spec_select5219_reg_3712_reg[0] ;
  wire \spec_select5219_reg_3712_reg[0]_0 ;
  wire \spec_select5219_reg_3712_reg[0]_1 ;
  wire \spec_select5219_reg_3712_reg[0]_2 ;
  wire \spec_select5219_reg_3712_reg[0]_3 ;
  wire \spec_select5219_reg_3712_reg[0]_4 ;
  wire \spec_select5219_reg_3712_reg[0]_5 ;
  wire \spec_select5219_reg_3712_reg[0]_6 ;
  wire spec_select5235_reg_3717;
  wire \spec_select5235_reg_3717_reg[0] ;
  wire \spec_select5235_reg_3717_reg[0]_0 ;
  wire \spec_select5235_reg_3717_reg[0]_1 ;
  wire \spec_select5235_reg_3717_reg[0]_2 ;
  wire \spec_select5235_reg_3717_reg[0]_3 ;
  wire \spec_select5235_reg_3717_reg[0]_4 ;
  wire \spec_select5235_reg_3717_reg[0]_5 ;
  wire \spec_select5235_reg_3717_reg[0]_6 ;
  wire [7:0]\src_buf_V_0_3_1_reg_1209_reg[7] ;
  wire [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_0 ;
  wire [7:0]\src_buf_V_0_3_1_reg_1209_reg[7]_1 ;
  wire [7:0]\src_buf_V_0_4_1_reg_1197_reg[7] ;
  wire \src_buf_V_0_6_3_reg_3963[0]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[1]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[2]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[3]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[4]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[5]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[6]_i_3_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963[7]_i_3_n_3 ;
  wire [2:0]\src_buf_V_0_6_3_reg_3963_reg[0] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[0]_0 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[0]_i_2_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[1] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[1]_i_2_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[2] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[2]_i_2_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[3] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[3]_i_2_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[4] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[4]_i_2_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[5] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[5]_i_2_n_3 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[6] ;
  wire \src_buf_V_0_6_3_reg_3963_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_0_6_3_reg_3963_reg[7] ;
  wire [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_0 ;
  wire [7:0]\src_buf_V_0_6_3_reg_3963_reg[7]_1 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[7]_2 ;
  wire \src_buf_V_0_6_3_reg_3963_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_1_2_1_reg_1185_reg[7] ;
  wire [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_2_1_reg_1185_reg[7]_1 ;
  wire [7:0]\src_buf_V_1_3_1_reg_1173_reg[7] ;
  wire [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_3_1_reg_1173_reg[7]_1 ;
  wire \src_buf_V_1_4_1_reg_1161_reg[0] ;
  wire [7:0]\src_buf_V_1_4_1_reg_1161_reg[7] ;
  wire \src_buf_V_1_6_3_reg_3957[0]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[1]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[2]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[3]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[4]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[5]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[6]_i_3_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957[7]_i_3_n_3 ;
  wire [2:0]\src_buf_V_1_6_3_reg_3957_reg[0] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[0]_0 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[0]_i_2_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[1] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[1]_i_2_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[2] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[2]_i_2_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[3] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[3]_i_2_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[4] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[4]_i_2_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[5] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[5]_i_2_n_3 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[6] ;
  wire \src_buf_V_1_6_3_reg_3957_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_1_6_3_reg_3957_reg[7] ;
  wire [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_6_3_reg_3957_reg[7]_1 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[7]_2 ;
  wire \src_buf_V_1_6_3_reg_3957_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_2_1_1_reg_1149_reg[7] ;
  wire [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_1_1_reg_1149_reg[7]_1 ;
  wire [7:0]\src_buf_V_2_2_1_reg_1137_reg[7] ;
  wire [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_2_1_reg_1137_reg[7]_1 ;
  wire [7:0]\src_buf_V_2_3_1_reg_1125_reg[7] ;
  wire [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_3_1_reg_1125_reg[7]_1 ;
  wire [7:0]\src_buf_V_2_4_1_reg_1113_reg[7] ;
  wire \src_buf_V_2_6_3_reg_3951[0]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[1]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[2]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[3]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[4]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[5]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[6]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951[7]_i_3_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[0] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[1] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[2] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[3] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[4] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[5] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[6] ;
  wire \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_2_6_3_reg_3951_reg[7] ;
  wire [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_6_3_reg_3951_reg[7]_1 ;
  wire [2:0]\src_buf_V_2_6_3_reg_3951_reg[7]_2 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[7]_3 ;
  wire \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_3_1_1_reg_1101_reg[7] ;
  wire [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_1_1_reg_1101_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_2_1_reg_1089_reg[7] ;
  wire [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_2_1_reg_1089_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1077_reg[7] ;
  wire [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1077_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_4_1_reg_1065_reg[7] ;
  wire \src_buf_V_3_6_3_reg_3945[0]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[1]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[2]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[3]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[4]_i_4_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[5]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[6]_i_3_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945[7]_i_5_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[0] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[1] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[2] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[3] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[4] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[5] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[6] ;
  wire \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_3_6_3_reg_3945_reg[7] ;
  wire [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_6_3_reg_3945_reg[7]_1 ;
  wire [2:0]\src_buf_V_3_6_3_reg_3945_reg[7]_2 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[7]_3 ;
  wire \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ;
  wire [7:0]\src_buf_V_4_1_1_reg_1053_reg[7] ;
  wire [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_1_1_reg_1053_reg[7]_1 ;
  wire [7:0]\src_buf_V_4_2_1_reg_1041_reg[7] ;
  wire [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_2_1_reg_1041_reg[7]_1 ;
  wire [7:0]\src_buf_V_4_3_1_reg_1029_reg[7] ;
  wire [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_3_1_reg_1029_reg[7]_1 ;
  wire [7:0]\src_buf_V_4_4_1_reg_1017_reg[7] ;
  wire \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[0]_i_4_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[1]_i_4_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[2]_i_4_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[3]_i_4_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[4]_i_4_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[5]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[5]_i_4_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[6]_i_3_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939[7]_i_5_n_3 ;
  wire \src_buf_V_4_6_3_reg_3939_reg[0] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[1] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[2] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[3] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[4] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[5] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[5]_0 ;
  wire [2:0]\src_buf_V_4_6_3_reg_3939_reg[6] ;
  wire \src_buf_V_4_6_3_reg_3939_reg[6]_0 ;
  wire [7:0]\src_buf_V_4_6_3_reg_3939_reg[7] ;
  wire [7:0]\src_buf_V_4_6_3_reg_3939_reg[7]_0 ;
  wire \src_buf_V_4_6_3_reg_3939_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_2_1_reg_1005_reg[7] ;
  wire [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_0 ;
  wire [7:0]\src_buf_V_5_2_1_reg_1005_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_3_1_reg_993_reg[7] ;
  wire [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_0 ;
  wire [7:0]\src_buf_V_5_3_1_reg_993_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_4_1_reg_981_reg[7] ;
  wire [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_0 ;
  wire [7:0]\src_buf_V_5_4_1_reg_981_reg[7]_1 ;
  wire \src_buf_V_5_6_3_reg_3933[0]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[0]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[1]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[1]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[2]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[2]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[3]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[3]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[4]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[4]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[5]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[5]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[6]_i_5_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[6]_i_7_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[7]_i_6_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933[7]_i_8_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[0] ;
  wire [2:0]\src_buf_V_5_6_3_reg_3933_reg[0]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[0]_1 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[0]_i_3_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[1] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[1]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[1]_i_3_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[2] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[2]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[2]_i_3_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[3] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[3]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[3]_i_3_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[4] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[4]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[4]_i_3_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[5] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[5]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[5]_i_3_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[6] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[6]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[6]_i_3_n_3 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7] ;
  wire \src_buf_V_5_6_3_reg_3933_reg[7]_0 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[7]_1 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 ;
  wire [7:0]\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3 ;
  wire \src_buf_V_5_6_3_reg_3933_reg[7]_i_3_n_3 ;
  wire [7:0]\src_buf_V_6_3_1_reg_969_reg[7] ;
  wire [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_0 ;
  wire [7:0]\src_buf_V_6_3_1_reg_969_reg[7]_1 ;
  wire \src_buf_V_6_4_1_reg_957_reg[2] ;
  wire [7:0]\src_buf_V_6_4_1_reg_957_reg[7] ;
  wire [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_0 ;
  wire [7:0]\src_buf_V_6_4_1_reg_957_reg[7]_1 ;
  wire \src_buf_V_6_6_3_reg_3927[0]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[1]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[2]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[3]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[4]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[5]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[6]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927[7]_i_4_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[0] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[0]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[0]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[0]_i_2_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[1]_i_2_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[2]_i_2_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[3]_i_2_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[4]_i_2_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[5]_i_2_n_3 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_6_6_3_reg_3927_reg[7] ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_0 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_1 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_2 ;
  wire \src_buf_V_6_6_3_reg_3927_reg[7]_i_2_n_3 ;
  wire [0:0]\sub_i_i29_reg_3668_reg[8] ;
  wire [0:0]\sub_i_i29_reg_3668_reg[8]_0 ;
  wire [2:0]tmp_5_fu_1807_p9;
  wire [7:0]zext_ln37_reg_3648;
  wire [0:0]\zext_ln37_reg_3648_reg[7] ;
  wire [0:0]\zext_ln37_reg_3648_reg[7]_0 ;
  wire [0:0]\zext_ln37_reg_3648_reg[7]_1 ;
  wire [7:5]\NLW_and_ln192_2_reg_3886_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_2_reg_3886_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_2_reg_3886_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_2_reg_3886_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_4_reg_3900_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_4_reg_3900_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_4_reg_3900_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_4_reg_3900_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_5_reg_3907_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_5_reg_3907_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln192_5_reg_3907_reg[0]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln192_5_reg_3907_reg[0]_i_6_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0445454504040445)) 
    \and_ln192_2_reg_3886[0]_i_25 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [7]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I3(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hB28B8BE822828288)) 
    \and_ln192_2_reg_3886[0]_i_26 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [6]),
        .I1(\and_ln192_2_reg_3886[0]_i_55_n_3 ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I5(\and_ln192_5_reg_3907_reg[0]_i_5_0 [5]),
        .O(\and_ln192_2_reg_3886[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \and_ln192_2_reg_3886[0]_i_27 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [4]),
        .I1(\and_ln192_2_reg_3886[0]_i_56_n_3 ),
        .I2(\and_ln192_5_reg_3907_reg[0]_i_5_0 [3]),
        .I3(\and_ln192_2_reg_3886[0]_i_57_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \and_ln192_2_reg_3886[0]_i_28 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [2]),
        .I1(\and_ln192_2_reg_3886[0]_i_58_n_3 ),
        .I2(\and_ln192_5_reg_3907_reg[0]_i_5_0 [1]),
        .I3(\and_ln192_2_reg_3886[0]_i_59_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_2_reg_3886[0]_i_29 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [0]),
        .I1(\and_ln192_2_reg_3886[0]_i_60_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_61_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_2_reg_3886[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h599A9A9A5959599A)) 
    \and_ln192_2_reg_3886[0]_i_30 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [7]),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I3(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h0690600690090690)) 
    \and_ln192_2_reg_3886[0]_i_31 
       (.I0(\and_ln192_2_reg_3886[0]_i_55_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [6]),
        .I2(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\and_ln192_5_reg_3907_reg[0]_i_5_0 [5]),
        .O(\and_ln192_2_reg_3886[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_2_reg_3886[0]_i_32 
       (.I0(\and_ln192_2_reg_3886[0]_i_56_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [4]),
        .I2(\and_ln192_2_reg_3886[0]_i_57_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [3]),
        .O(\and_ln192_2_reg_3886[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_2_reg_3886[0]_i_33 
       (.I0(\and_ln192_2_reg_3886[0]_i_58_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [2]),
        .I2(\and_ln192_2_reg_3886[0]_i_59_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [1]),
        .O(\and_ln192_2_reg_3886[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_2_reg_3886[0]_i_34 
       (.I0(\and_ln192_2_reg_3886[0]_i_60_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [0]),
        .I2(\and_ln192_2_reg_3886[0]_i_61_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_2_reg_3886[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h441414114D747417)) 
    \and_ln192_2_reg_3886[0]_i_35 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_2_reg_3886[0]_i_55_n_3 ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_2_reg_3886[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \and_ln192_2_reg_3886[0]_i_36 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_2_reg_3886[0]_i_56_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_57_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_2_reg_3886[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \and_ln192_2_reg_3886[0]_i_37 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_2_reg_3886[0]_i_58_n_3 ),
        .I2(\and_ln192_2_reg_3886[0]_i_59_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_2_reg_3886[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_2_reg_3886[0]_i_38 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_2_reg_3886[0]_i_60_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\and_ln192_2_reg_3886[0]_i_61_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \and_ln192_2_reg_3886[0]_i_39 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I2(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h0690600690090690)) 
    \and_ln192_2_reg_3886[0]_i_40 
       (.I0(\and_ln192_2_reg_3886[0]_i_55_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_2_reg_3886[0]_i_54_n_3 ),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_2_reg_3886[0]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_2_reg_3886[0]_i_41 
       (.I0(\and_ln192_2_reg_3886[0]_i_56_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_2_reg_3886[0]_i_57_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_2_reg_3886[0]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_2_reg_3886[0]_i_42 
       (.I0(\and_ln192_2_reg_3886[0]_i_58_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_2_reg_3886[0]_i_59_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_2_reg_3886[0]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_2_reg_3886[0]_i_43 
       (.I0(\and_ln192_2_reg_3886[0]_i_61_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\and_ln192_2_reg_3886[0]_i_60_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_2_reg_3886[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'hDDD40000FFFFDDD4)) 
    \and_ln192_2_reg_3886[0]_i_54 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I2(\and_ln192_2_reg_3886[0]_i_67_n_3 ),
        .I3(\and_ln192_2_reg_3886[0]_i_68_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I5(\src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \and_ln192_2_reg_3886[0]_i_55 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [7]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [7]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \and_ln192_2_reg_3886[0]_i_56 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(\and_ln192_2_reg_3886[0]_i_69_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3 ),
        .I5(\and_ln192_2_reg_3886[0]_i_70_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \and_ln192_2_reg_3886[0]_i_57 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(\and_ln192_2_reg_3886[0]_i_69_n_3 ),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .O(\and_ln192_2_reg_3886[0]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h69666999)) 
    \and_ln192_2_reg_3886[0]_i_58 
       (.I0(\and_ln192_2_reg_3886[0]_i_69_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .O(\and_ln192_2_reg_3886[0]_i_58_n_3 ));
  LUT5 #(
    .INIT(32'h69666999)) 
    \and_ln192_2_reg_3886[0]_i_59 
       (.I0(\and_ln192_2_reg_3886[0]_i_71_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [2]),
        .I3(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [2]),
        .O(\and_ln192_2_reg_3886[0]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h4700B8FFB8FF4700)) 
    \and_ln192_2_reg_3886[0]_i_60 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3 ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .O(\and_ln192_2_reg_3886[0]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \and_ln192_2_reg_3886[0]_i_61 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I1(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_61_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \and_ln192_2_reg_3886[0]_i_67 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_67_n_3 ));
  LUT5 #(
    .INIT(32'hD000DDD0)) 
    \and_ln192_2_reg_3886[0]_i_68 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(\and_ln192_2_reg_3886[0]_i_71_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[1]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_68_n_3 ));
  LUT5 #(
    .INIT(32'h02A2ABFB)) 
    \and_ln192_2_reg_3886[0]_i_69 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [2]),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [2]),
        .I4(\and_ln192_2_reg_3886[0]_i_71_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_69_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \and_ln192_2_reg_3886[0]_i_70 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [5]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [5]),
        .I3(\src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h0000FD5DFD5DFFFF)) 
    \and_ln192_2_reg_3886[0]_i_71 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I4(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .I5(\src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3 ),
        .O(\and_ln192_2_reg_3886[0]_i_71_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_2_reg_3886_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_2_reg_3886_reg[0]_i_4_CO_UNCONNECTED [7:5],\sub_i_i29_reg_3668_reg[8]_0 ,\and_ln192_2_reg_3886_reg[0]_i_4_n_7 ,\and_ln192_2_reg_3886_reg[0]_i_4_n_8 ,\and_ln192_2_reg_3886_reg[0]_i_4_n_9 ,\and_ln192_2_reg_3886_reg[0]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_25_n_3 ,\and_ln192_2_reg_3886[0]_i_26_n_3 ,\and_ln192_2_reg_3886[0]_i_27_n_3 ,\and_ln192_2_reg_3886[0]_i_28_n_3 ,\and_ln192_2_reg_3886[0]_i_29_n_3 }),
        .O(\NLW_and_ln192_2_reg_3886_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_30_n_3 ,\and_ln192_2_reg_3886[0]_i_31_n_3 ,\and_ln192_2_reg_3886[0]_i_32_n_3 ,\and_ln192_2_reg_3886[0]_i_33_n_3 ,\and_ln192_2_reg_3886[0]_i_34_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_2_reg_3886_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_2_reg_3886_reg[0]_i_5_CO_UNCONNECTED [7:5],\zext_ln37_reg_3648_reg[7]_1 ,\and_ln192_2_reg_3886_reg[0]_i_5_n_7 ,\and_ln192_2_reg_3886_reg[0]_i_5_n_8 ,\and_ln192_2_reg_3886_reg[0]_i_5_n_9 ,\and_ln192_2_reg_3886_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_35_n_3 ,\and_ln192_2_reg_3886[0]_i_36_n_3 ,\and_ln192_2_reg_3886[0]_i_37_n_3 ,\and_ln192_2_reg_3886[0]_i_38_n_3 }),
        .O(\NLW_and_ln192_2_reg_3886_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_2_reg_3886[0]_i_39_n_3 ,\and_ln192_2_reg_3886[0]_i_40_n_3 ,\and_ln192_2_reg_3886[0]_i_41_n_3 ,\and_ln192_2_reg_3886[0]_i_42_n_3 ,\and_ln192_2_reg_3886[0]_i_43_n_3 }));
  LUT6 #(
    .INIT(64'h0690600690090690)) 
    \and_ln192_4_reg_3900[0]_i_10 
       (.I0(\and_ln192_4_reg_3900[0]_i_24_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [6]),
        .I2(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\and_ln192_5_reg_3907_reg[0]_i_5_0 [5]),
        .O(\and_ln192_4_reg_3900[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_4_reg_3900[0]_i_11 
       (.I0(\and_ln192_4_reg_3900[0]_i_25_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [4]),
        .I2(\and_ln192_4_reg_3900[0]_i_26_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [3]),
        .O(\and_ln192_4_reg_3900[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_4_reg_3900[0]_i_12 
       (.I0(\and_ln192_4_reg_3900[0]_i_27_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [2]),
        .I2(\and_ln192_4_reg_3900[0]_i_28_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [1]),
        .O(\and_ln192_4_reg_3900[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_4_reg_3900[0]_i_13 
       (.I0(\and_ln192_4_reg_3900[0]_i_29_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [0]),
        .I2(\and_ln192_4_reg_3900[0]_i_30_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_4_reg_3900[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h441414114D747417)) 
    \and_ln192_4_reg_3900[0]_i_14 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_4_reg_3900[0]_i_24_n_3 ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_4_reg_3900[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \and_ln192_4_reg_3900[0]_i_15 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_4_reg_3900[0]_i_25_n_3 ),
        .I2(\and_ln192_4_reg_3900[0]_i_26_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_4_reg_3900[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \and_ln192_4_reg_3900[0]_i_16 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_4_reg_3900[0]_i_27_n_3 ),
        .I2(\and_ln192_4_reg_3900[0]_i_28_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_4_reg_3900[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_4_reg_3900[0]_i_17 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_4_reg_3900[0]_i_29_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\and_ln192_4_reg_3900[0]_i_30_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \and_ln192_4_reg_3900[0]_i_18 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I2(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h0690600690090690)) 
    \and_ln192_4_reg_3900[0]_i_19 
       (.I0(\and_ln192_4_reg_3900[0]_i_24_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_4_reg_3900[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_4_reg_3900[0]_i_20 
       (.I0(\and_ln192_4_reg_3900[0]_i_25_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_4_reg_3900[0]_i_26_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_4_reg_3900[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \and_ln192_4_reg_3900[0]_i_21 
       (.I0(\and_ln192_4_reg_3900[0]_i_27_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_4_reg_3900[0]_i_28_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_4_reg_3900[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_4_reg_3900[0]_i_22 
       (.I0(\and_ln192_4_reg_3900[0]_i_30_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\and_ln192_4_reg_3900[0]_i_29_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_4_reg_3900[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hEF0E0000FFFFEF0E)) 
    \and_ln192_4_reg_3900[0]_i_23 
       (.I0(\and_ln192_4_reg_3900[0]_i_31_n_3 ),
        .I1(\and_ln192_4_reg_3900[0]_i_32_n_3 ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I5(\src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \and_ln192_4_reg_3900[0]_i_24 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [7]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [7]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h2B22BB2BD4DD44D4)) 
    \and_ln192_4_reg_3900[0]_i_25 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3 ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I4(\and_ln192_4_reg_3900[0]_i_33_n_3 ),
        .I5(\and_ln192_4_reg_3900[0]_i_34_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \and_ln192_4_reg_3900[0]_i_26 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(\and_ln192_4_reg_3900[0]_i_33_n_3 ),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .O(\and_ln192_4_reg_3900[0]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h69666999)) 
    \and_ln192_4_reg_3900[0]_i_27 
       (.I0(\and_ln192_4_reg_3900[0]_i_33_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .O(\and_ln192_4_reg_3900[0]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h69666999)) 
    \and_ln192_4_reg_3900[0]_i_28 
       (.I0(\and_ln192_4_reg_3900[0]_i_35_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [2]),
        .I3(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [2]),
        .O(\and_ln192_4_reg_3900[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h4700B8FFB8FF4700)) 
    \and_ln192_4_reg_3900[0]_i_29 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3 ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .O(\and_ln192_4_reg_3900[0]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \and_ln192_4_reg_3900[0]_i_30 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I1(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_30_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \and_ln192_4_reg_3900[0]_i_31 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_31_n_3 ));
  LUT5 #(
    .INIT(32'hD0DD00D0)) 
    \and_ln192_4_reg_3900[0]_i_32 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[1]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3 ),
        .I4(\and_ln192_4_reg_3900[0]_i_35_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_32_n_3 ));
  LUT5 #(
    .INIT(32'h444DDD4D)) 
    \and_ln192_4_reg_3900[0]_i_33 
       (.I0(\and_ln192_4_reg_3900[0]_i_35_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3 ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [2]),
        .O(\and_ln192_4_reg_3900[0]_i_33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \and_ln192_4_reg_3900[0]_i_34 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [5]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [5]),
        .I3(\src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h0000FD5DFD5DFFFF)) 
    \and_ln192_4_reg_3900[0]_i_35 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I4(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .I5(\src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h0445454504040445)) 
    \and_ln192_4_reg_3900[0]_i_4 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [7]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I3(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hB28B8BE822828288)) 
    \and_ln192_4_reg_3900[0]_i_5 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [6]),
        .I1(\and_ln192_4_reg_3900[0]_i_24_n_3 ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I5(\and_ln192_5_reg_3907_reg[0]_i_5_0 [5]),
        .O(\and_ln192_4_reg_3900[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \and_ln192_4_reg_3900[0]_i_6 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [4]),
        .I1(\and_ln192_4_reg_3900[0]_i_25_n_3 ),
        .I2(\and_ln192_5_reg_3907_reg[0]_i_5_0 [3]),
        .I3(\and_ln192_4_reg_3900[0]_i_26_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \and_ln192_4_reg_3900[0]_i_7 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [2]),
        .I1(\and_ln192_4_reg_3900[0]_i_27_n_3 ),
        .I2(\and_ln192_5_reg_3907_reg[0]_i_5_0 [1]),
        .I3(\and_ln192_4_reg_3900[0]_i_28_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_4_reg_3900[0]_i_8 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [0]),
        .I1(\and_ln192_4_reg_3900[0]_i_29_n_3 ),
        .I2(\and_ln192_4_reg_3900[0]_i_30_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_4_reg_3900[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h599A9A9A5959599A)) 
    \and_ln192_4_reg_3900[0]_i_9 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [7]),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I3(\and_ln192_4_reg_3900[0]_i_23_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .O(\and_ln192_4_reg_3900[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_4_reg_3900_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_4_reg_3900_reg[0]_i_2_CO_UNCONNECTED [7:5],\sub_i_i29_reg_3668_reg[8] ,\and_ln192_4_reg_3900_reg[0]_i_2_n_7 ,\and_ln192_4_reg_3900_reg[0]_i_2_n_8 ,\and_ln192_4_reg_3900_reg[0]_i_2_n_9 ,\and_ln192_4_reg_3900_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_4_reg_3900[0]_i_4_n_3 ,\and_ln192_4_reg_3900[0]_i_5_n_3 ,\and_ln192_4_reg_3900[0]_i_6_n_3 ,\and_ln192_4_reg_3900[0]_i_7_n_3 ,\and_ln192_4_reg_3900[0]_i_8_n_3 }),
        .O(\NLW_and_ln192_4_reg_3900_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_4_reg_3900[0]_i_9_n_3 ,\and_ln192_4_reg_3900[0]_i_10_n_3 ,\and_ln192_4_reg_3900[0]_i_11_n_3 ,\and_ln192_4_reg_3900[0]_i_12_n_3 ,\and_ln192_4_reg_3900[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_4_reg_3900_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_4_reg_3900_reg[0]_i_3_CO_UNCONNECTED [7:5],\zext_ln37_reg_3648_reg[7]_0 ,\and_ln192_4_reg_3900_reg[0]_i_3_n_7 ,\and_ln192_4_reg_3900_reg[0]_i_3_n_8 ,\and_ln192_4_reg_3900_reg[0]_i_3_n_9 ,\and_ln192_4_reg_3900_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_4_reg_3900[0]_i_14_n_3 ,\and_ln192_4_reg_3900[0]_i_15_n_3 ,\and_ln192_4_reg_3900[0]_i_16_n_3 ,\and_ln192_4_reg_3900[0]_i_17_n_3 }),
        .O(\NLW_and_ln192_4_reg_3900_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_4_reg_3900[0]_i_18_n_3 ,\and_ln192_4_reg_3900[0]_i_19_n_3 ,\and_ln192_4_reg_3900[0]_i_20_n_3 ,\and_ln192_4_reg_3900[0]_i_21_n_3 ,\and_ln192_4_reg_3900[0]_i_22_n_3 }));
  LUT6 #(
    .INIT(64'h4054555500004054)) 
    \and_ln192_5_reg_3907[0]_i_26 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [7]),
        .I1(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h2BE2E28E22828288)) 
    \and_ln192_5_reg_3907[0]_i_27 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [6]),
        .I1(\and_ln192_5_reg_3907[0]_i_53_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I3(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I4(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I5(\and_ln192_5_reg_3907_reg[0]_i_5_0 [5]),
        .O(\and_ln192_5_reg_3907[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_5_reg_3907[0]_i_28 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [4]),
        .I1(\and_ln192_5_reg_3907[0]_i_54_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_55_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [3]),
        .O(\and_ln192_5_reg_3907[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_5_reg_3907[0]_i_29 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [2]),
        .I1(\and_ln192_5_reg_3907[0]_i_56_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_57_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [1]),
        .O(\and_ln192_5_reg_3907[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \and_ln192_5_reg_3907[0]_i_30 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [0]),
        .I1(\and_ln192_5_reg_3907[0]_i_58_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_59_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_5_reg_3907[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h95A9AAAA555595A9)) 
    \and_ln192_5_reg_3907[0]_i_31 
       (.I0(\and_ln192_5_reg_3907_reg[0]_i_5_0 [7]),
        .I1(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I5(\src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_5_reg_3907[0]_i_32 
       (.I0(\and_ln192_5_reg_3907[0]_i_53_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [6]),
        .I2(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I3(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(\and_ln192_5_reg_3907_reg[0]_i_5_0 [5]),
        .O(\and_ln192_5_reg_3907[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_33 
       (.I0(\and_ln192_5_reg_3907[0]_i_54_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [4]),
        .I2(\and_ln192_5_reg_3907[0]_i_55_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [3]),
        .O(\and_ln192_5_reg_3907[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_34 
       (.I0(\and_ln192_5_reg_3907[0]_i_56_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [2]),
        .I2(\and_ln192_5_reg_3907[0]_i_57_n_3 ),
        .I3(\and_ln192_5_reg_3907_reg[0]_i_5_0 [1]),
        .O(\and_ln192_5_reg_3907[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_35 
       (.I0(\and_ln192_5_reg_3907[0]_i_58_n_3 ),
        .I1(\and_ln192_5_reg_3907_reg[0]_i_5_0 [0]),
        .I2(\and_ln192_5_reg_3907[0]_i_59_n_3 ),
        .I3(zext_ln37_reg_3648[0]),
        .O(\and_ln192_5_reg_3907[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h44141411D41D1D71)) 
    \and_ln192_5_reg_3907[0]_i_36 
       (.I0(zext_ln37_reg_3648[7]),
        .I1(\and_ln192_5_reg_3907[0]_i_53_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I3(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I4(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_5_reg_3907[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_5_reg_3907[0]_i_37 
       (.I0(zext_ln37_reg_3648[5]),
        .I1(\and_ln192_5_reg_3907[0]_i_54_n_3 ),
        .I2(zext_ln37_reg_3648[4]),
        .I3(\and_ln192_5_reg_3907[0]_i_55_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_5_reg_3907[0]_i_38 
       (.I0(zext_ln37_reg_3648[3]),
        .I1(\and_ln192_5_reg_3907[0]_i_56_n_3 ),
        .I2(zext_ln37_reg_3648[2]),
        .I3(\and_ln192_5_reg_3907[0]_i_57_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \and_ln192_5_reg_3907[0]_i_39 
       (.I0(zext_ln37_reg_3648[1]),
        .I1(\and_ln192_5_reg_3907[0]_i_58_n_3 ),
        .I2(zext_ln37_reg_3648[0]),
        .I3(\and_ln192_5_reg_3907[0]_i_59_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h44D4D4DD)) 
    \and_ln192_5_reg_3907[0]_i_40 
       (.I0(\src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[6]),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I3(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I4(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h9006099006609006)) 
    \and_ln192_5_reg_3907[0]_i_41 
       (.I0(\and_ln192_5_reg_3907[0]_i_53_n_3 ),
        .I1(zext_ln37_reg_3648[7]),
        .I2(\and_ln192_5_reg_3907[0]_i_52_n_3 ),
        .I3(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[5]),
        .I5(zext_ln37_reg_3648[6]),
        .O(\and_ln192_5_reg_3907[0]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_42 
       (.I0(\and_ln192_5_reg_3907[0]_i_54_n_3 ),
        .I1(zext_ln37_reg_3648[5]),
        .I2(\and_ln192_5_reg_3907[0]_i_55_n_3 ),
        .I3(zext_ln37_reg_3648[4]),
        .O(\and_ln192_5_reg_3907[0]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_43 
       (.I0(\and_ln192_5_reg_3907[0]_i_56_n_3 ),
        .I1(zext_ln37_reg_3648[3]),
        .I2(\and_ln192_5_reg_3907[0]_i_57_n_3 ),
        .I3(zext_ln37_reg_3648[2]),
        .O(\and_ln192_5_reg_3907[0]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \and_ln192_5_reg_3907[0]_i_44 
       (.I0(\and_ln192_5_reg_3907[0]_i_59_n_3 ),
        .I1(zext_ln37_reg_3648[0]),
        .I2(\and_ln192_5_reg_3907[0]_i_58_n_3 ),
        .I3(zext_ln37_reg_3648[1]),
        .O(\and_ln192_5_reg_3907[0]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h444DFFFF0000444D)) 
    \and_ln192_5_reg_3907[0]_i_52 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I1(\src_buf_V_4_6_3_reg_3939[4]_i_2_n_3 ),
        .I2(\and_ln192_5_reg_3907[0]_i_63_n_3 ),
        .I3(\and_ln192_5_reg_3907[0]_i_64_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[4]),
        .I5(\src_buf_V_4_6_3_reg_3939[5]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_52_n_3 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \and_ln192_5_reg_3907[0]_i_53 
       (.I0(\src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [7]),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [7]),
        .O(\and_ln192_5_reg_3907[0]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'h4DFF004DB200FFB2)) 
    \and_ln192_5_reg_3907[0]_i_54 
       (.I0(\src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(\and_ln192_5_reg_3907[0]_i_65_n_3 ),
        .I3(\src_buf_V_4_6_3_reg_3939[4]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I5(\and_ln192_5_reg_3907[0]_i_66_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \and_ln192_5_reg_3907[0]_i_55 
       (.I0(\src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I2(\and_ln192_5_reg_3907[0]_i_65_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[3]),
        .I4(\src_buf_V_4_6_3_reg_3939[4]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'h656A9A95)) 
    \and_ln192_5_reg_3907[0]_i_56 
       (.I0(\and_ln192_5_reg_3907[0]_i_65_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I2(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .I4(\src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'h656A9A95)) 
    \and_ln192_5_reg_3907[0]_i_57 
       (.I0(\and_ln192_5_reg_3907[0]_i_67_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [2]),
        .I2(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[2]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'h4700B8FFB8FF4700)) 
    \and_ln192_5_reg_3907[0]_i_58 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ),
        .I4(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .I5(\src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_58_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \and_ln192_5_reg_3907[0]_i_59 
       (.I0(\src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I2(\and_ln192_5_reg_3907[0]_i_38_0 ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .O(\and_ln192_5_reg_3907[0]_i_59_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \and_ln192_5_reg_3907[0]_i_63 
       (.I0(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h022AAAAA0000022A)) 
    \and_ln192_5_reg_3907[0]_i_64 
       (.I0(\and_ln192_5_reg_3907[0]_i_68_n_3 ),
        .I1(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .I2(\src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ),
        .I3(\and_ln192_5_reg_3907[0]_i_69_n_3 ),
        .I4(\src_buf_V_4_6_3_reg_3939[2]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[1]),
        .O(\and_ln192_5_reg_3907[0]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hDDDD44D444D44444)) 
    \and_ln192_5_reg_3907[0]_i_65 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[1]),
        .I1(\src_buf_V_4_6_3_reg_3939[2]_i_2_n_3 ),
        .I2(\src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .I4(\src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .O(\and_ln192_5_reg_3907[0]_i_65_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \and_ln192_5_reg_3907[0]_i_66 
       (.I0(\src_buf_V_4_6_3_reg_3939[5]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [5]),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [5]),
        .O(\and_ln192_5_reg_3907[0]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02A202A20000)) 
    \and_ln192_5_reg_3907[0]_i_67 
       (.I0(\src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ),
        .I1(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I3(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I4(\src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ),
        .I5(\and_ln192_5_reg_3907[0]_i_52_0 ),
        .O(\and_ln192_5_reg_3907[0]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \and_ln192_5_reg_3907[0]_i_68 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[2]),
        .I1(\src_buf_V_4_6_3_reg_3939[3]_i_4_n_3 ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[3] ),
        .I4(spec_select5203_reg_3707),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3 ),
        .O(\and_ln192_5_reg_3907[0]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \and_ln192_5_reg_3907[0]_i_69 
       (.I0(\src_buf_V_4_6_3_reg_3939[0]_i_4_n_3 ),
        .I1(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[0] ),
        .I3(spec_select5203_reg_3707),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4[0]),
        .O(\and_ln192_5_reg_3907[0]_i_69_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_5_reg_3907_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_5_reg_3907_reg[0]_i_5_CO_UNCONNECTED [7:5],CO,\and_ln192_5_reg_3907_reg[0]_i_5_n_7 ,\and_ln192_5_reg_3907_reg[0]_i_5_n_8 ,\and_ln192_5_reg_3907_reg[0]_i_5_n_9 ,\and_ln192_5_reg_3907_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_26_n_3 ,\and_ln192_5_reg_3907[0]_i_27_n_3 ,\and_ln192_5_reg_3907[0]_i_28_n_3 ,\and_ln192_5_reg_3907[0]_i_29_n_3 ,\and_ln192_5_reg_3907[0]_i_30_n_3 }),
        .O(\NLW_and_ln192_5_reg_3907_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_31_n_3 ,\and_ln192_5_reg_3907[0]_i_32_n_3 ,\and_ln192_5_reg_3907[0]_i_33_n_3 ,\and_ln192_5_reg_3907[0]_i_34_n_3 ,\and_ln192_5_reg_3907[0]_i_35_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln192_5_reg_3907_reg[0]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln192_5_reg_3907_reg[0]_i_6_CO_UNCONNECTED [7:5],\zext_ln37_reg_3648_reg[7] ,\and_ln192_5_reg_3907_reg[0]_i_6_n_7 ,\and_ln192_5_reg_3907_reg[0]_i_6_n_8 ,\and_ln192_5_reg_3907_reg[0]_i_6_n_9 ,\and_ln192_5_reg_3907_reg[0]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_36_n_3 ,\and_ln192_5_reg_3907[0]_i_37_n_3 ,\and_ln192_5_reg_3907[0]_i_38_n_3 ,\and_ln192_5_reg_3907[0]_i_39_n_3 }),
        .O(\NLW_and_ln192_5_reg_3907_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln192_5_reg_3907[0]_i_40_n_3 ,\and_ln192_5_reg_3907[0]_i_41_n_3 ,\and_ln192_5_reg_3907[0]_i_42_n_3 ,\and_ln192_5_reg_3907[0]_i_43_n_3 ,\and_ln192_5_reg_3907[0]_i_44_n_3 }));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [0]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [1]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [1]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[2]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [2]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [2]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[3]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [3]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [3]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[4]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [4]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [4]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[5]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [5]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [5]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [6]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [6]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0 [7]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1 [7]),
        .O(\src_buf_V_0_3_1_reg_1209_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[0]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[1]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[2]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[3]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[4]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_1_2_1_reg_1185_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[0]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[1]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[2]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[3]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[4]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_2_1_1_reg_1149_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[3]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[4]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[5]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_3_1_1_reg_1101_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[0]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[1]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[2]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[3]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[4]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7] [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_4_1_1_reg_1053_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[0]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5219_reg_3712_reg[0]_2 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[1]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5219_reg_3712_reg[0]_3 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[2]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5219_reg_3712_reg[0]_1 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[3]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5219_reg_3712_reg[0]_4 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[4]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5219_reg_3712_reg[0]_0 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5219_reg_3712_reg[0]_5 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5219_reg_3712_reg[0]_6 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5219_reg_3712_reg[0] ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7] [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .O(\src_buf_V_5_2_1_reg_1005_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5235_reg_3717_reg[0]_2 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [0]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [0]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5235_reg_3717_reg[0]_3 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [1]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [1]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5235_reg_3717_reg[0]_1 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [2]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[3]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5235_reg_3717_reg[0]_4 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [3]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [3]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[4]_i_1 
       (.I0(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I1(\spec_select5235_reg_3717_reg[0]_0 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [4]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [4]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5235_reg_3717_reg[0]_5 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [5]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [5]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5235_reg_3717_reg[0]_6 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [6]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [6]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I1(\spec_select5235_reg_3717_reg[0] ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7] [7]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0 [7]),
        .O(\src_buf_V_6_3_1_reg_969_reg[7] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_3_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],buf_3_V_q0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_3_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5),
        .I3(img_gray_src_data_empty_n),
        .O(ram_reg_bram_0_i_14_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__0
       (.I0(ram_reg_bram_0_3[0]),
        .I1(ram_reg_bram_0_3[2]),
        .O(ram_reg_bram_0_i_15__0_n_3));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    ram_reg_bram_0_i_1__0
       (.I0(ram_reg_bram_0_i_14_n_3),
        .I1(ram_reg_bram_0_i_15__0_n_3),
        .I2(ram_reg_bram_0_1[2]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(ram_reg_bram_0_2),
        .O(buf_3_V_we1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [0]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [1]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [2]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [3]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [4]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [5]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [6]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1209[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_3_1_reg_1209_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_3_1_reg_1209_reg[7]_1 [7]),
        .O(\src_buf_V_0_4_1_reg_1197_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [0]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [1]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [2]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [3]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [4]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [5]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [6]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1197[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [7]),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[0]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [0]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_0_6_3_reg_3963[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[1]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [1]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_0_6_3_reg_3963[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[2]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [2]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_0_6_3_reg_3963[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[3]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [3]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[3]_i_3 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_0_6_3_reg_3963[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[4]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [4]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[4]_i_3 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_0_6_3_reg_3963[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[5]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [5]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[5]_i_3 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_0_6_3_reg_3963[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[6]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [6]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[6]_i_3 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_0_6_3_reg_3963[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_6_3_reg_3963[7]_i_1 
       (.I0(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[7]_1 [7]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_6_3_reg_3963[7]_i_3 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(\src_buf_V_0_6_3_reg_3963_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(\src_buf_V_0_6_3_reg_3963_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_0_6_3_reg_3963[7]_i_3_n_3 ));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[0]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[0]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[0]_0 ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[1]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[1]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[1] ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[2]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[2]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[2] ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[3]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[3]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[3] ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[4]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[4]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[4] ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[5]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[5]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[5] ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[6]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[6]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[6] ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  MUXF7 \src_buf_V_0_6_3_reg_3963_reg[7]_i_2 
       (.I0(\src_buf_V_0_6_3_reg_3963[7]_i_3_n_3 ),
        .I1(\src_buf_V_0_6_3_reg_3963_reg[7]_2 ),
        .O(\src_buf_V_0_6_3_reg_3963_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_0_6_3_reg_3963_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [0]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [1]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [2]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [3]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [4]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [5]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [6]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1185[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_2_1_reg_1185_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_2_1_reg_1185_reg[7]_1 [7]),
        .O(\src_buf_V_1_3_1_reg_1173_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [0]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [1]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [2]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [3]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [4]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [5]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [6]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1173[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_3_1_reg_1173_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_3_1_reg_1173_reg[7]_1 [7]),
        .O(\src_buf_V_1_4_1_reg_1161_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [0]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [1]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [2]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [3]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ),
        .I1(\src_buf_V_1_4_1_reg_1161_reg[0] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [4]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [5]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [6]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1161[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [7]),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[0]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [0]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_1_6_3_reg_3957[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[1]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [1]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_1_6_3_reg_3957[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[2]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [2]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_1_6_3_reg_3957[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[3]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [3]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[3]_i_3 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_1_6_3_reg_3957[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[4]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [4]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[4]_i_3 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_1_6_3_reg_3957[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[5]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [5]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[5]_i_3 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_1_6_3_reg_3957[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[6]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [6]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[6]_i_3 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_1_6_3_reg_3957[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_6_3_reg_3957[7]_i_1 
       (.I0(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[7]_1 [7]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_6_3_reg_3957[7]_i_3 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(\src_buf_V_1_6_3_reg_3957_reg[0] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(\src_buf_V_1_6_3_reg_3957_reg[0] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_1_6_3_reg_3957[7]_i_3_n_3 ));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[0]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[0]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[0]_0 ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[1]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[1]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[1] ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[2]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[2]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[2] ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[3]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[3]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[3] ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[4]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[4]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[4] ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[5]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[5]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[5] ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[6]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[6]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[6] ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  MUXF7 \src_buf_V_1_6_3_reg_3957_reg[7]_i_2 
       (.I0(\src_buf_V_1_6_3_reg_3957[7]_i_3_n_3 ),
        .I1(\src_buf_V_1_6_3_reg_3957_reg[7]_2 ),
        .O(\src_buf_V_1_6_3_reg_3957_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_1_6_3_reg_3957_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [0]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [1]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [2]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [3]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [4]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [5]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [6]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1149[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_1_1_reg_1149_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_1_1_reg_1149_reg[7]_1 [7]),
        .O(\src_buf_V_2_2_1_reg_1137_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [0]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [1]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [2]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [3]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [4]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [5]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [6]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1137[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_2_1_reg_1137_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_2_1_reg_1137_reg[7]_1 [7]),
        .O(\src_buf_V_2_3_1_reg_1125_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [0]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [1]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [2]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [3]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [4]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [5]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [6]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1125[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_3_1_reg_1125_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_3_1_reg_1125_reg[7]_1 [7]),
        .O(\src_buf_V_2_4_1_reg_1113_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [0]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [1]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [2]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [3]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [4]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [5]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [6]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1113[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [7]),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[0]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [0]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_2_6_3_reg_3951[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[1]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [1]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_2_6_3_reg_3951[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[2]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [2]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_2_6_3_reg_3951[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[3]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [3]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[3]_i_3 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_2_6_3_reg_3951[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[4]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [4]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[4]_i_3 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_2_6_3_reg_3951[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[5]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [5]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[5]_i_3 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_2_6_3_reg_3951[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[6]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [6]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[6]_i_3 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_2_6_3_reg_3951[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_6_3_reg_3951[7]_i_1 
       (.I0(\src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_1 [7]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_6_3_reg_3951[7]_i_3 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_2_6_3_reg_3951[7]_i_3_n_3 ));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[0]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[0]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[0] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[1]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[1]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[1] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[2]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[2]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[2] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[3]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[3]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[3] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[4]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[4]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[4] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[5]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[5]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[5] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[6]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[6]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[6] ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  MUXF7 \src_buf_V_2_6_3_reg_3951_reg[7]_i_2 
       (.I0(\src_buf_V_2_6_3_reg_3951[7]_i_3_n_3 ),
        .I1(\src_buf_V_2_6_3_reg_3951_reg[7]_3 ),
        .O(\src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_2_6_3_reg_3951_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [0]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [1]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [2]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [3]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [4]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [5]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [6]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1101[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_1_1_reg_1101_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_1_1_reg_1101_reg[7]_1 [7]),
        .O(\src_buf_V_3_2_1_reg_1089_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [0]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [0]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \src_buf_V_3_2_1_reg_1089[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [1]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [2]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [3]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [4]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [5]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [6]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1089[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_2_1_reg_1089_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_2_1_reg_1089_reg[7]_1 [7]),
        .O(\src_buf_V_3_3_1_reg_1077_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [0]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [1]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [2]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [3]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [4]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [5]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [6]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1077[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_3_1_reg_1077_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_3_1_reg_1077_reg[7]_1 [7]),
        .O(\src_buf_V_3_4_1_reg_1065_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [0]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [1]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [2]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [3]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [4]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [5]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [6]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1065[7]_i_2 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [7]),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[0]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [0]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_3_6_3_reg_3945[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[1]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [1]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_3_6_3_reg_3945[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[2]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [2]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_3_6_3_reg_3945[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[3]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [3]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[3]_i_3 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_3_6_3_reg_3945[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[4]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [4]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[4]_i_4 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_3_6_3_reg_3945[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[5]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [5]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[5]_i_3 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_3_6_3_reg_3945[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[6]_i_1 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [6]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[6]_i_3 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_3_6_3_reg_3945[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_6_3_reg_3945[7]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6] ),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_1 [7]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_6_3_reg_3945[7]_i_5 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_3_6_3_reg_3945[7]_i_5_n_3 ));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[0]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[0]_i_3_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[0] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[1]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[1]_i_3_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[1] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[2]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[2]_i_3_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[2] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[3]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[3]_i_3_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[3] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[4]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[4]_i_4_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[4] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[5]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[5]_i_3_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[5] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[6]_i_2 
       (.I0(\src_buf_V_3_6_3_reg_3945[6]_i_3_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[6] ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  MUXF7 \src_buf_V_3_6_3_reg_3945_reg[7]_i_3 
       (.I0(\src_buf_V_3_6_3_reg_3945[7]_i_5_n_3 ),
        .I1(\src_buf_V_3_6_3_reg_3945_reg[7]_3 ),
        .O(\src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3 ),
        .S(\src_buf_V_3_6_3_reg_3945_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [0]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [1]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [2]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [3]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [4]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [5]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [6]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1053[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_1_1_reg_1053_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1053_reg[7]_1 [7]),
        .O(\src_buf_V_4_2_1_reg_1041_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [0]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [1]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [2]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [3]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [4]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [5]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [6]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1041[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_2_1_reg_1041_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1041_reg[7]_1 [7]),
        .O(\src_buf_V_4_3_1_reg_1029_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [0]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [1]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [2]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [3]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [4]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [5]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [6]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1029[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_3_1_reg_1029_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1029_reg[7]_1 [7]),
        .O(\src_buf_V_4_4_1_reg_1017_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[0]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[1]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[2]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[3]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[4]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[5]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[6]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1017[7]_i_1 
       (.I0(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[0]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [0]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[0]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[0] ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[0]_i_4_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[0]_i_4 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_4_6_3_reg_3939[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[1]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [1]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[1]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[1] ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[1]_i_4_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[1]_i_4 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_4_6_3_reg_3939[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[2]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [2]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[2]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[2] ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[2]_i_4_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[2]_i_4 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_4_6_3_reg_3939[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[3]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [3]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[3]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[3] ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[3]_i_4_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[3]_i_4 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_4_6_3_reg_3939[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[4]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [4]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[4]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[4] ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[4]_i_4_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[4]_i_4 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_4_6_3_reg_3939[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[5]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [5]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [5]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[5]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[5]_0 ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[5]_i_4_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[5]_i_4 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_4_6_3_reg_3939[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[6]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [6]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hFF00F2F2)) 
    \src_buf_V_4_6_3_reg_3939[6]_i_2 
       (.I0(\src_buf_V_4_6_3_reg_3939[6]_i_3_n_3 ),
        .I1(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6]_0 ),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3 ),
        .I4(spec_select5203_reg_3707),
        .O(\src_buf_V_4_6_3_reg_3939[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[6]_i_3 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_4_6_3_reg_3939[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[7]_i_1 
       (.I0(\src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7] [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[7]_0 [7]),
        .O(\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_6_3_reg_3939[7]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3 ),
        .I1(spec_select5203_reg_3707),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[7]_1 ),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[6] [2]),
        .I4(\src_buf_V_4_6_3_reg_3939[7]_i_5_n_3 ),
        .O(\src_buf_V_4_6_3_reg_3939[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_6_3_reg_3939[7]_i_5 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(\src_buf_V_4_6_3_reg_3939_reg[6] [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(\src_buf_V_4_6_3_reg_3939_reg[6] [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_4_6_3_reg_3939[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[0]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [0]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[1]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [1]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[2]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [2]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[3]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [3]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[4]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [4]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[5]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [5]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[6]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [6]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1005[7]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_2_1_reg_1005_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1005_reg[7]_1 [7]),
        .O(\src_buf_V_5_3_1_reg_993_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[0]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [0]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[1]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [1]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[2]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [2]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[3]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [3]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[4]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [4]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[5]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [5]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[6]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [6]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_993[7]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_3_1_reg_993_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_993_reg[7]_1 [7]),
        .O(\src_buf_V_5_4_1_reg_981_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[0]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_2 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [0]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[1]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_3 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [1]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[2]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [2]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[3]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [3]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[4]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [4]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[5]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [5]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[6]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [6]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_981[7]_i_1 
       (.I0(\spec_select5219_reg_3712_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_5_4_1_reg_981_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_981_reg[7]_1 [7]),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[0]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0] ),
        .O(\spec_select5219_reg_3712_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[0]_i_5 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_5_6_3_reg_3933[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[0]_i_7 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_5_6_3_reg_3933[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[1]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[1]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[1] ),
        .O(\spec_select5219_reg_3712_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[1]_i_5 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_5_6_3_reg_3933[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[1]_i_7 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_5_6_3_reg_3933[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[2]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[2]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[2] ),
        .O(\spec_select5219_reg_3712_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[2]_i_5 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_5_6_3_reg_3933[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[2]_i_7 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_5_6_3_reg_3933[2]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[3]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[3]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[3] ),
        .O(\spec_select5219_reg_3712_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[3]_i_5 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_5_6_3_reg_3933[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[3]_i_7 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_5_6_3_reg_3933[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[4]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[4]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[4] ),
        .O(\spec_select5219_reg_3712_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[4]_i_5 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_5_6_3_reg_3933[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[4]_i_7 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_5_6_3_reg_3933[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[5]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[5]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[5] ),
        .O(\spec_select5219_reg_3712_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[5]_i_5 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_5_6_3_reg_3933[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[5]_i_7 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_5_6_3_reg_3933[5]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[6]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[6]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[6] ),
        .O(\spec_select5219_reg_3712_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[6]_i_5 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_5_6_3_reg_3933[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[6]_i_7 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_5_6_3_reg_3933[6]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3 ),
        .I1(spec_select5219_reg_3712),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[7]_0 ),
        .O(\spec_select5219_reg_3712_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_6 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(tmp_5_fu_1807_p9[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(tmp_5_fu_1807_p9[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_5_6_3_reg_3933[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_6_3_reg_3933[7]_i_8 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_5_6_3_reg_3933[7]_i_8_n_3 ));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[0]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[0]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[0]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[0]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[0]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[0]_1 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[0]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[1]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[1]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[1]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[1]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[1]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[1]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[1]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[2]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[2]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[2]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[2]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[2]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[2]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[2]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[3]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[3]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[3]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[3]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[3]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[3]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[3]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[4]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[4]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[4]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[4]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[4]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[4]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[4]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[5]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[5]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[5]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[5]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[5]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[5]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[5]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[6]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[6]_i_5_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[6]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[6]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[6]_i_7_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[6]_0 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[6]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[7]_i_2 
       (.I0(\src_buf_V_5_6_3_reg_3933[7]_i_6_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[7]_1 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3 ),
        .S(tmp_5_fu_1807_p9[2]));
  MUXF7 \src_buf_V_5_6_3_reg_3933_reg[7]_i_3 
       (.I0(\src_buf_V_5_6_3_reg_3933[7]_i_8_n_3 ),
        .I1(\src_buf_V_5_6_3_reg_3933_reg[7]_1 ),
        .O(\src_buf_V_5_6_3_reg_3933_reg[7]_i_3_n_3 ),
        .S(\src_buf_V_5_6_3_reg_3933_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[0]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [0]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[1]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_3 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [1]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[2]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [2]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[3]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [3]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[4]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [4]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[5]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [5]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [5]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[6]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [6]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [6]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_969[7]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_3_1_reg_969_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_969_reg[7]_1 [7]),
        .O(\src_buf_V_6_4_1_reg_957_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[0]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [0]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [0]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[1]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_3 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [1]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [1]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[2]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_1 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [2]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [2]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[3]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_4 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [3]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [3]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[4]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_0 ),
        .I1(\src_buf_V_6_4_1_reg_957_reg[2] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [4]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [4]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[5]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_5 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [5]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [5]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[6]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0]_6 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [6]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [6]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_957[7]_i_1 
       (.I0(\spec_select5235_reg_3717_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5] ),
        .I2(\src_buf_V_6_4_1_reg_957_reg[7]_0 [7]),
        .I3(\src_buf_V_4_6_3_reg_3939_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_957_reg[7]_1 [7]),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[0]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[0]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[0] ),
        .O(\spec_select5235_reg_3717_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[0]_i_4 
       (.I0(buf_3_V_q0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [0]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [0]),
        .O(\src_buf_V_6_6_3_reg_3927[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[1]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[1]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[1] ),
        .O(\spec_select5235_reg_3717_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[1]_i_4 
       (.I0(buf_3_V_q0[1]),
        .I1(DOUTBDOUT[1]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [1]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [1]),
        .O(\src_buf_V_6_6_3_reg_3927[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[2]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[2]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[2] ),
        .O(\spec_select5235_reg_3717_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[2]_i_4 
       (.I0(buf_3_V_q0[2]),
        .I1(DOUTBDOUT[2]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [2]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [2]),
        .O(\src_buf_V_6_6_3_reg_3927[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[3]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[3]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[3] ),
        .O(\spec_select5235_reg_3717_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[3]_i_4 
       (.I0(buf_3_V_q0[3]),
        .I1(DOUTBDOUT[3]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [3]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [3]),
        .O(\src_buf_V_6_6_3_reg_3927[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[4]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[4]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[4] ),
        .O(\spec_select5235_reg_3717_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[4]_i_4 
       (.I0(buf_3_V_q0[4]),
        .I1(DOUTBDOUT[4]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [4]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [4]),
        .O(\src_buf_V_6_6_3_reg_3927[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[5]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[5]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[5] ),
        .O(\spec_select5235_reg_3717_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[5]_i_4 
       (.I0(buf_3_V_q0[5]),
        .I1(DOUTBDOUT[5]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [5]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [5]),
        .O(\src_buf_V_6_6_3_reg_3927[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[6]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[6]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[6] ),
        .O(\spec_select5235_reg_3717_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[6]_i_4 
       (.I0(buf_3_V_q0[6]),
        .I1(DOUTBDOUT[6]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [6]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [6]),
        .O(\src_buf_V_6_6_3_reg_3927[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_6_3_reg_3927[7]_i_1 
       (.I0(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3 ),
        .I1(spec_select5235_reg_3717),
        .I2(\src_buf_V_6_6_3_reg_3927_reg[7]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_3771_pp3_iter2_reg),
        .I4(\src_buf_V_6_6_3_reg_3927_reg[7]_0 ),
        .O(\spec_select5235_reg_3717_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_6_3_reg_3927[7]_i_4 
       (.I0(buf_3_V_q0[7]),
        .I1(DOUTBDOUT[7]),
        .I2(ram_reg_bram_0_1[1]),
        .I3(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0 [7]),
        .I4(ram_reg_bram_0_1[0]),
        .I5(\src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1 [7]),
        .O(\src_buf_V_6_6_3_reg_3927[7]_i_4_n_3 ));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[0]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[0]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[0]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[0]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[1]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[1]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[1]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[1]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[2]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[2]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[2]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[2]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[3]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[3]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[3]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[3]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[4]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[4]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[4]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[4]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[5]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[5]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[5]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[5]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[6]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[6]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[6]_1 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[6]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
  MUXF7 \src_buf_V_6_6_3_reg_3927_reg[7]_i_2 
       (.I0(\src_buf_V_6_6_3_reg_3927[7]_i_4_n_3 ),
        .I1(\src_buf_V_6_6_3_reg_3927_reg[7]_2 ),
        .O(\src_buf_V_6_6_3_reg_3927_reg[7]_i_2_n_3 ),
        .S(ram_reg_bram_0_1[2]));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11
   (DOUTBDOUT,
    ADDRARDADDR,
    WEA,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_0_V_ce0,
    Q,
    DINADIN,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    sel,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_5,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7);
  output [7:0]DOUTBDOUT;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input sel;
  input img_gray_src_data_empty_n;
  input [2:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input [2:0]ram_reg_bram_0_4;
  input ap_block_pp3_stage0_subdone;
  input [10:0]ram_reg_bram_0_5;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_6;
  input [10:0]ram_reg_bram_0_7;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_0_V_ce0;
  wire buf_2_V_we1;
  wire img_gray_src_data_empty_n;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [2:0]ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire [10:0]ram_reg_bram_0_6;
  wire [10:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_i_2_n_3;
  wire sel;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_2_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_5[3]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[3]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[2]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[1]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_13__0
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ram_reg_bram_0_0[0]),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_i_2_n_3),
        .I5(sel),
        .O(buf_2_V_we1));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_bram_0_i_2
       (.I0(img_gray_src_data_empty_n),
        .I1(ram_reg_bram_0_2[0]),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_4[1]),
        .I4(ram_reg_bram_0_4[2]),
        .I5(ram_reg_bram_0_4[0]),
        .O(ram_reg_bram_0_i_2_n_3));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_2[1]),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .I3(img_gray_src_data_empty_n),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_3),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_25
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ram_reg_bram_0_2[2]),
        .O(ap_enable_reg_pp3_iter1_reg));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_5[10]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[10]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[10]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_5[9]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[9]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_5[8]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[8]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_5[7]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[7]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_5[6]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[6]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[5]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_5[4]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ram_reg_bram_0_6[4]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(ram_reg_bram_0_7[4]),
        .O(ADDRARDADDR[4]));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12
   (DOUTBDOUT,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    sel,
    ram_reg_bram_0_2,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input sel;
  input [2:0]ram_reg_bram_0_2;
  input img_gray_src_data_empty_n;
  input [0:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_1_V_we1;
  wire img_gray_src_data_empty_n;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_i_2__0_n_3;
  wire sel;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_bram_0_i_1__3
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_0[0]),
        .I2(ram_reg_bram_0_0[1]),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_i_2__0_n_3),
        .I5(sel),
        .O(buf_1_V_we1));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0_2[1]),
        .I1(img_gray_src_data_empty_n),
        .I2(ram_reg_bram_0_3),
        .I3(ram_reg_bram_0_4),
        .I4(ram_reg_bram_0_2[2]),
        .I5(ram_reg_bram_0_2[0]),
        .O(ram_reg_bram_0_i_2__0_n_3));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13
   (DOUTBDOUT,
    \and_ln271_reg_3784_reg[0] ,
    sel,
    \empty_29_reg_519_reg[1] ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    img_gray_src_data_empty_n,
    \ap_CS_fsm[7]_i_2_0 ,
    and_ln271_reg_3784,
    ram_reg_bram_0_4,
    ap_enable_reg_pp3_iter1,
    ap_block_pp3_stage0_subdone);
  output [7:0]DOUTBDOUT;
  output \and_ln271_reg_3784_reg[0] ;
  output sel;
  output \empty_29_reg_519_reg[1] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_0;
  input [2:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [2:0]ram_reg_bram_0_3;
  input img_gray_src_data_empty_n;
  input [10:0]\ap_CS_fsm[7]_i_2_0 ;
  input and_ln271_reg_3784;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp3_iter1;
  input ap_block_pp3_stage0_subdone;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln271_reg_3784;
  wire \and_ln271_reg_3784_reg[0] ;
  wire [10:0]\ap_CS_fsm[7]_i_2_0 ;
  wire \ap_CS_fsm[7]_i_3_n_3 ;
  wire \ap_CS_fsm[7]_i_4_n_3 ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire buf_0_V_ce0;
  wire buf_0_V_we1;
  wire \empty_29_reg_519_reg[1] ;
  wire img_gray_src_data_empty_n;
  wire [2:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_i_24_n_3;
  wire sel;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_0 [1]),
        .I1(\ap_CS_fsm[7]_i_2_0 [5]),
        .I2(\ap_CS_fsm[7]_i_2_0 [7]),
        .I3(\ap_CS_fsm[7]_i_2_0 [3]),
        .I4(\ap_CS_fsm[7]_i_3_n_3 ),
        .I5(\ap_CS_fsm[7]_i_4_n_3 ),
        .O(\empty_29_reg_519_reg[1] ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\ap_CS_fsm[7]_i_2_0 [1]),
        .I1(\ap_CS_fsm[7]_i_2_0 [0]),
        .I2(\ap_CS_fsm[7]_i_2_0 [4]),
        .I3(\ap_CS_fsm[7]_i_2_0 [6]),
        .O(\ap_CS_fsm[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(\ap_CS_fsm[7]_i_2_0 [9]),
        .I1(\ap_CS_fsm[7]_i_2_0 [10]),
        .I2(\ap_CS_fsm[7]_i_2_0 [8]),
        .I3(\ap_CS_fsm[7]_i_2_0 [2]),
        .O(\ap_CS_fsm[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_29_reg_519[10]_i_2 
       (.I0(ram_reg_bram_0_3[1]),
        .I1(\empty_29_reg_519_reg[1] ),
        .O(sel));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    ram_reg_bram_0_i_1__5
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\and_ln271_reg_3784_reg[0] ),
        .I4(ram_reg_bram_0_i_24_n_3),
        .I5(sel),
        .O(buf_0_V_we1));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_bram_0_i_23
       (.I0(and_ln271_reg_3784),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_3[2]),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_block_pp3_stage0_subdone),
        .O(\and_ln271_reg_3784_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_2),
        .I2(ram_reg_bram_0_3[0]),
        .I3(img_gray_src_data_empty_n),
        .I4(ram_reg_bram_0_1[1]),
        .I5(ram_reg_bram_0_1[0]),
        .O(ram_reg_bram_0_i_24_n_3));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8
   (DOUTBDOUT,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_0,
    WEA,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    img_gray_src_data_empty_n);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_0;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [2:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [0:0]ram_reg_bram_0_5;
  input img_gray_src_data_empty_n;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_5_V_we1;
  wire img_gray_src_data_empty_n;
  wire [7:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_2__5_n_3;
  wire ram_reg_bram_0_i_3_n_3;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_5_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_5_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0_i_2__5_n_3),
        .I1(ram_reg_bram_0_1[2]),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_3[2]),
        .I5(ram_reg_bram_0_i_3_n_3),
        .O(buf_5_V_we1));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_2__5
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_1[0]),
        .O(ram_reg_bram_0_i_2__5_n_3));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_5),
        .I2(img_gray_src_data_empty_n),
        .I3(ram_reg_bram_0_3[1]),
        .O(ram_reg_bram_0_i_3_n_3));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9
   (DOUTBDOUT,
    ram_reg_bram_0_0,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_1,
    WEA,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    \src_buf_V_4_6_3_reg_3939[6]_i_2 ,
    \src_buf_V_4_6_3_reg_3939[6]_i_2_0 ,
    \src_buf_V_4_6_3_reg_3939[6]_i_2_1 );
  output [7:0]DOUTBDOUT;
  output ram_reg_bram_0_0;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_1;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_2;
  input [2:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input img_gray_src_data_empty_n;
  input [0:0]ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input [2:0]\src_buf_V_4_6_3_reg_3939[6]_i_2 ;
  input [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_0 ;
  input [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_1 ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_4_V_we1;
  wire img_gray_src_data_empty_n;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_i_2__1_n_3;
  wire [2:0]\src_buf_V_4_6_3_reg_3939[6]_i_2 ;
  wire [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_0 ;
  wire [0:0]\src_buf_V_4_6_3_reg_3939[6]_i_2_1 ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_4_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_4_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    ram_reg_bram_0_i_1__4
       (.I0(ram_reg_bram_0_i_2__1_n_3),
        .I1(ram_reg_bram_0_2[2]),
        .I2(ram_reg_bram_0_3[1]),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_3[2]),
        .I5(ram_reg_bram_0_4),
        .O(buf_4_V_we1));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    ram_reg_bram_0_i_2__1
       (.I0(ram_reg_bram_0_2[0]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(img_gray_src_data_empty_n),
        .I3(ram_reg_bram_0_5),
        .I4(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_i_2__1_n_3));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \src_buf_V_4_6_3_reg_3939[6]_i_4 
       (.I0(DOUTBDOUT[6]),
        .I1(\src_buf_V_4_6_3_reg_3939[6]_i_2 [0]),
        .I2(\src_buf_V_4_6_3_reg_3939[6]_i_2_0 ),
        .I3(\src_buf_V_4_6_3_reg_3939[6]_i_2 [1]),
        .I4(\src_buf_V_4_6_3_reg_3939[6]_i_2_1 ),
        .I5(\src_buf_V_4_6_3_reg_3939[6]_i_2 [2]),
        .O(ram_reg_bram_0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfgray2rgb_1080_1920_s
   (start_once_reg_reg_0,
    start_once_reg_reg_1,
    Q,
    pop,
    ap_enable_reg_pp0_iter1_reg_0,
    E,
    push,
    \ap_CS_fsm_reg[2]_0 ,
    empty_n_reg,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Loop_loop_height_proc1618_U0_full_n,
    xfgray2rgb_1080_1920_U0_ap_start,
    empty_n,
    img_out_data_full_n,
    img_gray_dst_data_empty_n,
    pop_0);
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output [0:0]Q;
  output pop;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]E;
  output push;
  output \ap_CS_fsm_reg[2]_0 ;
  output empty_n_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Loop_loop_height_proc1618_U0_full_n;
  input xfgray2rgb_1080_1920_U0_ap_start;
  input empty_n;
  input img_out_data_full_n;
  input img_gray_dst_data_empty_n;
  input pop_0;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_2__1_n_3 ;
  wire \ap_CS_fsm[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[2]_i_7_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_i_2_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_reg;
  wire \icmp_ln100_reg_91[0]_i_1_n_3 ;
  wire \icmp_ln100_reg_91_reg_n_3_[0] ;
  wire img_gray_dst_data_empty_n;
  wire img_out_data_full_n;
  wire indvar_flatten_reg_57;
  wire indvar_flatten_reg_570;
  wire \indvar_flatten_reg_57[0]_i_4_n_3 ;
  wire [20:0]indvar_flatten_reg_57_reg;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_18 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_57_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_57_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_57_reg[8]_i_1_n_9 ;
  wire pop;
  wire pop_0;
  wire push;
  wire start_for_Loop_loop_height_proc1618_U0_full_n;
  wire start_once_reg_i_1__0_n_3;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire xfgray2rgb_1080_1920_U0_ap_start;
  wire [7:4]\NLW_indvar_flatten_reg_57_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_57_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .I4(Q),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .O(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h0000F8FF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(img_out_data_full_n),
        .I1(img_gray_dst_data_empty_n),
        .I2(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\ap_CS_fsm[2]_i_2__1_n_3 ),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__0_n_3 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(indvar_flatten_reg_57_reg[8]),
        .I1(indvar_flatten_reg_57_reg[12]),
        .I2(indvar_flatten_reg_57_reg[5]),
        .I3(\ap_CS_fsm[2]_i_4_n_3 ),
        .I4(\ap_CS_fsm[2]_i_5_n_3 ),
        .I5(\ap_CS_fsm[2]_i_6_n_3 ),
        .O(\ap_CS_fsm[2]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h557F5555)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_out_data_full_n),
        .I2(img_gray_dst_data_empty_n),
        .I3(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm[2]_i_3__0_n_3 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(indvar_flatten_reg_57_reg[19]),
        .I1(indvar_flatten_reg_57_reg[10]),
        .I2(indvar_flatten_reg_57_reg[15]),
        .I3(indvar_flatten_reg_57_reg[4]),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(indvar_flatten_reg_57_reg[14]),
        .I1(indvar_flatten_reg_57_reg[18]),
        .I2(indvar_flatten_reg_57_reg[3]),
        .I3(indvar_flatten_reg_57_reg[20]),
        .I4(\ap_CS_fsm[2]_i_7_n_3 ),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_57_reg[9]),
        .I1(indvar_flatten_reg_57_reg[16]),
        .I2(indvar_flatten_reg_57_reg[7]),
        .I3(indvar_flatten_reg_57_reg[17]),
        .I4(indvar_flatten_reg_57_reg[0]),
        .I5(indvar_flatten_reg_57_reg[13]),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(indvar_flatten_reg_57_reg[6]),
        .I1(indvar_flatten_reg_57_reg[2]),
        .I2(indvar_flatten_reg_57_reg[11]),
        .I3(indvar_flatten_reg_57_reg[1]),
        .O(\ap_CS_fsm[2]_i_7_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(\ap_CS_fsm[2]_i_2__1_n_3 ),
        .I1(\ap_CS_fsm[2]_i_3__0_n_3 ),
        .I2(ap_NS_fsm16_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_NS_fsm16_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__1_n_3 ),
        .I3(ap_enable_reg_pp0_iter1_i_2_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I2(img_gray_dst_data_empty_n),
        .I3(img_out_data_full_n),
        .O(ap_enable_reg_pp0_iter1_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AA80AA00AA00AA)) 
    \dout_buf[7]_i_1__0 
       (.I0(empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(img_out_data_full_n),
        .I3(img_gray_dst_data_empty_n),
        .I4(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFAABFAAFFAAFFAA)) 
    dout_valid_i_1__1
       (.I0(empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(img_out_data_full_n),
        .I3(img_gray_dst_data_empty_n),
        .I4(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h55005500FF80FFAA)) 
    \icmp_ln100_reg_91[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_out_data_full_n),
        .I2(img_gray_dst_data_empty_n),
        .I3(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\ap_CS_fsm[2]_i_2__1_n_3 ),
        .O(\icmp_ln100_reg_91[0]_i_1_n_3 ));
  FDRE \icmp_ln100_reg_91_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln100_reg_91[0]_i_1_n_3 ),
        .Q(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \indvar_flatten_reg_57[0]_i_1 
       (.I0(xfgray2rgb_1080_1920_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(indvar_flatten_reg_570),
        .O(indvar_flatten_reg_57));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten_reg_57[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__0_n_3 ),
        .O(indvar_flatten_reg_570));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_57[0]_i_4 
       (.I0(indvar_flatten_reg_57_reg[0]),
        .O(\indvar_flatten_reg_57[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_57_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_18 ),
        .Q(indvar_flatten_reg_57_reg[0]),
        .R(indvar_flatten_reg_57));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_57_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_57_reg[0]_i_3_n_3 ,\indvar_flatten_reg_57_reg[0]_i_3_n_4 ,\indvar_flatten_reg_57_reg[0]_i_3_n_5 ,\indvar_flatten_reg_57_reg[0]_i_3_n_6 ,\indvar_flatten_reg_57_reg[0]_i_3_n_7 ,\indvar_flatten_reg_57_reg[0]_i_3_n_8 ,\indvar_flatten_reg_57_reg[0]_i_3_n_9 ,\indvar_flatten_reg_57_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_57_reg[0]_i_3_n_11 ,\indvar_flatten_reg_57_reg[0]_i_3_n_12 ,\indvar_flatten_reg_57_reg[0]_i_3_n_13 ,\indvar_flatten_reg_57_reg[0]_i_3_n_14 ,\indvar_flatten_reg_57_reg[0]_i_3_n_15 ,\indvar_flatten_reg_57_reg[0]_i_3_n_16 ,\indvar_flatten_reg_57_reg[0]_i_3_n_17 ,\indvar_flatten_reg_57_reg[0]_i_3_n_18 }),
        .S({indvar_flatten_reg_57_reg[7:1],\indvar_flatten_reg_57[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_57_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_57_reg[10]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_57_reg[11]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_57_reg[12]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_57_reg[13]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_57_reg[14]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_57_reg[15]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_57_reg[16]),
        .R(indvar_flatten_reg_57));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_57_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_57_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_57_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_57_reg[16]_i_1_n_7 ,\indvar_flatten_reg_57_reg[16]_i_1_n_8 ,\indvar_flatten_reg_57_reg[16]_i_1_n_9 ,\indvar_flatten_reg_57_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_57_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_57_reg[16]_i_1_n_14 ,\indvar_flatten_reg_57_reg[16]_i_1_n_15 ,\indvar_flatten_reg_57_reg[16]_i_1_n_16 ,\indvar_flatten_reg_57_reg[16]_i_1_n_17 ,\indvar_flatten_reg_57_reg[16]_i_1_n_18 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_57_reg[20:16]}));
  FDRE \indvar_flatten_reg_57_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_57_reg[17]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_57_reg[18]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_57_reg[19]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_57_reg[1]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_57_reg[20]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_57_reg[2]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_57_reg[3]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_57_reg[4]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_57_reg[5]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten_reg_57_reg[6]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_57_reg[7]),
        .R(indvar_flatten_reg_57));
  FDRE \indvar_flatten_reg_57_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_57_reg[8]),
        .R(indvar_flatten_reg_57));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_57_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_57_reg[0]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_57_reg[8]_i_1_n_3 ,\indvar_flatten_reg_57_reg[8]_i_1_n_4 ,\indvar_flatten_reg_57_reg[8]_i_1_n_5 ,\indvar_flatten_reg_57_reg[8]_i_1_n_6 ,\indvar_flatten_reg_57_reg[8]_i_1_n_7 ,\indvar_flatten_reg_57_reg[8]_i_1_n_8 ,\indvar_flatten_reg_57_reg[8]_i_1_n_9 ,\indvar_flatten_reg_57_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_57_reg[8]_i_1_n_11 ,\indvar_flatten_reg_57_reg[8]_i_1_n_12 ,\indvar_flatten_reg_57_reg[8]_i_1_n_13 ,\indvar_flatten_reg_57_reg[8]_i_1_n_14 ,\indvar_flatten_reg_57_reg[8]_i_1_n_15 ,\indvar_flatten_reg_57_reg[8]_i_1_n_16 ,\indvar_flatten_reg_57_reg[8]_i_1_n_17 ,\indvar_flatten_reg_57_reg[8]_i_1_n_18 }),
        .S(indvar_flatten_reg_57_reg[15:8]));
  FDRE \indvar_flatten_reg_57_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_570),
        .D(\indvar_flatten_reg_57_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_57_reg[9]),
        .R(indvar_flatten_reg_57));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_2__0
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I2(xfgray2rgb_1080_1920_U0_ap_start),
        .O(start_once_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__0
       (.I0(Q),
        .I1(xfgray2rgb_1080_1920_U0_ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    mem_reg_bram_0_i_12__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I2(img_gray_dst_data_empty_n),
        .I3(img_out_data_full_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(push));
  LUT6 #(
    .INIT(64'hD0F0F0F0FFFFFFFF)) 
    mem_reg_bram_0_i_24
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I2(img_gray_dst_data_empty_n),
        .I3(img_out_data_full_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(Q),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Loop_loop_height_proc1618_U0_full_n),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \usedw[10]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_out_data_full_n),
        .I2(img_gray_dst_data_empty_n),
        .I3(\icmp_ln100_reg_91_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(pop_0),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s
   (P,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    pop,
    push,
    \icmp_ln37_reg_155_reg[0]_0 ,
    dout_valid_reg,
    ap_clk,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    xfrgb2gray_1080_1920_U0_ap_start,
    Loop_loop_height_proc1720_U0_img_in_data_write,
    ap_NS_fsm1,
    empty_n,
    img_in_data_empty_n,
    img_gray_src_data_full_n,
    \usedw_reg[0] );
  output [7:0]P;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output pop;
  output push;
  output [0:0]\icmp_ln37_reg_155_reg[0]_0 ;
  output dout_valid_reg;
  input ap_clk;
  input [23:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input xfrgb2gray_1080_1920_U0_ap_start;
  input Loop_loop_height_proc1720_U0_img_in_data_write;
  input ap_NS_fsm1;
  input empty_n;
  input img_in_data_empty_n;
  input img_gray_src_data_full_n;
  input \usedw_reg[0] ;

  wire [0:0]E;
  wire Loop_loop_height_proc1720_U0_img_in_data_write;
  wire [7:0]P;
  wire [23:0]Q;
  wire \ap_CS_fsm[0]_i_1__3_n_3 ;
  wire \ap_CS_fsm[2]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [2:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_i_1_n_3;
  wire ap_enable_reg_pp0_iter6_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg;
  wire empty_n;
  wire grp_fu_131_ce;
  wire icmp_ln37_fu_84_p2;
  wire \icmp_ln37_reg_155[0]_i_2_n_3 ;
  wire \icmp_ln37_reg_155[0]_i_3_n_3 ;
  wire \icmp_ln37_reg_155[0]_i_4_n_3 ;
  wire \icmp_ln37_reg_155[0]_i_5_n_3 ;
  wire \icmp_ln37_reg_155[0]_i_6_n_3 ;
  wire icmp_ln37_reg_155_pp0_iter1_reg;
  wire \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3_n_3 ;
  wire icmp_ln37_reg_155_pp0_iter5_reg;
  wire [0:0]\icmp_ln37_reg_155_reg[0]_0 ;
  wire \icmp_ln37_reg_155_reg_n_3_[0] ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire indvar_flatten_reg_67;
  wire indvar_flatten_reg_670;
  wire \indvar_flatten_reg_67[0]_i_4_n_3 ;
  wire [20:0]indvar_flatten_reg_67_reg;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_18 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_67_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_67_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_67_reg[8]_i_1_n_9 ;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_10;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_11;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_12;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_13;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_14;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_15;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_16;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_17;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_18;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_19;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_20;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_21;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_22;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_23;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_24;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_3;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_4;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_5;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_6;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_7;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_8;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_9;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_10;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_11;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_12;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_13;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_14;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_15;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_16;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_17;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_18;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_19;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_20;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_21;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_22;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_23;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_24;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_3;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_4;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_5;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_6;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_7;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_8;
  wire mul_mul_8ns_15ns_22_4_1_U13_n_9;
  wire pop;
  wire push;
  wire [7:0]rgb_V_1_reg_164;
  wire rgb_V_1_reg_1640;
  wire \usedw_reg[0] ;
  wire xfrgb2gray_1080_1920_U0_ap_start;
  wire [7:4]\NLW_indvar_flatten_reg_67_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_67_reg[16]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(xfrgb2gray_1080_1920_U0_ap_start),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\ap_CS_fsm[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFAC0)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .I1(xfrgb2gray_1080_1920_U0_ap_start),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFBBBBFFFFB0BB)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter6_reg_n_3),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I5(\icmp_ln37_reg_155[0]_i_2_n_3 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__3_n_3 ),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E0E000E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\icmp_ln37_reg_155[0]_i_2_n_3 ),
        .I4(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(\icmp_ln37_reg_155[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter6_i_1
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(ap_enable_reg_pp0_iter6_reg_n_3),
        .I3(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter6_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter6_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \dout_buf[23]_i_1 
       (.I0(empty_n),
        .I1(\icmp_ln37_reg_155_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I5(img_in_data_empty_n),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8AAA)) 
    dout_valid_i_1__0
       (.I0(img_in_data_empty_n),
        .I1(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln37_reg_155_reg_n_3_[0] ),
        .I5(empty_n),
        .O(dout_valid_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln37_reg_155[0]_i_1 
       (.I0(\icmp_ln37_reg_155[0]_i_2_n_3 ),
        .O(icmp_ln37_fu_84_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln37_reg_155[0]_i_2 
       (.I0(\icmp_ln37_reg_155[0]_i_3_n_3 ),
        .I1(indvar_flatten_reg_67_reg[8]),
        .I2(indvar_flatten_reg_67_reg[12]),
        .I3(indvar_flatten_reg_67_reg[5]),
        .I4(\icmp_ln37_reg_155[0]_i_4_n_3 ),
        .I5(\icmp_ln37_reg_155[0]_i_5_n_3 ),
        .O(\icmp_ln37_reg_155[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \icmp_ln37_reg_155[0]_i_3 
       (.I0(indvar_flatten_reg_67_reg[7]),
        .I1(indvar_flatten_reg_67_reg[17]),
        .I2(indvar_flatten_reg_67_reg[0]),
        .I3(indvar_flatten_reg_67_reg[13]),
        .I4(indvar_flatten_reg_67_reg[9]),
        .I5(indvar_flatten_reg_67_reg[16]),
        .O(\icmp_ln37_reg_155[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln37_reg_155[0]_i_4 
       (.I0(indvar_flatten_reg_67_reg[19]),
        .I1(indvar_flatten_reg_67_reg[10]),
        .I2(indvar_flatten_reg_67_reg[15]),
        .I3(indvar_flatten_reg_67_reg[4]),
        .O(\icmp_ln37_reg_155[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln37_reg_155[0]_i_5 
       (.I0(indvar_flatten_reg_67_reg[14]),
        .I1(indvar_flatten_reg_67_reg[18]),
        .I2(indvar_flatten_reg_67_reg[3]),
        .I3(indvar_flatten_reg_67_reg[20]),
        .I4(\icmp_ln37_reg_155[0]_i_6_n_3 ),
        .O(\icmp_ln37_reg_155[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln37_reg_155[0]_i_6 
       (.I0(indvar_flatten_reg_67_reg[6]),
        .I1(indvar_flatten_reg_67_reg[2]),
        .I2(indvar_flatten_reg_67_reg[11]),
        .I3(indvar_flatten_reg_67_reg[1]),
        .O(\icmp_ln37_reg_155[0]_i_6_n_3 ));
  FDRE \icmp_ln37_reg_155_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_131_ce),
        .D(\icmp_ln37_reg_155_reg_n_3_[0] ),
        .Q(icmp_ln37_reg_155_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/icmp_ln37_reg_155_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln37_reg_155_pp0_iter1_reg),
        .Q(\icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3_n_3 ));
  FDRE \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3_n_3 ),
        .Q(icmp_ln37_reg_155_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln37_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_131_ce),
        .D(icmp_ln37_fu_84_p2),
        .Q(\icmp_ln37_reg_155_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \indvar_flatten_reg_67[0]_i_1 
       (.I0(\icmp_ln37_reg_155[0]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .I5(xfrgb2gray_1080_1920_U0_ap_start),
        .O(indvar_flatten_reg_67));
  LUT4 #(
    .INIT(16'h0800)) 
    \indvar_flatten_reg_67[0]_i_2 
       (.I0(\icmp_ln37_reg_155[0]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .I3(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_670));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_67[0]_i_4 
       (.I0(indvar_flatten_reg_67_reg[0]),
        .O(\indvar_flatten_reg_67[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_67_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_18 ),
        .Q(indvar_flatten_reg_67_reg[0]),
        .R(indvar_flatten_reg_67));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_67_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_67_reg[0]_i_3_n_3 ,\indvar_flatten_reg_67_reg[0]_i_3_n_4 ,\indvar_flatten_reg_67_reg[0]_i_3_n_5 ,\indvar_flatten_reg_67_reg[0]_i_3_n_6 ,\indvar_flatten_reg_67_reg[0]_i_3_n_7 ,\indvar_flatten_reg_67_reg[0]_i_3_n_8 ,\indvar_flatten_reg_67_reg[0]_i_3_n_9 ,\indvar_flatten_reg_67_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_67_reg[0]_i_3_n_11 ,\indvar_flatten_reg_67_reg[0]_i_3_n_12 ,\indvar_flatten_reg_67_reg[0]_i_3_n_13 ,\indvar_flatten_reg_67_reg[0]_i_3_n_14 ,\indvar_flatten_reg_67_reg[0]_i_3_n_15 ,\indvar_flatten_reg_67_reg[0]_i_3_n_16 ,\indvar_flatten_reg_67_reg[0]_i_3_n_17 ,\indvar_flatten_reg_67_reg[0]_i_3_n_18 }),
        .S({indvar_flatten_reg_67_reg[7:1],\indvar_flatten_reg_67[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_67_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_67_reg[10]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_67_reg[11]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_67_reg[12]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_67_reg[13]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_67_reg[14]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_67_reg[15]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_67_reg[16]),
        .R(indvar_flatten_reg_67));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_67_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_67_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_67_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_67_reg[16]_i_1_n_7 ,\indvar_flatten_reg_67_reg[16]_i_1_n_8 ,\indvar_flatten_reg_67_reg[16]_i_1_n_9 ,\indvar_flatten_reg_67_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_67_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_67_reg[16]_i_1_n_14 ,\indvar_flatten_reg_67_reg[16]_i_1_n_15 ,\indvar_flatten_reg_67_reg[16]_i_1_n_16 ,\indvar_flatten_reg_67_reg[16]_i_1_n_17 ,\indvar_flatten_reg_67_reg[16]_i_1_n_18 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_67_reg[20:16]}));
  FDRE \indvar_flatten_reg_67_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_67_reg[17]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_67_reg[18]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_67_reg[19]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_67_reg[1]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_67_reg[20]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_67_reg[2]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_67_reg[3]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_67_reg[4]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_67_reg[5]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten_reg_67_reg[6]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_67_reg[7]),
        .R(indvar_flatten_reg_67));
  FDRE \indvar_flatten_reg_67_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_67_reg[8]),
        .R(indvar_flatten_reg_67));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_67_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_67_reg[0]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_67_reg[8]_i_1_n_3 ,\indvar_flatten_reg_67_reg[8]_i_1_n_4 ,\indvar_flatten_reg_67_reg[8]_i_1_n_5 ,\indvar_flatten_reg_67_reg[8]_i_1_n_6 ,\indvar_flatten_reg_67_reg[8]_i_1_n_7 ,\indvar_flatten_reg_67_reg[8]_i_1_n_8 ,\indvar_flatten_reg_67_reg[8]_i_1_n_9 ,\indvar_flatten_reg_67_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_67_reg[8]_i_1_n_11 ,\indvar_flatten_reg_67_reg[8]_i_1_n_12 ,\indvar_flatten_reg_67_reg[8]_i_1_n_13 ,\indvar_flatten_reg_67_reg[8]_i_1_n_14 ,\indvar_flatten_reg_67_reg[8]_i_1_n_15 ,\indvar_flatten_reg_67_reg[8]_i_1_n_16 ,\indvar_flatten_reg_67_reg[8]_i_1_n_17 ,\indvar_flatten_reg_67_reg[8]_i_1_n_18 }),
        .S(indvar_flatten_reg_67_reg[15:8]));
  FDRE \indvar_flatten_reg_67_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_670),
        .D(\indvar_flatten_reg_67_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_67_reg[9]),
        .R(indvar_flatten_reg_67));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1 mac_muladd_8ns_13ns_22ns_22_4_1_U14
       (.CEA2(grp_fu_131_ce),
        .DSP_ALU_INST({mul_mul_8ns_15ns_22_4_1_U13_n_3,mul_mul_8ns_15ns_22_4_1_U13_n_4,mul_mul_8ns_15ns_22_4_1_U13_n_5,mul_mul_8ns_15ns_22_4_1_U13_n_6,mul_mul_8ns_15ns_22_4_1_U13_n_7,mul_mul_8ns_15ns_22_4_1_U13_n_8,mul_mul_8ns_15ns_22_4_1_U13_n_9,mul_mul_8ns_15ns_22_4_1_U13_n_10,mul_mul_8ns_15ns_22_4_1_U13_n_11,mul_mul_8ns_15ns_22_4_1_U13_n_12,mul_mul_8ns_15ns_22_4_1_U13_n_13,mul_mul_8ns_15ns_22_4_1_U13_n_14,mul_mul_8ns_15ns_22_4_1_U13_n_15,mul_mul_8ns_15ns_22_4_1_U13_n_16,mul_mul_8ns_15ns_22_4_1_U13_n_17,mul_mul_8ns_15ns_22_4_1_U13_n_18,mul_mul_8ns_15ns_22_4_1_U13_n_19,mul_mul_8ns_15ns_22_4_1_U13_n_20,mul_mul_8ns_15ns_22_4_1_U13_n_21,mul_mul_8ns_15ns_22_4_1_U13_n_22,mul_mul_8ns_15ns_22_4_1_U13_n_23,mul_mul_8ns_15ns_22_4_1_U13_n_24}),
        .E(rgb_V_1_reg_1640),
        .P({mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_3,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_4,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_5,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_6,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_7,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_8,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_9,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_10,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_11,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_12,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_13,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_14,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_15,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_16,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_17,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_18,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_19,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_20,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_21,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_22,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_23,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_24}),
        .Q(Q[23:16]),
        .ap_clk(ap_clk),
        .icmp_ln37_reg_155_pp0_iter5_reg(icmp_ln37_reg_155_pp0_iter5_reg),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 (mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .\rgb_V_1_reg_164_reg[0] (\icmp_ln37_reg_155_reg_n_3_[0] ),
        .\rgb_V_1_reg_164_reg[0]_0 (ap_CS_fsm_pp0_stage0),
        .\rgb_V_1_reg_164_reg[0]_1 (ap_enable_reg_pp0_iter6_reg_n_3),
        .\rgb_V_1_reg_164_reg[0]_2 (ap_enable_reg_pp0_iter1_reg_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1 mac_muladd_8ns_16ns_22ns_23_4_1_U15
       (.CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(grp_fu_131_ce),
        .P(P),
        .Q(rgb_V_1_reg_164),
        .ap_clk(ap_clk),
        .\icmp_ln37_reg_155_pp0_iter1_reg_reg[0] (ap_CS_fsm_pp0_stage0),
        .\icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0 (mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26),
        .icmp_ln37_reg_155_pp0_iter5_reg(icmp_ln37_reg_155_pp0_iter5_reg),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0 (\icmp_ln37_reg_155_reg_n_3_[0] ),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0 (ap_enable_reg_pp0_iter1_reg_n_3),
        .\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1 (ap_enable_reg_pp0_iter6_reg_n_3),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .\q_tmp_reg[7] ({mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_3,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_4,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_5,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_6,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_7,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_8,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_9,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_10,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_11,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_12,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_13,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_14,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_15,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_16,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_17,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_18,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_19,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_20,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_21,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_22,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_23,mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_24}));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    mem_reg_bram_0_i_12__1
       (.I0(\icmp_ln37_reg_155_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(img_in_data_empty_n),
        .I3(img_gray_src_data_full_n),
        .I4(ap_enable_reg_pp0_iter6_reg_n_3),
        .I5(icmp_ln37_reg_155_pp0_iter5_reg),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1 mul_mul_8ns_15ns_22_4_1_U13
       (.CEA2(grp_fu_131_ce),
        .P({mul_mul_8ns_15ns_22_4_1_U13_n_3,mul_mul_8ns_15ns_22_4_1_U13_n_4,mul_mul_8ns_15ns_22_4_1_U13_n_5,mul_mul_8ns_15ns_22_4_1_U13_n_6,mul_mul_8ns_15ns_22_4_1_U13_n_7,mul_mul_8ns_15ns_22_4_1_U13_n_8,mul_mul_8ns_15ns_22_4_1_U13_n_9,mul_mul_8ns_15ns_22_4_1_U13_n_10,mul_mul_8ns_15ns_22_4_1_U13_n_11,mul_mul_8ns_15ns_22_4_1_U13_n_12,mul_mul_8ns_15ns_22_4_1_U13_n_13,mul_mul_8ns_15ns_22_4_1_U13_n_14,mul_mul_8ns_15ns_22_4_1_U13_n_15,mul_mul_8ns_15ns_22_4_1_U13_n_16,mul_mul_8ns_15ns_22_4_1_U13_n_17,mul_mul_8ns_15ns_22_4_1_U13_n_18,mul_mul_8ns_15ns_22_4_1_U13_n_19,mul_mul_8ns_15ns_22_4_1_U13_n_20,mul_mul_8ns_15ns_22_4_1_U13_n_21,mul_mul_8ns_15ns_22_4_1_U13_n_22,mul_mul_8ns_15ns_22_4_1_U13_n_23,mul_mul_8ns_15ns_22_4_1_U13_n_24}),
        .Q(Q[7:0]),
        .ap_clk(ap_clk));
  FDRE \rgb_V_1_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[8]),
        .Q(rgb_V_1_reg_164[0]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[9]),
        .Q(rgb_V_1_reg_164[1]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[10]),
        .Q(rgb_V_1_reg_164[2]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[11]),
        .Q(rgb_V_1_reg_164[3]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[12]),
        .Q(rgb_V_1_reg_164[4]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[13]),
        .Q(rgb_V_1_reg_164[5]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[14]),
        .Q(rgb_V_1_reg_164[6]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1640),
        .D(Q[15]),
        .Q(rgb_V_1_reg_164[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1 
       (.I0(pop),
        .I1(Loop_loop_height_proc1720_U0_img_in_data_write),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_1__1 
       (.I0(push),
        .I1(\usedw_reg[0] ),
        .O(\icmp_ln37_reg_155_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    \eol_reg_136_reg[0] ,
    D,
    ap_enable_reg_pp0_iter0_reg,
    Loop_loop_height_proc1720_U0_img_in_data_write,
    E,
    ack_out116_out,
    \B_V_data_1_state_reg[0]_1 ,
    SR,
    S,
    \icmp_ln122_reg_297_reg[0] ,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    p_1_in,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    CO,
    ap_rst_n,
    \eol_reg_136_reg[0]_0 ,
    axi_last_V_1_reg_306,
    icmp_ln122_reg_297,
    Q,
    or_ln131_reg_311,
    or_ln134_reg_315,
    eol_2_reg_190,
    video_in_TVALID,
    img_in_data_full_n,
    icmp_ln122_fu_225_p2_carry__0,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output \eol_reg_136_reg[0] ;
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg;
  output Loop_loop_height_proc1720_U0_img_in_data_write;
  output [0:0]E;
  output ack_out116_out;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]SR;
  output [4:0]S;
  output \icmp_ln122_reg_297_reg[0] ;
  output \B_V_data_1_state_reg[0]_2 ;
  output \B_V_data_1_state_reg[0]_3 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_1_in;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input ap_rst_n;
  input \eol_reg_136_reg[0]_0 ;
  input axi_last_V_1_reg_306;
  input icmp_ln122_reg_297;
  input [1:0]Q;
  input or_ln131_reg_311;
  input or_ln134_reg_315;
  input eol_2_reg_190;
  input video_in_TVALID;
  input img_in_data_full_n;
  input [9:0]icmp_ln122_fu_225_p2_carry__0;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1720_U0_img_in_data_write;
  wire [1:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire ack_out116_out;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_3_n_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_306;
  wire eol_2_reg_190;
  wire \eol_reg_136_reg[0] ;
  wire \eol_reg_136_reg[0]_0 ;
  wire [9:0]icmp_ln122_fu_225_p2_carry__0;
  wire icmp_ln122_reg_297;
  wire \icmp_ln122_reg_297_reg[0] ;
  wire img_in_data_full_n;
  wire mem_reg_bram_0_i_17__1_n_3;
  wire or_ln131_reg_311;
  wire or_ln134_reg_315;
  wire p_1_in;
  wire [23:0]video_in_TDATA;
  wire video_in_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h4555BAAA)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ack_out116_out),
        .I1(eol_2_reg_190),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  LUT6 #(
    .INIT(64'h00F7FFFFFF080000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_190),
        .I3(ack_out116_out),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00F7FFFFFF080000)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_190),
        .I3(ack_out116_out),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_3 ));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8D8D8D8F8F8D8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(eol_2_reg_190),
        .I5(ack_out116_out),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF5DFFFFFF5DFF5D)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_190),
        .I3(ack_out116_out),
        .I4(video_in_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00F7)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_190),
        .I3(ack_out116_out),
        .O(\B_V_data_1_state_reg[0]_1 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(CO),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h1111F111)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_3 ),
        .I1(img_in_data_full_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(or_ln134_reg_315),
        .I1(or_ln131_reg_311),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln122_reg_297),
        .O(\ap_CS_fsm[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(mem_reg_bram_0_i_17__1_n_3),
        .I2(CO),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(mem_reg_bram_0_i_17__1_n_3),
        .I1(CO),
        .I2(p_1_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \eol_reg_136[0]_i_1 
       (.I0(\eol_reg_136_reg[0]_0 ),
        .I1(axi_last_V_1_reg_306),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln122_reg_297),
        .I4(mem_reg_bram_0_i_17__1_n_3),
        .I5(p_1_in),
        .O(\eol_reg_136_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry__0_i_1
       (.I0(icmp_ln122_fu_225_p2_carry__0[9]),
        .I1(icmp_ln122_fu_225_p2_carry__0[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry__0_i_2
       (.I0(icmp_ln122_fu_225_p2_carry__0[7]),
        .I1(icmp_ln122_fu_225_p2_carry__0[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry__0_i_3
       (.I0(icmp_ln122_fu_225_p2_carry__0[5]),
        .I1(icmp_ln122_fu_225_p2_carry__0[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry__0_i_4
       (.I0(icmp_ln122_fu_225_p2_carry__0[3]),
        .I1(icmp_ln122_fu_225_p2_carry__0[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_225_p2_carry__0_i_5
       (.I0(icmp_ln122_fu_225_p2_carry__0[1]),
        .I1(icmp_ln122_fu_225_p2_carry__0[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln122_reg_297[0]_i_1 
       (.I0(icmp_ln122_reg_297),
        .I1(mem_reg_bram_0_i_17__1_n_3),
        .I2(CO),
        .O(\icmp_ln122_reg_297_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_148[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out116_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_148[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(mem_reg_bram_0_i_17__1_n_3),
        .O(ack_out116_out));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    mem_reg_bram_0_i_12__0
       (.I0(icmp_ln122_reg_297),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(or_ln131_reg_311),
        .I3(or_ln134_reg_315),
        .I4(mem_reg_bram_0_i_17__1_n_3),
        .O(Loop_loop_height_proc1720_U0_img_in_data_write));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_bram_0_i_17__1
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(Q[0]),
        .O(mem_reg_bram_0_i_17__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln131_reg_311[0]_i_1 
       (.I0(CO),
        .I1(mem_reg_bram_0_i_17__1_n_3),
        .O(E));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    \sof_2_reg_140_reg[0] ,
    D,
    \ap_CS_fsm_reg[2] ,
    E,
    \tmp_last_V_reg_203_reg[0] ,
    icmp_ln190_reg_1940,
    \icmp_ln190_reg_194_reg[0] ,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    SR,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg,
    sof_2_reg_140,
    sof_reg_104,
    icmp_ln190_reg_194_pp0_iter1_reg,
    Q,
    icmp_ln190_fu_167_p2,
    \tmp_last_V_reg_203_reg[0]_0 ,
    \tmp_last_V_reg_203_reg[0]_1 ,
    \tmp_last_V_reg_203_reg[0]_2 ,
    \tmp_last_V_reg_203_reg[0]_3 ,
    video_out_TREADY,
    B_V_data_1_sel_wr_reg_0,
    img_out_data_empty_n,
    Loop_loop_height_proc1618_U0_ap_start,
    \j_3_reg_129_reg[0] ,
    \B_V_data_1_payload_A_reg[15]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output \sof_2_reg_140_reg[0] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output \tmp_last_V_reg_203_reg[0] ;
  output icmp_ln190_reg_1940;
  output \icmp_ln190_reg_194_reg[0] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]SR;
  output [7:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg;
  input sof_2_reg_140;
  input sof_reg_104;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input [3:0]Q;
  input icmp_ln190_fu_167_p2;
  input \tmp_last_V_reg_203_reg[0]_0 ;
  input [1:0]\tmp_last_V_reg_203_reg[0]_1 ;
  input \tmp_last_V_reg_203_reg[0]_2 ;
  input \tmp_last_V_reg_203_reg[0]_3 ;
  input video_out_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input img_out_data_empty_n;
  input Loop_loop_height_proc1618_U0_ap_start;
  input \j_3_reg_129_reg[0] ;
  input [7:0]\B_V_data_1_payload_A_reg[15]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]\B_V_data_1_payload_A_reg[15]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1618_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2__1_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_3_n_3 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg[0] ;
  wire img_out_data_empty_n;
  wire \j_3_reg_129[10]_i_4_n_3 ;
  wire \j_3_reg_129_reg[0] ;
  wire sof_2_reg_140;
  wire \sof_2_reg_140_reg[0] ;
  wire sof_reg_104;
  wire \tmp_last_V_reg_203_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0]_0 ;
  wire [1:0]\tmp_last_V_reg_203_reg[0]_1 ;
  wire \tmp_last_V_reg_203_reg[0]_2 ;
  wire \tmp_last_V_reg_203_reg[0]_3 ;
  wire [7:0]video_out_TDATA;
  wire video_out_TREADY;
  wire video_out_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(video_out_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .O(\icmp_ln190_reg_194_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY_int_regslice),
        .I3(\icmp_ln190_reg_194_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(video_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Loop_loop_height_proc1618_U0_ap_start),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h70FFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_3_reg_129_reg[0] ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_3 ),
        .I1(Q[1]),
        .I2(Loop_loop_height_proc1618_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[1]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_NS_fsm18_out),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_3_reg_129_reg[0] ),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(icmp_ln190_fu_167_p2),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(Q[2]),
        .I3(ap_NS_fsm18_out),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I4(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h00008800F0008800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_rst_n),
        .I4(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I5(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_reg_189[10]_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(video_out_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_194[0]_i_1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .O(icmp_ln190_reg_1940));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \icmp_ln190_reg_194[0]_i_3 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(icmp_ln190_reg_194_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(video_out_TREADY_int_regslice),
        .O(\icmp_ln190_reg_194[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \j_3_reg_129[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\j_3_reg_129[10]_i_4_n_3 ),
        .I2(ap_NS_fsm18_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_3_reg_129[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\j_3_reg_129[10]_i_4_n_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \j_3_reg_129[10]_i_4 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(icmp_ln190_fu_167_p2),
        .O(\j_3_reg_129[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    \sof_2_reg_140[0]_i_1 
       (.I0(sof_2_reg_140),
        .I1(ap_NS_fsm18_out),
        .I2(sof_reg_104),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\sof_2_reg_140_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \tmp_last_V_reg_203[0]_i_1 
       (.I0(\tmp_last_V_reg_203_reg[0]_0 ),
        .I1(\j_3_reg_129[10]_i_4_n_3 ),
        .I2(\tmp_last_V_reg_203_reg[0]_1 [1]),
        .I3(\tmp_last_V_reg_203_reg[0]_2 ),
        .I4(\tmp_last_V_reg_203_reg[0]_1 [0]),
        .I5(\tmp_last_V_reg_203_reg[0]_3 ),
        .O(\tmp_last_V_reg_203_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(video_out_TDATA[1]));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_136_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_1 ,
    video_in_TVALID,
    video_in_TLAST,
    \eol_2_reg_190_reg[0] ,
    Q,
    \eol_2_reg_190_reg[0]_0 ,
    eol_2_reg_190,
    E,
    axi_last_V_1_reg_306);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_136_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_1 ;
  input video_in_TVALID;
  input [0:0]video_in_TLAST;
  input \eol_2_reg_190_reg[0] ;
  input [1:0]Q;
  input \eol_2_reg_190_reg[0]_0 ;
  input eol_2_reg_190;
  input [0:0]E;
  input axi_last_V_1_reg_306;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_306;
  wire eol_2_reg_190;
  wire \eol_2_reg_190_reg[0] ;
  wire \eol_2_reg_190_reg[0]_0 ;
  wire \eol_reg_136_reg[0] ;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int_regslice;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_in_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_306[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_1_reg_306),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFACA0A0A0)) 
    \eol_2_reg_190[0]_i_1 
       (.I0(\eol_2_reg_190_reg[0] ),
        .I1(video_in_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(\eol_2_reg_190_reg[0]_0 ),
        .I4(Q[1]),
        .I5(eol_2_reg_190),
        .O(\eol_reg_136_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_190[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_fu_82_reg[0] ,
    or_ln131_fu_251_p2,
    S,
    \start_fu_82_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \start_fu_82_reg[0]_1 ,
    start_fu_82,
    E,
    \B_V_data_1_state_reg[0]_1 ,
    video_in_TVALID,
    Q,
    CO,
    video_in_TUSER,
    \or_ln134_reg_315_reg[0] ,
    or_ln134_reg_315);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_fu_82_reg[0] ;
  output or_ln131_fu_251_p2;
  output [0:0]S;
  output \start_fu_82_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \start_fu_82_reg[0]_1 ;
  input [0:0]start_fu_82;
  input [0:0]E;
  input \B_V_data_1_state_reg[0]_1 ;
  input video_in_TVALID;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]video_in_TUSER;
  input [0:0]\or_ln134_reg_315_reg[0] ;
  input or_ln134_reg_315;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire or_ln131_fu_251_p2;
  wire or_ln134_reg_315;
  wire [0:0]\or_ln134_reg_315_reg[0] ;
  wire [0:0]start_fu_82;
  wire \start_fu_82_reg[0] ;
  wire \start_fu_82_reg[0]_0 ;
  wire \start_fu_82_reg[0]_1 ;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_in_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555959595559)) 
    j_3_fu_270_p2_carry_i_1
       (.I0(Q),
        .I1(CO),
        .I2(start_fu_82),
        .I3(B_V_data_1_payload_A),
        .I4(B_V_data_1_sel),
        .I5(B_V_data_1_payload_B),
        .O(S));
  LUT4 #(
    .INIT(16'hBABF)) 
    \or_ln131_reg_311[0]_i_2 
       (.I0(start_fu_82),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .O(or_ln131_fu_251_p2));
  LUT6 #(
    .INIT(64'hFDFFFDDD88888888)) 
    \or_ln134_reg_315[0]_i_1 
       (.I0(\or_ln134_reg_315_reg[0] ),
        .I1(start_fu_82),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(or_ln134_reg_315),
        .O(\start_fu_82_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFCCCFC44444444)) 
    \start_fu_82[0]_i_1 
       (.I0(\start_fu_82_reg[0]_1 ),
        .I1(start_fu_82),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(E),
        .O(\start_fu_82_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16
   (video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17
   (video_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_140,
    \B_V_data_1_payload_A_reg[0]_0 ,
    icmp_ln190_reg_194_pp0_iter1_reg);
  output [0:0]video_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_140;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input icmp_ln190_reg_194_pp0_iter1_reg;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire sof_2_reg_140;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFFFA2000000A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_2_reg_140),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_194_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_140),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_194_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TUSER));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
