# do matmul_sim.do
# -9
# QuestaSim vmap 2019.3_2 Lib Mapping Utility 2019.09 Sep 24 2019
# vmap work work 
# Copying /vol/mentor/questa_sim-2019.3_2/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 16:03:56 on Jan 18,2023
# vlog -work work ../matmul.sv 
# -- Compiling module matmul
# 
# Top level modules:
# 	matmul
# End time: 16:03:56 on Jan 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 16:03:56 on Jan 18,2023
# vlog -work work ../bram.sv 
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# End time: 16:03:56 on Jan 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 16:03:56 on Jan 18,2023
# vlog -work work ../bram_block.sv 
# -- Compiling module bram_block
# 
# Top level modules:
# 	bram_block
# End time: 16:03:56 on Jan 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 16:03:56 on Jan 18,2023
# vlog -work work ../matmul_top.sv 
# -- Compiling module matmul_top
# 
# Top level modules:
# 	matmul_top
# End time: 16:03:56 on Jan 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 16:03:56 on Jan 18,2023
# vlog -work work ../matmul_tb.sv 
# -- Compiling module matmul_tb
# 
# Top level modules:
# 	matmul_tb
# End time: 16:03:56 on Jan 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.matmul_tb -wlf matmul.wlf 
# Start time: 16:03:56 on Jan 18,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "matmul(fast)".
# //  Questa Sim
# //  Version 2019.3_2 linux Sep 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.matmul_tb(fast)
# Loading work.matmul_top(fast)
# Loading work.matmul(fast)
# Loading work.bram(fast)
# @ 20: Loading file /home/gfa2226/fpga/matmul/y.txt...
# @ 20: Loading file /home/gfa2226/fpga/matmul/x.txt...
# @ 675: Beginning simulation...
# @ 7105: Simulation completed.
# @ 7110: Comparing file /home/gfa2226/fpga/matmul/z.txt...
# Total simulation cycle count: 643
# Total error count: 0
# ** Note: $stop    : ../matmul_tb.sv(80)
#    Time: 8395 ns  Iteration: 2  Instance: /matmul_tb
# Break in Module matmul_tb at ../matmul_tb.sv line 80
# Stopped at ../matmul_tb.sv line 80
# End time: 16:05:31 on Jan 18,2023, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
