<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projet.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="I2S_TO_PARALLEL.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="volumeControlTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="volumeControlTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="volumeControlTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1518721795" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518721795" xil_pn:in_ck="-1631278060784366733" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="modules/AVR_Interface/avr_interface.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/cclk_detector.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/serial_rx.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/serial_tx.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/spi_slave.vhd"/>
      <outfile xil_pn:name="modules/Distortion/Distortion.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/I2S_TB.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/I2S_TO_PARALLEL.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/PARALLEL_TO_I2S.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/test_i2s_top.vhd"/>
      <outfile xil_pn:name="modules/TOP/TOP.vhd"/>
      <outfile xil_pn:name="modules/Volume/volumeControl.vhd"/>
      <outfile xil_pn:name="modules/Volume/volumeControlTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518721795" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-810147391633107739" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518721795" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7382998166803819677" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518721795" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6883610153239258244" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518721795" xil_pn:in_ck="-1631278060784366733" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="modules/AVR_Interface/avr_interface.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/cclk_detector.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/serial_rx.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/serial_tx.vhd"/>
      <outfile xil_pn:name="modules/AVR_Interface/spi_slave.vhd"/>
      <outfile xil_pn:name="modules/Distortion/Distortion.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/I2S_TB.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/I2S_TO_PARALLEL.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/PARALLEL_TO_I2S.vhd"/>
      <outfile xil_pn:name="modules/I2S Interface/test_i2s_top.vhd"/>
      <outfile xil_pn:name="modules/TOP/TOP.vhd"/>
      <outfile xil_pn:name="modules/Volume/volumeControl.vhd"/>
      <outfile xil_pn:name="modules/Volume/volumeControlTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518721799" xil_pn:in_ck="-1631278060784366733" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3110657578935806006" xil_pn:start_ts="1518721795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="volumeControlTB_beh.prj"/>
      <outfile xil_pn:name="volumeControlTB_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1518721799" xil_pn:in_ck="-1372597018218653346" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1268358148238702359" xil_pn:start_ts="1518721799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="volumeControlTB_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4645118072083073292" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6883610153239258244" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1864703795895076042" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722637" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2312332073806550130" xil_pn:start_ts="1518722637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722844" xil_pn:in_ck="337659277628960727" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="13511302927619037" xil_pn:start_ts="1518722839">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP.lso"/>
      <outfile xil_pn:name="TOP.ngc"/>
      <outfile xil_pn:name="TOP.ngr"/>
      <outfile xil_pn:name="TOP.prj"/>
      <outfile xil_pn:name="TOP.syr"/>
      <outfile xil_pn:name="TOP.xst"/>
      <outfile xil_pn:name="TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1518722777" xil_pn:in_ck="2384495139686146985" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1806384578594776405" xil_pn:start_ts="1518722777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518722647" xil_pn:in_ck="2566993406992007010" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3878521609668533231" xil_pn:start_ts="1518722643">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TOP.bld"/>
      <outfile xil_pn:name="TOP.ngd"/>
      <outfile xil_pn:name="TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1518722650" xil_pn:in_ck="-3147863986009117245" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1518722647">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TOP_map.map"/>
      <outfile xil_pn:name="TOP_map.mrp"/>
      <outfile xil_pn:name="TOP_map.ngm"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
