<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangnano20k_hdmi_labo" Register="26" Alu="13" Lut="206" T_Register="2665(26)" T_Alu="373(13)" T_Lut="5068(206)" T_MULT18X18="1(0)" T_MULTADDALU18X18="1(0)" T_Bsram="13(0)" T_Ssram="43(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_pll2"/>
 <SubModule name="u_clkdiv"/>
 <SubModule name="u_clkdiv2"/>
 <SubModule name="u_esp32_conn" Register="74" Lut="78" Ssram="2" T_Register="74(74)" T_Lut="78(78)" T_Ssram="2(2)"/>
 <SubModule name="u_z80" Register="24" Lut="50" T_Register="366(24)" T_Alu="81(0)" T_Lut="1816(50)">
  <SubModule name="u_cz80" Register="214" Alu="70" Lut="1198" T_Register="342(214)" T_Alu="81(70)" T_Lut="1766(1198)">
   <SubModule name="u_mcode" Lut="248" T_Lut="248(248)"/>
   <SubModule name="u_alu" Alu="11" Lut="11" T_Alu="11(11)" T_Lut="11(11)"/>
   <SubModule name="u_regs" Register="128" Lut="309" T_Register="128(128)" T_Lut="309(309)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_ppi" T_Register="25(0)" T_Lut="43(0)">
  <SubModule name="u_ppi" Register="25" Lut="43" T_Register="25(25)" T_Lut="43(43)"/>
 </SubModule>
 <SubModule name="u_exp_slot0" Register="17" Lut="22" T_Register="17(17)" T_Lut="22(22)"/>
 <SubModule name="u_exp_slot3" Register="17" Lut="11" T_Register="17(17)" T_Lut="11(11)"/>
 <SubModule name="u_ssg" Register="241" Alu="11" Lut="344" T_Register="241(241)" T_Alu="11(11)" T_Lut="344(344)"/>
 <SubModule name="u_opll" Register="4" Lut="9" T_Register="820(4)" T_Alu="162(0)" T_Lut="1031(9)" T_MULT18X18="1(0)" T_MULTADDALU18X18="1(0)" T_Bsram="1(0)" T_Ssram="33(0)">
  <SubModule name="u_ikaopll" T_Register="816(0)" T_Alu="162(0)" T_Lut="1022(0)" T_MULT18X18="1(0)" T_MULTADDALU18X18="1(0)" T_Bsram="1(0)" T_Ssram="33(0)">
   <SubModule name="u_TIMINGGEN" Register="20" Lut="22" T_Register="20(20)" T_Lut="22(22)"/>
   <SubModule name="u_REG" Register="148" Alu="8" Lut="78" T_Register="279(148)" T_Alu="8(8)" T_Lut="265(78)" T_Ssram="12(0)">
    <SubModule name="u_sync_addrreg" Register="3" Lut="3" T_Register="3(3)" T_Lut="3(3)"/>
    <SubModule name="u_sync_datareg" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="u_fnum_lsbs" Lut="26" T_Register="8(0)" T_Lut="26(26)" T_Ssram="6(0)">
     <SubModule name="u_d9reg" Register="8" Ssram="6" T_Register="8(8)" T_Ssram="6(6)"/>
    </SubModule>
    <SubModule name="u_fnum_msb" Lut="4" T_Register="9(0)" T_Lut="4(4)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_block" Lut="9" T_Register="27(0)" T_Lut="9(9)">
     <SubModule name="u_d9reg" Register="27" T_Register="27(27)"/>
    </SubModule>
    <SubModule name="u_kon" Lut="1" T_Register="9(0)" T_Lut="1(1)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_susen" Lut="1" T_Register="9(0)" T_Lut="1(1)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_vol" Lut="13" T_Register="4(0)" T_Lut="15(13)" T_Ssram="3(0)">
     <SubModule name="u_d9reg" Register="4" Lut="2" Ssram="3" T_Register="4(4)" T_Lut="2(2)" T_Ssram="3(3)"/>
    </SubModule>
    <SubModule name="u_inst" Lut="12" T_Register="4(0)" T_Lut="12(12)" T_Ssram="3(0)">
     <SubModule name="u_d9reg" Register="4" Ssram="3" T_Register="4(4)" T_Ssram="3(3)"/>
    </SubModule>
    <SubModule name="u_instrom" Register="55" Lut="114" T_Register="55(55)" T_Lut="114(114)"/>
   </SubModule>
   <SubModule name="u_LFO" Register="30" Alu="5" Lut="29" T_Register="30(30)" T_Alu="5(5)" T_Lut="29(29)"/>
   <SubModule name="u_PG" Register="143" Alu="32" Lut="92" MULT18X18="1" T_Register="162(143)" T_Alu="32(32)" T_Lut="92(92)" T_MULT18X18="1(1)">
    <SubModule name="u_cyc4r_cyc18r_phase_sr" Register="19" T_Register="19(19)"/>
   </SubModule>
   <SubModule name="u_EG" Register="85" Alu="41" Lut="183" Bsram="1" Ssram="10" T_Register="101(85)" T_Alu="41(41)" T_Lut="187(183)" T_Bsram="1(1)" T_Ssram="12(10)">
    <SubModule name="u_cyc2r_cyc19r_envstatreg" Register="4" T_Register="4(4)"/>
    <SubModule name="u_cyc3r_cyc19r_attnlvreg" Register="12" Lut="4" Ssram="2" T_Register="12(12)" T_Lut="4(4)" T_Ssram="2(2)"/>
   </SubModule>
   <SubModule name="u_OP" Register="60" Alu="52" Lut="191" T_Register="174(60)" T_Alu="52(52)" T_Lut="358(191)" T_Ssram="6(0)">
    <SubModule name="u_cyc19c_logsinrom" Register="46" Lut="86" T_Register="46(46)" T_Lut="86(86)"/>
    <SubModule name="u_cyc20c_exprom" Register="44" Lut="81" T_Register="44(44)" T_Lut="81(81)"/>
    <SubModule name="u_op_z_reg" Register="12" Ssram="3" T_Register="12(12)" T_Ssram="3(3)"/>
    <SubModule name="u_op_zz_reg" Register="12" Ssram="3" T_Register="12(12)" T_Ssram="3(3)"/>
   </SubModule>
   <SubModule name="u_DAC" Register="47" Alu="24" Lut="64" MULTADDALU18X18="1" T_Register="50(47)" T_Alu="24(24)" T_Lut="69(64)" T_MULTADDALU18X18="1(1)" T_Ssram="3(0)">
    <SubModule name="u_percussion_sr" Register="3" Lut="5" Ssram="3" T_Register="3(3)" T_Lut="5(5)" T_Ssram="3(3)"/>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_audio" Register="26" Lut="35" T_Register="26(26)" T_Lut="35(35)"/>
 <SubModule name="u_v9918" Register="2" Lut="1" T_Register="629(2)" T_Alu="27(0)" T_Lut="808(1)" T_Bsram="2(0)" T_Ssram="8(0)">
  <SubModule name="u_v9918_core" Register="4" Lut="21" T_Register="627(4)" T_Alu="27(0)" T_Lut="807(21)" T_Bsram="2(0)" T_Ssram="8(0)">
   <SubModule name="u_vdp_color_bus" Register="51" Lut="155" T_Register="51(51)" T_Lut="155(155)"/>
   <SubModule name="u_vdp_interrupt" Register="1" Lut="5" T_Register="1(1)" T_Lut="5(5)"/>
   <SubModule name="u_vdp_ssg" Register="85" Lut="144" T_Register="85(85)" T_Lut="144(144)"/>
   <SubModule name="u_vdp_color_decoder" Register="18" Lut="29" T_Register="18(18)" T_Lut="29(29)"/>
   <SubModule name="u_vdp_text12" Register="66" Alu="12" Lut="97" T_Register="66(66)" T_Alu="12(12)" T_Lut="97(97)"/>
   <SubModule name="u_vdp_graphic123m" Register="58" Lut="70" T_Register="58(58)" T_Lut="70(70)"/>
   <SubModule name="u_vdp_sprite" Register="201" Alu="15" Lut="248" T_Register="237(201)" T_Alu="15(15)" T_Lut="250(248)" T_Bsram="2(0)" T_Ssram="8(0)">
    <SubModule name="u_sprite_info_ram" Register="2" Lut="1" Ssram="8" T_Register="2(2)" T_Lut="1(1)" T_Ssram="8(8)"/>
    <SubModule name="u_even_line_buf" Register="17" Lut="1" Bsram="1" T_Register="17(17)" T_Lut="1(1)" T_Bsram="1(1)"/>
    <SubModule name="u_odd_line_buf" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_vdp_register" Register="107" Lut="36" T_Register="107(107)" T_Lut="36(36)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_video_out" Register="26" Alu="10" Lut="61" T_Register="114(26)" T_Alu="10(10)" T_Lut="114(61)" T_Bsram="2(0)">
  <SubModule name="u_double_buffer" Register="52" Lut="53" T_Register="88(52)" T_Lut="53(53)" T_Bsram="2(0)">
   <SubModule name="u_buf_even" Register="25" Bsram="1" T_Register="25(25)" T_Bsram="1(1)"/>
   <SubModule name="u_buf_odd" Register="11" Bsram="1" T_Register="11(11)" T_Bsram="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_dvi" Register="73" Alu="69" Lut="229" T_Register="73(73)" T_Alu="69(69)" T_Lut="229(229)"/>
 <SubModule name="u_vram" Register="2" Lut="10" Bsram="8" T_Register="2(2)" T_Lut="10(10)" T_Bsram="8(8)"/>
 <SubModule name="u_sdram" Register="105" Lut="162" T_Register="105(105)" T_Lut="162(162)"/>
 <SubModule name="u_kanji_rom" Register="38" Lut="70" T_Register="38(38)" T_Lut="70(70)"/>
 <SubModule name="u_megarom_slot1" Register="32" Lut="38" T_Register="32(32)" T_Lut="38(38)"/>
 <SubModule name="u_megarom_slot2" Register="28" Lut="28" T_Register="28(28)" T_Lut="28(28)"/>
 <SubModule name="i208" Lut="17" T_Register="32(0)" T_Lut="23(17)">
  <SubModule name="u_memory_mapper" Register="32" Lut="6" T_Register="32(32)" T_Lut="6(6)"/>
 </SubModule>
</Module>
