v 20150101 2
L 300 600 700 600 3 0 0 0 -1 -1
L 300 0 700 0 3 0 0 0 -1 -1
L 300 0 300 600 3 0 0 0 -1 -1
A 700 300 300 270 180 3 0 0 0 -1 -1
P 1000 300 1300 300 1 0 1
{
T 1050 150 5 8 0 1 0 0 1
pinnumber=1
T 1050 150 5 8 0 1 0 0 1
pinseq=1
T 1050 350 5 8 0 1 0 0 1
pinlabel=OUT
T 1150 150 5 8 0 1 0 0 1
pintype=out
}
V 250 100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 100 0 100 1 0 1
{
T 50 -50 5 8 0 1 0 0 1
pinnumber=2
T 50 -50 5 8 0 1 0 0 1
pinseq=2
T 0 150 9 8 0 1 0 0 1
pinlabel=IN0
T 350 100 5 8 0 1 0 0 1
pintype=in
}
V 250 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 500 0 500 1 0 1
{
T 50 350 5 8 0 1 0 0 1
pinnumber=3
T 50 350 5 8 0 1 0 0 1
pinseq=3
T 0 550 9 8 0 1 0 0 1
pinlabel=IN1
T 350 450 5 8 0 1 0 0 1
pintype=in
}
T 800 250 8 10 1 1 0 6 1
refdes=U?
T 100 700 5 8 0 0 0 0 1
device=nor
T 100 850 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 100 1200 9 10 0 0 0 0 1
numslots=0
T 100 1000 9 10 0 0 0 0 1
footprint=unknown
