{"vcs1":{"timestamp_begin":1700237650.588947332, "rt":9.86, "ut":9.02, "st":0.49}}
{"vcselab":{"timestamp_begin":1700237660.521528436, "rt":1.30, "ut":0.37, "st":0.17}}
{"link":{"timestamp_begin":1700237661.898139668, "rt":0.41, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700237649.980784291}
{"VCS_COMP_START_TIME": 1700237649.980784291}
{"VCS_COMP_END_TIME": 1700237671.430048398}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370204}}
{"stitch_vcselab": {"peak_mem": 240016}}
