ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM3_Init,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	MX_TIM3_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM3_Init:
  28              	.LFB242:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
  31:Core/Src/tim.c **** {
  30              		.loc 1 31 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  34              		.loc 1 37 3 view .LVU1
  31:Core/Src/tim.c **** 
  35              		.loc 1 31 1 is_stmt 0 view .LVU2
  36 0000 00B5     		push	{lr}
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  39 0002 8DB0     		sub	sp, sp, #52
  40              		.cfi_def_cfa_offset 56
  41              		.loc 1 37 27 view .LVU3
  42 0004 2022     		movs	r2, #32
  43 0006 0021     		movs	r1, #0
  44 0008 04A8     		add	r0, sp, #16
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU4
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  48              		.loc 1 43 18 is_stmt 0 view .LVU5
  49 000e 1548     		ldr	r0, .L14
  50 0010 1549     		ldr	r1, .L14+4
  51 0012 0160     		str	r1, [r0]
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  46:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  52              		.loc 1 46 21 view .LVU6
  53 0014 4FF6FF71 		movw	r1, #65535
  54 0018 C160     		str	r1, [r0, #12]
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  49:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  55              		.loc 1 49 23 view .LVU7
  56 001a 0321     		movs	r1, #3
  38:Core/Src/tim.c **** 
  57              		.loc 1 38 27 view .LVU8
  58 001c 0023     		movs	r3, #0
  50:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  51:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  59              		.loc 1 51 24 view .LVU9
  60 001e 0122     		movs	r2, #1
  49:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  61              		.loc 1 49 23 view .LVU10
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 3


  62 0020 0391     		str	r1, [sp, #12]
  52:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  53:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  54:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  55:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  56:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  57:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  58:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  63              		.loc 1 58 7 view .LVU11
  64 0022 03A9     		add	r1, sp, #12
  38:Core/Src/tim.c **** 
  65              		.loc 1 38 27 view .LVU12
  66 0024 CDE90133 		strd	r3, r3, [sp, #4]
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  67              		.loc 1 43 3 is_stmt 1 view .LVU13
  44:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  68              		.loc 1 44 3 view .LVU14
  45:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  69              		.loc 1 45 26 is_stmt 0 view .LVU15
  70 0028 C0E90133 		strd	r3, r3, [r0, #4]
  46:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  71              		.loc 1 46 3 is_stmt 1 view .LVU16
  47:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  72              		.loc 1 47 3 view .LVU17
  47:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 47 28 is_stmt 0 view .LVU18
  74 002c 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  75              		.loc 1 48 3 is_stmt 1 view .LVU19
  48:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  76              		.loc 1 48 32 is_stmt 0 view .LVU20
  77 002e 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 49 3 is_stmt 1 view .LVU21
  50:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 50 3 view .LVU22
  51:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 51 3 view .LVU23
  51:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  81              		.loc 1 51 24 is_stmt 0 view .LVU24
  82 0030 0592     		str	r2, [sp, #20]
  52:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  83              		.loc 1 52 3 is_stmt 1 view .LVU25
  53:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  84              		.loc 1 53 3 view .LVU26
  54:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  85              		.loc 1 54 3 view .LVU27
  55:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 55 3 view .LVU28
  55:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  87              		.loc 1 55 24 is_stmt 0 view .LVU29
  88 0032 0992     		str	r2, [sp, #36]
  56:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  89              		.loc 1 56 3 is_stmt 1 view .LVU30
  57:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  90              		.loc 1 57 3 view .LVU31
  91              		.loc 1 58 3 view .LVU32
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 4


  92              		.loc 1 58 7 is_stmt 0 view .LVU33
  93 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  94              	.LVL1:
  95              		.loc 1 58 6 view .LVU34
  96 0038 58B9     		cbnz	r0, .L12
  97              	.L2:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  98              		.loc 1 62 3 is_stmt 1 view .LVU35
  99              		.loc 1 62 37 is_stmt 0 view .LVU36
 100 003a 2022     		movs	r2, #32
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 101              		.loc 1 63 33 view .LVU37
 102 003c 0023     		movs	r3, #0
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 103              		.loc 1 64 7 view .LVU38
 104 003e 0948     		ldr	r0, .L14
 105 0040 01A9     		add	r1, sp, #4
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 106              		.loc 1 63 33 view .LVU39
 107 0042 CDE90123 		strd	r2, r3, [sp, #4]
 108              		.loc 1 64 3 is_stmt 1 view .LVU40
 109              		.loc 1 64 7 is_stmt 0 view .LVU41
 110 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 111              	.LVL2:
 112              		.loc 1 64 6 view .LVU42
 113 004a 28B9     		cbnz	r0, .L13
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 114              		.loc 1 72 1 view .LVU43
 115 004c 0DB0     		add	sp, sp, #52
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 4
 118              		@ sp needed
 119 004e 5DF804FB 		ldr	pc, [sp], #4
 120              	.L12:
 121              		.cfi_restore_state
  60:Core/Src/tim.c ****   }
 122              		.loc 1 60 5 is_stmt 1 view .LVU44
 123 0052 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 0056 F0E7     		b	.L2
 126              	.L13:
  66:Core/Src/tim.c ****   }
 127              		.loc 1 66 5 view .LVU45
 128 0058 FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130              		.loc 1 72 1 is_stmt 0 view .LVU46
 131 005c 0DB0     		add	sp, sp, #52
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 5


 132              		.cfi_def_cfa_offset 4
 133              		@ sp needed
 134 005e 5DF804FB 		ldr	pc, [sp], #4
 135              	.L15:
 136 0062 00BF     		.align	2
 137              	.L14:
 138 0064 00000000 		.word	.LANCHOR0
 139 0068 00040040 		.word	1073742848
 140              		.cfi_endproc
 141              	.LFE242:
 143              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 144              		.align	1
 145              		.p2align 2,,3
 146              		.global	HAL_TIM_Encoder_MspInit
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	HAL_TIM_Encoder_MspInit:
 152              	.LVL5:
 153              	.LFB243:
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
  75:Core/Src/tim.c **** {
 154              		.loc 1 75 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 32
 157              		@ frame_needed = 0, uses_anonymous_args = 0
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 158              		.loc 1 77 3 view .LVU48
  75:Core/Src/tim.c **** 
 159              		.loc 1 75 1 is_stmt 0 view .LVU49
 160 0000 30B5     		push	{r4, r5, lr}
 161              		.cfi_def_cfa_offset 12
 162              		.cfi_offset 4, -12
 163              		.cfi_offset 5, -8
 164              		.cfi_offset 14, -4
  78:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 165              		.loc 1 78 5 view .LVU50
 166 0002 1A4B     		ldr	r3, .L20
 167 0004 0268     		ldr	r2, [r0]
  75:Core/Src/tim.c **** 
 168              		.loc 1 75 1 view .LVU51
 169 0006 89B0     		sub	sp, sp, #36
 170              		.cfi_def_cfa_offset 48
  77:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 171              		.loc 1 77 20 view .LVU52
 172 0008 0024     		movs	r4, #0
 173              		.loc 1 78 5 view .LVU53
 174 000a 9A42     		cmp	r2, r3
  77:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 175              		.loc 1 77 20 view .LVU54
 176 000c CDE90344 		strd	r4, r4, [sp, #12]
 177 0010 CDE90544 		strd	r4, r4, [sp, #20]
 178 0014 0794     		str	r4, [sp, #28]
 179              		.loc 1 78 3 is_stmt 1 view .LVU55
 180              		.loc 1 78 5 is_stmt 0 view .LVU56
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 6


 181 0016 01D0     		beq	.L19
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  83:Core/Src/tim.c ****     /* TIM3 clock enable */
  84:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  87:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
  88:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
  89:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
  90:Core/Src/tim.c ****     */
  91:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
  92:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  94:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
  96:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****     /* TIM3 interrupt Init */
  99:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 100:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c **** }
 182              		.loc 1 105 1 view .LVU57
 183 0018 09B0     		add	sp, sp, #36
 184              		.cfi_remember_state
 185              		.cfi_def_cfa_offset 12
 186              		@ sp needed
 187 001a 30BD     		pop	{r4, r5, pc}
 188              	.L19:
 189              		.cfi_restore_state
  84:Core/Src/tim.c **** 
 190              		.loc 1 84 5 is_stmt 1 view .LVU58
 191              	.LBB2:
  84:Core/Src/tim.c **** 
 192              		.loc 1 84 5 view .LVU59
 193 001c 03F50D33 		add	r3, r3, #144384
 194 0020 0194     		str	r4, [sp, #4]
  84:Core/Src/tim.c **** 
 195              		.loc 1 84 5 view .LVU60
 196 0022 1A6C     		ldr	r2, [r3, #64]
 197              	.LBE2:
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 198              		.loc 1 92 26 is_stmt 0 view .LVU61
 199 0024 0220     		movs	r0, #2
 200              	.LVL6:
 201              	.LBB3:
  84:Core/Src/tim.c **** 
 202              		.loc 1 84 5 view .LVU62
 203 0026 0243     		orrs	r2, r2, r0
 204 0028 1A64     		str	r2, [r3, #64]
  84:Core/Src/tim.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 7


 205              		.loc 1 84 5 is_stmt 1 view .LVU63
 206 002a 1A6C     		ldr	r2, [r3, #64]
 207 002c 0240     		ands	r2, r2, r0
 208 002e 0192     		str	r2, [sp, #4]
  84:Core/Src/tim.c **** 
 209              		.loc 1 84 5 view .LVU64
 210 0030 019A     		ldr	r2, [sp, #4]
 211              	.LBE3:
  84:Core/Src/tim.c **** 
 212              		.loc 1 84 5 view .LVU65
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 213              		.loc 1 86 5 view .LVU66
 214              	.LBB4:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 215              		.loc 1 86 5 view .LVU67
 216 0032 0294     		str	r4, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 217              		.loc 1 86 5 view .LVU68
 218 0034 1A6B     		ldr	r2, [r3, #48]
 219 0036 0243     		orrs	r2, r2, r0
 220 0038 1A63     		str	r2, [r3, #48]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 221              		.loc 1 86 5 view .LVU69
 222 003a 1B6B     		ldr	r3, [r3, #48]
 223              	.LBE4:
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 224              		.loc 1 92 26 is_stmt 0 view .LVU70
 225 003c 0490     		str	r0, [sp, #16]
 226              	.LBB5:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 227              		.loc 1 86 5 view .LVU71
 228 003e 0340     		ands	r3, r3, r0
 229 0040 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 230              		.loc 1 86 5 is_stmt 1 view .LVU72
 231              	.LBE5:
  96:Core/Src/tim.c **** 
 232              		.loc 1 96 5 is_stmt 0 view .LVU73
 233 0042 03A9     		add	r1, sp, #12
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 93 26 view .LVU74
 235 0044 0123     		movs	r3, #1
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 236              		.loc 1 95 31 view .LVU75
 237 0046 0790     		str	r0, [sp, #28]
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238              		.loc 1 91 25 view .LVU76
 239 0048 3022     		movs	r2, #48
  96:Core/Src/tim.c **** 
 240              		.loc 1 96 5 view .LVU77
 241 004a 0948     		ldr	r0, .L20+4
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242              		.loc 1 93 26 view .LVU78
 243 004c 0593     		str	r3, [sp, #20]
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 91 25 view .LVU79
 245 004e 0392     		str	r2, [sp, #12]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 8


 246              	.LBB6:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 247              		.loc 1 86 5 view .LVU80
 248 0050 029D     		ldr	r5, [sp, #8]
 249              	.LBE6:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 250              		.loc 1 86 5 is_stmt 1 view .LVU81
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 251              		.loc 1 91 5 view .LVU82
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 252              		.loc 1 92 5 view .LVU83
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 93 5 view .LVU84
  94:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 254              		.loc 1 94 5 view .LVU85
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255              		.loc 1 95 5 view .LVU86
  96:Core/Src/tim.c **** 
 256              		.loc 1 96 5 view .LVU87
 257 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL7:
  99:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 259              		.loc 1 99 5 view .LVU88
 260 0056 2246     		mov	r2, r4
 261 0058 2146     		mov	r1, r4
 262 005a 1D20     		movs	r0, #29
 263 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 264              	.LVL8:
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 265              		.loc 1 100 5 view .LVU89
 266 0060 1D20     		movs	r0, #29
 267 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 268              	.LVL9:
 269              		.loc 1 105 1 is_stmt 0 view .LVU90
 270 0066 09B0     		add	sp, sp, #36
 271              		.cfi_def_cfa_offset 12
 272              		@ sp needed
 273 0068 30BD     		pop	{r4, r5, pc}
 274              	.L21:
 275 006a 00BF     		.align	2
 276              	.L20:
 277 006c 00040040 		.word	1073742848
 278 0070 00040240 		.word	1073873920
 279              		.cfi_endproc
 280              	.LFE243:
 282              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 283              		.align	1
 284              		.p2align 2,,3
 285              		.global	HAL_TIM_Encoder_MspDeInit
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	HAL_TIM_Encoder_MspDeInit:
 291              	.LVL10:
 292              	.LFB244:
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 9


 108:Core/Src/tim.c **** {
 293              		.loc 1 108 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 297              		.loc 1 110 3 view .LVU92
 108:Core/Src/tim.c **** 
 298              		.loc 1 108 1 is_stmt 0 view .LVU93
 299 0000 08B5     		push	{r3, lr}
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 3, -8
 302              		.cfi_offset 14, -4
 303              		.loc 1 110 5 view .LVU94
 304 0002 0268     		ldr	r2, [r0]
 305 0004 084B     		ldr	r3, .L26
 306 0006 9A42     		cmp	r2, r3
 307 0008 00D0     		beq	.L25
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 115:Core/Src/tim.c ****     /* Peripheral clock disable */
 116:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 119:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 120:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 121:Core/Src/tim.c ****     */
 122:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_5);
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 125:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c **** }
 308              		.loc 1 130 1 view .LVU95
 309 000a 08BD     		pop	{r3, pc}
 310              	.L25:
 116:Core/Src/tim.c **** 
 311              		.loc 1 116 5 is_stmt 1 view .LVU96
 312 000c 074A     		ldr	r2, .L26+4
 122:Core/Src/tim.c **** 
 313              		.loc 1 122 5 is_stmt 0 view .LVU97
 314 000e 0848     		ldr	r0, .L26+8
 315              	.LVL11:
 116:Core/Src/tim.c **** 
 316              		.loc 1 116 5 view .LVU98
 317 0010 136C     		ldr	r3, [r2, #64]
 318 0012 23F00203 		bic	r3, r3, #2
 319 0016 1364     		str	r3, [r2, #64]
 122:Core/Src/tim.c **** 
 320              		.loc 1 122 5 is_stmt 1 view .LVU99
 321 0018 3021     		movs	r1, #48
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 10


 322 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 323              	.LVL12:
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 324              		.loc 1 125 5 view .LVU100
 325              		.loc 1 130 1 is_stmt 0 view .LVU101
 326 001e BDE80840 		pop	{r3, lr}
 327              		.cfi_restore 14
 328              		.cfi_restore 3
 329              		.cfi_def_cfa_offset 0
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 330              		.loc 1 125 5 view .LVU102
 331 0022 1D20     		movs	r0, #29
 332 0024 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 333              	.LVL13:
 334              	.L27:
 335              		.align	2
 336              	.L26:
 337 0028 00040040 		.word	1073742848
 338 002c 00380240 		.word	1073887232
 339 0030 00040240 		.word	1073873920
 340              		.cfi_endproc
 341              	.LFE244:
 343              		.global	htim3
 344              		.section	.bss.htim3,"aw",%nobits
 345              		.align	2
 346              		.set	.LANCHOR0,. + 0
 349              	htim3:
 350 0000 00000000 		.space	72
 350      00000000 
 350      00000000 
 350      00000000 
 350      00000000 
 351              		.text
 352              	.Letext0:
 353              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 354              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 355              		.file 4 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 356              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 357              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 358              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 359              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 360              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 361              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 362              		.file 11 "Core/Inc/tim.h"
 363              		.file 12 "Core/Inc/main.h"
 364              		.file 13 "<built-in>"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:20     .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:27     .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:138    .text.MX_TIM3_Init:0000000000000064 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:144    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:151    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:277    .text.HAL_TIM_Encoder_MspInit:000000000000006c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:283    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:290    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:337    .text.HAL_TIM_Encoder_MspDeInit:0000000000000028 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:349    .bss.htim3:0000000000000000 htim3
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccQ5rNha.s:345    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
