#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000277a335a700 .scope module, "Testbench" "Testbench" 2 4;
 .timescale -12 -12;
v00000277a387f6e0_0 .var "clk", 0 0;
v00000277a387fd20_0 .var/i "cnt", 31 0;
v00000277a387e740_0 .var "rst", 0 0;
E_00000277a38040d0 .event anyedge, v00000277a386c6a0_0, v00000277a387fd20_0;
S_00000277a38141b0 .scope module, "mips" "Mips" 2 8, 3 4 0, S_00000277a335a700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000277a387eec0_0 .net "ALUOp", 2 0, v00000277a33f6860_0;  1 drivers
v00000277a387eb00_0 .net "ALUSrc", 0 0, v00000277a33f7940_0;  1 drivers
v00000277a387ffa0_0 .net "Branch", 0 0, v00000277a33f6900_0;  1 drivers
v00000277a387e100_0 .net "ExtOp", 0 0, v00000277a33f6d60_0;  1 drivers
v00000277a387fc80_0 .net "Ins", 31 0, v00000277a3872770_0;  1 drivers
v00000277a387f780_0 .net "Jump", 0 0, v00000277a33f6e00_0;  1 drivers
v00000277a387f8c0_0 .net "MemRead", 0 0, v00000277a33f6fe0_0;  1 drivers
v00000277a387f960_0 .net "MemWrite", 0 0, v00000277a33f7260_0;  1 drivers
v00000277a387f0a0_0 .net "MemtoReg", 0 0, v00000277a33ee100_0;  1 drivers
v00000277a387ec40_0 .net "RegDst", 0 0, v00000277a33ed8e0_0;  1 drivers
v00000277a387f280_0 .net "RegWrite", 0 0, v00000277a386d640_0;  1 drivers
v00000277a387e9c0_0 .net "clk", 0 0, v00000277a387f6e0_0;  1 drivers
v00000277a387f320_0 .net "rst", 0 0, v00000277a387e740_0;  1 drivers
L_00000277a38dd5f0 .part v00000277a3872770_0, 26, 6;
S_00000277a3346440 .scope module, "Controller" "ctrl" 3 38, 4 3 0, S_00000277a38141b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Jump";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 3 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "ExtOp";
v00000277a33f6860_0 .var "ALUOp", 2 0;
v00000277a33f7940_0 .var "ALUSrc", 0 0;
v00000277a33f6900_0 .var "Branch", 0 0;
v00000277a33f6d60_0 .var "ExtOp", 0 0;
v00000277a33f6e00_0 .var "Jump", 0 0;
v00000277a33f6fe0_0 .var "MemRead", 0 0;
v00000277a33f7260_0 .var "MemWrite", 0 0;
v00000277a33ee100_0 .var "MemtoReg", 0 0;
v00000277a33ee240_0 .net "Opcode", 31 26, L_00000277a38dd5f0;  1 drivers
v00000277a33ed8e0_0 .var "RegDst", 0 0;
v00000277a386d640_0 .var "RegWrite", 0 0;
E_00000277a3803a90 .event anyedge, v00000277a33ee240_0;
S_00000277a3346690 .scope module, "DataPath" "data_path" 3 21, 5 19 0, S_00000277a38141b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "RegDst";
    .port_info 1 /INPUT 1 "Jump";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 3 "ALUOp";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "ALUSrc";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "ExtOp";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "rst";
    .port_info 12 /OUTPUT 32 "ID_ins";
L_00000277a38106b0 .functor AND 1, v00000277a38755b0_0, v00000277a33f6900_0, C4<1>, C4<1>;
L_00000277a3810100 .functor AND 1, L_00000277a38106b0, L_00000277a38dd870, C4<1>, C4<1>;
v00000277a3879890_0 .net "ALUOp", 2 0, v00000277a33f6860_0;  alias, 1 drivers
v00000277a3878fd0_0 .net "ALUSrc", 0 0, v00000277a33f7940_0;  alias, 1 drivers
v00000277a3879110_0 .net "AluCtrlOut", 3 0, v00000277a386ce20_0;  1 drivers
v00000277a3879570_0 .net "AluOut", 31 0, v00000277a386d320_0;  1 drivers
v00000277a3879610_0 .net "Branch", 0 0, v00000277a33f6900_0;  alias, 1 drivers
v00000277a3879930_0 .net "Branch_1", 0 0, v00000277a38755b0_0;  1 drivers
v00000277a38799d0_0 .net "Branch_2", 0 0, L_00000277a38106b0;  1 drivers
v00000277a387db30_0 .net "DmOut", 31 0, v00000277a3876cd0_0;  1 drivers
v00000277a387def0_0 .net "EX_ALUOp", 2 0, v00000277a3871520_0;  1 drivers
v00000277a387c870_0 .net "EX_ALUSrc", 0 0, v00000277a3871200_0;  1 drivers
v00000277a387c0f0_0 .net "EX_Branch", 0 0, v00000277a38713e0_0;  1 drivers
v00000277a387dd10_0 .net "EX_ExtOp", 0 0, v00000277a3871ac0_0;  1 drivers
v00000277a387d130_0 .net "EX_Extimm", 15 0, v00000277a3871020_0;  1 drivers
v00000277a387cb90_0 .net "EX_Jump", 0 0, v00000277a38710c0_0;  1 drivers
v00000277a387c730_0 .net "EX_Jump_ins_add", 25 0, v00000277a38718e0_0;  1 drivers
v00000277a387d630_0 .net "EX_MemRead", 0 0, v00000277a3871340_0;  1 drivers
v00000277a387c910_0 .net "EX_MemWrite", 0 0, v00000277a3871b60_0;  1 drivers
v00000277a387c9b0_0 .net "EX_MemtoReg", 0 0, v00000277a3870bc0_0;  1 drivers
v00000277a387c2d0_0 .net "EX_PC", 31 0, v00000277a3871480_0;  1 drivers
v00000277a387c410_0 .net "EX_RegDst", 0 0, v00000277a3870c60_0;  1 drivers
v00000277a387d810_0 .net "EX_RegWrite", 0 0, v00000277a38704e0_0;  1 drivers
v00000277a387ddb0_0 .net "EX_Reg_data_1_out", 31 0, v00000277a38712a0_0;  1 drivers
v00000277a387df90_0 .net "EX_Reg_data_2_out", 31 0, v00000277a3871ca0_0;  1 drivers
v00000277a387ca50_0 .net "EX_rd", 4 0, v00000277a38715c0_0;  1 drivers
v00000277a387c370_0 .net "EX_rs", 4 0, v00000277a38706c0_0;  1 drivers
v00000277a387ce10_0 .net "EX_rt", 4 0, v00000277a3870440_0;  1 drivers
v00000277a387de50_0 .net "ExtOp", 0 0, v00000277a33f6d60_0;  alias, 1 drivers
v00000277a387d310_0 .net "ExtOut", 31 0, v00000277a3876eb0_0;  1 drivers
v00000277a387c5f0_0 .net "ForwardA_1", 1 0, v00000277a3876410_0;  1 drivers
v00000277a387caf0_0 .net "ForwardA_2", 0 0, v00000277a3875fb0_0;  1 drivers
v00000277a387dbd0_0 .net "ForwardB_1", 1 0, v00000277a3875150_0;  1 drivers
v00000277a387c690_0 .net "ForwardB_2", 0 0, v00000277a3875790_0;  1 drivers
v00000277a387c4b0_0 .net "ID_PC", 31 0, v00000277a3873530_0;  1 drivers
v00000277a387c190_0 .net "ID_ins", 31 0, v00000277a3872770_0;  alias, 1 drivers
v00000277a387c230_0 .net "IFWrite", 0 0, v00000277a3876c30_0;  1 drivers
v00000277a387c550_0 .net "IFflush", 0 0, v00000277a3875650_0;  1 drivers
v00000277a387cd70_0 .net "Ins", 31 0, L_00000277a38103a0;  1 drivers
v00000277a387dc70_0 .net "Jump", 0 0, v00000277a33f6e00_0;  alias, 1 drivers
v00000277a387d1d0_0 .net "MEM_ALU", 31 0, v00000277a386d460_0;  1 drivers
v00000277a387c7d0_0 .net "MEM_Branch", 0 0, v00000277a386c380_0;  1 drivers
v00000277a387d6d0_0 .net "MEM_Extimm", 31 0, v00000277a386db40_0;  1 drivers
v00000277a387ccd0_0 .net "MEM_Jump", 0 0, v00000277a386dc80_0;  1 drivers
v00000277a387d8b0_0 .net "MEM_Jump_ins_add", 25 0, v00000277a386d500_0;  1 drivers
v00000277a387da90_0 .net "MEM_MemRead", 0 0, v00000277a386d5a0_0;  1 drivers
v00000277a387d950_0 .net "MEM_MemWrite", 0 0, v00000277a386d820_0;  1 drivers
v00000277a387cff0_0 .net "MEM_MemtoReg", 0 0, v00000277a386c920_0;  1 drivers
v00000277a387d9f0_0 .net "MEM_PC", 31 0, v00000277a386d8c0_0;  1 drivers
v00000277a387cc30_0 .net "MEM_RegWrite", 0 0, v00000277a386c560_0;  1 drivers
v00000277a387d3b0_0 .net "MEM_Reg_Write", 4 0, v00000277a386c1a0_0;  1 drivers
v00000277a387ceb0_0 .net "MEM_WriteData", 31 0, v00000277a386ca60_0;  1 drivers
v00000277a387cf50_0 .net "MEM_Zero", 0 0, v00000277a386cb00_0;  1 drivers
v00000277a387d090_0 .net "MemRead", 0 0, v00000277a33f6fe0_0;  alias, 1 drivers
v00000277a387d270_0 .net "MemWrite", 0 0, v00000277a33f7260_0;  alias, 1 drivers
v00000277a387d450_0 .net "MemtoReg", 0 0, v00000277a33ee100_0;  alias, 1 drivers
v00000277a387d4f0_0 .net "NPC", 31 0, v00000277a3879c50_0;  1 drivers
v00000277a387d590_0 .net "PC", 31 0, v00000277a3879070_0;  1 drivers
v00000277a387d770_0 .net "PCSrc", 0 0, L_00000277a3810100;  1 drivers
v00000277a387e600_0 .net "PCWrite", 0 0, v00000277a3875a10_0;  1 drivers
v00000277a387ea60_0 .net "PC_add_4", 31 0, v00000277a38785d0_0;  1 drivers
v00000277a387f3c0_0 .net "RegDst", 0 0, v00000277a33ed8e0_0;  alias, 1 drivers
v00000277a387f640_0 .net "RegWrite", 0 0, v00000277a386d640_0;  alias, 1 drivers
v00000277a387ee20_0 .net "RegfileOut1", 31 0, L_00000277a387e2e0;  1 drivers
v00000277a387e240_0 .net "RegfileOut2", 31 0, L_00000277a38dd690;  1 drivers
v00000277a387e880_0 .net "WB_ALU", 31 0, v00000277a38735d0_0;  1 drivers
v00000277a387ed80_0 .net "WB_Data_out", 31 0, v00000277a3872810_0;  1 drivers
v00000277a387f500_0 .net "WB_MemtoReg", 0 0, v00000277a38737b0_0;  1 drivers
v00000277a387e420_0 .net "WB_RegWrite", 0 0, v00000277a38738f0_0;  1 drivers
v00000277a387f140_0 .net "WB_Reg_Write", 4 0, v00000277a38724f0_0;  1 drivers
v00000277a387f460_0 .net "Zero_ALU", 0 0, L_00000277a38ddff0;  1 drivers
v00000277a387f1e0_0 .net "Zero_Compare", 0 0, L_00000277a38dd870;  1 drivers
v00000277a387ef60_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a387f000_0 .net "comparesrc1", 31 0, L_00000277a38dd230;  1 drivers
v00000277a387fdc0_0 .net "comparesrc2", 31 0, L_00000277a38dd2d0;  1 drivers
v00000277a387f820_0 .net "ctrflush", 0 0, v00000277a38767d0_0;  1 drivers
v00000277a387eba0_0 .net "mux_ALUSrc_out", 31 0, v00000277a3873990_0;  1 drivers
v00000277a387fb40_0 .net "mux_MemToReg_out", 31 0, v00000277a386d6e0_0;  1 drivers
v00000277a387f5a0_0 .net "mux_RegDst_out", 4 0, v00000277a3872090_0;  1 drivers
v00000277a387ece0_0 .net "mux_forward_out1", 31 0, L_00000277a38dcfb0;  1 drivers
v00000277a387ff00_0 .net "mux_forward_out2", 31 0, L_00000277a38ddc30;  1 drivers
v00000277a387fbe0_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
L_00000277a38dcf10 .part v00000277a3872770_0, 21, 5;
L_00000277a38dd190 .part v00000277a3872770_0, 16, 5;
L_00000277a38dd730 .part v00000277a3872770_0, 21, 5;
L_00000277a38dda50 .part v00000277a3872770_0, 16, 5;
L_00000277a38dcd30 .part v00000277a3872770_0, 21, 5;
L_00000277a38dd4b0 .part v00000277a3872770_0, 16, 5;
L_00000277a38ddaf0 .part v00000277a3872770_0, 0, 26;
L_00000277a38dd370 .part v00000277a3872770_0, 0, 16;
L_00000277a38dd050 .part v00000277a3872770_0, 16, 5;
L_00000277a38dcdd0 .part v00000277a3872770_0, 11, 5;
L_00000277a38dc790 .part v00000277a3872770_0, 21, 5;
L_00000277a38dce70 .part v00000277a3872770_0, 0, 16;
L_00000277a38dc8d0 .part v00000277a3872770_0, 21, 5;
L_00000277a38de3b0 .part v00000277a3872770_0, 16, 5;
L_00000277a38dc830 .part v00000277a3876eb0_0, 0, 6;
S_00000277a3389290 .scope module, "ALU" "alu" 5 343, 6 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "AluCtrlOut";
    .port_info 1 /INPUT 32 "rs";
    .port_info 2 /INPUT 32 "rt";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 32 "AluOut";
v00000277a386ddc0_0 .net "AluCtrlOut", 3 0, v00000277a386ce20_0;  alias, 1 drivers
v00000277a386d320_0 .var "AluOut", 31 0;
v00000277a386cce0_0 .net "Zero", 0 0, L_00000277a38ddff0;  alias, 1 drivers
L_00000277a3880500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a386df00_0 .net/2u *"_ivl_0", 31 0, L_00000277a3880500;  1 drivers
v00000277a386c240_0 .net *"_ivl_2", 0 0, L_00000277a38dd550;  1 drivers
L_00000277a3880548 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277a386de60_0 .net/2s *"_ivl_4", 1 0, L_00000277a3880548;  1 drivers
L_00000277a3880590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277a386d0a0_0 .net/2s *"_ivl_6", 1 0, L_00000277a3880590;  1 drivers
v00000277a386d3c0_0 .net *"_ivl_8", 1 0, L_00000277a38dcab0;  1 drivers
v00000277a386da00_0 .net "rs", 31 0, L_00000277a38dcfb0;  alias, 1 drivers
v00000277a386c880_0 .net "rt", 31 0, v00000277a3873990_0;  alias, 1 drivers
E_00000277a3803d10 .event anyedge, v00000277a386c880_0, v00000277a386da00_0, v00000277a386ddc0_0;
L_00000277a38dd550 .cmp/eq 32, v00000277a386d320_0, L_00000277a3880500;
L_00000277a38dcab0 .functor MUXZ 2, L_00000277a3880590, L_00000277a3880548, L_00000277a38dd550, C4<>;
L_00000277a38ddff0 .part L_00000277a38dcab0, 0, 1;
S_00000277a3389420 .scope module, "ALU_controller" "alu_ctrl" 5 337, 7 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "AluCtrlOut";
v00000277a386cd80_0 .net "ALUOp", 2 0, v00000277a3871520_0;  alias, 1 drivers
v00000277a386ce20_0 .var "AluCtrlOut", 3 0;
v00000277a386c420_0 .net "func", 5 0, L_00000277a38dc830;  1 drivers
E_00000277a3803b10 .event anyedge, v00000277a386cd80_0, v00000277a386c420_0;
S_00000277a33895b0 .scope module, "DM_OUT_MUX" "mux_MemToReg" 5 407, 8 45 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "MemtoReg";
    .port_info 1 /INPUT 32 "DmData";
    .port_info 2 /INPUT 32 "ALUData";
    .port_info 3 /OUTPUT 32 "mux_MemToReg_out";
v00000277a386d140_0 .net "ALUData", 31 0, v00000277a38735d0_0;  alias, 1 drivers
v00000277a386c100_0 .net "DmData", 31 0, v00000277a3872810_0;  alias, 1 drivers
v00000277a386cec0_0 .net "MemtoReg", 0 0, v00000277a38737b0_0;  alias, 1 drivers
v00000277a386d6e0_0 .var "mux_MemToReg_out", 31 0;
E_00000277a3803350 .event anyedge, v00000277a386cec0_0, v00000277a386c100_0, v00000277a386d140_0;
S_00000277a3380910 .scope module, "EX_MEM" "EX_MEM" 5 351, 9 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "EX_MemtoReg";
    .port_info 2 /INPUT 1 "EX_RegWrite";
    .port_info 3 /INPUT 1 "EX_Branch";
    .port_info 4 /INPUT 1 "EX_Jump";
    .port_info 5 /INPUT 1 "EX_MemWrite";
    .port_info 6 /INPUT 1 "EX_MemRead";
    .port_info 7 /INPUT 32 "EX_PC";
    .port_info 8 /INPUT 26 "EX_Jump_ins_add";
    .port_info 9 /INPUT 1 "EX_Zero";
    .port_info 10 /INPUT 32 "EX_ALU";
    .port_info 11 /INPUT 32 "EX_WriteData";
    .port_info 12 /INPUT 32 "EX_Extimm";
    .port_info 13 /INPUT 5 "EX_Reg_Write";
    .port_info 14 /OUTPUT 1 "MEM_MemtoReg";
    .port_info 15 /OUTPUT 1 "MEM_RegWrite";
    .port_info 16 /OUTPUT 1 "MEM_Branch";
    .port_info 17 /OUTPUT 1 "MEM_Jump";
    .port_info 18 /OUTPUT 1 "MEM_MemWrite";
    .port_info 19 /OUTPUT 1 "MEM_MemRead";
    .port_info 20 /OUTPUT 32 "MEM_PC";
    .port_info 21 /OUTPUT 26 "MEM_Jump_ins_add";
    .port_info 22 /OUTPUT 1 "MEM_Zero";
    .port_info 23 /OUTPUT 32 "MEM_ALU";
    .port_info 24 /OUTPUT 32 "MEM_WriteData";
    .port_info 25 /OUTPUT 32 "MEM_Extimm";
    .port_info 26 /OUTPUT 5 "MEM_Reg_Write";
v00000277a386cf60_0 .net "EX_ALU", 31 0, v00000277a386d320_0;  alias, 1 drivers
v00000277a386dbe0_0 .net "EX_Branch", 0 0, v00000277a38713e0_0;  alias, 1 drivers
v00000277a386cba0_0 .net "EX_Extimm", 31 0, v00000277a3876eb0_0;  alias, 1 drivers
v00000277a386c060_0 .net "EX_Jump", 0 0, v00000277a38710c0_0;  alias, 1 drivers
v00000277a386c600_0 .net "EX_Jump_ins_add", 25 0, v00000277a38718e0_0;  alias, 1 drivers
v00000277a386c4c0_0 .net "EX_MemRead", 0 0, v00000277a3871340_0;  alias, 1 drivers
v00000277a386d000_0 .net "EX_MemWrite", 0 0, v00000277a3871b60_0;  alias, 1 drivers
v00000277a386d1e0_0 .net "EX_MemtoReg", 0 0, v00000277a3870bc0_0;  alias, 1 drivers
v00000277a386d780_0 .net "EX_PC", 31 0, v00000277a3871480_0;  alias, 1 drivers
v00000277a386d280_0 .net "EX_RegWrite", 0 0, v00000277a38704e0_0;  alias, 1 drivers
v00000277a386cc40_0 .net "EX_Reg_Write", 4 0, v00000277a3872090_0;  alias, 1 drivers
v00000277a386c9c0_0 .net "EX_WriteData", 31 0, L_00000277a38ddc30;  alias, 1 drivers
v00000277a386daa0_0 .net "EX_Zero", 0 0, L_00000277a38ddff0;  alias, 1 drivers
v00000277a386d460_0 .var "MEM_ALU", 31 0;
v00000277a386c380_0 .var "MEM_Branch", 0 0;
v00000277a386db40_0 .var "MEM_Extimm", 31 0;
v00000277a386dc80_0 .var "MEM_Jump", 0 0;
v00000277a386d500_0 .var "MEM_Jump_ins_add", 25 0;
v00000277a386d5a0_0 .var "MEM_MemRead", 0 0;
v00000277a386d820_0 .var "MEM_MemWrite", 0 0;
v00000277a386c920_0 .var "MEM_MemtoReg", 0 0;
v00000277a386d8c0_0 .var "MEM_PC", 31 0;
v00000277a386c560_0 .var "MEM_RegWrite", 0 0;
v00000277a386c1a0_0 .var "MEM_Reg_Write", 4 0;
v00000277a386ca60_0 .var "MEM_WriteData", 31 0;
v00000277a386cb00_0 .var "MEM_Zero", 0 0;
v00000277a386c6a0_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
E_00000277a3803810 .event posedge, v00000277a386c6a0_0;
S_00000277a337ffb0 .scope module, "Forward_MUX_1" "mux_forward" 5 313, 8 68 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "forward_C";
    .port_info 1 /INPUT 32 "rs_rt_imm";
    .port_info 2 /INPUT 32 "writedata";
    .port_info 3 /INPUT 32 "alu_out";
    .port_info 4 /OUTPUT 32 "mux_forward_out";
L_00000277a38803e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000277a386c740_0 .net/2u *"_ivl_0", 1 0, L_00000277a38803e0;  1 drivers
v00000277a386d960_0 .net *"_ivl_2", 0 0, L_00000277a38dd410;  1 drivers
L_00000277a3880428 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277a386dd20_0 .net/2u *"_ivl_4", 1 0, L_00000277a3880428;  1 drivers
v00000277a386c2e0_0 .net *"_ivl_6", 0 0, L_00000277a38de810;  1 drivers
v00000277a386c7e0_0 .net *"_ivl_8", 31 0, L_00000277a38dd910;  1 drivers
v00000277a3870260_0 .net "alu_out", 31 0, v00000277a386d320_0;  alias, 1 drivers
v00000277a3870a80_0 .net "forward_C", 1 0, v00000277a3876410_0;  alias, 1 drivers
v00000277a3870b20_0 .net "mux_forward_out", 31 0, L_00000277a38dcfb0;  alias, 1 drivers
v00000277a3870e40_0 .net "rs_rt_imm", 31 0, v00000277a38712a0_0;  alias, 1 drivers
v00000277a3870300_0 .net "writedata", 31 0, v00000277a386d6e0_0;  alias, 1 drivers
L_00000277a38dd410 .cmp/eq 2, v00000277a3876410_0, L_00000277a38803e0;
L_00000277a38de810 .cmp/eq 2, v00000277a3876410_0, L_00000277a3880428;
L_00000277a38dd910 .functor MUXZ 32, v00000277a38712a0_0, v00000277a386d6e0_0, L_00000277a38de810, C4<>;
L_00000277a38dcfb0 .functor MUXZ 32, L_00000277a38dd910, v00000277a386d320_0, L_00000277a38dd410, C4<>;
S_00000277a3380140 .scope module, "Forward_MUX_2" "mux_forward" 5 321, 8 68 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "forward_C";
    .port_info 1 /INPUT 32 "rs_rt_imm";
    .port_info 2 /INPUT 32 "writedata";
    .port_info 3 /INPUT 32 "alu_out";
    .port_info 4 /OUTPUT 32 "mux_forward_out";
L_00000277a3880470 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000277a3870580_0 .net/2u *"_ivl_0", 1 0, L_00000277a3880470;  1 drivers
v00000277a3870080_0 .net *"_ivl_2", 0 0, L_00000277a38dc6f0;  1 drivers
L_00000277a38804b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277a3870f80_0 .net/2u *"_ivl_4", 1 0, L_00000277a38804b8;  1 drivers
v00000277a3870da0_0 .net *"_ivl_6", 0 0, L_00000277a38ddf50;  1 drivers
v00000277a3871e80_0 .net *"_ivl_8", 31 0, L_00000277a38ddb90;  1 drivers
v00000277a3871160_0 .net "alu_out", 31 0, v00000277a386d320_0;  alias, 1 drivers
v00000277a3871840_0 .net "forward_C", 1 0, v00000277a3875150_0;  alias, 1 drivers
v00000277a3871f20_0 .net "mux_forward_out", 31 0, L_00000277a38ddc30;  alias, 1 drivers
v00000277a3871c00_0 .net "rs_rt_imm", 31 0, v00000277a3871ca0_0;  alias, 1 drivers
v00000277a3870ee0_0 .net "writedata", 31 0, v00000277a386d6e0_0;  alias, 1 drivers
L_00000277a38dc6f0 .cmp/eq 2, v00000277a3875150_0, L_00000277a3880470;
L_00000277a38ddf50 .cmp/eq 2, v00000277a3875150_0, L_00000277a38804b8;
L_00000277a38ddb90 .functor MUXZ 32, v00000277a3871ca0_0, v00000277a386d6e0_0, L_00000277a38ddf50, C4<>;
L_00000277a38ddc30 .functor MUXZ 32, L_00000277a38ddb90, v00000277a386d320_0, L_00000277a38dc6f0, C4<>;
S_00000277a33802d0 .scope module, "ID_EX" "ID_EX" 5 242, 10 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ctrflush";
    .port_info 2 /INPUT 1 "ID_MemtoReg";
    .port_info 3 /INPUT 1 "ID_RegWrite";
    .port_info 4 /INPUT 1 "ID_Branch";
    .port_info 5 /INPUT 1 "ID_Jump";
    .port_info 6 /INPUT 1 "ID_MemWrite";
    .port_info 7 /INPUT 1 "ID_MemRead";
    .port_info 8 /INPUT 1 "ID_RegDst";
    .port_info 9 /INPUT 1 "ID_ALUSrc";
    .port_info 10 /INPUT 1 "ID_ExtOp";
    .port_info 11 /INPUT 3 "ID_ALUOp";
    .port_info 12 /INPUT 32 "ID_PC";
    .port_info 13 /INPUT 26 "ID_Jump_ins_add";
    .port_info 14 /INPUT 32 "ID_ReadData1";
    .port_info 15 /INPUT 32 "ID_ReadData2";
    .port_info 16 /INPUT 16 "ID_Extimm";
    .port_info 17 /INPUT 5 "ID_rt";
    .port_info 18 /INPUT 5 "ID_rd";
    .port_info 19 /INPUT 5 "ID_rs";
    .port_info 20 /OUTPUT 1 "EX_MemtoReg";
    .port_info 21 /OUTPUT 1 "EX_RegWrite";
    .port_info 22 /OUTPUT 1 "EX_Branch";
    .port_info 23 /OUTPUT 1 "EX_Jump";
    .port_info 24 /OUTPUT 1 "EX_MemWrite";
    .port_info 25 /OUTPUT 1 "EX_MemRead";
    .port_info 26 /OUTPUT 1 "EX_RegDst";
    .port_info 27 /OUTPUT 1 "EX_ALUSrc";
    .port_info 28 /OUTPUT 1 "EX_ExtOp";
    .port_info 29 /OUTPUT 3 "EX_ALUOp";
    .port_info 30 /OUTPUT 32 "EX_PC";
    .port_info 31 /OUTPUT 26 "EX_Jump_ins_add";
    .port_info 32 /OUTPUT 32 "EX_ReadData1";
    .port_info 33 /OUTPUT 32 "EX_ReadData2";
    .port_info 34 /OUTPUT 16 "EX_Extimm";
    .port_info 35 /OUTPUT 5 "EX_rt";
    .port_info 36 /OUTPUT 5 "EX_rd";
    .port_info 37 /OUTPUT 5 "EX_rs";
v00000277a3871520_0 .var "EX_ALUOp", 2 0;
v00000277a3871200_0 .var "EX_ALUSrc", 0 0;
v00000277a38713e0_0 .var "EX_Branch", 0 0;
v00000277a3871ac0_0 .var "EX_ExtOp", 0 0;
v00000277a3871020_0 .var "EX_Extimm", 15 0;
v00000277a38710c0_0 .var "EX_Jump", 0 0;
v00000277a38718e0_0 .var "EX_Jump_ins_add", 25 0;
v00000277a3871340_0 .var "EX_MemRead", 0 0;
v00000277a3871b60_0 .var "EX_MemWrite", 0 0;
v00000277a3870bc0_0 .var "EX_MemtoReg", 0 0;
v00000277a3871480_0 .var "EX_PC", 31 0;
v00000277a38712a0_0 .var "EX_ReadData1", 31 0;
v00000277a3871ca0_0 .var "EX_ReadData2", 31 0;
v00000277a3870c60_0 .var "EX_RegDst", 0 0;
v00000277a38704e0_0 .var "EX_RegWrite", 0 0;
v00000277a38715c0_0 .var "EX_rd", 4 0;
v00000277a38706c0_0 .var "EX_rs", 4 0;
v00000277a3870440_0 .var "EX_rt", 4 0;
v00000277a3871660_0 .net "ID_ALUOp", 2 0, v00000277a33f6860_0;  alias, 1 drivers
v00000277a38709e0_0 .net "ID_ALUSrc", 0 0, v00000277a33f7940_0;  alias, 1 drivers
v00000277a3871d40_0 .net "ID_Branch", 0 0, v00000277a33f6900_0;  alias, 1 drivers
v00000277a3870800_0 .net "ID_ExtOp", 0 0, v00000277a33f6d60_0;  alias, 1 drivers
v00000277a3870620_0 .net "ID_Extimm", 15 0, L_00000277a38dd370;  1 drivers
v00000277a3871700_0 .net "ID_Jump", 0 0, v00000277a33f6e00_0;  alias, 1 drivers
v00000277a3871980_0 .net "ID_Jump_ins_add", 25 0, L_00000277a38ddaf0;  1 drivers
v00000277a38717a0_0 .net "ID_MemRead", 0 0, v00000277a33f6fe0_0;  alias, 1 drivers
v00000277a3871a20_0 .net "ID_MemWrite", 0 0, v00000277a33f7260_0;  alias, 1 drivers
v00000277a3870d00_0 .net "ID_MemtoReg", 0 0, v00000277a33ee100_0;  alias, 1 drivers
v00000277a3871de0_0 .net "ID_PC", 31 0, v00000277a3873530_0;  alias, 1 drivers
v00000277a3870120_0 .net "ID_ReadData1", 31 0, L_00000277a387e2e0;  alias, 1 drivers
v00000277a3870760_0 .net "ID_ReadData2", 31 0, L_00000277a38dd690;  alias, 1 drivers
v00000277a38701c0_0 .net "ID_RegDst", 0 0, v00000277a33ed8e0_0;  alias, 1 drivers
v00000277a38703a0_0 .net "ID_RegWrite", 0 0, v00000277a386d640_0;  alias, 1 drivers
v00000277a38708a0_0 .net "ID_rd", 4 0, L_00000277a38dcdd0;  1 drivers
v00000277a3870940_0 .net "ID_rs", 4 0, L_00000277a38dc790;  1 drivers
v00000277a3873e90_0 .net "ID_rt", 4 0, L_00000277a38dd050;  1 drivers
v00000277a3873f30_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a3872db0_0 .net "ctrflush", 0 0, v00000277a38767d0_0;  alias, 1 drivers
S_00000277a33749f0 .scope module, "IF_ID" "IF_ID" 5 152, 11 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "IFflush";
    .port_info 3 /INPUT 1 "IFWrite";
    .port_info 4 /INPUT 32 "IF_PC";
    .port_info 5 /INPUT 32 "IF_ins";
    .port_info 6 /OUTPUT 32 "ID_PC";
    .port_info 7 /OUTPUT 32 "ID_ins";
v00000277a3873530_0 .var "ID_PC", 31 0;
v00000277a3872770_0 .var "ID_ins", 31 0;
v00000277a3873670_0 .net "IFWrite", 0 0, v00000277a3876c30_0;  alias, 1 drivers
v00000277a3873710_0 .net "IF_PC", 31 0, v00000277a38785d0_0;  alias, 1 drivers
v00000277a3873490_0 .net "IF_ins", 31 0, L_00000277a38103a0;  alias, 1 drivers
v00000277a38729f0_0 .net "IFflush", 0 0, v00000277a3875650_0;  alias, 1 drivers
v00000277a3873350_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a3872130_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
S_00000277a3374b80 .scope module, "IF_ID_MUX" "mux_RegDst" 5 284, 8 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "mux_RegDst_out";
v00000277a3872310_0 .net "RegDst", 0 0, v00000277a3870c60_0;  alias, 1 drivers
v00000277a3872090_0 .var "mux_RegDst_out", 4 0;
v00000277a3873a30_0 .net "rd", 4 0, v00000277a38715c0_0;  alias, 1 drivers
v00000277a3872590_0 .net "rt", 4 0, v00000277a3870440_0;  alias, 1 drivers
E_00000277a38033d0 .event anyedge, v00000277a3870c60_0, v00000277a38715c0_0, v00000277a3870440_0;
S_00000277a3374d10 .scope module, "MEM_WB" "MEM_WB" 5 392, 12 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MEM_MemtoReg";
    .port_info 2 /INPUT 1 "MEM_RegWrite";
    .port_info 3 /INPUT 32 "MEM_Data_in";
    .port_info 4 /INPUT 32 "MEM_ALU";
    .port_info 5 /INPUT 5 "MEM_Reg_Write";
    .port_info 6 /OUTPUT 1 "WB_MemtoReg";
    .port_info 7 /OUTPUT 1 "WB_RegWrite";
    .port_info 8 /OUTPUT 32 "WB_Data_out";
    .port_info 9 /OUTPUT 32 "WB_ALU";
    .port_info 10 /OUTPUT 5 "WB_Reg_Write";
v00000277a38721d0_0 .net "MEM_ALU", 31 0, v00000277a386d460_0;  alias, 1 drivers
v00000277a38730d0_0 .net "MEM_Data_in", 31 0, v00000277a3876cd0_0;  alias, 1 drivers
v00000277a3872ef0_0 .net "MEM_MemtoReg", 0 0, v00000277a386c920_0;  alias, 1 drivers
v00000277a38732b0_0 .net "MEM_RegWrite", 0 0, v00000277a386c560_0;  alias, 1 drivers
v00000277a3872270_0 .net "MEM_Reg_Write", 4 0, v00000277a386c1a0_0;  alias, 1 drivers
v00000277a38735d0_0 .var "WB_ALU", 31 0;
v00000277a3872810_0 .var "WB_Data_out", 31 0;
v00000277a38737b0_0 .var "WB_MemtoReg", 0 0;
v00000277a38738f0_0 .var "WB_RegWrite", 0 0;
v00000277a38724f0_0 .var "WB_Reg_Write", 4 0;
v00000277a38728b0_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
S_00000277a336b7c0 .scope module, "RF_ALU_MUX" "mux_ALUSrc" 5 329, 8 23 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ALUSrc";
    .port_info 1 /INPUT 32 "rtData";
    .port_info 2 /INPUT 32 "Imm";
    .port_info 3 /OUTPUT 32 "mux_ALUSrc_out";
v00000277a3872bd0_0 .net "ALUSrc", 0 0, v00000277a3871200_0;  alias, 1 drivers
v00000277a3873850_0 .net "Imm", 31 0, v00000277a3876eb0_0;  alias, 1 drivers
v00000277a3873990_0 .var "mux_ALUSrc_out", 31 0;
v00000277a3872950_0 .net "rtData", 31 0, L_00000277a38ddc30;  alias, 1 drivers
E_00000277a3803890 .event anyedge, v00000277a3871200_0, v00000277a386c9c0_0, v00000277a386cba0_0;
S_00000277a336b950 .scope module, "beq_MUX_1" "mux_beq" 5 222, 8 85 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "regdata";
    .port_info 1 /INPUT 32 "AluOut";
    .port_info 2 /INPUT 1 "Forward_2";
    .port_info 3 /OUTPUT 32 "comparesrc";
v00000277a3873ad0_0 .net "AluOut", 31 0, v00000277a386d320_0;  alias, 1 drivers
v00000277a3872a90_0 .net "Forward_2", 0 0, v00000277a3875fb0_0;  alias, 1 drivers
v00000277a38723b0_0 .net "comparesrc", 31 0, L_00000277a38dd230;  alias, 1 drivers
v00000277a3872b30_0 .net "regdata", 31 0, L_00000277a387e2e0;  alias, 1 drivers
L_00000277a38dd230 .functor MUXZ 32, L_00000277a387e2e0, v00000277a386d320_0, v00000277a3875fb0_0, C4<>;
S_00000277a336bae0 .scope module, "beq_MUX_2" "mux_beq" 5 229, 8 85 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "regdata";
    .port_info 1 /INPUT 32 "AluOut";
    .port_info 2 /INPUT 1 "Forward_2";
    .port_info 3 /OUTPUT 32 "comparesrc";
v00000277a3872630_0 .net "AluOut", 31 0, v00000277a386d320_0;  alias, 1 drivers
v00000277a3873170_0 .net "Forward_2", 0 0, v00000277a3875790_0;  alias, 1 drivers
v00000277a3873b70_0 .net "comparesrc", 31 0, L_00000277a38dd2d0;  alias, 1 drivers
v00000277a3873c10_0 .net "regdata", 31 0, L_00000277a38dd690;  alias, 1 drivers
L_00000277a38dd2d0 .functor MUXZ 32, L_00000277a38dd690, v00000277a386d320_0, v00000277a3875790_0, C4<>;
S_00000277a3874550 .scope module, "compare" "compare" 5 236, 13 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "comparesrc_1";
    .port_info 1 /INPUT 32 "comparesrc_2";
    .port_info 2 /OUTPUT 1 "Zero";
v00000277a3873cb0_0 .net "Zero", 0 0, L_00000277a38dd870;  alias, 1 drivers
v00000277a3872f90_0 .net *"_ivl_0", 0 0, L_00000277a38dc650;  1 drivers
L_00000277a3880350 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277a3873210_0 .net/2s *"_ivl_2", 1 0, L_00000277a3880350;  1 drivers
L_00000277a3880398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277a3872e50_0 .net/2s *"_ivl_4", 1 0, L_00000277a3880398;  1 drivers
v00000277a3873d50_0 .net *"_ivl_6", 1 0, L_00000277a38dc5b0;  1 drivers
v00000277a38733f0_0 .net "comparesrc_1", 31 0, L_00000277a38dd230;  alias, 1 drivers
v00000277a3873df0_0 .net "comparesrc_2", 31 0, L_00000277a38dd2d0;  alias, 1 drivers
L_00000277a38dc650 .cmp/eq 32, L_00000277a38dd230, L_00000277a38dd2d0;
L_00000277a38dc5b0 .functor MUXZ 2, L_00000277a3880398, L_00000277a3880350, L_00000277a38dc650, C4<>;
L_00000277a38dd870 .part L_00000277a38dc5b0, 0, 1;
S_00000277a38746e0 .scope module, "data_memory" "dm" 5 382, 14 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "MEM_ALU";
    .port_info 2 /INPUT 32 "MEM_WriteData";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 32 "dm_out";
v00000277a3872c70 .array "DM", 0 1023, 31 0;
v00000277a3872450_0 .net "MEM_ALU", 31 0, v00000277a386d460_0;  alias, 1 drivers
v00000277a38726d0_0 .net "MEM_WriteData", 31 0, v00000277a386ca60_0;  alias, 1 drivers
v00000277a3872d10_0 .net "MemRead", 0 0, v00000277a386d5a0_0;  alias, 1 drivers
v00000277a3873030_0 .net "MemWrite", 0 0, v00000277a386d820_0;  alias, 1 drivers
v00000277a38750b0_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a3876cd0_0 .var "dm_out", 31 0;
S_00000277a3874a00 .scope module, "extend_immediate" "ext" 5 291, 15 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ExtOp";
    .port_info 1 /INPUT 16 "ins16";
    .port_info 2 /OUTPUT 32 "Extimm";
v00000277a3875970_0 .net "ExtOp", 0 0, v00000277a33f6d60_0;  alias, 1 drivers
v00000277a3876eb0_0 .var "Extimm", 31 0;
v00000277a3876550_0 .net "ins16", 15 0, L_00000277a38dce70;  1 drivers
E_00000277a3803550 .event anyedge, v00000277a33f6d60_0, v00000277a3876550_0;
S_00000277a38740a0 .scope module, "forward_unit_1" "forward_unit_1" 5 297, 16 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_RegWrite";
    .port_info 3 /INPUT 5 "EX_Reg_Write";
    .port_info 4 /INPUT 5 "EX_rs";
    .port_info 5 /INPUT 1 "MEM_RegWrite";
    .port_info 6 /INPUT 5 "MEM_Reg_Write";
    .port_info 7 /INPUT 5 "EX_rt";
    .port_info 8 /OUTPUT 2 "ForwardA_1";
    .port_info 9 /OUTPUT 2 "ForwardB_1";
v00000277a38769b0_0 .net "EX_RegWrite", 0 0, v00000277a38704e0_0;  alias, 1 drivers
v00000277a38762d0_0 .net "EX_Reg_Write", 4 0, v00000277a386c1a0_0;  alias, 1 drivers
v00000277a38758d0_0 .net "EX_rs", 4 0, L_00000277a38dc8d0;  1 drivers
v00000277a3875330_0 .net "EX_rt", 4 0, L_00000277a38de3b0;  1 drivers
v00000277a3876410_0 .var "ForwardA_1", 1 0;
v00000277a3875150_0 .var "ForwardB_1", 1 0;
v00000277a3876e10_0 .net "MEM_RegWrite", 0 0, v00000277a386d640_0;  alias, 1 drivers
v00000277a3876f50_0 .net "MEM_Reg_Write", 4 0, v00000277a38724f0_0;  alias, 1 drivers
v00000277a38753d0_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a3876690_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
S_00000277a3874230 .scope module, "forward_unit_2" "forward_unit_2" 5 207, 16 54 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "EX_Reg_Write";
    .port_info 5 /INPUT 1 "Branch";
    .port_info 6 /INPUT 1 "EX_RegWrite";
    .port_info 7 /OUTPUT 1 "ForwardA_2";
    .port_info 8 /OUTPUT 1 "ForwardB_2";
v00000277a38764b0_0 .net "Branch", 0 0, v00000277a33f6900_0;  alias, 1 drivers
v00000277a3875dd0_0 .net "EX_RegWrite", 0 0, v00000277a386c560_0;  alias, 1 drivers
v00000277a38751f0_0 .net "EX_Reg_Write", 4 0, v00000277a386c1a0_0;  alias, 1 drivers
v00000277a3875fb0_0 .var "ForwardA_2", 0 0;
v00000277a3875790_0 .var "ForwardB_2", 0 0;
v00000277a3875470_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a3876d70_0 .net "rs", 4 0, L_00000277a38dcd30;  1 drivers
v00000277a38756f0_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
v00000277a3875510_0 .net "rt", 4 0, L_00000277a38dd4b0;  1 drivers
S_00000277a3874870 .scope module, "hazardunit" "HazardUnit" 5 182, 17 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "mux_RegDst_out";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /INPUT 5 "EX_Reg_Write";
    .port_info 6 /INPUT 1 "ID_MemRead";
    .port_info 7 /INPUT 1 "ID_RegWrite";
    .port_info 8 /INPUT 1 "EX_RegWrite";
    .port_info 9 /INPUT 1 "PCSrc";
    .port_info 10 /INPUT 1 "Jump";
    .port_info 11 /INPUT 1 "EX_MemRead";
    .port_info 12 /INPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "PCWrite";
    .port_info 14 /OUTPUT 1 "IFflush";
    .port_info 15 /OUTPUT 1 "IFWrite";
    .port_info 16 /OUTPUT 1 "ctrflush";
    .port_info 17 /OUTPUT 1 "Branch_1";
v00000277a3875c90_0 .net "Branch", 0 0, v00000277a33f6900_0;  alias, 1 drivers
v00000277a38755b0_0 .var "Branch_1", 0 0;
v00000277a3876730_0 .net "EX_MemRead", 0 0, v00000277a386d5a0_0;  alias, 1 drivers
v00000277a3876af0_0 .net "EX_RegWrite", 0 0, v00000277a386c560_0;  alias, 1 drivers
v00000277a38760f0_0 .net "EX_Reg_Write", 4 0, v00000277a38715c0_0;  alias, 1 drivers
v00000277a3875290_0 .net "ID_MemRead", 0 0, v00000277a3871340_0;  alias, 1 drivers
v00000277a38765f0_0 .net "ID_RegWrite", 0 0, v00000277a38704e0_0;  alias, 1 drivers
v00000277a3876c30_0 .var "IFWrite", 0 0;
v00000277a3875650_0 .var "IFflush", 0 0;
v00000277a3876870_0 .net "Jump", 0 0, v00000277a33f6e00_0;  alias, 1 drivers
v00000277a3875830_0 .net "PCSrc", 0 0, L_00000277a3810100;  alias, 1 drivers
v00000277a3875a10_0 .var "PCWrite", 0 0;
v00000277a3875b50_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a38767d0_0 .var "ctrflush", 0 0;
v00000277a3876a50_0 .net "mux_RegDst_out", 4 0, v00000277a38724f0_0;  alias, 1 drivers
v00000277a3875bf0_0 .net "rs", 4 0, L_00000277a38dd730;  1 drivers
v00000277a3875d30_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
v00000277a3875e70_0 .net "rt", 4 0, L_00000277a38dda50;  1 drivers
S_00000277a3874b90 .scope module, "im" "im" 5 147, 18 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "out_ins";
L_00000277a38103a0 .functor BUFZ 32, L_00000277a387fa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000277a3876050 .array "IM", 0 1023, 31 0;
v00000277a3876190_0 .net "PC", 31 0, v00000277a3879070_0;  alias, 1 drivers
v00000277a3876b90_0 .net *"_ivl_0", 31 0, L_00000277a387fa00;  1 drivers
v00000277a3876230_0 .net *"_ivl_3", 9 0, L_00000277a387e7e0;  1 drivers
v00000277a3876370_0 .net *"_ivl_4", 11 0, L_00000277a387e920;  1 drivers
L_00000277a38800c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277a3876910_0 .net *"_ivl_7", 1 0, L_00000277a38800c8;  1 drivers
v00000277a3878cb0_0 .net "out_ins", 31 0, L_00000277a38103a0;  alias, 1 drivers
L_00000277a387fa00 .array/port v00000277a3876050, L_00000277a387e920;
L_00000277a387e7e0 .part v00000277a3879070_0, 2, 10;
L_00000277a387e920 .concat [ 10 2 0 0], L_00000277a387e7e0, L_00000277a38800c8;
S_00000277a3874d20 .scope module, "npc" "npc" 5 137, 19 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "PC_add_4";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /INPUT 1 "Jump";
    .port_info 4 /INPUT 32 "Beq_ext_imm";
    .port_info 5 /INPUT 26 "Jump_ins_add";
    .port_info 6 /OUTPUT 32 "NPC";
v00000277a3879390_0 .net "Beq_ext_imm", 31 0, v00000277a386db40_0;  alias, 1 drivers
v00000277a3879cf0_0 .net "Branch", 0 0, v00000277a33f6900_0;  alias, 1 drivers
v00000277a3878d50_0 .net "Jump", 0 0, v00000277a386dc80_0;  alias, 1 drivers
v00000277a38796b0_0 .net "Jump_ins_add", 25 0, v00000277a386d500_0;  alias, 1 drivers
v00000277a3879c50_0 .var "NPC", 31 0;
v00000277a3878530_0 .net "PC_add_4", 31 0, v00000277a38785d0_0;  alias, 1 drivers
v00000277a3878df0_0 .net "Zero", 0 0, L_00000277a38dd870;  alias, 1 drivers
E_00000277a3803450/0 .event anyedge, v00000277a386dc80_0, v00000277a3873710_0, v00000277a386d500_0, v00000277a33f6900_0;
E_00000277a3803450/1 .event anyedge, v00000277a3873cb0_0, v00000277a386db40_0;
E_00000277a3803450 .event/or E_00000277a3803450/0, E_00000277a3803450/1;
S_00000277a3874eb0 .scope module, "pc" "pc" 5 124, 20 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /INPUT 32 "NPC";
v00000277a3879d90_0 .net "NPC", 31 0, v00000277a3879c50_0;  alias, 1 drivers
v00000277a3879070_0 .var "PC", 31 0;
v00000277a3878e90_0 .net "PCWrite", 0 0, v00000277a3875a10_0;  alias, 1 drivers
v00000277a38797f0_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a3879250_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
E_00000277a3803190 .event negedge, v00000277a386c6a0_0;
S_00000277a38743c0 .scope module, "pc_add4" "PC_add" 5 132, 21 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_add_4";
v00000277a3878ad0_0 .net "PC", 31 0, v00000277a3879070_0;  alias, 1 drivers
v00000277a38785d0_0 .var "PC_add_4", 31 0;
E_00000277a3803910 .event anyedge, v00000277a3876190_0;
S_00000277a387aef0 .scope module, "register_files" "register_file" 5 166, 22 1 0, S_00000277a3346690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v00000277a3878850_0 .net "ReadData1", 31 0, L_00000277a387e2e0;  alias, 1 drivers
v00000277a3879e30_0 .net "ReadData2", 31 0, L_00000277a38dd690;  alias, 1 drivers
v00000277a3878490_0 .net "RegWrite", 0 0, v00000277a38738f0_0;  alias, 1 drivers
v00000277a3878670 .array "Registers", 0 31, 31 0;
v00000277a38788f0_0 .net *"_ivl_0", 31 0, L_00000277a387faa0;  1 drivers
v00000277a3879750_0 .net *"_ivl_10", 31 0, L_00000277a387e1a0;  1 drivers
v00000277a3878210_0 .net *"_ivl_12", 6 0, L_00000277a387e4c0;  1 drivers
L_00000277a38801e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277a3878350_0 .net *"_ivl_15", 1 0, L_00000277a38801e8;  1 drivers
v00000277a3879f70_0 .net *"_ivl_18", 31 0, L_00000277a387e560;  1 drivers
L_00000277a3880230 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a38780d0_0 .net *"_ivl_21", 26 0, L_00000277a3880230;  1 drivers
L_00000277a3880278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a3878170_0 .net/2u *"_ivl_22", 31 0, L_00000277a3880278;  1 drivers
v00000277a3878f30_0 .net *"_ivl_24", 0 0, L_00000277a387e6a0;  1 drivers
L_00000277a38802c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a3878710_0 .net/2u *"_ivl_26", 31 0, L_00000277a38802c0;  1 drivers
v00000277a38792f0_0 .net *"_ivl_28", 31 0, L_00000277a387e380;  1 drivers
L_00000277a3880110 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a3878990_0 .net *"_ivl_3", 26 0, L_00000277a3880110;  1 drivers
v00000277a3879430_0 .net *"_ivl_30", 6 0, L_00000277a38dd7d0;  1 drivers
L_00000277a3880308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277a3878a30_0 .net *"_ivl_33", 1 0, L_00000277a3880308;  1 drivers
L_00000277a3880158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a38794d0_0 .net/2u *"_ivl_4", 31 0, L_00000277a3880158;  1 drivers
v00000277a38782b0_0 .net *"_ivl_6", 0 0, L_00000277a387fe60;  1 drivers
L_00000277a38801a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277a38791b0_0 .net/2u *"_ivl_8", 31 0, L_00000277a38801a0;  1 drivers
v00000277a3878b70_0 .net "clk", 0 0, v00000277a387f6e0_0;  alias, 1 drivers
v00000277a38783f0_0 .var/i "i", 31 0;
v00000277a38787b0_0 .net "rd", 4 0, v00000277a38724f0_0;  alias, 1 drivers
v00000277a3878c10_0 .net "rs", 4 0, L_00000277a38dcf10;  1 drivers
v00000277a3879a70_0 .net "rst", 0 0, v00000277a387e740_0;  alias, 1 drivers
v00000277a3879b10_0 .net "rt", 4 0, L_00000277a38dd190;  1 drivers
v00000277a3879bb0_0 .net "writedata", 31 0, v00000277a386d6e0_0;  alias, 1 drivers
E_00000277a3803990 .event posedge, v00000277a3872130_0, v00000277a386c6a0_0;
L_00000277a387faa0 .concat [ 5 27 0 0], L_00000277a38dcf10, L_00000277a3880110;
L_00000277a387fe60 .cmp/eq 32, L_00000277a387faa0, L_00000277a3880158;
L_00000277a387e1a0 .array/port v00000277a3878670, L_00000277a387e4c0;
L_00000277a387e4c0 .concat [ 5 2 0 0], L_00000277a38dcf10, L_00000277a38801e8;
L_00000277a387e2e0 .functor MUXZ 32, L_00000277a387e1a0, L_00000277a38801a0, L_00000277a387fe60, C4<>;
L_00000277a387e560 .concat [ 5 27 0 0], L_00000277a38dd190, L_00000277a3880230;
L_00000277a387e6a0 .cmp/eq 32, L_00000277a387e560, L_00000277a3880278;
L_00000277a387e380 .array/port v00000277a3878670, L_00000277a38dd7d0;
L_00000277a38dd7d0 .concat [ 5 2 0 0], L_00000277a38dd190, L_00000277a3880308;
L_00000277a38dd690 .functor MUXZ 32, L_00000277a387e380, L_00000277a38802c0, L_00000277a387e6a0, C4<>;
    .scope S_00000277a3874eb0;
T_0 ;
    %wait E_00000277a3803190;
    %load/vec4 v00000277a3879250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v00000277a3879070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000277a3878e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000277a3879d90_0;
    %assign/vec4 v00000277a3879070_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000277a38743c0;
T_1 ;
    %wait E_00000277a3803910;
    %load/vec4 v00000277a3878ad0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000277a38785d0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000277a3874d20;
T_2 ;
    %wait E_00000277a3803450;
    %load/vec4 v00000277a3878d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000277a3878530_0;
    %parti/s 4, 28, 6;
    %load/vec4 v00000277a38796b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000277a3879c50_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000277a3879cf0_0;
    %load/vec4 v00000277a3878df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000277a3879390_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v00000277a3878530_0;
    %add;
    %store/vec4 v00000277a3879c50_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000277a3878530_0;
    %store/vec4 v00000277a3879c50_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000277a3874b90;
T_3 ;
    %vpi_call 18 9 "$readmemh", "./code.txt", v00000277a3876050, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000277a33749f0;
T_4 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a3872130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000277a3873530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000277a3872770_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000277a38729f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000277a3873530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000277a3872770_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000277a3873670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000277a3873710_0;
    %store/vec4 v00000277a3873530_0, 0, 32;
    %load/vec4 v00000277a3873490_0;
    %store/vec4 v00000277a3872770_0, 0, 32;
T_4.4 ;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000277a387aef0;
T_5 ;
    %wait E_00000277a3803990;
    %load/vec4 v00000277a3879a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000277a38783f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000277a38783f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000277a38783f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000277a3878670, 0, 4;
    %load/vec4 v00000277a38783f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000277a38783f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000277a3878490_0;
    %load/vec4 v00000277a38787b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000277a3879bb0_0;
    %load/vec4 v00000277a38787b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000277a3878670, 0, 4;
    %vpi_call 22 27 "$display", "reg:$%d<=%h", v00000277a38787b0_0, v00000277a3879bb0_0 {0 0 0};
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000277a3874870;
T_6 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a3875830_0;
    %flag_set/vec4 8;
    %load/vec4 v00000277a3876870_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a3875650_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3875650_0, 0, 1;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a3875a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a38767d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a3876c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a38755b0_0, 0, 1;
    %load/vec4 v00000277a3875c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000277a38765f0_0;
    %load/vec4 v00000277a3876a50_0;
    %load/vec4 v00000277a3875bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000277a3876a50_0;
    %load/vec4 v00000277a3875e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000277a3876730_0;
    %load/vec4 v00000277a3876af0_0;
    %and;
    %load/vec4 v00000277a38760f0_0;
    %load/vec4 v00000277a3875bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000277a38760f0_0;
    %load/vec4 v00000277a3875e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.4, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3875a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3876c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a38767d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a38755b0_0, 0, 1;
T_6.4 ;
T_6.2 ;
    %load/vec4 v00000277a3875290_0;
    %load/vec4 v00000277a3876a50_0;
    %load/vec4 v00000277a3875bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000277a3876a50_0;
    %load/vec4 v00000277a3875e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3875a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a38767d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3876c30_0, 0, 1;
T_6.6 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000277a3874230;
T_7 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a38764b0_0;
    %load/vec4 v00000277a3875dd0_0;
    %and;
    %load/vec4 v00000277a38751f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000277a38751f0_0;
    %load/vec4 v00000277a3876d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a3875fb0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3875fb0_0, 0, 1;
T_7.1 ;
    %load/vec4 v00000277a38764b0_0;
    %load/vec4 v00000277a3875dd0_0;
    %and;
    %load/vec4 v00000277a38751f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000277a38751f0_0;
    %load/vec4 v00000277a3875510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277a3875790_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277a3875790_0, 0, 1;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000277a33802d0;
T_8 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a3872db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a3870bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a38704e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a3871b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a3871340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a3870c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a3871200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000277a3871520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a38713e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a38710c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000277a3870d00_0;
    %assign/vec4 v00000277a3870bc0_0, 0;
    %load/vec4 v00000277a38703a0_0;
    %assign/vec4 v00000277a38704e0_0, 0;
    %load/vec4 v00000277a3871a20_0;
    %assign/vec4 v00000277a3871b60_0, 0;
    %load/vec4 v00000277a38717a0_0;
    %assign/vec4 v00000277a3871340_0, 0;
    %load/vec4 v00000277a38701c0_0;
    %assign/vec4 v00000277a3870c60_0, 0;
    %load/vec4 v00000277a38709e0_0;
    %assign/vec4 v00000277a3871200_0, 0;
    %load/vec4 v00000277a3871660_0;
    %assign/vec4 v00000277a3871520_0, 0;
    %load/vec4 v00000277a3871d40_0;
    %assign/vec4 v00000277a38713e0_0, 0;
    %load/vec4 v00000277a3871700_0;
    %assign/vec4 v00000277a38710c0_0, 0;
T_8.1 ;
    %load/vec4 v00000277a3870800_0;
    %assign/vec4 v00000277a3871ac0_0, 0;
    %load/vec4 v00000277a3871de0_0;
    %assign/vec4 v00000277a3871480_0, 0;
    %load/vec4 v00000277a3871980_0;
    %assign/vec4 v00000277a38718e0_0, 0;
    %load/vec4 v00000277a3870120_0;
    %assign/vec4 v00000277a38712a0_0, 0;
    %load/vec4 v00000277a3870760_0;
    %assign/vec4 v00000277a3871ca0_0, 0;
    %load/vec4 v00000277a3870620_0;
    %assign/vec4 v00000277a3871020_0, 0;
    %load/vec4 v00000277a3873e90_0;
    %assign/vec4 v00000277a3870440_0, 0;
    %load/vec4 v00000277a38708a0_0;
    %assign/vec4 v00000277a38715c0_0, 0;
    %load/vec4 v00000277a3870940_0;
    %assign/vec4 v00000277a38706c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000277a3374b80;
T_9 ;
    %wait E_00000277a38033d0;
    %load/vec4 v00000277a3872310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000277a3873a30_0;
    %assign/vec4 v00000277a3872090_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000277a3872590_0;
    %assign/vec4 v00000277a3872090_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000277a3874a00;
T_10 ;
    %wait E_00000277a3803550;
    %load/vec4 v00000277a3875970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000277a3876550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000277a3876550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000277a3876eb0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000277a3876550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000277a3876eb0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000277a38740a0;
T_11 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a38769b0_0;
    %load/vec4 v00000277a38762d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000277a38762d0_0;
    %load/vec4 v00000277a38758d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000277a3876410_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000277a3876e10_0;
    %load/vec4 v00000277a3876f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000277a3876f50_0;
    %load/vec4 v00000277a38758d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000277a3876410_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000277a3876410_0, 0, 2;
T_11.3 ;
T_11.1 ;
    %load/vec4 v00000277a38769b0_0;
    %load/vec4 v00000277a38762d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000277a38762d0_0;
    %load/vec4 v00000277a3875330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000277a3875150_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v00000277a3876e10_0;
    %load/vec4 v00000277a3876f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000277a3876f50_0;
    %load/vec4 v00000277a3875330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000277a3875150_0, 0, 2;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000277a3875150_0, 0, 2;
T_11.7 ;
T_11.5 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000277a336b7c0;
T_12 ;
    %wait E_00000277a3803890;
    %load/vec4 v00000277a3872bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000277a3872950_0;
    %assign/vec4 v00000277a3873990_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000277a3873850_0;
    %assign/vec4 v00000277a3873990_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000277a3389420;
T_13 ;
    %wait E_00000277a3803b10;
    %load/vec4 v00000277a386cd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v00000277a386c420_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %jmp T_13.15;
T_13.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.15;
T_13.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.15;
T_13.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.15;
T_13.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
    %jmp T_13.8;
T_13.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000277a386ce20_0, 0, 4;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000277a3389290;
T_14 ;
    %wait E_00000277a3803d10;
    %load/vec4 v00000277a386ddc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v00000277a386da00_0;
    %load/vec4 v00000277a386c880_0;
    %add;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v00000277a386da00_0;
    %load/vec4 v00000277a386c880_0;
    %sub;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v00000277a386da00_0;
    %load/vec4 v00000277a386c880_0;
    %and;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v00000277a386da00_0;
    %load/vec4 v00000277a386c880_0;
    %or;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v00000277a386da00_0;
    %load/vec4 v00000277a386c880_0;
    %xor;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v00000277a386c880_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v00000277a386da00_0;
    %load/vec4 v00000277a386c880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v00000277a386d320_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000277a3380910;
T_15 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a386d1e0_0;
    %assign/vec4 v00000277a386c920_0, 0;
    %load/vec4 v00000277a386d280_0;
    %assign/vec4 v00000277a386c560_0, 0;
    %load/vec4 v00000277a386dbe0_0;
    %assign/vec4 v00000277a386c380_0, 0;
    %load/vec4 v00000277a386c060_0;
    %assign/vec4 v00000277a386dc80_0, 0;
    %load/vec4 v00000277a386d000_0;
    %assign/vec4 v00000277a386d820_0, 0;
    %load/vec4 v00000277a386c4c0_0;
    %assign/vec4 v00000277a386d5a0_0, 0;
    %load/vec4 v00000277a386d780_0;
    %assign/vec4 v00000277a386d8c0_0, 0;
    %load/vec4 v00000277a386c600_0;
    %assign/vec4 v00000277a386d500_0, 0;
    %load/vec4 v00000277a386daa0_0;
    %assign/vec4 v00000277a386cb00_0, 0;
    %load/vec4 v00000277a386cf60_0;
    %assign/vec4 v00000277a386d460_0, 0;
    %load/vec4 v00000277a386c9c0_0;
    %assign/vec4 v00000277a386ca60_0, 0;
    %load/vec4 v00000277a386cba0_0;
    %assign/vec4 v00000277a386db40_0, 0;
    %load/vec4 v00000277a386cc40_0;
    %assign/vec4 v00000277a386c1a0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000277a38746e0;
T_16 ;
    %vpi_call 14 15 "$readmemh", "./data.txt", v00000277a3872c70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000277a38746e0;
T_17 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a3873030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000277a38726d0_0;
    %load/vec4 v00000277a3872450_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v00000277a3872c70, 4, 0;
    %vpi_call 14 21 "$display", "dm:%d<=%h", v00000277a3872450_0, v00000277a38726d0_0 {0 0 0};
T_17.0 ;
    %load/vec4 v00000277a3872d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000277a3872450_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000277a3872c70, 4;
    %store/vec4 v00000277a3876cd0_0, 0, 32;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000277a3374d10;
T_18 ;
    %wait E_00000277a3803810;
    %load/vec4 v00000277a3872ef0_0;
    %assign/vec4 v00000277a38737b0_0, 0;
    %load/vec4 v00000277a38732b0_0;
    %assign/vec4 v00000277a38738f0_0, 0;
    %load/vec4 v00000277a38730d0_0;
    %assign/vec4 v00000277a3872810_0, 0;
    %load/vec4 v00000277a38721d0_0;
    %assign/vec4 v00000277a38735d0_0, 0;
    %load/vec4 v00000277a3872270_0;
    %assign/vec4 v00000277a38724f0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_00000277a33895b0;
T_19 ;
    %wait E_00000277a3803350;
    %load/vec4 v00000277a386cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000277a386c100_0;
    %assign/vec4 v00000277a386d6e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000277a386d140_0;
    %assign/vec4 v00000277a386d6e0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000277a3346440;
T_20 ;
    %wait E_00000277a3803a90;
    %load/vec4 v00000277a33ee240_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 2055, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000277a33ee240_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %jmp T_20.10;
T_20.2 ;
    %pushi/vec4 34, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.3 ;
    %pushi/vec4 35, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.4 ;
    %pushi/vec4 18, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.5 ;
    %pushi/vec4 66, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.6 ;
    %pushi/vec4 418, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 40, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 613, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 1136, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000277a33f6d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a386d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f7260_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000277a33f6860_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v00000277a33ee100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000277a33f6e00_0, 0, 1;
    %store/vec4 v00000277a33ed8e0_0, 0, 1;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000277a335a700;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000277a387fd20_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_00000277a335a700;
T_22 ;
    %vpi_call 2 12 "$dumpfile", "testBench.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a387f6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000277a387e740_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000277a387e740_0, 0;
    %delay 2000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_00000277a335a700;
T_23 ;
    %wait E_00000277a38040d0;
    %delay 20, 0;
    %load/vec4 v00000277a387f6e0_0;
    %inv;
    %assign/vec4 v00000277a387f6e0_0, 0;
    %load/vec4 v00000277a387fd20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000277a387fd20_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././mips.v";
    "././control/ctrl.v";
    "././datapath/DPath.v";
    "././datapath/alu.v";
    "././datapath/aluctrl.v";
    "././datapath/mux.v";
    "././datapath/EX_MEM.v";
    "././datapath/ID_EX.v";
    "././datapath/IF_ID.v";
    "././datapath/MEM_WB.v";
    "././datapath/compare.v";
    "././datapath/dm.v";
    "././datapath/ext.v";
    "././datapath/forwardunit.v";
    "././datapath/hazardunit.v";
    "././datapath/im.v";
    "././datapath/npc.v";
    "././datapath/pc.v";
    "././datapath/pc_add4.v";
    "././datapath/registerfile.v";
