/** ==================================================================
 *  @file   cslr_simcop_2.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/iss/simcop/simcop_global/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/
/********************************************************************
* Copyright (C) 2003-2008 Texas Instruments Incorporated.
* All Rights Reserved
*********************************************************************
* file: cslr_simcop_2.h
*
* Brief: This file contains the Register Description for simcop
*
*********************************************************************/
#ifndef _CSLR_SIMCOP_2_H_
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
#define _CSLR_SIMCOP_2_H_

#include <ti/psp/iss/hal/iss/simcop/common/cslr.h>

#include <ti/psp/iss/hal/iss/simcop/common/csl_types.h>

/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure for HL_IRQ
\**************************************************************************/
typedef struct {
    volatile Uint32 STATUS_RAW;
    volatile Uint32 STATUS;
    volatile Uint32 ENABLE_SET;
    volatile Uint32 ENABLE_CLR;
} CSL_SimcopHl_irqRegs;

/**************************************************************************\
* Register Overlay Structure for HWSEQ_STEP
\**************************************************************************/
typedef struct {
    volatile Uint32 STEP_CTRL;
    volatile Uint32 STEP_SWITCH;
    volatile Uint32 STEP_IMX_CTRL;
    volatile Uint32 STEP_CTRL2;
} CSL_SimcopHwseq_stepRegs;

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct {
    volatile Uint32 HL_REVISION;
    volatile Uint32 HL_HWINFO;
    volatile Uint8 RSVD0[8];
    volatile Uint32 HL_SYSCONFIG;
    volatile Uint8 RSVD1[8];
    volatile Uint32 HL_IRQ_EOI;
    CSL_SimcopHl_irqRegs HL_IRQ[4];
    volatile Uint32 CTRL;
    volatile Uint32 CLKCTRL;
    volatile Uint32 HWSEQ_CTRL;
    volatile Uint32 HWSEQ_STATUS;
    volatile Uint32 HWSEQ_OVERRIDE;
    volatile Uint32 HWSEQ_STEP_CTRL_OVERRIDE;
    volatile Uint32 HWSEQ_STEP_SWITCH_OVERRIDE;
    volatile Uint32 HWSEQ_STEP_CTRL2_OVERRIDE;
    CSL_SimcopHwseq_stepRegs HWSEQ_STEP[4];
} CSL_SimcopRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* STATUS_RAW */

#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_RESETVAL (0x00000000u)
/*----CPU_PROC_START_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_CPU_PROC_START_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_MASK (0x00040000u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_SHIFT (0x00000012u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ1 Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ1_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----MTCR2OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_MTCR2OCP_ERR_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_OCP_ERR_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_MASK (0x00008000u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_DECODE_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_DECODE_ERR_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_MASK (0x00004000u)
#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_SHIFT (0x0000000Eu)
#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_RESETVAL (0x00000000u)
/*----DONE_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_DONE_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_MASK (0x00002000u)
#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_SHIFT (0x0000000Du)
#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_RESETVAL (0x00000000u)
/*----STEP3_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_STEP3_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_MASK (0x00001000u)
#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_RESETVAL (0x00000000u)
/*----STEP2_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_STEP2_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_MASK (0x00000800u)
#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_RESETVAL (0x00000000u)
/*----STEP1_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_STEP1_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_MASK (0x00000400u)
#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_SHIFT (0x0000000Au)
#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_RESETVAL (0x00000000u)
/*----STEP0_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_STEP0_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_MASK (0x00000200u)
#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_SHIFT (0x00000009u)
#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_RESETVAL (0x00000000u)
/*----LDC_BLOCK_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_LDC_BLOCK_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_MASK (0x00000080u)
#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_SHIFT (0x00000007u)
#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_RESETVAL (0x00000000u)
/*----ROT_A_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_ROT_A_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_MASK (0x00000040u)
#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_SHIFT (0x00000006u)
#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_RESETVAL (0x00000000u)
/*----IMX_B_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_IMX_B_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_MASK (0x00000020u)
#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_SHIFT (0x00000005u)
#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_RESETVAL (0x00000000u)
/*----IMX_A_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_IMX_A_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_MASK (0x00000010u)
#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_SHIFT (0x00000004u)
#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_RESETVAL (0x00000000u)
/*----NSF_IRQ_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_NSF_IRQ_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_MASK (0x00000008u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_SHIFT (0x00000003u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_BLOC_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_VLCDJ_BLOC_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_MASK (0x00000004u)
#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_SHIFT (0x00000002u)
#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_RESETVAL (0x00000000u)
/*----DCT_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_DCT_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_MASK (0x00000002u)
#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_SHIFT (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_RESETVAL (0x00000000u)
/*----LDC_FRAME_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_LDC_FRAME_IRQ_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_MASK (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_SHIFT (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ0 Tokens----*/
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_RAW_SIMCOP_DMA_IRQ0_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RAW_RESETVAL   (0x00000000u)

/* STATUS */

#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_RESETVAL (0x00000000u)
/*----CPU_PROC_START_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_CPU_PROC_START_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_MASK (0x00040000u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_SHIFT (0x00000012u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ1 Tokens----*/
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ1_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----MTCR2OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_MTCR2OCP_ERR_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_OCP_ERR_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_MASK (0x00008000u)
#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_DECODE_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_VLCDJ_DECODE_ERR_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_DONE_IRQ_MASK  (0x00004000u)
#define CSL_SIMCOP_STATUS_DONE_IRQ_SHIFT (0x0000000Eu)
#define CSL_SIMCOP_STATUS_DONE_IRQ_RESETVAL (0x00000000u)
/*----DONE_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_DONE_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_DONE_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_DONE_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_DONE_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_STEP3_IRQ_MASK (0x00002000u)
#define CSL_SIMCOP_STATUS_STEP3_IRQ_SHIFT (0x0000000Du)
#define CSL_SIMCOP_STATUS_STEP3_IRQ_RESETVAL (0x00000000u)
/*----STEP3_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_STEP3_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP3_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP3_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_STEP3_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_STEP2_IRQ_MASK (0x00001000u)
#define CSL_SIMCOP_STATUS_STEP2_IRQ_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_STATUS_STEP2_IRQ_RESETVAL (0x00000000u)
/*----STEP2_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_STEP2_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP2_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP2_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_STEP2_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_STEP1_IRQ_MASK (0x00000800u)
#define CSL_SIMCOP_STATUS_STEP1_IRQ_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_STATUS_STEP1_IRQ_RESETVAL (0x00000000u)
/*----STEP1_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_STEP1_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP1_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP1_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_STEP1_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_STEP0_IRQ_MASK (0x00000400u)
#define CSL_SIMCOP_STATUS_STEP0_IRQ_SHIFT (0x0000000Au)
#define CSL_SIMCOP_STATUS_STEP0_IRQ_RESETVAL (0x00000000u)
/*----STEP0_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_STEP0_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP0_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_STEP0_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_STEP0_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_MASK (0x00000200u)
#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_SHIFT (0x00000009u)
#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_RESETVAL (0x00000000u)
/*----LDC_BLOCK_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_LDC_BLOCK_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_ROT_A_IRQ_MASK (0x00000080u)
#define CSL_SIMCOP_STATUS_ROT_A_IRQ_SHIFT (0x00000007u)
#define CSL_SIMCOP_STATUS_ROT_A_IRQ_RESETVAL (0x00000000u)
/*----ROT_A_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_ROT_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_ROT_A_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_ROT_A_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_ROT_A_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_IMX_B_IRQ_MASK (0x00000040u)
#define CSL_SIMCOP_STATUS_IMX_B_IRQ_SHIFT (0x00000006u)
#define CSL_SIMCOP_STATUS_IMX_B_IRQ_RESETVAL (0x00000000u)
/*----IMX_B_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_IMX_B_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_IMX_B_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_IMX_B_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_IMX_B_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_IMX_A_IRQ_MASK (0x00000020u)
#define CSL_SIMCOP_STATUS_IMX_A_IRQ_SHIFT (0x00000005u)
#define CSL_SIMCOP_STATUS_IMX_A_IRQ_RESETVAL (0x00000000u)
/*----IMX_A_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_IMX_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_IMX_A_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_IMX_A_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_IMX_A_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_MASK (0x00000010u)
#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_SHIFT (0x00000004u)
#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_RESETVAL (0x00000000u)
/*----NSF_IRQ_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_NSF_IRQ_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_MASK (0x00000008u)
#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_SHIFT (0x00000003u)
#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_BLOC_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_VLCDJ_BLOC_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_DCT_IRQ_MASK   (0x00000004u)
#define CSL_SIMCOP_STATUS_DCT_IRQ_SHIFT  (0x00000002u)
#define CSL_SIMCOP_STATUS_DCT_IRQ_RESETVAL (0x00000000u)
/*----DCT_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_DCT_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_DCT_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_DCT_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_DCT_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_MASK (0x00000002u)
#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_SHIFT (0x00000001u)
#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_RESETVAL (0x00000000u)
/*----LDC_FRAME_IRQ Tokens----*/
#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_LDC_FRAME_IRQ_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_MASK (0x00000001u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_SHIFT (0x00000000u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ0 Tokens----*/
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_NO_ENABLED_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_STATUS_SIMCOP_DMA_IRQ0_CLEAR_RAW_EVENT (0x00000001u)

#define CSL_SIMCOP_STATUS_RESETVAL       (0x00000000u)

/* ENABLE_SET */

#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_RESETVAL (0x00000000u)
/*----CPU_PROC_START_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_CPU_PROC_START_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_MASK (0x00040000u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_SHIFT (0x00000012u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ1 Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ1_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----MTCR2OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_MTCR2OCP_ERR_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_OCP_ERR_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_MASK (0x00008000u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_DECODE_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_DECODE_ERR_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_MASK (0x00004000u)
#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_SHIFT (0x0000000Eu)
#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_RESETVAL (0x00000000u)
/*----DONE_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_DONE_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_MASK (0x00002000u)
#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_SHIFT (0x0000000Du)
#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_RESETVAL (0x00000000u)
/*----STEP3_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_STEP3_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_MASK (0x00001000u)
#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_RESETVAL (0x00000000u)
/*----STEP2_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_STEP2_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_MASK (0x00000800u)
#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_RESETVAL (0x00000000u)
/*----STEP1_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_STEP1_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_MASK (0x00000400u)
#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_SHIFT (0x0000000Au)
#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_RESETVAL (0x00000000u)
/*----STEP0_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_STEP0_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_MASK (0x00000200u)
#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_SHIFT (0x00000009u)
#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_RESETVAL (0x00000000u)
/*----LDC_BLOCK_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_LDC_BLOCK_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_MASK (0x00000080u)
#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_SHIFT (0x00000007u)
#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_RESETVAL (0x00000000u)
/*----ROT_A_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_ROT_A_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_MASK (0x00000040u)
#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_SHIFT (0x00000006u)
#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_RESETVAL (0x00000000u)
/*----IMX_B_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_IMX_B_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_MASK (0x00000020u)
#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_SHIFT (0x00000005u)
#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_RESETVAL (0x00000000u)
/*----IMX_A_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_IMX_A_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_MASK (0x00000010u)
#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_SHIFT (0x00000004u)
#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_RESETVAL (0x00000000u)
/*----NSF_IRQ_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_NSF_IRQ_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_MASK (0x00000008u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_SHIFT (0x00000003u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_BLOC_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_VLCDJ_BLOC_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_MASK (0x00000004u)
#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_SHIFT (0x00000002u)
#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_RESETVAL (0x00000000u)
/*----DCT_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_DCT_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_MASK (0x00000002u)
#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_SHIFT (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_RESETVAL (0x00000000u)
/*----LDC_FRAME_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_LDC_FRAME_IRQ_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_MASK (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_SHIFT (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ0 Tokens----*/
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_SET_SIMCOP_DMA_IRQ0_ENABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_SET_RESETVAL   (0x00000000u)

/* ENABLE_CLR */

#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_RESETVAL (0x00000000u)
/*----CPU_PROC_START_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_CPU_PROC_START_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_MASK (0x00040000u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_SHIFT (0x00000012u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ1 Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ1_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----MTCR2OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_MTCR2OCP_ERR_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_RESETVAL (0x00000000u)
/*----OCP_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_OCP_ERR_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_MASK (0x00008000u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_DECODE_ERR_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_DECODE_ERR_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_MASK (0x00004000u)
#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_SHIFT (0x0000000Eu)
#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_RESETVAL (0x00000000u)
/*----DONE_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_DONE_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_MASK (0x00002000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_SHIFT (0x0000000Du)
#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_RESETVAL (0x00000000u)
/*----STEP3_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_STEP3_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_MASK (0x00001000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_RESETVAL (0x00000000u)
/*----STEP2_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_STEP2_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_MASK (0x00000800u)
#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_RESETVAL (0x00000000u)
/*----STEP1_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_STEP1_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_MASK (0x00000400u)
#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_SHIFT (0x0000000Au)
#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_RESETVAL (0x00000000u)
/*----STEP0_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_STEP0_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_MASK (0x00000200u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_SHIFT (0x00000009u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_RESETVAL (0x00000000u)
/*----LDC_BLOCK_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_BLOCK_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_MASK (0x00000080u)
#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_SHIFT (0x00000007u)
#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_RESETVAL (0x00000000u)
/*----ROT_A_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_ROT_A_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_MASK (0x00000040u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_SHIFT (0x00000006u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_RESETVAL (0x00000000u)
/*----IMX_B_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_B_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_MASK (0x00000020u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_SHIFT (0x00000005u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_RESETVAL (0x00000000u)
/*----IMX_A_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_IMX_A_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_MASK (0x00000010u)
#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_SHIFT (0x00000004u)
#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_RESETVAL (0x00000000u)
/*----NSF_IRQ_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_NSF_IRQ_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_MASK (0x00000008u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_SHIFT (0x00000003u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_RESETVAL (0x00000000u)
/*----VLCDJ_BLOC_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_VLCDJ_BLOC_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_MASK (0x00000004u)
#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_SHIFT (0x00000002u)
#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_RESETVAL (0x00000000u)
/*----DCT_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_DCT_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_MASK (0x00000002u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_SHIFT (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_RESETVAL (0x00000000u)
/*----LDC_FRAME_IRQ Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_LDC_FRAME_IRQ_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_MASK (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_SHIFT (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_DMA_IRQ0 Tokens----*/
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_INTERRUPT_DISABLED (0x00000000u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_INTERRUPT_ENABLED (0x00000001u)
#define CSL_SIMCOP_ENABLE_CLR_SIMCOP_DMA_IRQ0_DISABLE_INTERRUPT (0x00000001u)

#define CSL_SIMCOP_ENABLE_CLR_RESETVAL   (0x00000000u)

/* STEP_CTRL */

#define CSL_SIMCOP_STEP_CTRL_CPU_SYNC_MASK (0x80000000u)
#define CSL_SIMCOP_STEP_CTRL_CPU_SYNC_SHIFT (0x0000001Fu)
#define CSL_SIMCOP_STEP_CTRL_CPU_SYNC_RESETVAL (0x00000000u)
/*----CPU_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_CPU_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_CPU_SYNC_ENABLED (0x00000001u)

#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_MASK (0x70000000u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_RESETVAL (0x00000000u)
/*----DMA_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_ABCDEFGH (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_BCDEFGHA (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_CDEFGHAB (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_DEFGHABC (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_EFGHABCD (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_FGHABCDE (0x00000005u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_GHABCDEF (0x00000006u)
#define CSL_SIMCOP_STEP_CTRL_DMA_OFST_HABCDEFG (0x00000007u)

#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_MASK (0x0C000000u)
#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_SHIFT (0x0000001Au)
#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_RESETVAL (0x00000000u)
/*----ROT_O_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_EFGH (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_FGHE (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_GHEF (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_ROT_O_OFST_HEFG (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_MASK (0x03000000u)
#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_SHIFT (0x00000018u)
#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_RESETVAL (0x00000000u)
/*----ROT_I_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_ABCD (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_BCDA (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_CDAB (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_ROT_I_OFST_DABC (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_MASK (0x00700000u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_SHIFT (0x00000014u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_RESETVAL (0x00000000u)
/*----DCT_F_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_ABCD (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_BCDG (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_CDGH (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_DGHA (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_GHAB (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL_DCT_F_OFST_HABC (0x00000005u)

#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_MASK (0x000C0000u)
#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_SHIFT (0x00000012u)
#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_RESETVAL (0x00000000u)
/*----DCT_S_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_EF (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_FG (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_GH (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_DCT_S_OFST_HE (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_MASK (0x00038000u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_RESETVAL (0x00000000u)
/*----VLCDJ_IO_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_ABCD (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_BCDG (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_CDGH (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_DGHA (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_GHAB (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_IO_OFST_HABC (0x00000005u)

#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_MASK (0x00006000u)
#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_SHIFT (0x0000000Du)
#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_RESETVAL (0x00000000u)
/*----IMX_B_D_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_ABCD (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_CDEF (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_EFGH (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_IMX_B_D_OFST_GHAB (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_MASK (0x00001800u)
#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_RESETVAL (0x00000000u)
/*----IMX_A_D_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_ABCD (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_CDEF (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_EFGH (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_IMX_A_D_OFST_GHAB (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL_NEXT_MASK   (0x00000600u)
#define CSL_SIMCOP_STEP_CTRL_NEXT_SHIFT  (0x00000009u)
#define CSL_SIMCOP_STEP_CTRL_NEXT_RESETVAL (0x00000000u)
/*----NEXT Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_NEXT_STEP_0 (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_NEXT_STEP_1 (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_NEXT_STEP_2 (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_NEXT_STEP_3 (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_MASK (0x000000E0u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_SHIFT (0x00000005u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_RESETVAL (0x00000000u)
/*----DMA_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_0_1 (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_0_1_2 (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_0_1_2_3 (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_0 (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_1 (0x00000005u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_2 (0x00000006u)
#define CSL_SIMCOP_STEP_CTRL_DMA_SYNC_CH_3 (0x00000007u)

#define CSL_SIMCOP_STEP_CTRL_ROT_A_SYNC_MASK (0x00000010u)
#define CSL_SIMCOP_STEP_CTRL_ROT_A_SYNC_SHIFT (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL_ROT_A_SYNC_RESETVAL (0x00000000u)
/*----ROT_A_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_ROT_A_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_ROT_A_SYNC_ENABLED (0x00000001u)

#define CSL_SIMCOP_STEP_CTRL_NSF_SYNC_MASK (0x00000008u)
#define CSL_SIMCOP_STEP_CTRL_NSF_SYNC_SHIFT (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL_NSF_SYNC_RESETVAL (0x00000000u)
/*----NSF_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_NSF_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_NSF_SYNC_ENABLED (0x00000001u)

#define CSL_SIMCOP_STEP_CTRL_VLCDJ_SYNC_MASK (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_SYNC_SHIFT (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_SYNC_RESETVAL (0x00000000u)
/*----VLCDJ_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_VLCDJ_SYNC_ENABLED (0x00000001u)

#define CSL_SIMCOP_STEP_CTRL_DCT_SYNC_MASK (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL_DCT_SYNC_SHIFT (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL_DCT_SYNC_RESETVAL (0x00000000u)
/*----DCT_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_DCT_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_DCT_SYNC_ENABLED (0x00000001u)

#define CSL_SIMCOP_STEP_CTRL_LDC_SYNC_MASK (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL_LDC_SYNC_SHIFT (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_LDC_SYNC_RESETVAL (0x00000000u)
/*----LDC_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_CTRL_LDC_SYNC_DISABLED (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL_LDC_SYNC_ENABLED (0x00000001u)

#define CSL_SIMCOP_STEP_CTRL_RESETVAL    (0x00000000u)

/* STEP_SWITCH */

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_MASK (0xF0000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_RESETVAL (0x00000000u)
/*----IMBUFF_H Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_DCT_S (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_DCT_F (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_ROT_A_O (0x00000007u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_NSF_IO (0x00000008u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_H_LDC_O (0x00000009u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_MASK (0x0F000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_SHIFT (0x00000018u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_RESETVAL (0x00000000u)
/*----IMBUFF_G Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_DCT_S (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_DCT_F (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_ROT_A_O (0x00000007u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_NSF_IO (0x00000008u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_G_LDC_O (0x00000009u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_MASK (0x00700000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_SHIFT (0x00000014u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_RESETVAL (0x00000000u)
/*----IMBUFF_F Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_DCT_S (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_NSF_IO (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_LDC_O (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_F_ROT_A_O (0x00000007u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_MASK (0x00070000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_SHIFT (0x00000010u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_RESETVAL (0x00000000u)
/*----IMBUFF_E Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_DCT_S (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_NSF_IO (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_LDC_O (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_E_ROT_A_O (0x00000007u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_MASK (0x00007000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_RESETVAL (0x00000000u)
/*----IMBUFF_D Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_DCT_F (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_D_RESERVED (0x00000007u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_MASK (0x00000700u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_SHIFT (0x00000008u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_RESETVAL (0x00000000u)
/*----IMBUFF_C Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_DCT_F (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_C_RESERVED (0x00000007u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_MASK (0x00000070u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_SHIFT (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_RESETVAL (0x00000000u)
/*----IMBUFF_B Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_IMX_A_IMBUFF (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_IMX_B_IMBUFF (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_DCT_F (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_B_RESERVED (0x00000007u)

#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_MASK (0x00000007u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_SHIFT (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_RESETVAL (0x00000000u)
/*----IMBUFF_A Tokens----*/
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_COP_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_IMXA_IMBUFF (0x00000002u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_IMXB_IMBUFF (0x00000003u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_DCT_F (0x00000005u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_STEP_SWITCH_IMBUFF_A_RESERVED (0x00000007u)

#define CSL_SIMCOP_STEP_SWITCH_RESETVAL  (0x00000000u)

/* STEP_IMX_CTRL */

#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_SYNC_MASK (0x80000000u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_SYNC_SHIFT (0x0000001Fu)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_SYNC_RESETVAL (0x00000000u)
/*----IMX_B_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_SYNC_DISABLE (0x00000000u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_SYNC_ENABLE (0x00000001u)

#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_START_MASK (0x1FFF0000u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_START_SHIFT (0x00000010u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_B_START_RESETVAL (0x00000000u)

#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_SYNC_MASK (0x00008000u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_SYNC_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_SYNC_RESETVAL (0x00000000u)
/*----IMX_A_SYNC Tokens----*/
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_SYNC_DISABLE (0x00000000u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_SYNC_ENABLE (0x00000001u)

#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_START_MASK (0x00001FFFu)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_START_SHIFT (0x00000000u)
#define CSL_SIMCOP_STEP_IMX_CTRL_IMX_A_START_RESETVAL (0x00000000u)

#define CSL_SIMCOP_STEP_IMX_CTRL_RESETVAL (0x00000000u)

/* STEP_CTRL2 */

#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_MASK (0x00000C00u)
#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_SHIFT (0x0000000Au)
#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_RESETVAL (0x00000000u)
/*----NSF2_IO_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_EF (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_FG (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_GH (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL2_NSF2_IO_OFST_HE (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_MASK (0x00000300u)
#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_SHIFT (0x00000008u)
#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_RESETVAL (0x00000000u)
/*----LDC_O_OFST Tokens----*/
#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_EFGH (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_FGHE (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_GHEF (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL2_LDC_O_OFST_HEFG (0x00000003u)

#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_MASK (0x00000070u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_SHIFT (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_RESETVAL (0x00000000u)
/*----COEFF_B Tokens----*/
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_DCT_F (0x00000005u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_ROT_A_O (0x00000006u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_B_RESERVED (0x00000007u)

#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_MASK (0x00000007u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_SHIFT (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_RESETVAL (0x00000000u)
/*----COEFF_A Tokens----*/
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_IMX_A (0x00000002u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_IMX_B (0x00000003u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_DCT_F (0x00000005u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_STEP_CTRL2_COEFF_A_RESERVED (0x00000007u)

#define CSL_SIMCOP_STEP_CTRL2_RESETVAL   (0x00000000u)

/* HL_REVISION */

#define CSL_SIMCOP_HL_REVISION_SCHEME_MASK (0xC0000000u)
#define CSL_SIMCOP_HL_REVISION_SCHEME_SHIFT (0x0000001Eu)
#define CSL_SIMCOP_HL_REVISION_SCHEME_RESETVAL (0x00000001u)
/*----SCHEME Tokens----*/
#define CSL_SIMCOP_HL_REVISION_SCHEME_WTBU (0x00000000u)
#define CSL_SIMCOP_HL_REVISION_SCHEME_HIGHLANDER (0x00000001u)

#define CSL_SIMCOP_HL_REVISION_FUNC_MASK (0x0FFF0000u)
#define CSL_SIMCOP_HL_REVISION_FUNC_SHIFT (0x00000010u)
#define CSL_SIMCOP_HL_REVISION_FUNC_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HL_REVISION_R_RTL_MASK (0x0000F800u)
#define CSL_SIMCOP_HL_REVISION_R_RTL_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_HL_REVISION_R_RTL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HL_REVISION_X_MAJOR_MASK (0x00000700u)
#define CSL_SIMCOP_HL_REVISION_X_MAJOR_SHIFT (0x00000008u)
#define CSL_SIMCOP_HL_REVISION_X_MAJOR_RESETVAL (0x00000001u)

#define CSL_SIMCOP_HL_REVISION_CUSTOM_MASK (0x000000C0u)
#define CSL_SIMCOP_HL_REVISION_CUSTOM_SHIFT (0x00000006u)
#define CSL_SIMCOP_HL_REVISION_CUSTOM_RESETVAL (0x00000000u)
/*----CUSTOM Tokens----*/
#define CSL_SIMCOP_HL_REVISION_CUSTOM_STANDARD (0x00000000u)

#define CSL_SIMCOP_HL_REVISION_Y_MINOR_MASK (0x0000003Fu)
#define CSL_SIMCOP_HL_REVISION_Y_MINOR_SHIFT (0x00000000u)
#define CSL_SIMCOP_HL_REVISION_Y_MINOR_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HL_REVISION_RESETVAL  (0x40000100u)

/* HL_HWINFO */

#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_MASK (0x00001C00u)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_SHIFT (0x0000000Au)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_RESETVAL (0x00000004u)
/*----LDCR_RESP_FIFO Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_8X128BITS (0x00000002u)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_16X128BITS (0x00000003u)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_32X128BITS (0x00000004u)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_64X128BITS (0x00000005u)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_128X128BITS (0x00000006u)
#define CSL_SIMCOP_HL_HWINFO_LDCR_RESP_FIFO_256X128BITS (0x00000007u)

#define CSL_SIMCOP_HL_HWINFO_IMAGE_BUFFERS_MASK (0x00000300u)
#define CSL_SIMCOP_HL_HWINFO_IMAGE_BUFFERS_SHIFT (0x00000008u)
#define CSL_SIMCOP_HL_HWINFO_IMAGE_BUFFERS_RESETVAL (0x00000001u)
/*----IMAGE_BUFFERS Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_IMAGE_BUFFERS_4BUFFERS (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_IMAGE_BUFFERS_8BUFFERS (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_ROT_A_ENABLE_MASK (0x00000040u)
#define CSL_SIMCOP_HL_HWINFO_ROT_A_ENABLE_SHIFT (0x00000006u)
#define CSL_SIMCOP_HL_HWINFO_ROT_A_ENABLE_RESETVAL (0x00000001u)
/*----ROT_A_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_ROT_A_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_ROT_A_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_IMX_B_ENABLE_MASK (0x00000020u)
#define CSL_SIMCOP_HL_HWINFO_IMX_B_ENABLE_SHIFT (0x00000005u)
#define CSL_SIMCOP_HL_HWINFO_IMX_B_ENABLE_RESETVAL (0x00000001u)
/*----IMX_B_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_IMX_B_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_IMX_B_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_IMX_A_ENABLE_MASK (0x00000010u)
#define CSL_SIMCOP_HL_HWINFO_IMX_A_ENABLE_SHIFT (0x00000004u)
#define CSL_SIMCOP_HL_HWINFO_IMX_A_ENABLE_RESETVAL (0x00000001u)
/*----IMX_A_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_IMX_A_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_IMX_A_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_NSF_ENABLE_MASK (0x00000008u)
#define CSL_SIMCOP_HL_HWINFO_NSF_ENABLE_SHIFT (0x00000003u)
#define CSL_SIMCOP_HL_HWINFO_NSF_ENABLE_RESETVAL (0x00000001u)
/*----NSF_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_NSF_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_NSF_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_VLCDJ_ENABLE_MASK (0x00000004u)
#define CSL_SIMCOP_HL_HWINFO_VLCDJ_ENABLE_SHIFT (0x00000002u)
#define CSL_SIMCOP_HL_HWINFO_VLCDJ_ENABLE_RESETVAL (0x00000001u)
/*----VLCDJ_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_VLCDJ_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_VLCDJ_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_DCT_ENABLE_MASK (0x00000002u)
#define CSL_SIMCOP_HL_HWINFO_DCT_ENABLE_SHIFT (0x00000001u)
#define CSL_SIMCOP_HL_HWINFO_DCT_ENABLE_RESETVAL (0x00000001u)
/*----DCT_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_DCT_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_DCT_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_LDC_ENABLE_MASK (0x00000001u)
#define CSL_SIMCOP_HL_HWINFO_LDC_ENABLE_SHIFT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_LDC_ENABLE_RESETVAL (0x00000001u)
/*----LDC_ENABLE Tokens----*/
#define CSL_SIMCOP_HL_HWINFO_LDC_ENABLE_ABSENT (0x00000000u)
#define CSL_SIMCOP_HL_HWINFO_LDC_ENABLE_PRESENT (0x00000001u)

#define CSL_SIMCOP_HL_HWINFO_RESETVAL    (0x0000117Fu)

/* HL_SYSCONFIG */

#define CSL_SIMCOP_HL_SYSCONFIG_STANDBYMODE_MASK (0x00000030u)
#define CSL_SIMCOP_HL_SYSCONFIG_STANDBYMODE_SHIFT (0x00000004u)
#define CSL_SIMCOP_HL_SYSCONFIG_STANDBYMODE_RESETVAL (0x00000002u)
/*----STANDBYMODE Tokens----*/
#define CSL_SIMCOP_HL_SYSCONFIG_STANDBYMODE_FORCE_STANDBY (0x00000000u)
#define CSL_SIMCOP_HL_SYSCONFIG_STANDBYMODE_NO_STANDBY (0x00000001u)
#define CSL_SIMCOP_HL_SYSCONFIG_STANDBYMODE_SMART_STANDBY (0x00000002u)

#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_MASK (0x00000001u)
#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_SHIFT (0x00000000u)
#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_RESETVAL (0x00000000u)
/*----SOFTRESET Tokens----*/
#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_RESET_DONE_NO_PENDING_ACTION (0x00000000u)
#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_INITIATE_SOFTWARE_RESET (0x00000001u)
#define CSL_SIMCOP_HL_SYSCONFIG_SOFTRESET_RESET_ONGOING (0x00000001u)

#define CSL_SIMCOP_HL_SYSCONFIG_RESETVAL (0x00000020u)

/* HL_IRQ_EOI */

#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_MASK (0x00000003u)
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_SHIFT (0x00000000u)
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_RESETVAL (0x00000000u)
/*----LINE_NUMBER Tokens----*/
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_NO_EOI_MEMORY (0x00000000u)
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_EOI_OUT_LINE_0 (0x00000000u)
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_EOI_OUT_LINE_1 (0x00000001u)
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_EOI_OUT_LINE_2 (0x00000002u)
#define CSL_SIMCOP_HL_IRQ_EOI_LINE_NUMBER_EOI_OUT_LINE_3 (0x00000003u)

#define CSL_SIMCOP_HL_IRQ_EOI_RESETVAL   (0x00000000u)

/* CTRL */

#define CSL_SIMCOP_CTRL_LDC_R_BURST_BREAK_MASK (0x10000000u)
#define CSL_SIMCOP_CTRL_LDC_R_BURST_BREAK_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_CTRL_LDC_R_BURST_BREAK_RESETVAL (0x00000000u)
/*----LDC_R_BURST_BREAK Tokens----*/
#define CSL_SIMCOP_CTRL_LDC_R_BURST_BREAK_YES (0x00000000u)
#define CSL_SIMCOP_CTRL_LDC_R_BURST_BREAK_NO (0x00000001u)

#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_MASK (0x0C000000u)
#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_SHIFT (0x0000001Au)
#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_RESETVAL (0x00000000u)
/*----LDC_R_MAX_BURST_LENGTH Tokens----*/
#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_8X128 (0x00000000u)
#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_6X128 (0x00000001u)
#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_4X128 (0x00000002u)
#define CSL_SIMCOP_CTRL_LDC_R_MAX_BURST_LENGTH_2X128 (0x00000003u)

#define CSL_SIMCOP_CTRL_LDC_R_TAG_CNT_MASK (0x01E00000u)
#define CSL_SIMCOP_CTRL_LDC_R_TAG_CNT_SHIFT (0x00000015u)
#define CSL_SIMCOP_CTRL_LDC_R_TAG_CNT_RESETVAL (0x00000003u)

#define CSL_SIMCOP_CTRL_LDC_R_TAG_OFST_MASK (0x000F0000u)
#define CSL_SIMCOP_CTRL_LDC_R_TAG_OFST_SHIFT (0x00000010u)
#define CSL_SIMCOP_CTRL_LDC_R_TAG_OFST_RESETVAL (0x0000000Cu)

#define CSL_SIMCOP_CTRL_IMX_B_CMD_MASK   (0x00004000u)
#define CSL_SIMCOP_CTRL_IMX_B_CMD_SHIFT  (0x0000000Eu)
#define CSL_SIMCOP_CTRL_IMX_B_CMD_RESETVAL (0x00000000u)
/*----IMX_B_CMD Tokens----*/
#define CSL_SIMCOP_CTRL_IMX_B_CMD_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_CTRL_IMX_B_CMD_IMX_B_IR_IW (0x00000001u)

#define CSL_SIMCOP_CTRL_IMX_A_CMD_MASK   (0x00003000u)
#define CSL_SIMCOP_CTRL_IMX_A_CMD_SHIFT  (0x0000000Cu)
#define CSL_SIMCOP_CTRL_IMX_A_CMD_RESETVAL (0x00000000u)
/*----IMX_A_CMD Tokens----*/
#define CSL_SIMCOP_CTRL_IMX_A_CMD_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_CTRL_IMX_A_CMD_IMX_A_IR_IW (0x00000001u)
#define CSL_SIMCOP_CTRL_IMX_A_CMD_IMX_B_IR_IW (0x00000002u)

#define CSL_SIMCOP_CTRL_HUFF_MASK        (0x00000800u)
#define CSL_SIMCOP_CTRL_HUFF_SHIFT       (0x0000000Bu)
#define CSL_SIMCOP_CTRL_HUFF_RESETVAL    (0x00000000u)
/*----HUFF Tokens----*/
#define CSL_SIMCOP_CTRL_HUFF_COPROCESSOR (0x00000000u)
#define CSL_SIMCOP_CTRL_HUFF_VLCDJ_HUFFMAN_TABLE_READ (0x00000001u)

#define CSL_SIMCOP_CTRL_QUANT_MASK       (0x00000400u)
#define CSL_SIMCOP_CTRL_QUANT_SHIFT      (0x0000000Au)
#define CSL_SIMCOP_CTRL_QUANT_RESETVAL   (0x00000000u)
/*----QUANT Tokens----*/
#define CSL_SIMCOP_CTRL_QUANT_COPROCESSOR (0x00000000u)
#define CSL_SIMCOP_CTRL_QUANT_VLCDJ_QUAN_TABLE_READ (0x00000001u)

#define CSL_SIMCOP_CTRL_LDC_LUT_MASK     (0x00000100u)
#define CSL_SIMCOP_CTRL_LDC_LUT_SHIFT    (0x00000008u)
#define CSL_SIMCOP_CTRL_LDC_LUT_RESETVAL (0x00000000u)
/*----LDC_LUT Tokens----*/
#define CSL_SIMCOP_CTRL_LDC_LUT_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_CTRL_LDC_LUT_LDC_ACCESS_TO_LUT_ENABLED (0x00000001u)

#define CSL_SIMCOP_CTRL_LDC_INPUT_MASK   (0x000000C0u)
#define CSL_SIMCOP_CTRL_LDC_INPUT_SHIFT  (0x00000006u)
#define CSL_SIMCOP_CTRL_LDC_INPUT_RESETVAL (0x00000000u)
/*----LDC_INPUT Tokens----*/
#define CSL_SIMCOP_CTRL_LDC_INPUT_NO_INPUT_MEM (0x00000000u)
#define CSL_SIMCOP_CTRL_LDC_INPUT_USE_IMAGE_BUF_A_B (0x00000001u)
#define CSL_SIMCOP_CTRL_LDC_INPUT_USE_IMAGE_BUF_A_B_C_D (0x00000002u)
#define CSL_SIMCOP_CTRL_LDC_INPUT_USE_LDC_PRIV_INPUT_MEM (0x00000003u)

#define CSL_SIMCOP_CTRL_NSF_WMEM_MASK    (0x00000030u)
#define CSL_SIMCOP_CTRL_NSF_WMEM_SHIFT   (0x00000004u)
#define CSL_SIMCOP_CTRL_NSF_WMEM_RESETVAL (0x00000000u)
/*----NSF_WMEM Tokens----*/
#define CSL_SIMCOP_CTRL_NSF_WMEM_NO_INPUT_MEM (0x00000000u)
#define CSL_SIMCOP_CTRL_NSF_WMEM_USE_IMX_A_COEFF_MEM (0x00000001u)
#define CSL_SIMCOP_CTRL_NSF_WMEM_USE_IMAGE_BUF_A_B (0x00000002u)
#define CSL_SIMCOP_CTRL_NSF_WMEM_USE_IMAGE_BUF_A_B_C_D (0x00000003u)

#define CSL_SIMCOP_CTRL_IRQ3_MODE_MASK   (0x00000008u)
#define CSL_SIMCOP_CTRL_IRQ3_MODE_SHIFT  (0x00000003u)
#define CSL_SIMCOP_CTRL_IRQ3_MODE_RESETVAL (0x00000000u)
/*----IRQ3_MODE Tokens----*/
#define CSL_SIMCOP_CTRL_IRQ3_MODE_ONE_OF_ENABLED_EVENTS_PENDING (0x00000000u)
#define CSL_SIMCOP_CTRL_IRQ3_MODE_ALL_OF_ENABLED_EVENTS_PENDING (0x00000001u)

#define CSL_SIMCOP_CTRL_IRQ2_MODE_MASK   (0x00000004u)
#define CSL_SIMCOP_CTRL_IRQ2_MODE_SHIFT  (0x00000002u)
#define CSL_SIMCOP_CTRL_IRQ2_MODE_RESETVAL (0x00000000u)
/*----IRQ2_MODE Tokens----*/
#define CSL_SIMCOP_CTRL_IRQ2_MODE_ONE_OF_ENABLED_EVENTS_PENDING (0x00000000u)
#define CSL_SIMCOP_CTRL_IRQ2_MODE_ALL_OF_ENABLED_EVENTS_PENDING (0x00000001u)

#define CSL_SIMCOP_CTRL_IRQ1_MODE_MASK   (0x00000002u)
#define CSL_SIMCOP_CTRL_IRQ1_MODE_SHIFT  (0x00000001u)
#define CSL_SIMCOP_CTRL_IRQ1_MODE_RESETVAL (0x00000000u)
/*----IRQ1_MODE Tokens----*/
#define CSL_SIMCOP_CTRL_IRQ1_MODE_ONE_OF_ENABLED_EVENTS_PENDING (0x00000000u)
#define CSL_SIMCOP_CTRL_IRQ1_MODE_ALL_OF_ENABLED_EVENTS_PENDING (0x00000001u)

#define CSL_SIMCOP_CTRL_IRQ0_MODE_MASK   (0x00000001u)
#define CSL_SIMCOP_CTRL_IRQ0_MODE_SHIFT  (0x00000000u)
#define CSL_SIMCOP_CTRL_IRQ0_MODE_RESETVAL (0x00000000u)
/*----IRQ0_MODE Tokens----*/
#define CSL_SIMCOP_CTRL_IRQ0_MODE_ONE_OF_ENABLED_EVENTS_PENDING (0x00000000u)
#define CSL_SIMCOP_CTRL_IRQ0_MODE_ALL_OF_ENABLED_EVENTS_PENDING (0x00000001u)

#define CSL_SIMCOP_CTRL_RESETVAL         (0x006C0000u)

/* CLKCTRL */

#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_MASK (0x00000080u)
#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_SHIFT (0x00000007u)
#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_RESETVAL (0x00000000u)
/*----ROT_A_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_ROT_A_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_MASK (0x00000040u)
#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_SHIFT (0x00000006u)
#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_RESETVAL (0x00000000u)
/*----IMX_B_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_IMX_B_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_MASK (0x00000020u)
#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_SHIFT (0x00000005u)
#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_RESETVAL (0x00000000u)
/*----IMX_A_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_IMX_A_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_MASK (0x00000010u)
#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_SHIFT (0x00000004u)
#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_RESETVAL (0x00000000u)
/*----NSF2_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_NSF2_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_MASK (0x00000008u)
#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_SHIFT (0x00000003u)
#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_RESETVAL (0x00000000u)
/*----VLCDJ_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_VLCDJ_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_DCT_CLK_MASK  (0x00000004u)
#define CSL_SIMCOP_CLKCTRL_DCT_CLK_SHIFT (0x00000002u)
#define CSL_SIMCOP_CLKCTRL_DCT_CLK_RESETVAL (0x00000000u)
/*----DCT_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_DCT_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_DCT_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_DCT_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_DCT_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_LDC_CLK_MASK  (0x00000002u)
#define CSL_SIMCOP_CLKCTRL_LDC_CLK_SHIFT (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_LDC_CLK_RESETVAL (0x00000000u)
/*----LDC_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_LDC_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_LDC_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_LDC_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_LDC_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_DMA_CLK_MASK  (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_DMA_CLK_SHIFT (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_DMA_CLK_RESETVAL (0x00000000u)
/*----DMA_CLK Tokens----*/
#define CSL_SIMCOP_CLKCTRL_DMA_CLK_SUBMODULE_SHUTDOWN_REQ (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_DMA_CLK_SUBMODULE_IS_OFF (0x00000000u)
#define CSL_SIMCOP_CLKCTRL_DMA_CLK_SUBMODULE_IS_ON (0x00000001u)
#define CSL_SIMCOP_CLKCTRL_DMA_CLK_SUBMODULE_ENABLE_REQ (0x00000001u)

#define CSL_SIMCOP_CLKCTRL_RESETVAL      (0x00000000u)

/* HWSEQ_CTRL */

#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STEP_COUNTER_MASK (0xFFFF0000u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STEP_COUNTER_SHIFT (0x00000010u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STEP_COUNTER_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_CTRL_STEP_MASK  (0x00001800u)
#define CSL_SIMCOP_HWSEQ_CTRL_STEP_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_HWSEQ_CTRL_STEP_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_CTRL_CPU_PROC_DONE_MASK (0x00000400u)
#define CSL_SIMCOP_HWSEQ_CTRL_CPU_PROC_DONE_SHIFT (0x0000000Au)
#define CSL_SIMCOP_HWSEQ_CTRL_CPU_PROC_DONE_RESETVAL (0x00000000u)
/*----CPU_PROC_DONE Tokens----*/
#define CSL_SIMCOP_HWSEQ_CTRL_CPU_PROC_DONE_NO_EFFECT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_CPU_PROC_DONE_CPUPROC_DONE (0x00000001u)

#define CSL_SIMCOP_HWSEQ_CTRL_BBM_SYNC_CHAN_MASK (0x00000300u)
#define CSL_SIMCOP_HWSEQ_CTRL_BBM_SYNC_CHAN_SHIFT (0x00000008u)
#define CSL_SIMCOP_HWSEQ_CTRL_BBM_SYNC_CHAN_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_CTRL_BBM_STATUS_MASK (0x00000080u)
#define CSL_SIMCOP_HWSEQ_CTRL_BBM_STATUS_SHIFT (0x00000007u)
#define CSL_SIMCOP_HWSEQ_CTRL_BBM_STATUS_RESETVAL (0x00000000u)
/*----BBM_STATUS Tokens----*/
#define CSL_SIMCOP_HWSEQ_CTRL_BBM_STATUS_BBM_IDLE (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_BBM_STATUS_BBM_BUSY (0x00000001u)

#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_MASK (0x00000070u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_SHIFT (0x00000004u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_RESETVAL (0x00000000u)
/*----BITSTREAM Tokens----*/
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_COP_COP (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_DMA_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_VLCDB_VLCDB (0x00000002u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_DMA_VLCDB (0x00000003u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_VLCDB_DMA (0x00000004u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_PINGPONG_ENC (0x00000005u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTREAM_PINGPONG_DEC (0x00000006u)

#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_MASK (0x0000000Cu)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_SHIFT (0x00000002u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_RESETVAL (0x00000000u)
/*----BITSTR_XFER_SIZE Tokens----*/
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_2048_BYTES (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_1024_BYTES (0x00000001u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_512_BYTES (0x00000002u)
#define CSL_SIMCOP_HWSEQ_CTRL_BITSTR_XFER_SIZE_256_BYTES (0x00000003u)

#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STOP_MASK (0x00000002u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STOP_SHIFT (0x00000001u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STOP_RESETVAL (0x00000000u)
/*----HW_SEQ_STOP Tokens----*/
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STOP_NO_EFFECT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_STOP_STOP_SEQ (0x00000001u)

#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_START_MASK (0x00000001u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_START_SHIFT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_START_RESETVAL (0x00000000u)
/*----HW_SEQ_START Tokens----*/
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_START_NO_EFFECT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_CTRL_HW_SEQ_START_START_SEQ (0x00000001u)

#define CSL_SIMCOP_HWSEQ_CTRL_RESETVAL   (0x00000000u)

/* HWSEQ_STATUS */

#define CSL_SIMCOP_HWSEQ_STATUS_HW_SEQ_STEP_COUNTER_STATUS_MASK (0xFFFF0000u)
#define CSL_SIMCOP_HWSEQ_STATUS_HW_SEQ_STEP_COUNTER_STATUS_SHIFT (0x00000010u)
#define CSL_SIMCOP_HWSEQ_STATUS_HW_SEQ_STEP_COUNTER_STATUS_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_STATUS_STATE_MASK (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STATUS_STATE_SHIFT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STATUS_STATE_RESETVAL (0x00000000u)
/*----STATE Tokens----*/
#define CSL_SIMCOP_HWSEQ_STATUS_STATE_IDLE (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STATUS_STATE_RUNNING (0x00000001u)

#define CSL_SIMCOP_HWSEQ_STATUS_RESETVAL (0x00000000u)

/* HWSEQ_OVERRIDE */

#define CSL_SIMCOP_HWSEQ_OVERRIDE_COEFF_B_CTRL_MASK (0x00040000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_COEFF_B_CTRL_SHIFT (0x00000012u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_COEFF_B_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_COEFF_A_CTRL_MASK (0x00020000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_COEFF_A_CTRL_SHIFT (0x00000011u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_COEFF_A_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_H_CTRL_MASK (0x00010000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_H_CTRL_SHIFT (0x00000010u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_H_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_G_CTRL_MASK (0x00008000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_G_CTRL_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_G_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_F_CTRL_MASK (0x00004000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_F_CTRL_SHIFT (0x0000000Eu)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_F_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_E_CTRL_MASK (0x00002000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_E_CTRL_SHIFT (0x0000000Du)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_E_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_D_CTRL_MASK (0x00001000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_D_CTRL_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_D_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_C_CTRL_MASK (0x00000800u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_C_CTRL_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_C_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_B_CTRL_MASK (0x00000400u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_B_CTRL_SHIFT (0x0000000Au)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_B_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_A_CTRL_MASK (0x00000200u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_A_CTRL_SHIFT (0x00000009u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMBUFF_A_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_LDC_O_OFST_CTRL_MASK (0x00000100u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_LDC_O_OFST_CTRL_SHIFT (0x00000008u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_LDC_O_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_ROT_O_OFST_CTRL_MASK (0x00000080u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_ROT_O_OFST_CTRL_SHIFT (0x00000007u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_ROT_O_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_ROT_I_OFST_CTRL_MASK (0x00000040u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_ROT_I_OFST_CTRL_SHIFT (0x00000006u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_ROT_I_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_NSF_IO_OFST_CTRL_MASK (0x00000020u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_NSF_IO_OFST_CTRL_SHIFT (0x00000005u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_NSF_IO_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_DCT_F_OFST_CTRL_MASK (0x00000010u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_DCT_F_OFST_CTRL_SHIFT (0x00000004u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_DCT_F_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_DCT_S_OFST_CTRL_MASK (0x00000008u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_DCT_S_OFST_CTRL_SHIFT (0x00000003u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_DCT_S_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_VLCDJ_IO_OFST_CTRL_MASK (0x00000004u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_VLCDJ_IO_OFST_CTRL_SHIFT (0x00000002u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_VLCDJ_IO_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMX_B_D_OFST_CTRL_MASK (0x00000002u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMX_B_D_OFST_CTRL_SHIFT (0x00000001u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMX_B_D_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMX_A_D_OFST_CTRL_MASK (0x00000001u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMX_A_D_OFST_CTRL_SHIFT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_OVERRIDE_IMX_A_D_OFST_CTRL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_OVERRIDE_RESETVAL (0x00000000u)

/* HWSEQ_STEP_CTRL_OVERRIDE */

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_MASK (0x0C000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_SHIFT (0x0000001Au)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_RESETVAL (0x00000000u)
/*----ROT_O_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_EFGH (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_FGHE (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_GHEF (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_O_OFST_OVR_HEFG (0x00000003u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_MASK (0x03000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_SHIFT (0x00000018u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_RESETVAL (0x00000000u)
/*----ROT_I_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_ABCD (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_BCDA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_CDAB (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_I_OFST_OVR_DABC (0x00000003u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_MASK (0x00700000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_SHIFT (0x00000014u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_RESETVAL (0x00000000u)
/*----DCT_F_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_ABCD (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_BCDG (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_CDGH (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_DGHA (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_GHAB (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_F_OFST_OVR_HABC (0x00000005u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_S_OFST_OVR_MASK (0x000C0000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_S_OFST_OVR_SHIFT (0x00000012u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_S_OFST_OVR_RESETVAL (0x00000000u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_MASK (0x00038000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_SHIFT (0x0000000Fu)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_RESETVAL (0x00000000u)
/*----VLCDJ_IO_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_ABCD (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_BCDG (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_CDGH (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_DGHA (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_GHAB (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_IO_OFST_OVR_HABC (0x00000005u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_MASK (0x00006000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_SHIFT (0x0000000Du)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_RESETVAL (0x00000000u)
/*----IMX_B_D_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_ABCDEFGH (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_CDEFGHAB (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_EFGHABCD (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_B_D_OFST_OVR_GHABCDEF (0x00000003u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_MASK (0x00001800u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_RESETVAL (0x00000000u)
/*----IMX_A_D_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_ABCDEFGH (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_CDEFGHAB (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_EFGHABCD (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_IMX_A_D_OFST_OVR_GHABCDEF (0x00000003u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_MASK (0x000000E0u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_SHIFT (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_RESETVAL (0x00000000u)
/*----DMA_TRIGGER Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_2 (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_2 (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_3 (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_3 (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_4 (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_4 (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_5 (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_5 (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_6 (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_6 (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_WRITE_7 (0x00000007u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DMA_TRIGGER_READ_7 (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_MASK (0x00000010u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_SHIFT (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_RESETVAL (0x00000000u)
/*----ROT_A_TRIGGER Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_WRITE_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_READ_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_READ_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_ROT_A_TRIGGER_WRITE_1 (0x00000001u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_MASK (0x00000008u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_SHIFT (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_RESETVAL (0x00000000u)
/*----NSF_TRIGGER Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_WRITE_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_READ_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_READ_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_NSF_TRIGGER_WRITE_1 (0x00000001u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_MASK (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_SHIFT (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_RESETVAL (0x00000000u)
/*----VLCDJ_TRIGGER Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_WRITE_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_READ_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_READ_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_VLCDJ_TRIGGER_WRITE_1 (0x00000001u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_MASK (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_SHIFT (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_RESETVAL (0x00000000u)
/*----DCT_TRIGGER Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_WRITE_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_READ_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_READ_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_DCT_TRIGGER_WRITE_1 (0x00000001u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_MASK (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_SHIFT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_RESETVAL (0x00000000u)
/*----LDC_TRIGGER Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_WRITE_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_READ_0 (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_READ_1 (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_LDC_TRIGGER_WRITE_1 (0x00000001u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE_RESETVAL (0x00000000u)

/* HWSEQ_STEP_SWITCH_OVERRIDE */

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_MASK (0xF0000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_H_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_DCT_S (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_DCT_F (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_ROT_A_O (0x00000007u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_NSF_IO (0x00000008u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_H_OVR_LDC_O (0x00000009u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_MASK (0x0F000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_SHIFT (0x00000018u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_G_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_DCT_S (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_DCT_F (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_ROT_A_O (0x00000007u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_NSF_IO (0x00000008u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_G_OVR_LDC_O (0x00000009u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_MASK (0x00700000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_SHIFT (0x00000014u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_F_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_DCT_S (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_NSF_IO (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_LDC_O (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_F_OVR_ROT_A_O (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_MASK (0x00070000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_SHIFT (0x00000010u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_E_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_DCT_S (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_NSF_IO (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_LDC_O (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_E_OVR_ROT_A_O (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_MASK (0x00007000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_D_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_DCT_F (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_D_OVR_RESERVED (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_MASK (0x00000700u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_SHIFT (0x00000008u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_C_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_DCT_F (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_C_OVR_RESERVED (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_MASK (0x00000070u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_SHIFT (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_B_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_DCT_F (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_B_OVR_RESERVED (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_MASK (0x00000007u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_SHIFT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_RESETVAL (0x00000000u)
/*----IMBUFF_A_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_COP_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_IMXA_IMBUFF (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_IMXB_IMBUFF (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_DCT_F (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_IMBUFF_A_OVR_RESERVED (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE_RESETVAL (0x00000000u)

/* HWSEQ_STEP_CTRL2_OVERRIDE */

#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_MASK (0x00000C00u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_SHIFT (0x0000000Au)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_RESETVAL (0x00000000u)
/*----NSF2_IO_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_EF (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_FG (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_GH (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_NSF2_IO_OFST_OVR_HE (0x00000003u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_MASK (0x00000300u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_SHIFT (0x00000008u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_RESETVAL (0x00000000u)
/*----LDC_O_OFST_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_EFGH (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_FGHE (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_GHEF (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_LDC_O_OFST_OVR_HEFG (0x00000003u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_MASK (0x00000070u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_SHIFT (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_RESETVAL (0x00000000u)
/*----COEFF_B_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_DCT_F (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_ROT_A_O (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_B_OVR_RESERVED (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_MASK (0x00000007u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_SHIFT (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_RESETVAL (0x00000000u)
/*----COEFF_A_OVR Tokens----*/
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_COPROCESSOR_BUS (0x00000000u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_SIMCOP_DMA (0x00000001u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_IMX_A (0x00000002u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_IMX_B (0x00000003u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_VLCDJ_IO (0x00000004u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_DCT_F (0x00000005u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_ROT_A_I (0x00000006u)
#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_COEFF_A_OVR_RESERVED (0x00000007u)

#define CSL_SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE_RESETVAL (0x00000000u)

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif
