Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Feb 14 16:20:29 2023
| Host              : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
| Design State      : Routed
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Clock Region Cell Placement per Global Clock: Region X0Y0
38. Clock Region Cell Placement per Global Clock: Region X1Y0
39. Clock Region Cell Placement per Global Clock: Region X2Y0
40. Clock Region Cell Placement per Global Clock: Region X0Y1
41. Clock Region Cell Placement per Global Clock: Region X1Y1
42. Clock Region Cell Placement per Global Clock: Region X2Y1
43. Clock Region Cell Placement per Global Clock: Region X0Y2
44. Clock Region Cell Placement per Global Clock: Region X1Y2
45. Clock Region Cell Placement per Global Clock: Region X2Y2
46. Clock Region Cell Placement per Global Clock: Region X0Y3
47. Clock Region Cell Placement per Global Clock: Region X1Y3
48. Clock Region Cell Placement per Global Clock: Region X2Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   11 |       112 |   0 |            0 |      0 |
| BUFGCE_DIV |    1 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    6 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    8 |        96 |   0 |            0 |      0 |
| MMCM       |    2 |         4 |   0 |            0 |      0 |
| PLL        |    1 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+-----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site            | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                          | Driver Pin                                                                                                                                                                                                                                                                                                                                                                     | Net                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------+-----------------+------------+-----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y90   | X0Y3         | X1Y1 |                   |                12 |       65182 |               1 |       10.000 | clk_pl_1                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O                                                                                                                                                                                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                       |
| g1        | src1      | BUFG_PS/O       | None       | BUFG_PS_X0Y85   | X0Y3         | X1Y1 |                   |                 9 |       33284 |               1 |       10.000 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                       |
| g2        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y41   | X2Y1         | X1Y1 |                   |                 8 |       11184 |               0 |        8.000 | txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/usrclk2_bufg_inst/O                                                                                                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                            |
| g3        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y31   | X2Y1         | X2Y1 |                   |                 1 |         114 |               0 |       16.000 | axi_ethernet_0_userclk_out                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/usrclk_bufg_inst/O                                                                                                                                                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                             |
| g4        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y35   | X2Y1         | X2Y0 |                   |                 1 |          31 |               0 |       16.000 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |
| g5        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y14    | X1Y0         | X1Y1 |                   |                 8 |        8700 |               0 |       25.000 | clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_canfd/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                    | design_1_i/clk_wiz_canfd/inst/clk_out1                                                                                                                                                                                                                                                                                                                          |
| g6        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y10    | X1Y0         | X2Y0 |                   |                 2 |        1723 |               0 |       20.000 | clk_out3_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/clkout3_buf/O                                                                                                                                                                                                                                                                                                                                        | design_1_i/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                              |
| g7        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y20    | X1Y0         | X0Y2 |                   |                 3 |         580 |               1 |        2.667 | clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O                                                                                                                                                                                                                                                                                            | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out                                                                                                                                                                                                                                                                                 |
| g8        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y30   | X2Y1         | X2Y1 |                   |                 1 |         186 |               0 |       16.000 | rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxrecclk_bufg_inst/O                                                                                                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                           |
| g9        | src7      | BUFG_GT/O       | None       | BUFG_GT_X0Y46   | X2Y1         | X2Y1 |                   |                 2 |         186 |               0 |       16.000 | rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                              | design_1_i/util_ds_buf_0/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O                                                                                                                                                                                                                                                                                                             | design_1_i/util_ds_buf_0/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                                                        |
| g10       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y29   | X2Y1         | X2Y1 |                   |                 1 |         186 |               0 |       16.000 | rxoutclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                              | design_1_i/util_ds_buf_1/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O                                                                                                                                                                                                                                                                                                             | design_1_i/util_ds_buf_1/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                                                        |
| g11       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y4     | X1Y0         | X1Y1 |                   |                 5 |          96 |               0 |       12.500 | clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_canfd/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                    | design_1_i/clk_wiz_canfd/inst/clk_out2                                                                                                                                                                                                                                                                                                                          |
| g15       | src16     | BUFG_GT/O       | None       | BUFG_GT_X0Y24   | X2Y1         | X2Y1 |                   |                 1 |          31 |               0 |       16.000 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon                 |
| g16       | src17     | BUFG_GT/O       | None       | BUFG_GT_X0Y36   | X2Y1         | X2Y1 |                   |                 1 |          31 |               0 |       16.000 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon                 |
| g17       | src18     | BUFGCE/O        | None       | BUFGCE_X0Y80    | X1Y3         | X1Y3 |                   |                 3 |          13 |               0 |        8.000 | ps_enet0_rxc_clk                                                                                                                                                                                                                                                                                                                                                               | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O                                                                                                                                                                                                                    | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                                                                                                                                                                                                                                 |
| g18       | src19     | BUFGCE/O        | None       | BUFGCE_X0Y74    | X1Y3         | X1Y3 |                   |                 3 |          13 |               0 |        8.000 | ps_enet1_rxc_clk                                                                                                                                                                                                                                                                                                                                                               | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O                                                                                                                                                                                                                                          | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                                                                                                                                                                                                                                                       |
| g19       | src20     | BUFGCE/O        | None       | BUFGCE_X0Y91    | X1Y3         | X1Y3 |                   |                 3 |          13 |               0 |        8.000 | ps_enet2_rxc_clk                                                                                                                                                                                                                                                                                                                                                               | design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O                                                                                                                                                                                                                                          | design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                                                                                                                                                                                                                                                       |
| g20       | src21     | BUFGCE_DIV/O    | None       | BUFGCE_DIV_X0Y7 | X1Y1         | X1Y1 |                   |                 1 |           3 |               0 |      400.000 | Net6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O                                                                                                                                                                                                                                                                                            | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                                                                                                                                                                                                                                                           |
| g21       | src22     | BUFGCTRL/O      | None       | BUFGCTRL_X0Y14  | X1Y1         | X1Y1 |                   |                 1 |           1 |               0 |       40.000 | Net6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                                              | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                                                                                        |
| g21       | src23     | BUFGCTRL/O      | None       | BUFGCTRL_X0Y14  | X1Y1         | X1Y1 |                   |                 1 |           1 |               0 |       40.000 | Net4                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                                              | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                                                                                        |
| g22       | src22     | BUFGCTRL/O      | None       | BUFGCTRL_X0Y12  | X1Y1         | X1Y1 |                   |                 1 |           1 |               0 |       40.000 | Net6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                                                                    | design_1_i/gmii_to_rgmii_1/U0/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                                                                                                              |
| g23       | src22     | BUFGCTRL/O      | None       | BUFGCTRL_X0Y10  | X1Y1         | X1Y1 |                   |                 1 |           1 |               0 |       40.000 | Net6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_2/U0/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                                                                    | design_1_i/gmii_to_rgmii_2/U0/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                                                                                                              |
| g24       | src24     | BUFGCE/O        | None       | BUFGCE_X0Y81    | X1Y3         | X1Y3 | n/a               |                 4 |           0 |            2017 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/mac_logger_0/inst/tx_ddr_U0/ap_CS_fsm_reg[2]_bufg_place/O                                                                                                                                                                                                                                                                                                           | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1]                                                                                                                                                                                                                                                                                                                     |
| g25       | src25     | BUFGCE/O        | None       | BUFGCE_X0Y75    | X1Y3         | X1Y3 | n/a               |                 2 |           0 |            2017 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/mac_logger_1/inst/tx_ddr_U0/ap_CS_fsm_reg[2]_bufg_place/O                                                                                                                                                                                                                                                                                                           | design_1_i/mac_logger_1/inst/tx_ddr_U0/Q[1]                                                                                                                                                                                                                                                                                                                     |
| g26       | src26     | BUFGCE/O        | None       | BUFGCE_X0Y51    | X1Y2         | X1Y2 | n/a               |                 4 |           0 |            4214 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                              |
| g27       | src27     | BUFGCE/O        | None       | BUFGCE_X0Y25    | X1Y1         | X1Y1 | n/a               |                10 |           0 |           26163 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn[0]_BUFG_inst/O                                                                                                                                                                                                                                                                                                              | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                                                                                                                                                                                                                                                                                                      |
+-----------+-----------+-----------------+------------+-----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                  | Driver Pin                                                                                                                                                                                                                                                                                                                                                    | Net                                                                                                                                                                                                                                                                                              |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[1]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |              10.000 | clk_pl_1                      | design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]                                                                                                                                                                                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                                                           |
| src1      | g1        | PS8/PLCLK[0]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |              10.000 | clk_pl_0                      | design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                           |
| src2      | g2        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           4 |               0 |               8.000 | txoutclk_out[0]               | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src2      | g3        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           4 |               0 |               8.000 | txoutclk_out[0]               | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src2      | g4        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           4 |               0 |               8.000 | txoutclk_out[0]               | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src3      | g5        | PLLE4_ADV/CLKOUT0      | None               | PLL_X0Y0           | X1Y0         |           1 |               0 |              25.000 | clk_out1_design_1_clk_wiz_1_0 | design_1_i/clk_wiz_canfd/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                          | design_1_i/clk_wiz_canfd/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                                                      |
| src4      | g6        | MMCME4_ADV/CLKOUT2     | None               | MMCM_X0Y0          | X1Y0         |           1 |               0 |              20.000 | clk_out3_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                             | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0                                                                                                                                                                                                                                          |
| src5      | g7        | MMCME4_ADV/CLKOUT1     | None               | MMCM_X0Y0          | X1Y0         |           1 |               0 |               2.667 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                             | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                          |
| src6      | g8        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           2 |               0 |              16.000 | rxoutclk_out[0]               | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src7      | g9        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           2 |               0 |              16.000 | rxoutclk_out[0]_1             | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK                 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                 |
| src8      | g10       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y6 | GTHE4_CHANNEL_X0Y6 | X2Y1         |           2 |               0 |              16.000 | rxoutclk_out[0]_2             | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK                 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                 |
| src9      | g11       | PLLE4_ADV/CLKOUT1      | None               | PLL_X0Y0           | X1Y0         |           1 |               0 |              12.500 | clk_out2_design_1_clk_wiz_1_0 | design_1_i/clk_wiz_canfd/inst/plle4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                          | design_1_i/clk_wiz_canfd/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                                                                      |
| src10     | g12       | BUFGCTRL/O             | None               | BUFGCTRL_X0Y14     | X1Y1         |           1 |               0 |              40.000 | Net4                          | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                             | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                         |
| src11     | g12       | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y1          | X1Y1         |           0 |               0 |               8.000 | Net5                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                     | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out                                                                                                                                                                                                            |
| src12     | g13       | BUFGCTRL/O             | None               | BUFGCTRL_X0Y12     | X1Y1         |           1 |               0 |              40.000 | Net4                          | design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                                                   | design_1_i/gmii_to_rgmii_1/U0/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                                               |
| src13     | g13       | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y1          | X1Y1         |           0 |               0 |               8.000 | Net5                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                     | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out                                                                                                                                                                                                            |
| src14     | g14       | BUFGCTRL/O             | None               | BUFGCTRL_X0Y10     | X1Y1         |           1 |               0 |              40.000 | Net4                          | design_1_i/gmii_to_rgmii_2/U0/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                                                                                                                                                                                                                                   | design_1_i/gmii_to_rgmii_2/U0/gmii_clk_25m_or_2_5m                                                                                                                                                                                                                                               |
| src15     | g14       | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y1          | X1Y1         |           0 |               0 |               8.000 | Net5                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                     | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out                                                                                                                                                                                                            |
| src16     | g15       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           2 |               0 |               8.000 | txoutclk_out[0]_1             | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                 |
| src17     | g16       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y6 | GTHE4_CHANNEL_X0Y6 | X2Y1         |           2 |               0 |               8.000 | txoutclk_out[0]_2             | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                 |
| src18     | g17       | IBUFCTRL/O             | IOB_X1Y182         | IOB_X1Y182         | X1Y3         |           1 |               0 |               8.000 | ps_enet0_rxc_clk              | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                          | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O                                                                                                                                                                                                                           |
| src19     | g18       | IBUFCTRL/O             | IOB_X1Y179         | IOB_X1Y179         | X1Y3         |           1 |               0 |               8.000 | ps_enet1_rxc_clk              | design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                | design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O                                                                                                                                                                                                                                                 |
| src20     | g19       | IBUFCTRL/O             | IOB_X1Y184         | IOB_X1Y184         | X1Y3         |           1 |               0 |               8.000 | ps_enet2_rxc_clk              | design_1_i/gmii_to_rgmii_2/U0/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                | design_1_i/gmii_to_rgmii_2/U0/rgmii_rxc_ibuf_i/O                                                                                                                                                                                                                                                 |
| src21     | g20       | MMCME4_ADV/CLKOUT2     | None               | MMCM_X0Y1          | X1Y1         |           1 |               0 |             100.000 | clk_10                        | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                     | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk_10                                                                                                                                                                                                                       |
| src22     | g21       | BUFGCE_DIV/O           | None               | BUFGCE_DIV_X0Y7    | X1Y1         |           3 |               0 |             400.000 | Net6                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                                                                                                                                                                                            |
| src22     | g22       | BUFGCE_DIV/O           | None               | BUFGCE_DIV_X0Y7    | X1Y1         |           3 |               0 |             400.000 | Net6                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                                                                                                                                                                                            |
| src22     | g23       | BUFGCE_DIV/O           | None               | BUFGCE_DIV_X0Y7    | X1Y1         |           3 |               0 |             400.000 | Net6                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                                                                                                                                                                                            |
| src23     | g21       | MMCME4_ADV/CLKOUT1     | None               | MMCM_X0Y1          | X1Y1         |           0 |               0 |              40.000 | Net4                          | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                     | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_25m_out                                                                                                                                                                                                             |
| src24     | g24       | FDRE/Q                 | None               | SLICE_X8Y156       | X0Y2         |           1 |               0 |                     |                               | design_1_i/mac_logger_0/inst/tx_ddr_U0/ap_CS_fsm_reg[2]/Q                                                                                                                                                                                                                                                                                                     | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1]_bufg_place                                                                                                                                                                                                                                           |
| src25     | g25       | FDRE/Q                 | None               | SLICE_X8Y208       | X0Y3         |           1 |               0 |                     |                               | design_1_i/mac_logger_1/inst/tx_ddr_U0/ap_CS_fsm_reg[2]/Q                                                                                                                                                                                                                                                                                                     | design_1_i/mac_logger_1/inst/tx_ddr_U0/Q[1]_bufg_place                                                                                                                                                                                                                                           |
| src26     | g26       | FDRE/Q                 | None               | SLICE_X3Y101       | X0Y1         |           1 |               0 |                     |                               | design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                                                    |
| src27     | g27       | FDRE/Q                 | None               | SLICE_X11Y90       | X0Y1         |           1 |               0 |                     |                               | design_1_i/rst_sw_mac_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_lopt_replica/Q                                                                                                                                                                                                                                                                             | design_1_i/rst_sw_mac_100M/U0/Q_replN                                                                                                                                                                                                                                                            |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint         | Site/BEL                         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                | Driver Pin                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                 |
+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4/GTHE4_CHANNEL | X2Y1         |          15 |               0 |       16.000 | rxoutclkpcs_out[0]   | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] - Static -
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5/GTHE4_CHANNEL | X2Y1         |          15 |               0 |       16.000 | rxoutclkpcs_out[0]_1 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS                 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                 - Static -
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y6 | GTHE4_CHANNEL_X0Y6/GTHE4_CHANNEL | X2Y1         |          15 |               0 |       16.000 | rxoutclkpcs_out[0]_2 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS                 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                 - Static -
+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     4 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     7 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     1 |     2 |
| X2Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     6 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     8 |    24 |     1 |    24 |     1 |     4 |     6 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X2Y1              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     8 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     3 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     4 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |    13 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |    15 |    24 |     5 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      4 |      24 |   8892 |   22080 |    109 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y0              |      7 |      24 |   7555 |   17280 |    269 |    5280 |     20 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y0              |      8 |      24 |   8789 |   19200 |      0 |    2880 |     40 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      6 |      24 |  12008 |   22080 |   1451 |    6240 |      0 |       0 |      0 |       0 |      6 |     144 |      0 |       0 |      0 |       0 |
| X1Y1              |      8 |      24 |   7894 |   17280 |    534 |    5280 |     17 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y1              |     13 |      24 |   9155 |   19200 |     68 |    2880 |     27 |      48 |      0 |      16 |      0 |      24 |      3 |       4 |      0 |       1 |
| X0Y2              |      3 |      24 |  12255 |   22080 |   1883 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y2              |      4 |      24 |   8245 |   17280 |    867 |    5280 |     20 |      24 |      0 |       0 |      6 |     144 |      0 |       0 |      0 |       0 |
| X2Y2              |      4 |      24 |   9144 |   19200 |    142 |    2880 |     46 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |     13 |      24 |  11654 |   22080 |   1771 |    6240 |      0 |       0 |      0 |       0 |      4 |     144 |      0 |       0 |      0 |       0 |
| X1Y3              |     15 |      24 |   8533 |   17280 |    255 |    5280 |     18 |      24 |      0 |       0 |      2 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      6 |      24 |   8825 |   19200 |     31 |    2880 |     38 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+
|    | X0 | X1 | X2 |
+----+----+----+----+
| Y3 | 13 | 15 |  6 |
| Y2 |  7 |  8 |  4 |
| Y1 | 12 | 15 | 14 |
| Y0 |  5 |  9 |  8 |
+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    6 |    24 | 25.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X2Y0              |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X0Y1              |    3 |    24 | 12.50 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y1              |    5 |    24 | 20.83 |    8 |    24 | 33.33 |    4 |    24 | 16.67 |    7 |    24 | 29.17 |
| X2Y1              |    5 |    24 | 20.83 |   13 |    24 | 54.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |
| X1Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    8 |    24 | 33.33 |
| X2Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    4 |    24 | 16.67 |   13 |    24 | 54.17 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X1Y3              |    6 |    24 | 25.00 |   15 |    24 | 62.50 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X2Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g0        | BUFG_PS/O       | X0Y3              | clk_pl_1 |      10.000 | {0.000 5.000} | X1Y1     |       64511 |        0 |              1 |        0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----------+-------+-----------------------+
|    | X0         | X1       | X2    | HORIZONTAL PROG DELAY |
+----+------------+----------+-------+-----------------------+
| Y3 |  (D) 12244 |     5016 |  1338 |                     0 |
| Y2 |      14138 |     9095 |  7295 |                     1 |
| Y1 |       7863 | (R) 5442 |  1934 |                     1 |
| Y0 |          2 |        3 |   142 |                     0 |
+----+------------+----------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g1        | BUFG_PS/O       | X0Y3              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y1     |       33101 |        0 |              1 |        0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+----------+-------+-----------------------+
|    | X0       | X1       | X2    | HORIZONTAL PROG DELAY |
+----+----------+----------+-------+-----------------------+
| Y3 |  (D) 310 |     1876 |  2834 |                     0 |
| Y2 |        0 |        0 |     0 |                     0 |
| Y1 |     5591 | (R) 2094 |     5 |                     1 |
| Y0 |     8985 |     6333 |  5074 |                     0 |
+----+----------+----------+-------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X2Y1              | txoutclk_out[0] |       8.000 | {0.000 4.000} | X1Y1     |       10944 |        0 |              0 |        0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2 |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+---------+-----------+-----------------------+
|    | X0  | X1      | X2        | HORIZONTAL PROG DELAY |
+----+-----+---------+-----------+-----------------------+
| Y3 |   0 |     431 |      2744 |                     0 |
| Y2 |   0 |      34 |      2014 |                     1 |
| Y1 |  13 | (R) 829 |  (D) 4831 |                     1 |
| Y0 |   0 |       0 |        48 |                     0 |
+----+-----+---------+-----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X2Y1              | axi_ethernet_0_userclk_out |      16.000 | {0.000 8.000} | X2Y1     |         108 |        0 |              0 |        3 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------------+-----------------------+
|    | X0 | X1 | X2          | HORIZONTAL PROG DELAY |
+----+----+----+-------------+-----------------------+
| Y3 |  0 |  0 |           0 |                     0 |
| Y2 |  0 |  0 |           0 |                     0 |
| Y1 |  0 |  0 | (R) (D) 111 |                     0 |
| Y0 |  0 |  0 |           0 |                     0 |
+----+----+----+-------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X2Y1              | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |      16.000 | {0.000 8.000} | X2Y0     |          31 |        0 |              0 |        0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2     | HORIZONTAL PROG DELAY |
+----+----+----+--------+-----------------------+
| Y3 |  0 |  0 |      0 |                     0 |
| Y2 |  0 |  0 |      0 |                     0 |
| Y1 |  0 |  0 |  (D) 0 |                     0 |
| Y0 |  0 |  0 | (R) 31 |                     0 |
+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g5        | BUFGCE/O        | X1Y0              | clk_out1_design_1_clk_wiz_1_0 |      25.000 | {0.000 12.500} | X1Y1     |        8700 |        0 |              0 |        0 | design_1_i/clk_wiz_canfd/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-----------+-------+-----------------------+
|    | X0   | X1        | X2    | HORIZONTAL PROG DELAY |
+----+------+-----------+-------+-----------------------+
| Y3 |  212 |      1462 |  1951 |                     0 |
| Y2 |    0 |         0 |     0 |                     0 |
| Y1 |    0 |    (R) 76 |   216 |                     1 |
| Y0 |   14 |  (D) 1489 |  3280 |                     0 |
+----+------+-----------+-------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g6        | BUFGCE/O        | X1Y0              | clk_out3_design_1_clk_wiz_0_0 |      20.000 | {0.000 10.000} | X2Y0     |        1720 |        0 |              0 |        3 | design_1_i/clk_wiz_0/inst/clk_out3 |
+-----------+-----------------+-------------------+-------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+---------+-----------------------+
|    | X0 | X1     | X2      | HORIZONTAL PROG DELAY |
+----+----+--------+---------+-----------------------+
| Y3 |  0 |      0 |       0 |                     0 |
| Y2 |  0 |      0 |       0 |                     0 |
| Y1 |  0 |      0 |    1510 |                     0 |
| Y0 |  0 |  (D) 0 | (R) 213 |                     0 |
+----+----+--------+---------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X1Y0              | clk_out2_design_1_clk_wiz_0_0 |       2.667 | {0.000 1.333} | X0Y2     |         580 |        0 |              1 |        0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+--------+----+-----------------------+
|    | X0    | X1     | X2 | HORIZONTAL PROG DELAY |
+----+-------+--------+----+-----------------------+
| Y3 |   573 |      7 |  0 |                     1 |
| Y2 | (R) 0 |      0 |  0 |                     0 |
| Y1 |     0 |      1 |  0 |                     0 |
| Y0 |     0 |  (D) 0 |  0 |                     0 |
+----+-------+--------+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                   |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X2Y1              | rxoutclk_out[0] |      16.000 | {0.000 8.000} | X2Y1     |         179 |        0 |              0 |        1 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxuserclk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------------+-----------------------+
|    | X0 | X1 | X2          | HORIZONTAL PROG DELAY |
+----+----+----+-------------+-----------------------+
| Y3 |  0 |  0 |           0 |                     0 |
| Y2 |  0 |  0 |           0 |                     0 |
| Y1 |  0 |  0 | (R) (D) 180 |                     0 |
| Y0 |  0 |  0 |           0 |                     0 |
+----+----+----+-------------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g9        | BUFG_GT/O       | X2Y1              | rxoutclk_out[0]_1 |      16.000 | {0.000 8.000} | X2Y1     |         179 |        0 |              0 |        1 | design_1_i/util_ds_buf_0/U0/BUFG_GT_O[0] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------------+-----------------------+
|    | X0 | X1 | X2          | HORIZONTAL PROG DELAY |
+----+----+----+-------------+-----------------------+
| Y3 |  0 |  0 |           0 |                     0 |
| Y2 |  0 |  0 |           6 |                     0 |
| Y1 |  0 |  0 | (R) (D) 174 |                     0 |
| Y0 |  0 |  0 |           0 |                     0 |
+----+----+----+-------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g10       | BUFG_GT/O       | X2Y1              | rxoutclk_out[0]_2 |      16.000 | {0.000 8.000} | X2Y1     |         179 |        0 |              0 |        1 | design_1_i/util_ds_buf_1/U0/BUFG_GT_O[0] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------------+-----------------------+
|    | X0 | X1 | X2          | HORIZONTAL PROG DELAY |
+----+----+----+-------------+-----------------------+
| Y3 |  0 |  0 |           0 |                     0 |
| Y2 |  0 |  0 |           0 |                     0 |
| Y1 |  0 |  0 | (R) (D) 180 |                     0 |
| Y0 |  0 |  0 |           0 |                     0 |
+----+----+----+-------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g11       | BUFGCE/O        | X1Y0              | clk_out2_design_1_clk_wiz_1_0 |      12.500 | {0.000 6.250} | X1Y1     |          96 |        0 |              0 |        0 | design_1_i/clk_wiz_canfd/inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+-----+-----------------------+
|    | X0 | X1      | X2  | HORIZONTAL PROG DELAY |
+----+----+---------+-----+-----------------------+
| Y3 |  0 |      21 |  19 |                     0 |
| Y2 |  0 |       0 |   0 |                     0 |
| Y1 |  0 |   (R) 0 |   1 |                     1 |
| Y0 |  0 |  (D) 19 |  36 |                     0 |
+----+----+---------+-----+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
| g12       | BUFGCTRL/O      | X1Y1              | Net5  |       8.000 | {0.000 4.000} | X0Y3     |          29 |        6 |              0 |        0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+-----------------------+
|    | X0     | X1     | X2 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+-----------------------+
| Y3 | (R) 28 |      6 |  0 |                     0 |
| Y2 |      0 |      0 |  0 |                     0 |
| Y1 |      1 |  (D) 0 |  0 |                     0 |
| Y0 |      0 |      0 |  0 |                     0 |
+----+--------+--------+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g13       | BUFGCTRL/O      | X1Y1              | Net5  |       8.000 | {0.000 4.000} | X0Y3     |          29 |        6 |              0 |        0 | design_1_i/gmii_to_rgmii_1/U0/gmii_tx_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+-----------------------+
|    | X0     | X1     | X2 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+-----------------------+
| Y3 | (R) 28 |      6 |  0 |                     0 |
| Y2 |      0 |      0 |  0 |                     0 |
| Y1 |      1 |  (D) 0 |  0 |                     0 |
| Y0 |      0 |      0 |  0 |                     0 |
+----+--------+--------+----+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g14       | BUFGCTRL/O      | X1Y1              | Net5  |       8.000 | {0.000 4.000} | X0Y3     |          29 |        6 |              0 |        0 | design_1_i/gmii_to_rgmii_2/U0/gmii_tx_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+-----------------------+
|    | X0     | X1     | X2 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+-----------------------+
| Y3 | (R) 28 |      6 |  0 |                     0 |
| Y2 |      0 |      0 |  0 |                     0 |
| Y1 |      1 |  (D) 0 |  0 |                     0 |
| Y0 |      0 |      0 |  0 |                     0 |
+----+--------+--------+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X2Y1              | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |      16.000 | {0.000 8.000} | X2Y1     |          31 |        0 |              0 |        0 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2         | HORIZONTAL PROG DELAY |
+----+----+----+------------+-----------------------+
| Y3 |  0 |  0 |          0 |                     0 |
| Y2 |  0 |  0 |          0 |                     0 |
| Y1 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |          0 |                     0 |
+----+----+----+------------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X2Y1              | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |      16.000 | {0.000 8.000} | X2Y1     |          31 |        0 |              0 |        0 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2         | HORIZONTAL PROG DELAY |
+----+----+----+------------+-----------------------+
| Y3 |  0 |  0 |          0 |                     0 |
| Y2 |  0 |  0 |          0 |                     0 |
| Y1 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |          0 |                     0 |
+----+----+----+------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                             |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X1Y3              | ps_enet0_rxc_clk |       8.000 | {0.000 4.000} | X1Y3     |           8 |        0 |              0 |        0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  2 | (R) (D) 5 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  1 |         0 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g18       | BUFGCE/O        | X1Y3              | ps_enet1_rxc_clk |       8.000 | {0.000 4.000} | X1Y3     |           8 |        0 |              0 |        0 | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  2 | (R) (D) 5 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  1 |         0 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g19       | BUFGCE/O        | X1Y3              | ps_enet2_rxc_clk |       8.000 | {0.000 4.000} | X1Y3     |           8 |        0 |              0 |        0 | design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  2 | (R) (D) 5 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  1 |         0 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                   |
+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------+
| g20       | BUFGCE_DIV/O    | X1Y1              | Net6  |     400.000 | {0.000 200.000} | X1Y1     |           0 |        0 |              3 |        0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out |
+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  0 |         0 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  0 | (R) (D) 3 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| g21       | BUFGCTRL/O      | X1Y1              | Multiple |      40.000 | {0.000 20.000} | X1Y1     |           0 |        0 |              1 |        0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_or_2_5m |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  0 |         0 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  0 | (R) (D) 1 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| g22       | BUFGCTRL/O      | X1Y1              | Multiple |      40.000 | {0.000 20.000} | X1Y1     |           0 |        0 |              1 |        0 | design_1_i/gmii_to_rgmii_1/U0/gmii_clk_25m_or_2_5m |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  0 |         0 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  0 | (R) (D) 1 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| g23       | BUFGCTRL/O      | X1Y1              | Multiple |      40.000 | {0.000 20.000} | X1Y1     |           0 |        0 |              1 |        0 | design_1_i/gmii_to_rgmii_2/U0/gmii_clk_25m_or_2_5m |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+----+-----------------------+
|    | X0 | X1        | X2 | HORIZONTAL PROG DELAY |
+----+----+-----------+----+-----------------------+
| Y3 |  0 |         0 |  0 |                     0 |
| Y2 |  0 |         0 |  0 |                     0 |
| Y1 |  0 | (R) (D) 1 |  0 |                     0 |
| Y0 |  0 |         0 |  0 |                     0 |
+----+----+-----------+----+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g24       | BUFGCE/O        | X1Y3              |       |             |               | X1Y3     |        2017 |        0 |              0 |        0 | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------------+----+-----------------------+
|    | X0    | X1         | X2 | HORIZONTAL PROG DELAY |
+----+-------+------------+----+-----------------------+
| Y3 |   277 | (R) (D) 50 |  0 |                     0 |
| Y2 |  1561 |        129 |  0 |                     0 |
| Y1 |     0 |          0 |  0 |                     0 |
| Y0 |     0 |          0 |  0 |                     0 |
+----+-------+------------+----+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g25       | BUFGCE/O        | X1Y3              |       |             |               | X1Y3     |        2017 |        0 |              0 |        0 | design_1_i/mac_logger_1/inst/tx_ddr_U0/Q[1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----------+----+-----------------------+
|    | X0    | X1        | X2 | HORIZONTAL PROG DELAY |
+----+-------+-----------+----+-----------------------+
| Y3 |  2009 | (R) (D) 8 |  0 |                     0 |
| Y2 |     0 |         0 |  0 |                     0 |
| Y1 |     0 |         0 |  0 |                     0 |
| Y0 |     0 |         0 |  0 |                     0 |
+----+-------+-----------+----+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| g26       | BUFGCE/O        | X1Y2              |       |             |               | X1Y2     |        4214 |        0 |              0 |        0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----------+----+-----------------------+
|    | X0    | X1        | X2 | HORIZONTAL PROG DELAY |
+----+-------+-----------+----+-----------------------+
| Y3 |     0 |         0 |  0 |                     0 |
| Y2 |     0 | (R) (D) 0 |  0 |                     0 |
| Y1 |  1850 |       878 |  0 |                     0 |
| Y0 |  1091 |       395 |  0 |                     0 |
+----+-------+-----------+----+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g27       | BUFGCE/O        | X1Y1              |       |             |               | X1Y1     |       26163 |        0 |              0 |        0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+--------------+-------+-----------------------+
|    | X0    | X1           | X2    | HORIZONTAL PROG DELAY |
+----+-------+--------------+-------+-----------------------+
| Y3 |  6712 |         2340 |    69 |                     0 |
| Y2 |  6912 |         3487 |  1316 |                     0 |
| Y1 |  3495 | (R) (D) 1662 |   169 |                     0 |
| Y0 |     0 |            0 |     1 |                     0 |
+----+-------+--------------+-------+-----------------------+


37. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                       |
| g1        | 13    | BUFG_PS/O       | None       |        8985 |               0 | 8876 |    109 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                       |
| g5        | 14    | BUFGCE/O        | None       |          14 |               0 |   14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                          |
| g7+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out |
| g26       | 3     | BUFGCE/O        | None       |           0 |            1091 | 1091 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |           2 |               1 |    2 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                       |
| g1        | 13    | BUFG_PS/O       | None       |        6332 |               1 | 6051 |    269 |   12 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                       |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2            |
| g5        | 14    | BUFGCE/O        | None       |        1489 |               0 | 1483 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                          |
| g6+       | 10    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out3                                              |
| g7+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out |
| g11       | 4     | BUFGCE/O        | None       |          19 |               0 |   19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                                          |
| g26       | 3     | BUFGCE/O        | None       |           0 |             395 |  395 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                              |
| g27+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |         142 |               0 |  141 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                       |
| g1        | 13    | BUFG_PS/O       | None       |        5074 |               0 | 5055 |      0 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                       |
| g2        | 17    | BUFG_GT/O       | None       |          48 |               0 |   47 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                            |
| g5        | 14    | BUFGCE/O        | None       |        3280 |               0 | 3266 |      0 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                                                                                                                                                                                                                                                                                                          |
| g6        | 10    | BUFGCE/O        | None       |         213 |               0 |  213 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                              |
| g11       | 4     | BUFGCE/O        | None       |          36 |               0 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                                                                                                                                                                                                                                                                                                                          |
| g4        | 11    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |
| g27       | 1     | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        7863 |               0 | 6783 |   1073 |    0 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                       |
| g1        | 13    | BUFG_PS/O       | None       |        5591 |               0 | 5212 |    378 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                       |
| g2        | 17    | BUFG_GT/O       | None       |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                            |
| g7+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out                                                 |
| g12       | 21    | BUFGCTRL/O      | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                 |
| g13       | 15    | BUFGCTRL/O      | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                       |
| g14       | 16    | BUFGCTRL/O      | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/gmii_tx_clk                                                                                       |
| g17       | 8     | BUFGCE/O        | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
| g18       | 2     | BUFGCE/O        | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g19       | 19    | BUFGCE/O        | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g26       | 3     | BUFGCE/O        | None       |           0 |            1850 | 1850 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                              |
| g27       | 1     | BUFGCE/O        | None       |           0 |            3495 | 3473 |      0 |    0 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        5442 |               0 | 4959 |    475 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                             |
| g1        | 13    | BUFG_PS/O       | None       |        2094 |               0 | 2032 |     59 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                             |
| g2        | 17    | BUFG_GT/O       | None       |         829 |               0 |  827 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                  |
| g5        | 14    | BUFGCE/O        | None       |          76 |               0 |   76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                                |
| g7        | 20    | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out       |
| g11+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                                                |
| g12+      | 21    | BUFGCTRL/O      | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                       |
| g13+      | 15    | BUFGCTRL/O      | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/gmii_tx_clk                                             |
| g14+      | 16    | BUFGCTRL/O      | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/gmii_tx_clk                                             |
| g20       | 0     | BUFGCE_DIV/O    | None       |           3 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out |
| g21       | n/a   | BUFGCTRL/O      | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_25m_or_2_5m              |
| g22       | n/a   | BUFGCTRL/O      | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/gmii_clk_25m_or_2_5m                                    |
| g23       | n/a   | BUFGCTRL/O      | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/gmii_clk_25m_or_2_5m                                    |
| g26       | 3     | BUFGCE/O        | None       |           0 |             878 |  878 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                    |
| g27       | 1     | BUFGCE/O        | None       |           0 |            1662 | 1634 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        1934 |               0 | 1921 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                       |
| g1        | 13    | BUFG_PS/O       | None       |           5 |               0 |    4 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                       |
| g2        | 17    | BUFG_GT/O       | None       |        4831 |               0 | 4764 |     65 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                            |
| g5        | 14    | BUFGCE/O        | None       |         216 |               0 |  215 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                                                                                                                                                                                                                                                                                                          |
| g6        | 10    | BUFGCE/O        | None       |        1510 |               0 | 1507 |      0 |    0 |    0 |   0 |  3 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                              |
| g8        | 6     | BUFG_GT/O       | None       |         180 |               0 |  178 |      1 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                           |
| g9        | 22    | BUFG_GT/O       | None       |         174 |               0 |  172 |      1 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | design_1_i/util_ds_buf_0/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                                                        |
| g10       | 5     | BUFG_GT/O       | None       |         180 |               0 |  178 |      1 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | design_1_i/util_ds_buf_1/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                                                        |
| g3        | 7     | BUFG_GT/O       | None       |         111 |               0 |  108 |      0 |    0 |    0 |   0 |  3 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                             |
| g11       | 4     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                                                                                                                                                                                                                                                                                                                          |
| g4+       | 11    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |
| g15       | 0     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon                 |
| g16       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon                 |
| g27       | 1     | BUFGCE/O        | None       |           0 |             169 |  165 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |       14138 |               0 | 12255 |   1883 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                       |
| g7+       | 20    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out |
| g12+      | 21    | BUFGCTRL/O      | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                 |
| g13+      | 15    | BUFGCTRL/O      | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/gmii_tx_clk                                       |
| g14+      | 16    | BUFGCTRL/O      | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/gmii_tx_clk                                       |
| g24       | 9     | BUFGCE/O        | None       |           0 |            1561 |  1561 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1]                                     |
| g27       | 1     | BUFGCE/O        | None       |           0 |            6912 |  6903 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        9095 |               0 | 8211 |    867 |   11 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                            |
| g1+       | 13    | BUFG_PS/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                            |
| g2        | 17    | BUFG_GT/O       | None       |          34 |               0 |   34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2 |
| g5+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                               |
| g11+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                               |
| g24       | 9     | BUFGCE/O        | None       |           0 |             129 |  129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1]                          |
| g26+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                   |
| g27       | 1     | BUFGCE/O        | None       |           0 |            3487 | 3450 |      0 |    0 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        7295 |               0 | 7129 |    141 |   25 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                            |
| g2        | 17    | BUFG_GT/O       | None       |        2014 |               0 | 2009 |      1 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2 |
| g9        | 22    | BUFG_GT/O       | None       |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/util_ds_buf_0/U0/BUFG_GT_O[0]                             |
| g27       | 1     | BUFGCE/O        | None       |           0 |            1316 | 1255 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |       12244 |               0 | 10469 |   1771 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                       |
| g1        | 13    | BUFG_PS/O       | None       |         310 |               0 |   310 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                       |
| g5        | 14    | BUFGCE/O        | None       |         212 |               0 |   212 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                                                                          |
| g7        | 20    | BUFGCE/O        | None       |         573 |               0 |   573 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out                                                 |
| g12       | 21    | BUFGCTRL/O      | None       |          28 |               0 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                 |
| g13       | 15    | BUFGCTRL/O      | None       |          28 |               0 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                       |
| g14       | 16    | BUFGCTRL/O      | None       |          28 |               0 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/gmii_tx_clk                                                                                       |
| g17       | 8     | BUFGCE/O        | None       |           2 |               0 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
| g18       | 2     | BUFGCE/O        | None       |           2 |               0 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g19       | 19    | BUFGCE/O        | None       |           2 |               0 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g24       | 9     | BUFGCE/O        | None       |           0 |             277 |   277 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1]                                                                                     |
| g25       | 3     | BUFGCE/O        | None       |           0 |            2009 |  2009 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mac_logger_1/inst/tx_ddr_U0/Q[1]                                                                                     |
| g27       | 1     | BUFGCE/O        | None       |           0 |            6712 |  6707 |      0 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        5016 |               0 | 4760 |    253 |    1 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                       |
| g1        | 13    | BUFG_PS/O       | None       |        1876 |               0 | 1868 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                       |
| g2        | 17    | BUFG_GT/O       | None       |         431 |               0 |  428 |      2 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                            |
| g5        | 14    | BUFGCE/O        | None       |        1462 |               0 | 1456 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                                                                                          |
| g7        | 20    | BUFGCE/O        | None       |           7 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/ref_clk_out                                                 |
| g11       | 4     | BUFGCE/O        | None       |          21 |               0 |   21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                                                                                          |
| g12       | 21    | BUFGCTRL/O      | None       |           6 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                 |
| g13       | 15    | BUFGCTRL/O      | None       |           6 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                       |
| g14       | 16    | BUFGCTRL/O      | None       |           6 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/gmii_tx_clk                                                                                       |
| g17       | 8     | BUFGCE/O        | None       |           5 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
| g18       | 2     | BUFGCE/O        | None       |           5 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g19       | 19    | BUFGCE/O        | None       |           5 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g24       | 9     | BUFGCE/O        | None       |           0 |              50 |   50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mac_logger_0/inst/tx_ddr_U0/Q[1]                                                                                     |
| g25       | 3     | BUFGCE/O        | None       |           0 |               8 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mac_logger_1/inst/tx_ddr_U0/Q[1]                                                                                     |
| g27       | 1     | BUFGCE/O        | None       |           0 |            2340 | 2312 |      0 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 18    | BUFG_PS/O       | None       |        1338 |               0 | 1331 |      0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                            |
| g1        | 13    | BUFG_PS/O       | None       |        2834 |               0 | 2822 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                            |
| g2        | 17    | BUFG_GT/O       | None       |        2744 |               0 | 2711 |     31 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2 |
| g5        | 14    | BUFGCE/O        | None       |        1951 |               0 | 1942 |      0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out1                               |
| g11       | 4     | BUFGCE/O        | None       |          19 |               0 |   19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_canfd/inst/clk_out2                               |
| g27       | 1     | BUFGCE/O        | None       |           0 |              69 |   64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_sw_mac_100M/U0/interconnect_aresetn_BUFG[0]           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


