// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Apr 30 13:00:13 2020
// Host        : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_fp_sop_0_0_sim_netlist.v
// Design      : top_fp_sop_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_pp0_stage0 = "1'b1" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    kernel_patch_0_V,
    kernel_patch_1_V,
    kernel_patch_2_V,
    kernel_patch_3_V,
    kernel_patch_4_V,
    kernel_patch_5_V,
    kernel_patch_6_V,
    kernel_patch_7_V,
    kernel_patch_8_V,
    kernel_patch_9_V,
    kernel_patch_10_V,
    kernel_patch_11_V,
    kernel_patch_12_V,
    kernel_patch_13_V,
    kernel_patch_14_V,
    kernel_patch_15_V,
    kernel_patch_16_V,
    kernel_patch_17_V,
    kernel_patch_18_V,
    kernel_patch_19_V,
    kernel_patch_20_V,
    kernel_patch_21_V,
    kernel_patch_22_V,
    kernel_patch_23_V,
    kernel_patch_24_V,
    kernel_patch_25_V,
    kernel_patch_26_V,
    kernel_patch_27_V,
    kernel_patch_28_V,
    kernel_patch_29_V,
    kernel_patch_30_V,
    kernel_patch_31_V,
    kernel_patch_32_V,
    kernel_patch_33_V,
    kernel_patch_34_V,
    kernel_patch_35_V,
    kernel_patch_36_V,
    kernel_patch_37_V,
    kernel_patch_38_V,
    kernel_patch_39_V,
    kernel_patch_40_V,
    kernel_patch_41_V,
    kernel_patch_42_V,
    kernel_patch_43_V,
    kernel_patch_44_V,
    kernel_patch_45_V,
    kernel_patch_46_V,
    kernel_patch_47_V,
    kernel_patch_48_V,
    pixel_window_0_V,
    pixel_window_1_V,
    pixel_window_2_V,
    pixel_window_3_V,
    pixel_window_4_V,
    pixel_window_5_V,
    pixel_window_6_V,
    pixel_window_7_V,
    pixel_window_8_V,
    pixel_window_9_V,
    pixel_window_10_V,
    pixel_window_11_V,
    pixel_window_12_V,
    pixel_window_13_V,
    pixel_window_14_V,
    pixel_window_15_V,
    pixel_window_16_V,
    pixel_window_17_V,
    pixel_window_18_V,
    pixel_window_19_V,
    pixel_window_20_V,
    pixel_window_21_V,
    pixel_window_22_V,
    pixel_window_23_V,
    pixel_window_24_V,
    pixel_window_25_V,
    pixel_window_26_V,
    pixel_window_27_V,
    pixel_window_28_V,
    pixel_window_29_V,
    pixel_window_30_V,
    pixel_window_31_V,
    pixel_window_32_V,
    pixel_window_33_V,
    pixel_window_34_V,
    pixel_window_35_V,
    pixel_window_36_V,
    pixel_window_37_V,
    pixel_window_38_V,
    pixel_window_39_V,
    pixel_window_40_V,
    pixel_window_41_V,
    pixel_window_42_V,
    pixel_window_43_V,
    pixel_window_44_V,
    pixel_window_45_V,
    pixel_window_46_V,
    pixel_window_47_V,
    pixel_window_48_V,
    out_val_V,
    out_val_V_ap_vld);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input [7:0]kernel_patch_0_V;
  input [7:0]kernel_patch_1_V;
  input [7:0]kernel_patch_2_V;
  input [7:0]kernel_patch_3_V;
  input [7:0]kernel_patch_4_V;
  input [7:0]kernel_patch_5_V;
  input [7:0]kernel_patch_6_V;
  input [7:0]kernel_patch_7_V;
  input [7:0]kernel_patch_8_V;
  input [7:0]kernel_patch_9_V;
  input [7:0]kernel_patch_10_V;
  input [7:0]kernel_patch_11_V;
  input [7:0]kernel_patch_12_V;
  input [7:0]kernel_patch_13_V;
  input [7:0]kernel_patch_14_V;
  input [7:0]kernel_patch_15_V;
  input [7:0]kernel_patch_16_V;
  input [7:0]kernel_patch_17_V;
  input [7:0]kernel_patch_18_V;
  input [7:0]kernel_patch_19_V;
  input [7:0]kernel_patch_20_V;
  input [7:0]kernel_patch_21_V;
  input [7:0]kernel_patch_22_V;
  input [7:0]kernel_patch_23_V;
  input [7:0]kernel_patch_24_V;
  input [7:0]kernel_patch_25_V;
  input [7:0]kernel_patch_26_V;
  input [7:0]kernel_patch_27_V;
  input [7:0]kernel_patch_28_V;
  input [7:0]kernel_patch_29_V;
  input [7:0]kernel_patch_30_V;
  input [7:0]kernel_patch_31_V;
  input [7:0]kernel_patch_32_V;
  input [7:0]kernel_patch_33_V;
  input [7:0]kernel_patch_34_V;
  input [7:0]kernel_patch_35_V;
  input [7:0]kernel_patch_36_V;
  input [7:0]kernel_patch_37_V;
  input [7:0]kernel_patch_38_V;
  input [7:0]kernel_patch_39_V;
  input [7:0]kernel_patch_40_V;
  input [7:0]kernel_patch_41_V;
  input [7:0]kernel_patch_42_V;
  input [7:0]kernel_patch_43_V;
  input [7:0]kernel_patch_44_V;
  input [7:0]kernel_patch_45_V;
  input [7:0]kernel_patch_46_V;
  input [7:0]kernel_patch_47_V;
  input [7:0]kernel_patch_48_V;
  input [7:0]pixel_window_0_V;
  input [7:0]pixel_window_1_V;
  input [7:0]pixel_window_2_V;
  input [7:0]pixel_window_3_V;
  input [7:0]pixel_window_4_V;
  input [7:0]pixel_window_5_V;
  input [7:0]pixel_window_6_V;
  input [7:0]pixel_window_7_V;
  input [7:0]pixel_window_8_V;
  input [7:0]pixel_window_9_V;
  input [7:0]pixel_window_10_V;
  input [7:0]pixel_window_11_V;
  input [7:0]pixel_window_12_V;
  input [7:0]pixel_window_13_V;
  input [7:0]pixel_window_14_V;
  input [7:0]pixel_window_15_V;
  input [7:0]pixel_window_16_V;
  input [7:0]pixel_window_17_V;
  input [7:0]pixel_window_18_V;
  input [7:0]pixel_window_19_V;
  input [7:0]pixel_window_20_V;
  input [7:0]pixel_window_21_V;
  input [7:0]pixel_window_22_V;
  input [7:0]pixel_window_23_V;
  input [7:0]pixel_window_24_V;
  input [7:0]pixel_window_25_V;
  input [7:0]pixel_window_26_V;
  input [7:0]pixel_window_27_V;
  input [7:0]pixel_window_28_V;
  input [7:0]pixel_window_29_V;
  input [7:0]pixel_window_30_V;
  input [7:0]pixel_window_31_V;
  input [7:0]pixel_window_32_V;
  input [7:0]pixel_window_33_V;
  input [7:0]pixel_window_34_V;
  input [7:0]pixel_window_35_V;
  input [7:0]pixel_window_36_V;
  input [7:0]pixel_window_37_V;
  input [7:0]pixel_window_38_V;
  input [7:0]pixel_window_39_V;
  input [7:0]pixel_window_40_V;
  input [7:0]pixel_window_41_V;
  input [7:0]pixel_window_42_V;
  input [7:0]pixel_window_43_V;
  input [7:0]pixel_window_44_V;
  input [7:0]pixel_window_45_V;
  input [7:0]pixel_window_46_V;
  input [7:0]pixel_window_47_V;
  input [7:0]pixel_window_48_V;
  output [15:0]out_val_V;
  output out_val_V_ap_vld;

  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_idle_INST_0_i_1_n_0;
  wire ap_idle_INST_0_i_2_n_0;
  wire ap_idle_INST_0_i_3_n_0;
  wire ap_idle_INST_0_i_4_n_0;
  wire ap_rst;
  wire ap_start;
  wire fp_sop_mac_muladdcud_U2_n_0;
  wire fp_sop_mac_muladdcud_U2_n_1;
  wire fp_sop_mac_muladdcud_U2_n_10;
  wire fp_sop_mac_muladdcud_U2_n_11;
  wire fp_sop_mac_muladdcud_U2_n_12;
  wire fp_sop_mac_muladdcud_U2_n_13;
  wire fp_sop_mac_muladdcud_U2_n_14;
  wire fp_sop_mac_muladdcud_U2_n_15;
  wire fp_sop_mac_muladdcud_U2_n_16;
  wire fp_sop_mac_muladdcud_U2_n_17;
  wire fp_sop_mac_muladdcud_U2_n_18;
  wire fp_sop_mac_muladdcud_U2_n_19;
  wire fp_sop_mac_muladdcud_U2_n_2;
  wire fp_sop_mac_muladdcud_U2_n_20;
  wire fp_sop_mac_muladdcud_U2_n_21;
  wire fp_sop_mac_muladdcud_U2_n_22;
  wire fp_sop_mac_muladdcud_U2_n_23;
  wire fp_sop_mac_muladdcud_U2_n_24;
  wire fp_sop_mac_muladdcud_U2_n_25;
  wire fp_sop_mac_muladdcud_U2_n_26;
  wire fp_sop_mac_muladdcud_U2_n_27;
  wire fp_sop_mac_muladdcud_U2_n_28;
  wire fp_sop_mac_muladdcud_U2_n_29;
  wire fp_sop_mac_muladdcud_U2_n_3;
  wire fp_sop_mac_muladdcud_U2_n_30;
  wire fp_sop_mac_muladdcud_U2_n_31;
  wire fp_sop_mac_muladdcud_U2_n_32;
  wire fp_sop_mac_muladdcud_U2_n_33;
  wire fp_sop_mac_muladdcud_U2_n_34;
  wire fp_sop_mac_muladdcud_U2_n_35;
  wire fp_sop_mac_muladdcud_U2_n_36;
  wire fp_sop_mac_muladdcud_U2_n_37;
  wire fp_sop_mac_muladdcud_U2_n_38;
  wire fp_sop_mac_muladdcud_U2_n_39;
  wire fp_sop_mac_muladdcud_U2_n_4;
  wire fp_sop_mac_muladdcud_U2_n_40;
  wire fp_sop_mac_muladdcud_U2_n_41;
  wire fp_sop_mac_muladdcud_U2_n_42;
  wire fp_sop_mac_muladdcud_U2_n_43;
  wire fp_sop_mac_muladdcud_U2_n_44;
  wire fp_sop_mac_muladdcud_U2_n_45;
  wire fp_sop_mac_muladdcud_U2_n_46;
  wire fp_sop_mac_muladdcud_U2_n_47;
  wire fp_sop_mac_muladdcud_U2_n_5;
  wire fp_sop_mac_muladdcud_U2_n_6;
  wire fp_sop_mac_muladdcud_U2_n_7;
  wire fp_sop_mac_muladdcud_U2_n_8;
  wire fp_sop_mac_muladdcud_U2_n_9;
  wire fp_sop_mac_muladdeOg_U4_n_0;
  wire fp_sop_mac_muladdeOg_U4_n_1;
  wire fp_sop_mac_muladdeOg_U4_n_10;
  wire fp_sop_mac_muladdeOg_U4_n_11;
  wire fp_sop_mac_muladdeOg_U4_n_12;
  wire fp_sop_mac_muladdeOg_U4_n_13;
  wire fp_sop_mac_muladdeOg_U4_n_14;
  wire fp_sop_mac_muladdeOg_U4_n_15;
  wire fp_sop_mac_muladdeOg_U4_n_16;
  wire fp_sop_mac_muladdeOg_U4_n_17;
  wire fp_sop_mac_muladdeOg_U4_n_18;
  wire fp_sop_mac_muladdeOg_U4_n_19;
  wire fp_sop_mac_muladdeOg_U4_n_2;
  wire fp_sop_mac_muladdeOg_U4_n_20;
  wire fp_sop_mac_muladdeOg_U4_n_21;
  wire fp_sop_mac_muladdeOg_U4_n_22;
  wire fp_sop_mac_muladdeOg_U4_n_23;
  wire fp_sop_mac_muladdeOg_U4_n_24;
  wire fp_sop_mac_muladdeOg_U4_n_25;
  wire fp_sop_mac_muladdeOg_U4_n_26;
  wire fp_sop_mac_muladdeOg_U4_n_27;
  wire fp_sop_mac_muladdeOg_U4_n_28;
  wire fp_sop_mac_muladdeOg_U4_n_29;
  wire fp_sop_mac_muladdeOg_U4_n_3;
  wire fp_sop_mac_muladdeOg_U4_n_30;
  wire fp_sop_mac_muladdeOg_U4_n_31;
  wire fp_sop_mac_muladdeOg_U4_n_32;
  wire fp_sop_mac_muladdeOg_U4_n_33;
  wire fp_sop_mac_muladdeOg_U4_n_34;
  wire fp_sop_mac_muladdeOg_U4_n_35;
  wire fp_sop_mac_muladdeOg_U4_n_36;
  wire fp_sop_mac_muladdeOg_U4_n_37;
  wire fp_sop_mac_muladdeOg_U4_n_38;
  wire fp_sop_mac_muladdeOg_U4_n_39;
  wire fp_sop_mac_muladdeOg_U4_n_4;
  wire fp_sop_mac_muladdeOg_U4_n_40;
  wire fp_sop_mac_muladdeOg_U4_n_41;
  wire fp_sop_mac_muladdeOg_U4_n_42;
  wire fp_sop_mac_muladdeOg_U4_n_43;
  wire fp_sop_mac_muladdeOg_U4_n_44;
  wire fp_sop_mac_muladdeOg_U4_n_45;
  wire fp_sop_mac_muladdeOg_U4_n_46;
  wire fp_sop_mac_muladdeOg_U4_n_47;
  wire fp_sop_mac_muladdeOg_U4_n_5;
  wire fp_sop_mac_muladdeOg_U4_n_6;
  wire fp_sop_mac_muladdeOg_U4_n_7;
  wire fp_sop_mac_muladdeOg_U4_n_8;
  wire fp_sop_mac_muladdeOg_U4_n_9;
  wire fp_sop_mac_muladdfYi_U6_n_0;
  wire fp_sop_mac_muladdfYi_U6_n_1;
  wire fp_sop_mac_muladdfYi_U6_n_10;
  wire fp_sop_mac_muladdfYi_U6_n_11;
  wire fp_sop_mac_muladdfYi_U6_n_12;
  wire fp_sop_mac_muladdfYi_U6_n_13;
  wire fp_sop_mac_muladdfYi_U6_n_14;
  wire fp_sop_mac_muladdfYi_U6_n_15;
  wire fp_sop_mac_muladdfYi_U6_n_16;
  wire fp_sop_mac_muladdfYi_U6_n_17;
  wire fp_sop_mac_muladdfYi_U6_n_18;
  wire fp_sop_mac_muladdfYi_U6_n_19;
  wire fp_sop_mac_muladdfYi_U6_n_2;
  wire fp_sop_mac_muladdfYi_U6_n_20;
  wire fp_sop_mac_muladdfYi_U6_n_21;
  wire fp_sop_mac_muladdfYi_U6_n_22;
  wire fp_sop_mac_muladdfYi_U6_n_23;
  wire fp_sop_mac_muladdfYi_U6_n_24;
  wire fp_sop_mac_muladdfYi_U6_n_25;
  wire fp_sop_mac_muladdfYi_U6_n_26;
  wire fp_sop_mac_muladdfYi_U6_n_27;
  wire fp_sop_mac_muladdfYi_U6_n_28;
  wire fp_sop_mac_muladdfYi_U6_n_29;
  wire fp_sop_mac_muladdfYi_U6_n_3;
  wire fp_sop_mac_muladdfYi_U6_n_30;
  wire fp_sop_mac_muladdfYi_U6_n_31;
  wire fp_sop_mac_muladdfYi_U6_n_32;
  wire fp_sop_mac_muladdfYi_U6_n_33;
  wire fp_sop_mac_muladdfYi_U6_n_34;
  wire fp_sop_mac_muladdfYi_U6_n_35;
  wire fp_sop_mac_muladdfYi_U6_n_36;
  wire fp_sop_mac_muladdfYi_U6_n_37;
  wire fp_sop_mac_muladdfYi_U6_n_38;
  wire fp_sop_mac_muladdfYi_U6_n_39;
  wire fp_sop_mac_muladdfYi_U6_n_4;
  wire fp_sop_mac_muladdfYi_U6_n_40;
  wire fp_sop_mac_muladdfYi_U6_n_41;
  wire fp_sop_mac_muladdfYi_U6_n_42;
  wire fp_sop_mac_muladdfYi_U6_n_43;
  wire fp_sop_mac_muladdfYi_U6_n_44;
  wire fp_sop_mac_muladdfYi_U6_n_45;
  wire fp_sop_mac_muladdfYi_U6_n_46;
  wire fp_sop_mac_muladdfYi_U6_n_47;
  wire fp_sop_mac_muladdfYi_U6_n_5;
  wire fp_sop_mac_muladdfYi_U6_n_6;
  wire fp_sop_mac_muladdfYi_U6_n_7;
  wire fp_sop_mac_muladdfYi_U6_n_8;
  wire fp_sop_mac_muladdfYi_U6_n_9;
  wire fp_sop_mac_muladdg8j_U8_n_0;
  wire fp_sop_mac_muladdg8j_U8_n_1;
  wire fp_sop_mac_muladdg8j_U8_n_10;
  wire fp_sop_mac_muladdg8j_U8_n_11;
  wire fp_sop_mac_muladdg8j_U8_n_12;
  wire fp_sop_mac_muladdg8j_U8_n_13;
  wire fp_sop_mac_muladdg8j_U8_n_14;
  wire fp_sop_mac_muladdg8j_U8_n_15;
  wire fp_sop_mac_muladdg8j_U8_n_16;
  wire fp_sop_mac_muladdg8j_U8_n_17;
  wire fp_sop_mac_muladdg8j_U8_n_18;
  wire fp_sop_mac_muladdg8j_U8_n_19;
  wire fp_sop_mac_muladdg8j_U8_n_2;
  wire fp_sop_mac_muladdg8j_U8_n_20;
  wire fp_sop_mac_muladdg8j_U8_n_21;
  wire fp_sop_mac_muladdg8j_U8_n_22;
  wire fp_sop_mac_muladdg8j_U8_n_23;
  wire fp_sop_mac_muladdg8j_U8_n_24;
  wire fp_sop_mac_muladdg8j_U8_n_25;
  wire fp_sop_mac_muladdg8j_U8_n_26;
  wire fp_sop_mac_muladdg8j_U8_n_27;
  wire fp_sop_mac_muladdg8j_U8_n_28;
  wire fp_sop_mac_muladdg8j_U8_n_29;
  wire fp_sop_mac_muladdg8j_U8_n_3;
  wire fp_sop_mac_muladdg8j_U8_n_30;
  wire fp_sop_mac_muladdg8j_U8_n_31;
  wire fp_sop_mac_muladdg8j_U8_n_32;
  wire fp_sop_mac_muladdg8j_U8_n_33;
  wire fp_sop_mac_muladdg8j_U8_n_34;
  wire fp_sop_mac_muladdg8j_U8_n_35;
  wire fp_sop_mac_muladdg8j_U8_n_36;
  wire fp_sop_mac_muladdg8j_U8_n_37;
  wire fp_sop_mac_muladdg8j_U8_n_38;
  wire fp_sop_mac_muladdg8j_U8_n_39;
  wire fp_sop_mac_muladdg8j_U8_n_4;
  wire fp_sop_mac_muladdg8j_U8_n_40;
  wire fp_sop_mac_muladdg8j_U8_n_41;
  wire fp_sop_mac_muladdg8j_U8_n_42;
  wire fp_sop_mac_muladdg8j_U8_n_43;
  wire fp_sop_mac_muladdg8j_U8_n_44;
  wire fp_sop_mac_muladdg8j_U8_n_45;
  wire fp_sop_mac_muladdg8j_U8_n_46;
  wire fp_sop_mac_muladdg8j_U8_n_47;
  wire fp_sop_mac_muladdg8j_U8_n_5;
  wire fp_sop_mac_muladdg8j_U8_n_6;
  wire fp_sop_mac_muladdg8j_U8_n_7;
  wire fp_sop_mac_muladdg8j_U8_n_8;
  wire fp_sop_mac_muladdg8j_U8_n_9;
  wire fp_sop_mac_muladdhbi_U10_n_0;
  wire fp_sop_mac_muladdhbi_U10_n_1;
  wire fp_sop_mac_muladdhbi_U10_n_10;
  wire fp_sop_mac_muladdhbi_U10_n_11;
  wire fp_sop_mac_muladdhbi_U10_n_12;
  wire fp_sop_mac_muladdhbi_U10_n_13;
  wire fp_sop_mac_muladdhbi_U10_n_14;
  wire fp_sop_mac_muladdhbi_U10_n_15;
  wire fp_sop_mac_muladdhbi_U10_n_16;
  wire fp_sop_mac_muladdhbi_U10_n_17;
  wire fp_sop_mac_muladdhbi_U10_n_18;
  wire fp_sop_mac_muladdhbi_U10_n_19;
  wire fp_sop_mac_muladdhbi_U10_n_2;
  wire fp_sop_mac_muladdhbi_U10_n_20;
  wire fp_sop_mac_muladdhbi_U10_n_21;
  wire fp_sop_mac_muladdhbi_U10_n_22;
  wire fp_sop_mac_muladdhbi_U10_n_23;
  wire fp_sop_mac_muladdhbi_U10_n_24;
  wire fp_sop_mac_muladdhbi_U10_n_25;
  wire fp_sop_mac_muladdhbi_U10_n_26;
  wire fp_sop_mac_muladdhbi_U10_n_27;
  wire fp_sop_mac_muladdhbi_U10_n_28;
  wire fp_sop_mac_muladdhbi_U10_n_29;
  wire fp_sop_mac_muladdhbi_U10_n_3;
  wire fp_sop_mac_muladdhbi_U10_n_30;
  wire fp_sop_mac_muladdhbi_U10_n_31;
  wire fp_sop_mac_muladdhbi_U10_n_32;
  wire fp_sop_mac_muladdhbi_U10_n_33;
  wire fp_sop_mac_muladdhbi_U10_n_34;
  wire fp_sop_mac_muladdhbi_U10_n_35;
  wire fp_sop_mac_muladdhbi_U10_n_36;
  wire fp_sop_mac_muladdhbi_U10_n_37;
  wire fp_sop_mac_muladdhbi_U10_n_38;
  wire fp_sop_mac_muladdhbi_U10_n_39;
  wire fp_sop_mac_muladdhbi_U10_n_4;
  wire fp_sop_mac_muladdhbi_U10_n_40;
  wire fp_sop_mac_muladdhbi_U10_n_41;
  wire fp_sop_mac_muladdhbi_U10_n_42;
  wire fp_sop_mac_muladdhbi_U10_n_43;
  wire fp_sop_mac_muladdhbi_U10_n_44;
  wire fp_sop_mac_muladdhbi_U10_n_45;
  wire fp_sop_mac_muladdhbi_U10_n_46;
  wire fp_sop_mac_muladdhbi_U10_n_47;
  wire fp_sop_mac_muladdhbi_U10_n_5;
  wire fp_sop_mac_muladdhbi_U10_n_6;
  wire fp_sop_mac_muladdhbi_U10_n_7;
  wire fp_sop_mac_muladdhbi_U10_n_8;
  wire fp_sop_mac_muladdhbi_U10_n_9;
  wire fp_sop_mac_muladdhbi_U12_n_0;
  wire fp_sop_mac_muladdhbi_U12_n_1;
  wire fp_sop_mac_muladdhbi_U12_n_10;
  wire fp_sop_mac_muladdhbi_U12_n_11;
  wire fp_sop_mac_muladdhbi_U12_n_12;
  wire fp_sop_mac_muladdhbi_U12_n_13;
  wire fp_sop_mac_muladdhbi_U12_n_14;
  wire fp_sop_mac_muladdhbi_U12_n_15;
  wire fp_sop_mac_muladdhbi_U12_n_16;
  wire fp_sop_mac_muladdhbi_U12_n_17;
  wire fp_sop_mac_muladdhbi_U12_n_18;
  wire fp_sop_mac_muladdhbi_U12_n_19;
  wire fp_sop_mac_muladdhbi_U12_n_2;
  wire fp_sop_mac_muladdhbi_U12_n_20;
  wire fp_sop_mac_muladdhbi_U12_n_21;
  wire fp_sop_mac_muladdhbi_U12_n_22;
  wire fp_sop_mac_muladdhbi_U12_n_23;
  wire fp_sop_mac_muladdhbi_U12_n_24;
  wire fp_sop_mac_muladdhbi_U12_n_25;
  wire fp_sop_mac_muladdhbi_U12_n_26;
  wire fp_sop_mac_muladdhbi_U12_n_27;
  wire fp_sop_mac_muladdhbi_U12_n_28;
  wire fp_sop_mac_muladdhbi_U12_n_29;
  wire fp_sop_mac_muladdhbi_U12_n_3;
  wire fp_sop_mac_muladdhbi_U12_n_30;
  wire fp_sop_mac_muladdhbi_U12_n_31;
  wire fp_sop_mac_muladdhbi_U12_n_32;
  wire fp_sop_mac_muladdhbi_U12_n_33;
  wire fp_sop_mac_muladdhbi_U12_n_34;
  wire fp_sop_mac_muladdhbi_U12_n_35;
  wire fp_sop_mac_muladdhbi_U12_n_36;
  wire fp_sop_mac_muladdhbi_U12_n_37;
  wire fp_sop_mac_muladdhbi_U12_n_38;
  wire fp_sop_mac_muladdhbi_U12_n_39;
  wire fp_sop_mac_muladdhbi_U12_n_4;
  wire fp_sop_mac_muladdhbi_U12_n_40;
  wire fp_sop_mac_muladdhbi_U12_n_41;
  wire fp_sop_mac_muladdhbi_U12_n_42;
  wire fp_sop_mac_muladdhbi_U12_n_43;
  wire fp_sop_mac_muladdhbi_U12_n_44;
  wire fp_sop_mac_muladdhbi_U12_n_45;
  wire fp_sop_mac_muladdhbi_U12_n_46;
  wire fp_sop_mac_muladdhbi_U12_n_47;
  wire fp_sop_mac_muladdhbi_U12_n_5;
  wire fp_sop_mac_muladdhbi_U12_n_6;
  wire fp_sop_mac_muladdhbi_U12_n_7;
  wire fp_sop_mac_muladdhbi_U12_n_8;
  wire fp_sop_mac_muladdhbi_U12_n_9;
  wire fp_sop_mac_muladdhbi_U14_n_0;
  wire fp_sop_mac_muladdhbi_U14_n_1;
  wire fp_sop_mac_muladdhbi_U14_n_10;
  wire fp_sop_mac_muladdhbi_U14_n_11;
  wire fp_sop_mac_muladdhbi_U14_n_12;
  wire fp_sop_mac_muladdhbi_U14_n_13;
  wire fp_sop_mac_muladdhbi_U14_n_14;
  wire fp_sop_mac_muladdhbi_U14_n_15;
  wire fp_sop_mac_muladdhbi_U14_n_16;
  wire fp_sop_mac_muladdhbi_U14_n_17;
  wire fp_sop_mac_muladdhbi_U14_n_18;
  wire fp_sop_mac_muladdhbi_U14_n_19;
  wire fp_sop_mac_muladdhbi_U14_n_2;
  wire fp_sop_mac_muladdhbi_U14_n_20;
  wire fp_sop_mac_muladdhbi_U14_n_21;
  wire fp_sop_mac_muladdhbi_U14_n_22;
  wire fp_sop_mac_muladdhbi_U14_n_23;
  wire fp_sop_mac_muladdhbi_U14_n_24;
  wire fp_sop_mac_muladdhbi_U14_n_25;
  wire fp_sop_mac_muladdhbi_U14_n_26;
  wire fp_sop_mac_muladdhbi_U14_n_27;
  wire fp_sop_mac_muladdhbi_U14_n_28;
  wire fp_sop_mac_muladdhbi_U14_n_29;
  wire fp_sop_mac_muladdhbi_U14_n_3;
  wire fp_sop_mac_muladdhbi_U14_n_30;
  wire fp_sop_mac_muladdhbi_U14_n_31;
  wire fp_sop_mac_muladdhbi_U14_n_32;
  wire fp_sop_mac_muladdhbi_U14_n_33;
  wire fp_sop_mac_muladdhbi_U14_n_34;
  wire fp_sop_mac_muladdhbi_U14_n_35;
  wire fp_sop_mac_muladdhbi_U14_n_36;
  wire fp_sop_mac_muladdhbi_U14_n_37;
  wire fp_sop_mac_muladdhbi_U14_n_38;
  wire fp_sop_mac_muladdhbi_U14_n_39;
  wire fp_sop_mac_muladdhbi_U14_n_4;
  wire fp_sop_mac_muladdhbi_U14_n_40;
  wire fp_sop_mac_muladdhbi_U14_n_41;
  wire fp_sop_mac_muladdhbi_U14_n_42;
  wire fp_sop_mac_muladdhbi_U14_n_43;
  wire fp_sop_mac_muladdhbi_U14_n_44;
  wire fp_sop_mac_muladdhbi_U14_n_45;
  wire fp_sop_mac_muladdhbi_U14_n_46;
  wire fp_sop_mac_muladdhbi_U14_n_47;
  wire fp_sop_mac_muladdhbi_U14_n_5;
  wire fp_sop_mac_muladdhbi_U14_n_6;
  wire fp_sop_mac_muladdhbi_U14_n_7;
  wire fp_sop_mac_muladdhbi_U14_n_8;
  wire fp_sop_mac_muladdhbi_U14_n_9;
  wire fp_sop_mac_muladdibs_U16_n_0;
  wire fp_sop_mac_muladdibs_U16_n_1;
  wire fp_sop_mac_muladdibs_U16_n_10;
  wire fp_sop_mac_muladdibs_U16_n_11;
  wire fp_sop_mac_muladdibs_U16_n_12;
  wire fp_sop_mac_muladdibs_U16_n_13;
  wire fp_sop_mac_muladdibs_U16_n_14;
  wire fp_sop_mac_muladdibs_U16_n_15;
  wire fp_sop_mac_muladdibs_U16_n_16;
  wire fp_sop_mac_muladdibs_U16_n_17;
  wire fp_sop_mac_muladdibs_U16_n_18;
  wire fp_sop_mac_muladdibs_U16_n_19;
  wire fp_sop_mac_muladdibs_U16_n_2;
  wire fp_sop_mac_muladdibs_U16_n_20;
  wire fp_sop_mac_muladdibs_U16_n_21;
  wire fp_sop_mac_muladdibs_U16_n_22;
  wire fp_sop_mac_muladdibs_U16_n_23;
  wire fp_sop_mac_muladdibs_U16_n_24;
  wire fp_sop_mac_muladdibs_U16_n_25;
  wire fp_sop_mac_muladdibs_U16_n_26;
  wire fp_sop_mac_muladdibs_U16_n_27;
  wire fp_sop_mac_muladdibs_U16_n_28;
  wire fp_sop_mac_muladdibs_U16_n_29;
  wire fp_sop_mac_muladdibs_U16_n_3;
  wire fp_sop_mac_muladdibs_U16_n_30;
  wire fp_sop_mac_muladdibs_U16_n_31;
  wire fp_sop_mac_muladdibs_U16_n_32;
  wire fp_sop_mac_muladdibs_U16_n_33;
  wire fp_sop_mac_muladdibs_U16_n_34;
  wire fp_sop_mac_muladdibs_U16_n_35;
  wire fp_sop_mac_muladdibs_U16_n_36;
  wire fp_sop_mac_muladdibs_U16_n_37;
  wire fp_sop_mac_muladdibs_U16_n_38;
  wire fp_sop_mac_muladdibs_U16_n_39;
  wire fp_sop_mac_muladdibs_U16_n_4;
  wire fp_sop_mac_muladdibs_U16_n_40;
  wire fp_sop_mac_muladdibs_U16_n_41;
  wire fp_sop_mac_muladdibs_U16_n_42;
  wire fp_sop_mac_muladdibs_U16_n_43;
  wire fp_sop_mac_muladdibs_U16_n_44;
  wire fp_sop_mac_muladdibs_U16_n_45;
  wire fp_sop_mac_muladdibs_U16_n_46;
  wire fp_sop_mac_muladdibs_U16_n_47;
  wire fp_sop_mac_muladdibs_U16_n_5;
  wire fp_sop_mac_muladdibs_U16_n_6;
  wire fp_sop_mac_muladdibs_U16_n_7;
  wire fp_sop_mac_muladdibs_U16_n_8;
  wire fp_sop_mac_muladdibs_U16_n_9;
  wire fp_sop_mac_muladdjbC_U18_n_0;
  wire fp_sop_mac_muladdjbC_U18_n_1;
  wire fp_sop_mac_muladdjbC_U18_n_10;
  wire fp_sop_mac_muladdjbC_U18_n_11;
  wire fp_sop_mac_muladdjbC_U18_n_12;
  wire fp_sop_mac_muladdjbC_U18_n_13;
  wire fp_sop_mac_muladdjbC_U18_n_14;
  wire fp_sop_mac_muladdjbC_U18_n_15;
  wire fp_sop_mac_muladdjbC_U18_n_16;
  wire fp_sop_mac_muladdjbC_U18_n_17;
  wire fp_sop_mac_muladdjbC_U18_n_18;
  wire fp_sop_mac_muladdjbC_U18_n_19;
  wire fp_sop_mac_muladdjbC_U18_n_2;
  wire fp_sop_mac_muladdjbC_U18_n_20;
  wire fp_sop_mac_muladdjbC_U18_n_21;
  wire fp_sop_mac_muladdjbC_U18_n_22;
  wire fp_sop_mac_muladdjbC_U18_n_23;
  wire fp_sop_mac_muladdjbC_U18_n_24;
  wire fp_sop_mac_muladdjbC_U18_n_25;
  wire fp_sop_mac_muladdjbC_U18_n_26;
  wire fp_sop_mac_muladdjbC_U18_n_27;
  wire fp_sop_mac_muladdjbC_U18_n_28;
  wire fp_sop_mac_muladdjbC_U18_n_29;
  wire fp_sop_mac_muladdjbC_U18_n_3;
  wire fp_sop_mac_muladdjbC_U18_n_30;
  wire fp_sop_mac_muladdjbC_U18_n_31;
  wire fp_sop_mac_muladdjbC_U18_n_32;
  wire fp_sop_mac_muladdjbC_U18_n_33;
  wire fp_sop_mac_muladdjbC_U18_n_34;
  wire fp_sop_mac_muladdjbC_U18_n_35;
  wire fp_sop_mac_muladdjbC_U18_n_36;
  wire fp_sop_mac_muladdjbC_U18_n_37;
  wire fp_sop_mac_muladdjbC_U18_n_38;
  wire fp_sop_mac_muladdjbC_U18_n_39;
  wire fp_sop_mac_muladdjbC_U18_n_4;
  wire fp_sop_mac_muladdjbC_U18_n_40;
  wire fp_sop_mac_muladdjbC_U18_n_41;
  wire fp_sop_mac_muladdjbC_U18_n_42;
  wire fp_sop_mac_muladdjbC_U18_n_43;
  wire fp_sop_mac_muladdjbC_U18_n_44;
  wire fp_sop_mac_muladdjbC_U18_n_45;
  wire fp_sop_mac_muladdjbC_U18_n_46;
  wire fp_sop_mac_muladdjbC_U18_n_47;
  wire fp_sop_mac_muladdjbC_U18_n_5;
  wire fp_sop_mac_muladdjbC_U18_n_6;
  wire fp_sop_mac_muladdjbC_U18_n_7;
  wire fp_sop_mac_muladdjbC_U18_n_8;
  wire fp_sop_mac_muladdjbC_U18_n_9;
  wire fp_sop_mac_muladdjbC_U20_n_0;
  wire fp_sop_mac_muladdjbC_U20_n_1;
  wire fp_sop_mac_muladdjbC_U20_n_10;
  wire fp_sop_mac_muladdjbC_U20_n_11;
  wire fp_sop_mac_muladdjbC_U20_n_12;
  wire fp_sop_mac_muladdjbC_U20_n_13;
  wire fp_sop_mac_muladdjbC_U20_n_14;
  wire fp_sop_mac_muladdjbC_U20_n_15;
  wire fp_sop_mac_muladdjbC_U20_n_16;
  wire fp_sop_mac_muladdjbC_U20_n_17;
  wire fp_sop_mac_muladdjbC_U20_n_18;
  wire fp_sop_mac_muladdjbC_U20_n_19;
  wire fp_sop_mac_muladdjbC_U20_n_2;
  wire fp_sop_mac_muladdjbC_U20_n_20;
  wire fp_sop_mac_muladdjbC_U20_n_21;
  wire fp_sop_mac_muladdjbC_U20_n_22;
  wire fp_sop_mac_muladdjbC_U20_n_23;
  wire fp_sop_mac_muladdjbC_U20_n_24;
  wire fp_sop_mac_muladdjbC_U20_n_25;
  wire fp_sop_mac_muladdjbC_U20_n_26;
  wire fp_sop_mac_muladdjbC_U20_n_27;
  wire fp_sop_mac_muladdjbC_U20_n_28;
  wire fp_sop_mac_muladdjbC_U20_n_29;
  wire fp_sop_mac_muladdjbC_U20_n_3;
  wire fp_sop_mac_muladdjbC_U20_n_30;
  wire fp_sop_mac_muladdjbC_U20_n_31;
  wire fp_sop_mac_muladdjbC_U20_n_32;
  wire fp_sop_mac_muladdjbC_U20_n_33;
  wire fp_sop_mac_muladdjbC_U20_n_34;
  wire fp_sop_mac_muladdjbC_U20_n_35;
  wire fp_sop_mac_muladdjbC_U20_n_36;
  wire fp_sop_mac_muladdjbC_U20_n_37;
  wire fp_sop_mac_muladdjbC_U20_n_38;
  wire fp_sop_mac_muladdjbC_U20_n_39;
  wire fp_sop_mac_muladdjbC_U20_n_4;
  wire fp_sop_mac_muladdjbC_U20_n_40;
  wire fp_sop_mac_muladdjbC_U20_n_41;
  wire fp_sop_mac_muladdjbC_U20_n_42;
  wire fp_sop_mac_muladdjbC_U20_n_43;
  wire fp_sop_mac_muladdjbC_U20_n_44;
  wire fp_sop_mac_muladdjbC_U20_n_45;
  wire fp_sop_mac_muladdjbC_U20_n_46;
  wire fp_sop_mac_muladdjbC_U20_n_47;
  wire fp_sop_mac_muladdjbC_U20_n_5;
  wire fp_sop_mac_muladdjbC_U20_n_6;
  wire fp_sop_mac_muladdjbC_U20_n_7;
  wire fp_sop_mac_muladdjbC_U20_n_8;
  wire fp_sop_mac_muladdjbC_U20_n_9;
  wire fp_sop_mac_muladdjbC_U22_n_0;
  wire fp_sop_mac_muladdjbC_U22_n_1;
  wire fp_sop_mac_muladdjbC_U22_n_10;
  wire fp_sop_mac_muladdjbC_U22_n_11;
  wire fp_sop_mac_muladdjbC_U22_n_12;
  wire fp_sop_mac_muladdjbC_U22_n_13;
  wire fp_sop_mac_muladdjbC_U22_n_14;
  wire fp_sop_mac_muladdjbC_U22_n_15;
  wire fp_sop_mac_muladdjbC_U22_n_16;
  wire fp_sop_mac_muladdjbC_U22_n_17;
  wire fp_sop_mac_muladdjbC_U22_n_18;
  wire fp_sop_mac_muladdjbC_U22_n_19;
  wire fp_sop_mac_muladdjbC_U22_n_2;
  wire fp_sop_mac_muladdjbC_U22_n_20;
  wire fp_sop_mac_muladdjbC_U22_n_21;
  wire fp_sop_mac_muladdjbC_U22_n_22;
  wire fp_sop_mac_muladdjbC_U22_n_23;
  wire fp_sop_mac_muladdjbC_U22_n_24;
  wire fp_sop_mac_muladdjbC_U22_n_25;
  wire fp_sop_mac_muladdjbC_U22_n_26;
  wire fp_sop_mac_muladdjbC_U22_n_27;
  wire fp_sop_mac_muladdjbC_U22_n_28;
  wire fp_sop_mac_muladdjbC_U22_n_29;
  wire fp_sop_mac_muladdjbC_U22_n_3;
  wire fp_sop_mac_muladdjbC_U22_n_30;
  wire fp_sop_mac_muladdjbC_U22_n_31;
  wire fp_sop_mac_muladdjbC_U22_n_32;
  wire fp_sop_mac_muladdjbC_U22_n_33;
  wire fp_sop_mac_muladdjbC_U22_n_34;
  wire fp_sop_mac_muladdjbC_U22_n_35;
  wire fp_sop_mac_muladdjbC_U22_n_36;
  wire fp_sop_mac_muladdjbC_U22_n_37;
  wire fp_sop_mac_muladdjbC_U22_n_38;
  wire fp_sop_mac_muladdjbC_U22_n_39;
  wire fp_sop_mac_muladdjbC_U22_n_4;
  wire fp_sop_mac_muladdjbC_U22_n_40;
  wire fp_sop_mac_muladdjbC_U22_n_41;
  wire fp_sop_mac_muladdjbC_U22_n_42;
  wire fp_sop_mac_muladdjbC_U22_n_43;
  wire fp_sop_mac_muladdjbC_U22_n_44;
  wire fp_sop_mac_muladdjbC_U22_n_45;
  wire fp_sop_mac_muladdjbC_U22_n_46;
  wire fp_sop_mac_muladdjbC_U22_n_47;
  wire fp_sop_mac_muladdjbC_U22_n_5;
  wire fp_sop_mac_muladdjbC_U22_n_6;
  wire fp_sop_mac_muladdjbC_U22_n_7;
  wire fp_sop_mac_muladdjbC_U22_n_8;
  wire fp_sop_mac_muladdjbC_U22_n_9;
  wire fp_sop_mac_muladdjbC_U24_n_0;
  wire fp_sop_mac_muladdjbC_U24_n_1;
  wire fp_sop_mac_muladdjbC_U24_n_10;
  wire fp_sop_mac_muladdjbC_U24_n_11;
  wire fp_sop_mac_muladdjbC_U24_n_12;
  wire fp_sop_mac_muladdjbC_U24_n_13;
  wire fp_sop_mac_muladdjbC_U24_n_14;
  wire fp_sop_mac_muladdjbC_U24_n_15;
  wire fp_sop_mac_muladdjbC_U24_n_16;
  wire fp_sop_mac_muladdjbC_U24_n_17;
  wire fp_sop_mac_muladdjbC_U24_n_18;
  wire fp_sop_mac_muladdjbC_U24_n_19;
  wire fp_sop_mac_muladdjbC_U24_n_2;
  wire fp_sop_mac_muladdjbC_U24_n_20;
  wire fp_sop_mac_muladdjbC_U24_n_21;
  wire fp_sop_mac_muladdjbC_U24_n_22;
  wire fp_sop_mac_muladdjbC_U24_n_23;
  wire fp_sop_mac_muladdjbC_U24_n_24;
  wire fp_sop_mac_muladdjbC_U24_n_25;
  wire fp_sop_mac_muladdjbC_U24_n_26;
  wire fp_sop_mac_muladdjbC_U24_n_27;
  wire fp_sop_mac_muladdjbC_U24_n_28;
  wire fp_sop_mac_muladdjbC_U24_n_29;
  wire fp_sop_mac_muladdjbC_U24_n_3;
  wire fp_sop_mac_muladdjbC_U24_n_30;
  wire fp_sop_mac_muladdjbC_U24_n_31;
  wire fp_sop_mac_muladdjbC_U24_n_32;
  wire fp_sop_mac_muladdjbC_U24_n_33;
  wire fp_sop_mac_muladdjbC_U24_n_34;
  wire fp_sop_mac_muladdjbC_U24_n_35;
  wire fp_sop_mac_muladdjbC_U24_n_36;
  wire fp_sop_mac_muladdjbC_U24_n_37;
  wire fp_sop_mac_muladdjbC_U24_n_38;
  wire fp_sop_mac_muladdjbC_U24_n_39;
  wire fp_sop_mac_muladdjbC_U24_n_4;
  wire fp_sop_mac_muladdjbC_U24_n_40;
  wire fp_sop_mac_muladdjbC_U24_n_41;
  wire fp_sop_mac_muladdjbC_U24_n_42;
  wire fp_sop_mac_muladdjbC_U24_n_43;
  wire fp_sop_mac_muladdjbC_U24_n_44;
  wire fp_sop_mac_muladdjbC_U24_n_45;
  wire fp_sop_mac_muladdjbC_U24_n_46;
  wire fp_sop_mac_muladdjbC_U24_n_47;
  wire fp_sop_mac_muladdjbC_U24_n_5;
  wire fp_sop_mac_muladdjbC_U24_n_6;
  wire fp_sop_mac_muladdjbC_U24_n_7;
  wire fp_sop_mac_muladdjbC_U24_n_8;
  wire fp_sop_mac_muladdjbC_U24_n_9;
  wire fp_sop_mac_muladdjbC_U26_n_0;
  wire fp_sop_mac_muladdjbC_U26_n_1;
  wire fp_sop_mac_muladdjbC_U26_n_10;
  wire fp_sop_mac_muladdjbC_U26_n_11;
  wire fp_sop_mac_muladdjbC_U26_n_12;
  wire fp_sop_mac_muladdjbC_U26_n_13;
  wire fp_sop_mac_muladdjbC_U26_n_14;
  wire fp_sop_mac_muladdjbC_U26_n_15;
  wire fp_sop_mac_muladdjbC_U26_n_16;
  wire fp_sop_mac_muladdjbC_U26_n_17;
  wire fp_sop_mac_muladdjbC_U26_n_18;
  wire fp_sop_mac_muladdjbC_U26_n_19;
  wire fp_sop_mac_muladdjbC_U26_n_2;
  wire fp_sop_mac_muladdjbC_U26_n_20;
  wire fp_sop_mac_muladdjbC_U26_n_21;
  wire fp_sop_mac_muladdjbC_U26_n_22;
  wire fp_sop_mac_muladdjbC_U26_n_23;
  wire fp_sop_mac_muladdjbC_U26_n_24;
  wire fp_sop_mac_muladdjbC_U26_n_25;
  wire fp_sop_mac_muladdjbC_U26_n_26;
  wire fp_sop_mac_muladdjbC_U26_n_27;
  wire fp_sop_mac_muladdjbC_U26_n_28;
  wire fp_sop_mac_muladdjbC_U26_n_29;
  wire fp_sop_mac_muladdjbC_U26_n_3;
  wire fp_sop_mac_muladdjbC_U26_n_30;
  wire fp_sop_mac_muladdjbC_U26_n_31;
  wire fp_sop_mac_muladdjbC_U26_n_32;
  wire fp_sop_mac_muladdjbC_U26_n_33;
  wire fp_sop_mac_muladdjbC_U26_n_34;
  wire fp_sop_mac_muladdjbC_U26_n_35;
  wire fp_sop_mac_muladdjbC_U26_n_36;
  wire fp_sop_mac_muladdjbC_U26_n_37;
  wire fp_sop_mac_muladdjbC_U26_n_38;
  wire fp_sop_mac_muladdjbC_U26_n_39;
  wire fp_sop_mac_muladdjbC_U26_n_4;
  wire fp_sop_mac_muladdjbC_U26_n_40;
  wire fp_sop_mac_muladdjbC_U26_n_41;
  wire fp_sop_mac_muladdjbC_U26_n_42;
  wire fp_sop_mac_muladdjbC_U26_n_43;
  wire fp_sop_mac_muladdjbC_U26_n_44;
  wire fp_sop_mac_muladdjbC_U26_n_45;
  wire fp_sop_mac_muladdjbC_U26_n_46;
  wire fp_sop_mac_muladdjbC_U26_n_47;
  wire fp_sop_mac_muladdjbC_U26_n_5;
  wire fp_sop_mac_muladdjbC_U26_n_6;
  wire fp_sop_mac_muladdjbC_U26_n_7;
  wire fp_sop_mac_muladdjbC_U26_n_8;
  wire fp_sop_mac_muladdjbC_U26_n_9;
  wire fp_sop_mac_muladdjbC_U28_n_0;
  wire fp_sop_mac_muladdjbC_U28_n_1;
  wire fp_sop_mac_muladdjbC_U28_n_10;
  wire fp_sop_mac_muladdjbC_U28_n_11;
  wire fp_sop_mac_muladdjbC_U28_n_12;
  wire fp_sop_mac_muladdjbC_U28_n_13;
  wire fp_sop_mac_muladdjbC_U28_n_14;
  wire fp_sop_mac_muladdjbC_U28_n_15;
  wire fp_sop_mac_muladdjbC_U28_n_16;
  wire fp_sop_mac_muladdjbC_U28_n_17;
  wire fp_sop_mac_muladdjbC_U28_n_18;
  wire fp_sop_mac_muladdjbC_U28_n_19;
  wire fp_sop_mac_muladdjbC_U28_n_2;
  wire fp_sop_mac_muladdjbC_U28_n_20;
  wire fp_sop_mac_muladdjbC_U28_n_21;
  wire fp_sop_mac_muladdjbC_U28_n_22;
  wire fp_sop_mac_muladdjbC_U28_n_23;
  wire fp_sop_mac_muladdjbC_U28_n_24;
  wire fp_sop_mac_muladdjbC_U28_n_25;
  wire fp_sop_mac_muladdjbC_U28_n_26;
  wire fp_sop_mac_muladdjbC_U28_n_27;
  wire fp_sop_mac_muladdjbC_U28_n_28;
  wire fp_sop_mac_muladdjbC_U28_n_29;
  wire fp_sop_mac_muladdjbC_U28_n_3;
  wire fp_sop_mac_muladdjbC_U28_n_30;
  wire fp_sop_mac_muladdjbC_U28_n_31;
  wire fp_sop_mac_muladdjbC_U28_n_32;
  wire fp_sop_mac_muladdjbC_U28_n_33;
  wire fp_sop_mac_muladdjbC_U28_n_34;
  wire fp_sop_mac_muladdjbC_U28_n_35;
  wire fp_sop_mac_muladdjbC_U28_n_36;
  wire fp_sop_mac_muladdjbC_U28_n_37;
  wire fp_sop_mac_muladdjbC_U28_n_38;
  wire fp_sop_mac_muladdjbC_U28_n_39;
  wire fp_sop_mac_muladdjbC_U28_n_4;
  wire fp_sop_mac_muladdjbC_U28_n_40;
  wire fp_sop_mac_muladdjbC_U28_n_41;
  wire fp_sop_mac_muladdjbC_U28_n_42;
  wire fp_sop_mac_muladdjbC_U28_n_43;
  wire fp_sop_mac_muladdjbC_U28_n_44;
  wire fp_sop_mac_muladdjbC_U28_n_45;
  wire fp_sop_mac_muladdjbC_U28_n_46;
  wire fp_sop_mac_muladdjbC_U28_n_47;
  wire fp_sop_mac_muladdjbC_U28_n_5;
  wire fp_sop_mac_muladdjbC_U28_n_6;
  wire fp_sop_mac_muladdjbC_U28_n_7;
  wire fp_sop_mac_muladdjbC_U28_n_8;
  wire fp_sop_mac_muladdjbC_U28_n_9;
  wire fp_sop_mac_muladdjbC_U30_n_0;
  wire fp_sop_mac_muladdjbC_U30_n_1;
  wire fp_sop_mac_muladdjbC_U30_n_10;
  wire fp_sop_mac_muladdjbC_U30_n_11;
  wire fp_sop_mac_muladdjbC_U30_n_12;
  wire fp_sop_mac_muladdjbC_U30_n_13;
  wire fp_sop_mac_muladdjbC_U30_n_14;
  wire fp_sop_mac_muladdjbC_U30_n_15;
  wire fp_sop_mac_muladdjbC_U30_n_16;
  wire fp_sop_mac_muladdjbC_U30_n_17;
  wire fp_sop_mac_muladdjbC_U30_n_18;
  wire fp_sop_mac_muladdjbC_U30_n_19;
  wire fp_sop_mac_muladdjbC_U30_n_2;
  wire fp_sop_mac_muladdjbC_U30_n_20;
  wire fp_sop_mac_muladdjbC_U30_n_21;
  wire fp_sop_mac_muladdjbC_U30_n_22;
  wire fp_sop_mac_muladdjbC_U30_n_23;
  wire fp_sop_mac_muladdjbC_U30_n_24;
  wire fp_sop_mac_muladdjbC_U30_n_25;
  wire fp_sop_mac_muladdjbC_U30_n_26;
  wire fp_sop_mac_muladdjbC_U30_n_27;
  wire fp_sop_mac_muladdjbC_U30_n_28;
  wire fp_sop_mac_muladdjbC_U30_n_29;
  wire fp_sop_mac_muladdjbC_U30_n_3;
  wire fp_sop_mac_muladdjbC_U30_n_30;
  wire fp_sop_mac_muladdjbC_U30_n_31;
  wire fp_sop_mac_muladdjbC_U30_n_32;
  wire fp_sop_mac_muladdjbC_U30_n_33;
  wire fp_sop_mac_muladdjbC_U30_n_34;
  wire fp_sop_mac_muladdjbC_U30_n_35;
  wire fp_sop_mac_muladdjbC_U30_n_36;
  wire fp_sop_mac_muladdjbC_U30_n_37;
  wire fp_sop_mac_muladdjbC_U30_n_38;
  wire fp_sop_mac_muladdjbC_U30_n_39;
  wire fp_sop_mac_muladdjbC_U30_n_4;
  wire fp_sop_mac_muladdjbC_U30_n_40;
  wire fp_sop_mac_muladdjbC_U30_n_41;
  wire fp_sop_mac_muladdjbC_U30_n_42;
  wire fp_sop_mac_muladdjbC_U30_n_43;
  wire fp_sop_mac_muladdjbC_U30_n_44;
  wire fp_sop_mac_muladdjbC_U30_n_45;
  wire fp_sop_mac_muladdjbC_U30_n_46;
  wire fp_sop_mac_muladdjbC_U30_n_47;
  wire fp_sop_mac_muladdjbC_U30_n_5;
  wire fp_sop_mac_muladdjbC_U30_n_6;
  wire fp_sop_mac_muladdjbC_U30_n_7;
  wire fp_sop_mac_muladdjbC_U30_n_8;
  wire fp_sop_mac_muladdjbC_U30_n_9;
  wire fp_sop_mac_muladdkbM_U32_n_0;
  wire fp_sop_mac_muladdkbM_U32_n_1;
  wire fp_sop_mac_muladdkbM_U32_n_10;
  wire fp_sop_mac_muladdkbM_U32_n_11;
  wire fp_sop_mac_muladdkbM_U32_n_12;
  wire fp_sop_mac_muladdkbM_U32_n_13;
  wire fp_sop_mac_muladdkbM_U32_n_14;
  wire fp_sop_mac_muladdkbM_U32_n_15;
  wire fp_sop_mac_muladdkbM_U32_n_16;
  wire fp_sop_mac_muladdkbM_U32_n_17;
  wire fp_sop_mac_muladdkbM_U32_n_18;
  wire fp_sop_mac_muladdkbM_U32_n_19;
  wire fp_sop_mac_muladdkbM_U32_n_2;
  wire fp_sop_mac_muladdkbM_U32_n_20;
  wire fp_sop_mac_muladdkbM_U32_n_21;
  wire fp_sop_mac_muladdkbM_U32_n_22;
  wire fp_sop_mac_muladdkbM_U32_n_23;
  wire fp_sop_mac_muladdkbM_U32_n_24;
  wire fp_sop_mac_muladdkbM_U32_n_25;
  wire fp_sop_mac_muladdkbM_U32_n_26;
  wire fp_sop_mac_muladdkbM_U32_n_27;
  wire fp_sop_mac_muladdkbM_U32_n_28;
  wire fp_sop_mac_muladdkbM_U32_n_29;
  wire fp_sop_mac_muladdkbM_U32_n_3;
  wire fp_sop_mac_muladdkbM_U32_n_30;
  wire fp_sop_mac_muladdkbM_U32_n_31;
  wire fp_sop_mac_muladdkbM_U32_n_32;
  wire fp_sop_mac_muladdkbM_U32_n_33;
  wire fp_sop_mac_muladdkbM_U32_n_34;
  wire fp_sop_mac_muladdkbM_U32_n_35;
  wire fp_sop_mac_muladdkbM_U32_n_36;
  wire fp_sop_mac_muladdkbM_U32_n_37;
  wire fp_sop_mac_muladdkbM_U32_n_38;
  wire fp_sop_mac_muladdkbM_U32_n_39;
  wire fp_sop_mac_muladdkbM_U32_n_4;
  wire fp_sop_mac_muladdkbM_U32_n_40;
  wire fp_sop_mac_muladdkbM_U32_n_41;
  wire fp_sop_mac_muladdkbM_U32_n_42;
  wire fp_sop_mac_muladdkbM_U32_n_43;
  wire fp_sop_mac_muladdkbM_U32_n_44;
  wire fp_sop_mac_muladdkbM_U32_n_45;
  wire fp_sop_mac_muladdkbM_U32_n_46;
  wire fp_sop_mac_muladdkbM_U32_n_47;
  wire fp_sop_mac_muladdkbM_U32_n_5;
  wire fp_sop_mac_muladdkbM_U32_n_6;
  wire fp_sop_mac_muladdkbM_U32_n_7;
  wire fp_sop_mac_muladdkbM_U32_n_8;
  wire fp_sop_mac_muladdkbM_U32_n_9;
  wire fp_sop_mac_muladdlbW_U34_n_0;
  wire fp_sop_mac_muladdlbW_U34_n_1;
  wire fp_sop_mac_muladdlbW_U34_n_10;
  wire fp_sop_mac_muladdlbW_U34_n_11;
  wire fp_sop_mac_muladdlbW_U34_n_12;
  wire fp_sop_mac_muladdlbW_U34_n_13;
  wire fp_sop_mac_muladdlbW_U34_n_14;
  wire fp_sop_mac_muladdlbW_U34_n_15;
  wire fp_sop_mac_muladdlbW_U34_n_16;
  wire fp_sop_mac_muladdlbW_U34_n_17;
  wire fp_sop_mac_muladdlbW_U34_n_18;
  wire fp_sop_mac_muladdlbW_U34_n_19;
  wire fp_sop_mac_muladdlbW_U34_n_2;
  wire fp_sop_mac_muladdlbW_U34_n_20;
  wire fp_sop_mac_muladdlbW_U34_n_21;
  wire fp_sop_mac_muladdlbW_U34_n_22;
  wire fp_sop_mac_muladdlbW_U34_n_23;
  wire fp_sop_mac_muladdlbW_U34_n_24;
  wire fp_sop_mac_muladdlbW_U34_n_25;
  wire fp_sop_mac_muladdlbW_U34_n_26;
  wire fp_sop_mac_muladdlbW_U34_n_27;
  wire fp_sop_mac_muladdlbW_U34_n_28;
  wire fp_sop_mac_muladdlbW_U34_n_29;
  wire fp_sop_mac_muladdlbW_U34_n_3;
  wire fp_sop_mac_muladdlbW_U34_n_30;
  wire fp_sop_mac_muladdlbW_U34_n_31;
  wire fp_sop_mac_muladdlbW_U34_n_32;
  wire fp_sop_mac_muladdlbW_U34_n_33;
  wire fp_sop_mac_muladdlbW_U34_n_34;
  wire fp_sop_mac_muladdlbW_U34_n_35;
  wire fp_sop_mac_muladdlbW_U34_n_36;
  wire fp_sop_mac_muladdlbW_U34_n_37;
  wire fp_sop_mac_muladdlbW_U34_n_38;
  wire fp_sop_mac_muladdlbW_U34_n_39;
  wire fp_sop_mac_muladdlbW_U34_n_4;
  wire fp_sop_mac_muladdlbW_U34_n_40;
  wire fp_sop_mac_muladdlbW_U34_n_41;
  wire fp_sop_mac_muladdlbW_U34_n_42;
  wire fp_sop_mac_muladdlbW_U34_n_43;
  wire fp_sop_mac_muladdlbW_U34_n_44;
  wire fp_sop_mac_muladdlbW_U34_n_45;
  wire fp_sop_mac_muladdlbW_U34_n_46;
  wire fp_sop_mac_muladdlbW_U34_n_47;
  wire fp_sop_mac_muladdlbW_U34_n_5;
  wire fp_sop_mac_muladdlbW_U34_n_6;
  wire fp_sop_mac_muladdlbW_U34_n_7;
  wire fp_sop_mac_muladdlbW_U34_n_8;
  wire fp_sop_mac_muladdlbW_U34_n_9;
  wire fp_sop_mac_muladdlbW_U36_n_0;
  wire fp_sop_mac_muladdlbW_U36_n_1;
  wire fp_sop_mac_muladdlbW_U36_n_10;
  wire fp_sop_mac_muladdlbW_U36_n_11;
  wire fp_sop_mac_muladdlbW_U36_n_12;
  wire fp_sop_mac_muladdlbW_U36_n_13;
  wire fp_sop_mac_muladdlbW_U36_n_14;
  wire fp_sop_mac_muladdlbW_U36_n_15;
  wire fp_sop_mac_muladdlbW_U36_n_16;
  wire fp_sop_mac_muladdlbW_U36_n_17;
  wire fp_sop_mac_muladdlbW_U36_n_18;
  wire fp_sop_mac_muladdlbW_U36_n_19;
  wire fp_sop_mac_muladdlbW_U36_n_2;
  wire fp_sop_mac_muladdlbW_U36_n_20;
  wire fp_sop_mac_muladdlbW_U36_n_21;
  wire fp_sop_mac_muladdlbW_U36_n_22;
  wire fp_sop_mac_muladdlbW_U36_n_23;
  wire fp_sop_mac_muladdlbW_U36_n_24;
  wire fp_sop_mac_muladdlbW_U36_n_25;
  wire fp_sop_mac_muladdlbW_U36_n_26;
  wire fp_sop_mac_muladdlbW_U36_n_27;
  wire fp_sop_mac_muladdlbW_U36_n_28;
  wire fp_sop_mac_muladdlbW_U36_n_29;
  wire fp_sop_mac_muladdlbW_U36_n_3;
  wire fp_sop_mac_muladdlbW_U36_n_30;
  wire fp_sop_mac_muladdlbW_U36_n_31;
  wire fp_sop_mac_muladdlbW_U36_n_32;
  wire fp_sop_mac_muladdlbW_U36_n_33;
  wire fp_sop_mac_muladdlbW_U36_n_34;
  wire fp_sop_mac_muladdlbW_U36_n_35;
  wire fp_sop_mac_muladdlbW_U36_n_36;
  wire fp_sop_mac_muladdlbW_U36_n_37;
  wire fp_sop_mac_muladdlbW_U36_n_38;
  wire fp_sop_mac_muladdlbW_U36_n_39;
  wire fp_sop_mac_muladdlbW_U36_n_4;
  wire fp_sop_mac_muladdlbW_U36_n_40;
  wire fp_sop_mac_muladdlbW_U36_n_41;
  wire fp_sop_mac_muladdlbW_U36_n_42;
  wire fp_sop_mac_muladdlbW_U36_n_43;
  wire fp_sop_mac_muladdlbW_U36_n_44;
  wire fp_sop_mac_muladdlbW_U36_n_45;
  wire fp_sop_mac_muladdlbW_U36_n_46;
  wire fp_sop_mac_muladdlbW_U36_n_47;
  wire fp_sop_mac_muladdlbW_U36_n_5;
  wire fp_sop_mac_muladdlbW_U36_n_6;
  wire fp_sop_mac_muladdlbW_U36_n_7;
  wire fp_sop_mac_muladdlbW_U36_n_8;
  wire fp_sop_mac_muladdlbW_U36_n_9;
  wire fp_sop_mac_muladdlbW_U38_n_0;
  wire fp_sop_mac_muladdlbW_U38_n_1;
  wire fp_sop_mac_muladdlbW_U38_n_10;
  wire fp_sop_mac_muladdlbW_U38_n_11;
  wire fp_sop_mac_muladdlbW_U38_n_12;
  wire fp_sop_mac_muladdlbW_U38_n_13;
  wire fp_sop_mac_muladdlbW_U38_n_14;
  wire fp_sop_mac_muladdlbW_U38_n_15;
  wire fp_sop_mac_muladdlbW_U38_n_16;
  wire fp_sop_mac_muladdlbW_U38_n_17;
  wire fp_sop_mac_muladdlbW_U38_n_18;
  wire fp_sop_mac_muladdlbW_U38_n_19;
  wire fp_sop_mac_muladdlbW_U38_n_2;
  wire fp_sop_mac_muladdlbW_U38_n_20;
  wire fp_sop_mac_muladdlbW_U38_n_21;
  wire fp_sop_mac_muladdlbW_U38_n_22;
  wire fp_sop_mac_muladdlbW_U38_n_23;
  wire fp_sop_mac_muladdlbW_U38_n_24;
  wire fp_sop_mac_muladdlbW_U38_n_25;
  wire fp_sop_mac_muladdlbW_U38_n_26;
  wire fp_sop_mac_muladdlbW_U38_n_27;
  wire fp_sop_mac_muladdlbW_U38_n_28;
  wire fp_sop_mac_muladdlbW_U38_n_29;
  wire fp_sop_mac_muladdlbW_U38_n_3;
  wire fp_sop_mac_muladdlbW_U38_n_30;
  wire fp_sop_mac_muladdlbW_U38_n_31;
  wire fp_sop_mac_muladdlbW_U38_n_32;
  wire fp_sop_mac_muladdlbW_U38_n_33;
  wire fp_sop_mac_muladdlbW_U38_n_34;
  wire fp_sop_mac_muladdlbW_U38_n_35;
  wire fp_sop_mac_muladdlbW_U38_n_36;
  wire fp_sop_mac_muladdlbW_U38_n_37;
  wire fp_sop_mac_muladdlbW_U38_n_38;
  wire fp_sop_mac_muladdlbW_U38_n_39;
  wire fp_sop_mac_muladdlbW_U38_n_4;
  wire fp_sop_mac_muladdlbW_U38_n_40;
  wire fp_sop_mac_muladdlbW_U38_n_41;
  wire fp_sop_mac_muladdlbW_U38_n_42;
  wire fp_sop_mac_muladdlbW_U38_n_43;
  wire fp_sop_mac_muladdlbW_U38_n_44;
  wire fp_sop_mac_muladdlbW_U38_n_45;
  wire fp_sop_mac_muladdlbW_U38_n_46;
  wire fp_sop_mac_muladdlbW_U38_n_47;
  wire fp_sop_mac_muladdlbW_U38_n_5;
  wire fp_sop_mac_muladdlbW_U38_n_6;
  wire fp_sop_mac_muladdlbW_U38_n_7;
  wire fp_sop_mac_muladdlbW_U38_n_8;
  wire fp_sop_mac_muladdlbW_U38_n_9;
  wire fp_sop_mac_muladdlbW_U40_n_0;
  wire fp_sop_mac_muladdlbW_U40_n_1;
  wire fp_sop_mac_muladdlbW_U40_n_10;
  wire fp_sop_mac_muladdlbW_U40_n_11;
  wire fp_sop_mac_muladdlbW_U40_n_12;
  wire fp_sop_mac_muladdlbW_U40_n_13;
  wire fp_sop_mac_muladdlbW_U40_n_14;
  wire fp_sop_mac_muladdlbW_U40_n_15;
  wire fp_sop_mac_muladdlbW_U40_n_16;
  wire fp_sop_mac_muladdlbW_U40_n_17;
  wire fp_sop_mac_muladdlbW_U40_n_18;
  wire fp_sop_mac_muladdlbW_U40_n_19;
  wire fp_sop_mac_muladdlbW_U40_n_2;
  wire fp_sop_mac_muladdlbW_U40_n_20;
  wire fp_sop_mac_muladdlbW_U40_n_21;
  wire fp_sop_mac_muladdlbW_U40_n_22;
  wire fp_sop_mac_muladdlbW_U40_n_23;
  wire fp_sop_mac_muladdlbW_U40_n_24;
  wire fp_sop_mac_muladdlbW_U40_n_25;
  wire fp_sop_mac_muladdlbW_U40_n_26;
  wire fp_sop_mac_muladdlbW_U40_n_27;
  wire fp_sop_mac_muladdlbW_U40_n_28;
  wire fp_sop_mac_muladdlbW_U40_n_29;
  wire fp_sop_mac_muladdlbW_U40_n_3;
  wire fp_sop_mac_muladdlbW_U40_n_30;
  wire fp_sop_mac_muladdlbW_U40_n_31;
  wire fp_sop_mac_muladdlbW_U40_n_32;
  wire fp_sop_mac_muladdlbW_U40_n_33;
  wire fp_sop_mac_muladdlbW_U40_n_34;
  wire fp_sop_mac_muladdlbW_U40_n_35;
  wire fp_sop_mac_muladdlbW_U40_n_36;
  wire fp_sop_mac_muladdlbW_U40_n_37;
  wire fp_sop_mac_muladdlbW_U40_n_38;
  wire fp_sop_mac_muladdlbW_U40_n_39;
  wire fp_sop_mac_muladdlbW_U40_n_4;
  wire fp_sop_mac_muladdlbW_U40_n_40;
  wire fp_sop_mac_muladdlbW_U40_n_41;
  wire fp_sop_mac_muladdlbW_U40_n_42;
  wire fp_sop_mac_muladdlbW_U40_n_43;
  wire fp_sop_mac_muladdlbW_U40_n_44;
  wire fp_sop_mac_muladdlbW_U40_n_45;
  wire fp_sop_mac_muladdlbW_U40_n_46;
  wire fp_sop_mac_muladdlbW_U40_n_47;
  wire fp_sop_mac_muladdlbW_U40_n_5;
  wire fp_sop_mac_muladdlbW_U40_n_6;
  wire fp_sop_mac_muladdlbW_U40_n_7;
  wire fp_sop_mac_muladdlbW_U40_n_8;
  wire fp_sop_mac_muladdlbW_U40_n_9;
  wire fp_sop_mac_muladdlbW_U42_n_0;
  wire fp_sop_mac_muladdlbW_U42_n_1;
  wire fp_sop_mac_muladdlbW_U42_n_10;
  wire fp_sop_mac_muladdlbW_U42_n_11;
  wire fp_sop_mac_muladdlbW_U42_n_12;
  wire fp_sop_mac_muladdlbW_U42_n_13;
  wire fp_sop_mac_muladdlbW_U42_n_14;
  wire fp_sop_mac_muladdlbW_U42_n_15;
  wire fp_sop_mac_muladdlbW_U42_n_16;
  wire fp_sop_mac_muladdlbW_U42_n_17;
  wire fp_sop_mac_muladdlbW_U42_n_18;
  wire fp_sop_mac_muladdlbW_U42_n_19;
  wire fp_sop_mac_muladdlbW_U42_n_2;
  wire fp_sop_mac_muladdlbW_U42_n_20;
  wire fp_sop_mac_muladdlbW_U42_n_21;
  wire fp_sop_mac_muladdlbW_U42_n_22;
  wire fp_sop_mac_muladdlbW_U42_n_23;
  wire fp_sop_mac_muladdlbW_U42_n_24;
  wire fp_sop_mac_muladdlbW_U42_n_25;
  wire fp_sop_mac_muladdlbW_U42_n_26;
  wire fp_sop_mac_muladdlbW_U42_n_27;
  wire fp_sop_mac_muladdlbW_U42_n_28;
  wire fp_sop_mac_muladdlbW_U42_n_29;
  wire fp_sop_mac_muladdlbW_U42_n_3;
  wire fp_sop_mac_muladdlbW_U42_n_30;
  wire fp_sop_mac_muladdlbW_U42_n_31;
  wire fp_sop_mac_muladdlbW_U42_n_32;
  wire fp_sop_mac_muladdlbW_U42_n_33;
  wire fp_sop_mac_muladdlbW_U42_n_34;
  wire fp_sop_mac_muladdlbW_U42_n_35;
  wire fp_sop_mac_muladdlbW_U42_n_36;
  wire fp_sop_mac_muladdlbW_U42_n_37;
  wire fp_sop_mac_muladdlbW_U42_n_38;
  wire fp_sop_mac_muladdlbW_U42_n_39;
  wire fp_sop_mac_muladdlbW_U42_n_4;
  wire fp_sop_mac_muladdlbW_U42_n_40;
  wire fp_sop_mac_muladdlbW_U42_n_41;
  wire fp_sop_mac_muladdlbW_U42_n_42;
  wire fp_sop_mac_muladdlbW_U42_n_43;
  wire fp_sop_mac_muladdlbW_U42_n_44;
  wire fp_sop_mac_muladdlbW_U42_n_45;
  wire fp_sop_mac_muladdlbW_U42_n_46;
  wire fp_sop_mac_muladdlbW_U42_n_47;
  wire fp_sop_mac_muladdlbW_U42_n_5;
  wire fp_sop_mac_muladdlbW_U42_n_6;
  wire fp_sop_mac_muladdlbW_U42_n_7;
  wire fp_sop_mac_muladdlbW_U42_n_8;
  wire fp_sop_mac_muladdlbW_U42_n_9;
  wire isneg_reg_2345;
  wire \isneg_reg_2345[0]_i_10_n_0 ;
  wire \isneg_reg_2345[0]_i_11_n_0 ;
  wire \isneg_reg_2345[0]_i_12_n_0 ;
  wire \isneg_reg_2345[0]_i_14_n_0 ;
  wire \isneg_reg_2345[0]_i_15_n_0 ;
  wire \isneg_reg_2345[0]_i_16_n_0 ;
  wire \isneg_reg_2345[0]_i_17_n_0 ;
  wire \isneg_reg_2345[0]_i_20_n_0 ;
  wire \isneg_reg_2345[0]_i_21_n_0 ;
  wire \isneg_reg_2345[0]_i_22_n_0 ;
  wire \isneg_reg_2345[0]_i_23_n_0 ;
  wire \isneg_reg_2345[0]_i_24_n_0 ;
  wire \isneg_reg_2345[0]_i_25_n_0 ;
  wire \isneg_reg_2345[0]_i_26_n_0 ;
  wire \isneg_reg_2345[0]_i_27_n_0 ;
  wire \isneg_reg_2345[0]_i_28_n_0 ;
  wire \isneg_reg_2345[0]_i_30_n_0 ;
  wire \isneg_reg_2345[0]_i_31_n_0 ;
  wire \isneg_reg_2345[0]_i_32_n_0 ;
  wire \isneg_reg_2345[0]_i_33_n_0 ;
  wire \isneg_reg_2345[0]_i_34_n_0 ;
  wire \isneg_reg_2345[0]_i_35_n_0 ;
  wire \isneg_reg_2345[0]_i_36_n_0 ;
  wire \isneg_reg_2345[0]_i_38_n_0 ;
  wire \isneg_reg_2345[0]_i_39_n_0 ;
  wire \isneg_reg_2345[0]_i_40_n_0 ;
  wire \isneg_reg_2345[0]_i_41_n_0 ;
  wire \isneg_reg_2345[0]_i_42_n_0 ;
  wire \isneg_reg_2345[0]_i_43_n_0 ;
  wire \isneg_reg_2345[0]_i_44_n_0 ;
  wire \isneg_reg_2345[0]_i_45_n_0 ;
  wire \isneg_reg_2345[0]_i_46_n_0 ;
  wire \isneg_reg_2345[0]_i_47_n_0 ;
  wire \isneg_reg_2345[0]_i_48_n_0 ;
  wire \isneg_reg_2345[0]_i_49_n_0 ;
  wire \isneg_reg_2345[0]_i_4_n_0 ;
  wire \isneg_reg_2345[0]_i_51_n_0 ;
  wire \isneg_reg_2345[0]_i_52_n_0 ;
  wire \isneg_reg_2345[0]_i_53_n_0 ;
  wire \isneg_reg_2345[0]_i_54_n_0 ;
  wire \isneg_reg_2345[0]_i_56_n_0 ;
  wire \isneg_reg_2345[0]_i_57_n_0 ;
  wire \isneg_reg_2345[0]_i_58_n_0 ;
  wire \isneg_reg_2345[0]_i_59_n_0 ;
  wire \isneg_reg_2345[0]_i_5_n_0 ;
  wire \isneg_reg_2345[0]_i_60_n_0 ;
  wire \isneg_reg_2345[0]_i_61_n_0 ;
  wire \isneg_reg_2345[0]_i_62_n_0 ;
  wire \isneg_reg_2345[0]_i_63_n_0 ;
  wire \isneg_reg_2345[0]_i_64_n_0 ;
  wire \isneg_reg_2345[0]_i_65_n_0 ;
  wire \isneg_reg_2345[0]_i_66_n_0 ;
  wire \isneg_reg_2345[0]_i_67_n_0 ;
  wire \isneg_reg_2345[0]_i_69_n_0 ;
  wire \isneg_reg_2345[0]_i_70_n_0 ;
  wire \isneg_reg_2345[0]_i_71_n_0 ;
  wire \isneg_reg_2345[0]_i_72_n_0 ;
  wire \isneg_reg_2345[0]_i_73_n_0 ;
  wire \isneg_reg_2345[0]_i_74_n_0 ;
  wire \isneg_reg_2345[0]_i_75_n_0 ;
  wire \isneg_reg_2345[0]_i_76_n_0 ;
  wire \isneg_reg_2345[0]_i_77_n_0 ;
  wire \isneg_reg_2345[0]_i_78_n_0 ;
  wire \isneg_reg_2345[0]_i_79_n_0 ;
  wire \isneg_reg_2345[0]_i_7_n_0 ;
  wire \isneg_reg_2345[0]_i_80_n_0 ;
  wire \isneg_reg_2345[0]_i_81_n_0 ;
  wire \isneg_reg_2345[0]_i_82_n_0 ;
  wire \isneg_reg_2345[0]_i_83_n_0 ;
  wire \isneg_reg_2345[0]_i_84_n_0 ;
  wire \isneg_reg_2345[0]_i_85_n_0 ;
  wire \isneg_reg_2345[0]_i_86_n_0 ;
  wire \isneg_reg_2345[0]_i_87_n_0 ;
  wire \isneg_reg_2345[0]_i_88_n_0 ;
  wire \isneg_reg_2345[0]_i_8_n_0 ;
  wire \isneg_reg_2345[0]_i_9_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_13_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_13_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_13_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_13_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_18_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_19_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_19_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_19_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_19_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_1_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_29_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_29_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_29_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_29_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_2_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_2_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_2_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_2_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_37_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_37_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_37_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_37_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_3_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_3_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_3_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_3_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_50_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_50_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_50_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_50_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_55_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_55_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_55_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_55_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_68_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_68_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_68_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_68_n_3 ;
  wire \isneg_reg_2345_reg[0]_i_6_n_0 ;
  wire \isneg_reg_2345_reg[0]_i_6_n_1 ;
  wire \isneg_reg_2345_reg[0]_i_6_n_2 ;
  wire \isneg_reg_2345_reg[0]_i_6_n_3 ;
  wire [7:0]kernel_patch_0_V;
  wire [7:0]kernel_patch_10_V;
  wire [7:0]kernel_patch_10_V_re_reg_2161;
  wire [7:0]kernel_patch_10_V_re_reg_2161_pp0_iter1_reg;
  wire [7:0]kernel_patch_10_V_re_reg_2161_pp0_iter2_reg;
  wire [7:0]kernel_patch_11_V;
  wire [7:0]kernel_patch_11_V_re_reg_2156;
  wire [7:0]kernel_patch_11_V_re_reg_2156_pp0_iter1_reg;
  wire [7:0]kernel_patch_12_V;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[0]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[1]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[2]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[3]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[4]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[5]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[6]_srl2_n_0 ;
  wire \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[7]_srl2_n_0 ;
  wire [7:0]kernel_patch_12_V_re_reg_2151_pp0_iter3_reg;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[0] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[1] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[2] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[3] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[4] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[5] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[6] ;
  wire \kernel_patch_12_V_re_reg_2151_reg_n_0_[7] ;
  wire [7:0]kernel_patch_13_V;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[0]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[1]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[2]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[3]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[4]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[5]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[6]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[0] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[1] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[2] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[3] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[4] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[5] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[6] ;
  wire \kernel_patch_13_V_re_reg_2146_reg_n_0_[7] ;
  wire [7:0]kernel_patch_14_V;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[1]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[2]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[4]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[5]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[6]_srl3_n_0 ;
  wire \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[7]_srl3_n_0 ;
  wire [7:0]kernel_patch_14_V_re_reg_2141_pp0_iter4_reg;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[0] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[1] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[2] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[3] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[4] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[5] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[6] ;
  wire \kernel_patch_14_V_re_reg_2141_reg_n_0_[7] ;
  wire [7:0]kernel_patch_15_V;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[1]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[2]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[4]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[5]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[6]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[0] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[1] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[2] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[3] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[4] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[5] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[6] ;
  wire \kernel_patch_15_V_re_reg_2136_reg_n_0_[7] ;
  wire [7:0]kernel_patch_16_V;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[0]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[1]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[2]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[3]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[4]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[5]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[6]_srl4_n_0 ;
  wire \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[7]_srl4_n_0 ;
  wire [7:0]kernel_patch_16_V_re_reg_2131_pp0_iter5_reg;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[0] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[1] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[2] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[3] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[4] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[5] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[6] ;
  wire \kernel_patch_16_V_re_reg_2131_reg_n_0_[7] ;
  wire [7:0]kernel_patch_17_V;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[0]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[1]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[2]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[3]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[4]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[5]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[6]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[0] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[1] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[2] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[3] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[4] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[5] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[6] ;
  wire \kernel_patch_17_V_re_reg_2126_reg_n_0_[7] ;
  wire [7:0]kernel_patch_18_V;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[0]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[2]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[3]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[4]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[5]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[6]_srl5_n_0 ;
  wire \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[7]_srl5_n_0 ;
  wire [7:0]kernel_patch_18_V_re_reg_2121_pp0_iter6_reg;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[0] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[1] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[2] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[3] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[4] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[5] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[6] ;
  wire \kernel_patch_18_V_re_reg_2121_reg_n_0_[7] ;
  wire [7:0]kernel_patch_19_V;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[0]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[2]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[3]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[4]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[5]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[6]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[0] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[1] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[2] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[3] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[4] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[5] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[6] ;
  wire \kernel_patch_19_V_re_reg_2116_reg_n_0_[7] ;
  wire [7:0]kernel_patch_1_V;
  wire [7:0]kernel_patch_20_V;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[6]_srl6_n_0 ;
  wire \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[7]_srl6_n_0 ;
  wire [7:0]kernel_patch_20_V_re_reg_2111_pp0_iter7_reg;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[0] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[1] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[2] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[3] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[4] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[5] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[6] ;
  wire \kernel_patch_20_V_re_reg_2111_reg_n_0_[7] ;
  wire [7:0]kernel_patch_21_V;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[6]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[0] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[1] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[2] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[3] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[4] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[5] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[6] ;
  wire \kernel_patch_21_V_re_reg_2106_reg_n_0_[7] ;
  wire [7:0]kernel_patch_22_V;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[0]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[1]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[2]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[3]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[4]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[5]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[6]_srl7_n_0 ;
  wire \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[7]_srl7_n_0 ;
  wire [7:0]kernel_patch_22_V_re_reg_2101_pp0_iter8_reg;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[0] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[1] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[2] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[3] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[4] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[5] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[6] ;
  wire \kernel_patch_22_V_re_reg_2101_reg_n_0_[7] ;
  wire [7:0]kernel_patch_23_V;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[0]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[1]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[2]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[3]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[4]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[5]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[6]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[0] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[1] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[2] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[3] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[4] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[5] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[6] ;
  wire \kernel_patch_23_V_re_reg_2096_reg_n_0_[7] ;
  wire [7:0]kernel_patch_24_V;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[1]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[2]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[3]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[4]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[5]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[6]_srl8_n_0 ;
  wire \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[7]_srl8_n_0 ;
  wire [7:0]kernel_patch_24_V_re_reg_2091_pp0_iter9_reg;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[0] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[1] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[2] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[3] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[4] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[5] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[6] ;
  wire \kernel_patch_24_V_re_reg_2091_reg_n_0_[7] ;
  wire [7:0]kernel_patch_25_V;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[1]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[2]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[3]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[4]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[5]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[6]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[0] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[1] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[2] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[3] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[4] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[5] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[6] ;
  wire \kernel_patch_25_V_re_reg_2086_reg_n_0_[7] ;
  wire [7:0]kernel_patch_26_V;
  wire [7:0]kernel_patch_26_V_re_reg_2081_pp0_iter10_reg;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[0]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[1]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[2]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[3]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[4]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[5]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[6]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[7]_srl9_n_0 ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[0] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[1] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[2] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[3] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[4] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[5] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[6] ;
  wire \kernel_patch_26_V_re_reg_2081_reg_n_0_[7] ;
  wire [7:0]kernel_patch_27_V;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[0]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[1]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[2]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[3]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[4]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[5]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[6]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[0] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[1] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[2] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[3] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[4] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[5] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[6] ;
  wire \kernel_patch_27_V_re_reg_2076_reg_n_0_[7] ;
  wire [7:0]kernel_patch_28_V;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[0]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[1]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[2]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[3]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[4]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[5]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[6]_srl10_n_0 ;
  wire \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[7]_srl10_n_0 ;
  wire [7:0]kernel_patch_28_V_re_reg_2071_pp0_iter11_reg;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[0] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[1] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[2] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[3] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[4] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[5] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[6] ;
  wire \kernel_patch_28_V_re_reg_2071_reg_n_0_[7] ;
  wire [7:0]kernel_patch_29_V;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[0]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[1]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[2]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[3]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[4]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[5]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[6]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[0] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[1] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[2] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[3] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[4] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[5] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[6] ;
  wire \kernel_patch_29_V_re_reg_2066_reg_n_0_[7] ;
  wire [7:0]kernel_patch_2_V;
  wire [7:0]kernel_patch_30_V;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[1]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[2]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[4]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[5]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[6]_srl11_n_0 ;
  wire \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[7]_srl11_n_0 ;
  wire [7:0]kernel_patch_30_V_re_reg_2061_pp0_iter12_reg;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[0] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[1] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[2] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[3] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[4] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[5] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[6] ;
  wire \kernel_patch_30_V_re_reg_2061_reg_n_0_[7] ;
  wire [7:0]kernel_patch_31_V;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[1]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[2]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[4]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[5]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[6]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[0] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[1] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[2] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[3] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[4] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[5] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[6] ;
  wire \kernel_patch_31_V_re_reg_2056_reg_n_0_[7] ;
  wire [7:0]kernel_patch_32_V;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[0]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[1]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[2]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[3]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[4]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[5]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[6]_srl12_n_0 ;
  wire \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[7]_srl12_n_0 ;
  wire [7:0]kernel_patch_32_V_re_reg_2051_pp0_iter13_reg;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[0] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[1] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[2] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[3] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[4] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[5] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[6] ;
  wire \kernel_patch_32_V_re_reg_2051_reg_n_0_[7] ;
  wire [7:0]kernel_patch_33_V;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[0]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[1]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[2]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[3]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[4]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[5]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[6]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[0] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[1] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[2] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[3] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[4] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[5] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[6] ;
  wire \kernel_patch_33_V_re_reg_2046_reg_n_0_[7] ;
  wire [7:0]kernel_patch_34_V;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[0]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[1]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[2]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[3]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[4]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[5]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[6]_srl13_n_0 ;
  wire \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[7]_srl13_n_0 ;
  wire [7:0]kernel_patch_34_V_re_reg_2041_pp0_iter14_reg;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[0] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[1] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[2] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[3] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[4] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[5] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[6] ;
  wire \kernel_patch_34_V_re_reg_2041_reg_n_0_[7] ;
  wire [7:0]kernel_patch_35_V;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[0]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[1]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[2]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[3]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[4]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[5]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[6]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[0] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[1] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[2] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[3] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[4] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[5] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[6] ;
  wire \kernel_patch_35_V_re_reg_2036_reg_n_0_[7] ;
  wire [7:0]kernel_patch_36_V;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[0]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[1]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[2]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[3]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[4]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[5]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[6]_srl14_n_0 ;
  wire \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[7]_srl14_n_0 ;
  wire [7:0]kernel_patch_36_V_re_reg_2031_pp0_iter15_reg;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[0] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[1] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[2] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[3] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[4] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[5] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[6] ;
  wire \kernel_patch_36_V_re_reg_2031_reg_n_0_[7] ;
  wire [7:0]kernel_patch_37_V;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[0]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[1]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[2]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[3]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[4]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[5]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[6]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[0] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[1] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[2] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[3] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[4] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[5] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[6] ;
  wire \kernel_patch_37_V_re_reg_2026_reg_n_0_[7] ;
  wire [7:0]kernel_patch_38_V;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[0]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[1]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[2]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[3]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[4]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[5]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[6]_srl15_n_0 ;
  wire \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[7]_srl15_n_0 ;
  wire [7:0]kernel_patch_38_V_re_reg_2021_pp0_iter16_reg;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[0] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[1] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[2] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[3] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[4] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[5] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[6] ;
  wire \kernel_patch_38_V_re_reg_2021_reg_n_0_[7] ;
  wire [7:0]kernel_patch_39_V;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[0]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[1]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[2]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[3]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[4]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[5]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[6]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[0] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[1] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[2] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[3] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[4] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[5] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[6] ;
  wire \kernel_patch_39_V_re_reg_2016_reg_n_0_[7] ;
  wire [7:0]kernel_patch_3_V;
  wire [7:0]kernel_patch_40_V;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[0]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[1]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[2]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[3]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[4]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[5]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[6]_srl16_n_0 ;
  wire \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[7]_srl16_n_0 ;
  wire [7:0]kernel_patch_40_V_re_reg_2011_pp0_iter17_reg;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[0] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[1] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[2] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[3] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[4] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[5] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[6] ;
  wire \kernel_patch_40_V_re_reg_2011_reg_n_0_[7] ;
  wire [7:0]kernel_patch_41_V;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[0]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[1]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[2]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[3]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[4]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[5]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[6]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[0] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[1] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[2] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[3] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[4] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[5] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[6] ;
  wire \kernel_patch_41_V_re_reg_2006_reg_n_0_[7] ;
  wire [7:0]kernel_patch_42_V;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17_n_0 ;
  wire \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17_n_0 ;
  wire [7:0]kernel_patch_42_V_re_reg_2001_pp0_iter18_reg;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[0] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[1] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[2] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[3] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[4] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[5] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[6] ;
  wire \kernel_patch_42_V_re_reg_2001_reg_n_0_[7] ;
  wire [7:0]kernel_patch_43_V;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[0] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[1] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[2] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[3] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[4] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[5] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[6] ;
  wire \kernel_patch_43_V_re_reg_1996_reg_n_0_[7] ;
  wire [7:0]kernel_patch_44_V;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[0] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[1] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[2] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[3] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[4] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[5] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[6] ;
  wire \kernel_patch_44_V_re_reg_1991_reg_n_0_[7] ;
  wire [7:0]kernel_patch_45_V;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[0] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[1] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[2] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[3] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[4] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[5] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[6] ;
  wire \kernel_patch_45_V_re_reg_1986_reg_n_0_[7] ;
  wire [7:0]kernel_patch_46_V;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[0] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[1] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[2] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[3] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[4] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[5] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[6] ;
  wire \kernel_patch_46_V_re_reg_1981_reg_n_0_[7] ;
  wire [7:0]kernel_patch_47_V;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[0] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[1] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[2] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[3] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[4] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[5] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[6] ;
  wire \kernel_patch_47_V_re_reg_1976_reg_n_0_[7] ;
  wire [7:0]kernel_patch_48_V;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[0] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[1] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[2] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[3] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[4] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[5] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[6] ;
  wire \kernel_patch_48_V_re_reg_1971_reg_n_0_[7] ;
  wire [7:0]kernel_patch_4_V;
  wire [7:0]kernel_patch_5_V;
  wire [7:0]kernel_patch_6_V;
  wire [7:0]kernel_patch_6_V_rea_reg_2181;
  wire [7:0]kernel_patch_7_V;
  wire [7:0]kernel_patch_8_V;
  wire [7:0]kernel_patch_8_V_rea_reg_2171;
  wire [7:0]kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg;
  wire [7:0]kernel_patch_9_V;
  wire [7:0]kernel_patch_9_V_rea_reg_2166;
  wire newsignbit_reg_2357;
  wire [15:0]out_val_V;
  wire \out_val_V[11]_INST_0_i_1_n_0 ;
  wire \out_val_V[11]_INST_0_i_1_n_1 ;
  wire \out_val_V[11]_INST_0_i_1_n_2 ;
  wire \out_val_V[11]_INST_0_i_1_n_3 ;
  wire \out_val_V[15]_INST_0_i_1_n_1 ;
  wire \out_val_V[15]_INST_0_i_1_n_2 ;
  wire \out_val_V[15]_INST_0_i_1_n_3 ;
  wire \out_val_V[3]_INST_0_i_1_n_0 ;
  wire \out_val_V[3]_INST_0_i_1_n_1 ;
  wire \out_val_V[3]_INST_0_i_1_n_2 ;
  wire \out_val_V[3]_INST_0_i_1_n_3 ;
  wire \out_val_V[3]_INST_0_i_6_n_0 ;
  wire \out_val_V[7]_INST_0_i_1_n_0 ;
  wire \out_val_V[7]_INST_0_i_1_n_1 ;
  wire \out_val_V[7]_INST_0_i_1_n_2 ;
  wire \out_val_V[7]_INST_0_i_1_n_3 ;
  wire [15:15]p_Val2_100_fu_1366_p2;
  wire [14:0]p_Val2_100_fu_1366_p2__0;
  wire p_Val2_1_fu_855_p2_n_100;
  wire p_Val2_1_fu_855_p2_n_101;
  wire p_Val2_1_fu_855_p2_n_102;
  wire p_Val2_1_fu_855_p2_n_103;
  wire p_Val2_1_fu_855_p2_n_104;
  wire p_Val2_1_fu_855_p2_n_105;
  wire p_Val2_1_fu_855_p2_n_89;
  wire p_Val2_1_fu_855_p2_n_90;
  wire p_Val2_1_fu_855_p2_n_91;
  wire p_Val2_1_fu_855_p2_n_92;
  wire p_Val2_1_fu_855_p2_n_93;
  wire p_Val2_1_fu_855_p2_n_94;
  wire p_Val2_1_fu_855_p2_n_95;
  wire p_Val2_1_fu_855_p2_n_96;
  wire p_Val2_1_fu_855_p2_n_97;
  wire p_Val2_1_fu_855_p2_n_98;
  wire p_Val2_1_fu_855_p2_n_99;
  wire p_Val2_45_reg_2316_reg_n_100;
  wire p_Val2_45_reg_2316_reg_n_101;
  wire p_Val2_45_reg_2316_reg_n_102;
  wire p_Val2_45_reg_2316_reg_n_103;
  wire p_Val2_45_reg_2316_reg_n_104;
  wire p_Val2_45_reg_2316_reg_n_105;
  wire p_Val2_45_reg_2316_reg_n_90;
  wire p_Val2_45_reg_2316_reg_n_91;
  wire p_Val2_45_reg_2316_reg_n_92;
  wire p_Val2_45_reg_2316_reg_n_93;
  wire p_Val2_45_reg_2316_reg_n_94;
  wire p_Val2_45_reg_2316_reg_n_95;
  wire p_Val2_45_reg_2316_reg_n_96;
  wire p_Val2_45_reg_2316_reg_n_97;
  wire p_Val2_45_reg_2316_reg_n_98;
  wire p_Val2_45_reg_2316_reg_n_99;
  wire p_Val2_46_reg_2322_reg_n_100;
  wire p_Val2_46_reg_2322_reg_n_101;
  wire p_Val2_46_reg_2322_reg_n_102;
  wire p_Val2_46_reg_2322_reg_n_103;
  wire p_Val2_46_reg_2322_reg_n_104;
  wire p_Val2_46_reg_2322_reg_n_105;
  wire p_Val2_46_reg_2322_reg_n_90;
  wire p_Val2_46_reg_2322_reg_n_91;
  wire p_Val2_46_reg_2322_reg_n_92;
  wire p_Val2_46_reg_2322_reg_n_93;
  wire p_Val2_46_reg_2322_reg_n_94;
  wire p_Val2_46_reg_2322_reg_n_95;
  wire p_Val2_46_reg_2322_reg_n_96;
  wire p_Val2_46_reg_2322_reg_n_97;
  wire p_Val2_46_reg_2322_reg_n_98;
  wire p_Val2_46_reg_2322_reg_n_99;
  wire p_Val2_47_reg_2327_reg_n_100;
  wire p_Val2_47_reg_2327_reg_n_101;
  wire p_Val2_47_reg_2327_reg_n_102;
  wire p_Val2_47_reg_2327_reg_n_103;
  wire p_Val2_47_reg_2327_reg_n_104;
  wire p_Val2_47_reg_2327_reg_n_105;
  wire p_Val2_47_reg_2327_reg_n_90;
  wire p_Val2_47_reg_2327_reg_n_91;
  wire p_Val2_47_reg_2327_reg_n_92;
  wire p_Val2_47_reg_2327_reg_n_93;
  wire p_Val2_47_reg_2327_reg_n_94;
  wire p_Val2_47_reg_2327_reg_n_95;
  wire p_Val2_47_reg_2327_reg_n_96;
  wire p_Val2_47_reg_2327_reg_n_97;
  wire p_Val2_47_reg_2327_reg_n_98;
  wire p_Val2_47_reg_2327_reg_n_99;
  wire p_Val2_48_reg_2333_reg_n_100;
  wire p_Val2_48_reg_2333_reg_n_101;
  wire p_Val2_48_reg_2333_reg_n_102;
  wire p_Val2_48_reg_2333_reg_n_103;
  wire p_Val2_48_reg_2333_reg_n_104;
  wire p_Val2_48_reg_2333_reg_n_105;
  wire p_Val2_48_reg_2333_reg_n_90;
  wire p_Val2_48_reg_2333_reg_n_91;
  wire p_Val2_48_reg_2333_reg_n_92;
  wire p_Val2_48_reg_2333_reg_n_93;
  wire p_Val2_48_reg_2333_reg_n_94;
  wire p_Val2_48_reg_2333_reg_n_95;
  wire p_Val2_48_reg_2333_reg_n_96;
  wire p_Val2_48_reg_2333_reg_n_97;
  wire p_Val2_48_reg_2333_reg_n_98;
  wire p_Val2_48_reg_2333_reg_n_99;
  wire [16:0]p_Val2_49_reg_2206_reg__0;
  wire p_Val2_51_reg_2211_reg_n_100;
  wire p_Val2_51_reg_2211_reg_n_101;
  wire p_Val2_51_reg_2211_reg_n_102;
  wire p_Val2_51_reg_2211_reg_n_103;
  wire p_Val2_51_reg_2211_reg_n_104;
  wire p_Val2_51_reg_2211_reg_n_105;
  wire p_Val2_51_reg_2211_reg_n_88;
  wire p_Val2_51_reg_2211_reg_n_89;
  wire p_Val2_51_reg_2211_reg_n_90;
  wire p_Val2_51_reg_2211_reg_n_91;
  wire p_Val2_51_reg_2211_reg_n_92;
  wire p_Val2_51_reg_2211_reg_n_93;
  wire p_Val2_51_reg_2211_reg_n_94;
  wire p_Val2_51_reg_2211_reg_n_95;
  wire p_Val2_51_reg_2211_reg_n_96;
  wire p_Val2_51_reg_2211_reg_n_97;
  wire p_Val2_51_reg_2211_reg_n_98;
  wire p_Val2_51_reg_2211_reg_n_99;
  wire p_Val2_53_reg_2216_reg_n_106;
  wire p_Val2_53_reg_2216_reg_n_107;
  wire p_Val2_53_reg_2216_reg_n_108;
  wire p_Val2_53_reg_2216_reg_n_109;
  wire p_Val2_53_reg_2216_reg_n_110;
  wire p_Val2_53_reg_2216_reg_n_111;
  wire p_Val2_53_reg_2216_reg_n_112;
  wire p_Val2_53_reg_2216_reg_n_113;
  wire p_Val2_53_reg_2216_reg_n_114;
  wire p_Val2_53_reg_2216_reg_n_115;
  wire p_Val2_53_reg_2216_reg_n_116;
  wire p_Val2_53_reg_2216_reg_n_117;
  wire p_Val2_53_reg_2216_reg_n_118;
  wire p_Val2_53_reg_2216_reg_n_119;
  wire p_Val2_53_reg_2216_reg_n_120;
  wire p_Val2_53_reg_2216_reg_n_121;
  wire p_Val2_53_reg_2216_reg_n_122;
  wire p_Val2_53_reg_2216_reg_n_123;
  wire p_Val2_53_reg_2216_reg_n_124;
  wire p_Val2_53_reg_2216_reg_n_125;
  wire p_Val2_53_reg_2216_reg_n_126;
  wire p_Val2_53_reg_2216_reg_n_127;
  wire p_Val2_53_reg_2216_reg_n_128;
  wire p_Val2_53_reg_2216_reg_n_129;
  wire p_Val2_53_reg_2216_reg_n_130;
  wire p_Val2_53_reg_2216_reg_n_131;
  wire p_Val2_53_reg_2216_reg_n_132;
  wire p_Val2_53_reg_2216_reg_n_133;
  wire p_Val2_53_reg_2216_reg_n_134;
  wire p_Val2_53_reg_2216_reg_n_135;
  wire p_Val2_53_reg_2216_reg_n_136;
  wire p_Val2_53_reg_2216_reg_n_137;
  wire p_Val2_53_reg_2216_reg_n_138;
  wire p_Val2_53_reg_2216_reg_n_139;
  wire p_Val2_53_reg_2216_reg_n_140;
  wire p_Val2_53_reg_2216_reg_n_141;
  wire p_Val2_53_reg_2216_reg_n_142;
  wire p_Val2_53_reg_2216_reg_n_143;
  wire p_Val2_53_reg_2216_reg_n_144;
  wire p_Val2_53_reg_2216_reg_n_145;
  wire p_Val2_53_reg_2216_reg_n_146;
  wire p_Val2_53_reg_2216_reg_n_147;
  wire p_Val2_53_reg_2216_reg_n_148;
  wire p_Val2_53_reg_2216_reg_n_149;
  wire p_Val2_53_reg_2216_reg_n_150;
  wire p_Val2_53_reg_2216_reg_n_151;
  wire p_Val2_53_reg_2216_reg_n_152;
  wire p_Val2_53_reg_2216_reg_n_153;
  wire p_Val2_55_reg_2221_reg_n_100;
  wire p_Val2_55_reg_2221_reg_n_101;
  wire p_Val2_55_reg_2221_reg_n_102;
  wire p_Val2_55_reg_2221_reg_n_103;
  wire p_Val2_55_reg_2221_reg_n_104;
  wire p_Val2_55_reg_2221_reg_n_105;
  wire p_Val2_55_reg_2221_reg_n_87;
  wire p_Val2_55_reg_2221_reg_n_88;
  wire p_Val2_55_reg_2221_reg_n_89;
  wire p_Val2_55_reg_2221_reg_n_90;
  wire p_Val2_55_reg_2221_reg_n_91;
  wire p_Val2_55_reg_2221_reg_n_92;
  wire p_Val2_55_reg_2221_reg_n_93;
  wire p_Val2_55_reg_2221_reg_n_94;
  wire p_Val2_55_reg_2221_reg_n_95;
  wire p_Val2_55_reg_2221_reg_n_96;
  wire p_Val2_55_reg_2221_reg_n_97;
  wire p_Val2_55_reg_2221_reg_n_98;
  wire p_Val2_55_reg_2221_reg_n_99;
  wire p_Val2_57_reg_2226_reg_n_106;
  wire p_Val2_57_reg_2226_reg_n_107;
  wire p_Val2_57_reg_2226_reg_n_108;
  wire p_Val2_57_reg_2226_reg_n_109;
  wire p_Val2_57_reg_2226_reg_n_110;
  wire p_Val2_57_reg_2226_reg_n_111;
  wire p_Val2_57_reg_2226_reg_n_112;
  wire p_Val2_57_reg_2226_reg_n_113;
  wire p_Val2_57_reg_2226_reg_n_114;
  wire p_Val2_57_reg_2226_reg_n_115;
  wire p_Val2_57_reg_2226_reg_n_116;
  wire p_Val2_57_reg_2226_reg_n_117;
  wire p_Val2_57_reg_2226_reg_n_118;
  wire p_Val2_57_reg_2226_reg_n_119;
  wire p_Val2_57_reg_2226_reg_n_120;
  wire p_Val2_57_reg_2226_reg_n_121;
  wire p_Val2_57_reg_2226_reg_n_122;
  wire p_Val2_57_reg_2226_reg_n_123;
  wire p_Val2_57_reg_2226_reg_n_124;
  wire p_Val2_57_reg_2226_reg_n_125;
  wire p_Val2_57_reg_2226_reg_n_126;
  wire p_Val2_57_reg_2226_reg_n_127;
  wire p_Val2_57_reg_2226_reg_n_128;
  wire p_Val2_57_reg_2226_reg_n_129;
  wire p_Val2_57_reg_2226_reg_n_130;
  wire p_Val2_57_reg_2226_reg_n_131;
  wire p_Val2_57_reg_2226_reg_n_132;
  wire p_Val2_57_reg_2226_reg_n_133;
  wire p_Val2_57_reg_2226_reg_n_134;
  wire p_Val2_57_reg_2226_reg_n_135;
  wire p_Val2_57_reg_2226_reg_n_136;
  wire p_Val2_57_reg_2226_reg_n_137;
  wire p_Val2_57_reg_2226_reg_n_138;
  wire p_Val2_57_reg_2226_reg_n_139;
  wire p_Val2_57_reg_2226_reg_n_140;
  wire p_Val2_57_reg_2226_reg_n_141;
  wire p_Val2_57_reg_2226_reg_n_142;
  wire p_Val2_57_reg_2226_reg_n_143;
  wire p_Val2_57_reg_2226_reg_n_144;
  wire p_Val2_57_reg_2226_reg_n_145;
  wire p_Val2_57_reg_2226_reg_n_146;
  wire p_Val2_57_reg_2226_reg_n_147;
  wire p_Val2_57_reg_2226_reg_n_148;
  wire p_Val2_57_reg_2226_reg_n_149;
  wire p_Val2_57_reg_2226_reg_n_150;
  wire p_Val2_57_reg_2226_reg_n_151;
  wire p_Val2_57_reg_2226_reg_n_152;
  wire p_Val2_57_reg_2226_reg_n_153;
  wire p_Val2_59_reg_2231_reg_n_106;
  wire p_Val2_59_reg_2231_reg_n_107;
  wire p_Val2_59_reg_2231_reg_n_108;
  wire p_Val2_59_reg_2231_reg_n_109;
  wire p_Val2_59_reg_2231_reg_n_110;
  wire p_Val2_59_reg_2231_reg_n_111;
  wire p_Val2_59_reg_2231_reg_n_112;
  wire p_Val2_59_reg_2231_reg_n_113;
  wire p_Val2_59_reg_2231_reg_n_114;
  wire p_Val2_59_reg_2231_reg_n_115;
  wire p_Val2_59_reg_2231_reg_n_116;
  wire p_Val2_59_reg_2231_reg_n_117;
  wire p_Val2_59_reg_2231_reg_n_118;
  wire p_Val2_59_reg_2231_reg_n_119;
  wire p_Val2_59_reg_2231_reg_n_120;
  wire p_Val2_59_reg_2231_reg_n_121;
  wire p_Val2_59_reg_2231_reg_n_122;
  wire p_Val2_59_reg_2231_reg_n_123;
  wire p_Val2_59_reg_2231_reg_n_124;
  wire p_Val2_59_reg_2231_reg_n_125;
  wire p_Val2_59_reg_2231_reg_n_126;
  wire p_Val2_59_reg_2231_reg_n_127;
  wire p_Val2_59_reg_2231_reg_n_128;
  wire p_Val2_59_reg_2231_reg_n_129;
  wire p_Val2_59_reg_2231_reg_n_130;
  wire p_Val2_59_reg_2231_reg_n_131;
  wire p_Val2_59_reg_2231_reg_n_132;
  wire p_Val2_59_reg_2231_reg_n_133;
  wire p_Val2_59_reg_2231_reg_n_134;
  wire p_Val2_59_reg_2231_reg_n_135;
  wire p_Val2_59_reg_2231_reg_n_136;
  wire p_Val2_59_reg_2231_reg_n_137;
  wire p_Val2_59_reg_2231_reg_n_138;
  wire p_Val2_59_reg_2231_reg_n_139;
  wire p_Val2_59_reg_2231_reg_n_140;
  wire p_Val2_59_reg_2231_reg_n_141;
  wire p_Val2_59_reg_2231_reg_n_142;
  wire p_Val2_59_reg_2231_reg_n_143;
  wire p_Val2_59_reg_2231_reg_n_144;
  wire p_Val2_59_reg_2231_reg_n_145;
  wire p_Val2_59_reg_2231_reg_n_146;
  wire p_Val2_59_reg_2231_reg_n_147;
  wire p_Val2_59_reg_2231_reg_n_148;
  wire p_Val2_59_reg_2231_reg_n_149;
  wire p_Val2_59_reg_2231_reg_n_150;
  wire p_Val2_59_reg_2231_reg_n_151;
  wire p_Val2_59_reg_2231_reg_n_152;
  wire p_Val2_59_reg_2231_reg_n_153;
  wire p_Val2_61_reg_2236_reg_n_106;
  wire p_Val2_61_reg_2236_reg_n_107;
  wire p_Val2_61_reg_2236_reg_n_108;
  wire p_Val2_61_reg_2236_reg_n_109;
  wire p_Val2_61_reg_2236_reg_n_110;
  wire p_Val2_61_reg_2236_reg_n_111;
  wire p_Val2_61_reg_2236_reg_n_112;
  wire p_Val2_61_reg_2236_reg_n_113;
  wire p_Val2_61_reg_2236_reg_n_114;
  wire p_Val2_61_reg_2236_reg_n_115;
  wire p_Val2_61_reg_2236_reg_n_116;
  wire p_Val2_61_reg_2236_reg_n_117;
  wire p_Val2_61_reg_2236_reg_n_118;
  wire p_Val2_61_reg_2236_reg_n_119;
  wire p_Val2_61_reg_2236_reg_n_120;
  wire p_Val2_61_reg_2236_reg_n_121;
  wire p_Val2_61_reg_2236_reg_n_122;
  wire p_Val2_61_reg_2236_reg_n_123;
  wire p_Val2_61_reg_2236_reg_n_124;
  wire p_Val2_61_reg_2236_reg_n_125;
  wire p_Val2_61_reg_2236_reg_n_126;
  wire p_Val2_61_reg_2236_reg_n_127;
  wire p_Val2_61_reg_2236_reg_n_128;
  wire p_Val2_61_reg_2236_reg_n_129;
  wire p_Val2_61_reg_2236_reg_n_130;
  wire p_Val2_61_reg_2236_reg_n_131;
  wire p_Val2_61_reg_2236_reg_n_132;
  wire p_Val2_61_reg_2236_reg_n_133;
  wire p_Val2_61_reg_2236_reg_n_134;
  wire p_Val2_61_reg_2236_reg_n_135;
  wire p_Val2_61_reg_2236_reg_n_136;
  wire p_Val2_61_reg_2236_reg_n_137;
  wire p_Val2_61_reg_2236_reg_n_138;
  wire p_Val2_61_reg_2236_reg_n_139;
  wire p_Val2_61_reg_2236_reg_n_140;
  wire p_Val2_61_reg_2236_reg_n_141;
  wire p_Val2_61_reg_2236_reg_n_142;
  wire p_Val2_61_reg_2236_reg_n_143;
  wire p_Val2_61_reg_2236_reg_n_144;
  wire p_Val2_61_reg_2236_reg_n_145;
  wire p_Val2_61_reg_2236_reg_n_146;
  wire p_Val2_61_reg_2236_reg_n_147;
  wire p_Val2_61_reg_2236_reg_n_148;
  wire p_Val2_61_reg_2236_reg_n_149;
  wire p_Val2_61_reg_2236_reg_n_150;
  wire p_Val2_61_reg_2236_reg_n_151;
  wire p_Val2_61_reg_2236_reg_n_152;
  wire p_Val2_61_reg_2236_reg_n_153;
  wire p_Val2_63_reg_2241_reg_n_100;
  wire p_Val2_63_reg_2241_reg_n_101;
  wire p_Val2_63_reg_2241_reg_n_102;
  wire p_Val2_63_reg_2241_reg_n_103;
  wire p_Val2_63_reg_2241_reg_n_104;
  wire p_Val2_63_reg_2241_reg_n_105;
  wire p_Val2_63_reg_2241_reg_n_86;
  wire p_Val2_63_reg_2241_reg_n_87;
  wire p_Val2_63_reg_2241_reg_n_88;
  wire p_Val2_63_reg_2241_reg_n_89;
  wire p_Val2_63_reg_2241_reg_n_90;
  wire p_Val2_63_reg_2241_reg_n_91;
  wire p_Val2_63_reg_2241_reg_n_92;
  wire p_Val2_63_reg_2241_reg_n_93;
  wire p_Val2_63_reg_2241_reg_n_94;
  wire p_Val2_63_reg_2241_reg_n_95;
  wire p_Val2_63_reg_2241_reg_n_96;
  wire p_Val2_63_reg_2241_reg_n_97;
  wire p_Val2_63_reg_2241_reg_n_98;
  wire p_Val2_63_reg_2241_reg_n_99;
  wire p_Val2_65_reg_2246_reg_n_106;
  wire p_Val2_65_reg_2246_reg_n_107;
  wire p_Val2_65_reg_2246_reg_n_108;
  wire p_Val2_65_reg_2246_reg_n_109;
  wire p_Val2_65_reg_2246_reg_n_110;
  wire p_Val2_65_reg_2246_reg_n_111;
  wire p_Val2_65_reg_2246_reg_n_112;
  wire p_Val2_65_reg_2246_reg_n_113;
  wire p_Val2_65_reg_2246_reg_n_114;
  wire p_Val2_65_reg_2246_reg_n_115;
  wire p_Val2_65_reg_2246_reg_n_116;
  wire p_Val2_65_reg_2246_reg_n_117;
  wire p_Val2_65_reg_2246_reg_n_118;
  wire p_Val2_65_reg_2246_reg_n_119;
  wire p_Val2_65_reg_2246_reg_n_120;
  wire p_Val2_65_reg_2246_reg_n_121;
  wire p_Val2_65_reg_2246_reg_n_122;
  wire p_Val2_65_reg_2246_reg_n_123;
  wire p_Val2_65_reg_2246_reg_n_124;
  wire p_Val2_65_reg_2246_reg_n_125;
  wire p_Val2_65_reg_2246_reg_n_126;
  wire p_Val2_65_reg_2246_reg_n_127;
  wire p_Val2_65_reg_2246_reg_n_128;
  wire p_Val2_65_reg_2246_reg_n_129;
  wire p_Val2_65_reg_2246_reg_n_130;
  wire p_Val2_65_reg_2246_reg_n_131;
  wire p_Val2_65_reg_2246_reg_n_132;
  wire p_Val2_65_reg_2246_reg_n_133;
  wire p_Val2_65_reg_2246_reg_n_134;
  wire p_Val2_65_reg_2246_reg_n_135;
  wire p_Val2_65_reg_2246_reg_n_136;
  wire p_Val2_65_reg_2246_reg_n_137;
  wire p_Val2_65_reg_2246_reg_n_138;
  wire p_Val2_65_reg_2246_reg_n_139;
  wire p_Val2_65_reg_2246_reg_n_140;
  wire p_Val2_65_reg_2246_reg_n_141;
  wire p_Val2_65_reg_2246_reg_n_142;
  wire p_Val2_65_reg_2246_reg_n_143;
  wire p_Val2_65_reg_2246_reg_n_144;
  wire p_Val2_65_reg_2246_reg_n_145;
  wire p_Val2_65_reg_2246_reg_n_146;
  wire p_Val2_65_reg_2246_reg_n_147;
  wire p_Val2_65_reg_2246_reg_n_148;
  wire p_Val2_65_reg_2246_reg_n_149;
  wire p_Val2_65_reg_2246_reg_n_150;
  wire p_Val2_65_reg_2246_reg_n_151;
  wire p_Val2_65_reg_2246_reg_n_152;
  wire p_Val2_65_reg_2246_reg_n_153;
  wire p_Val2_67_reg_2251_reg_n_106;
  wire p_Val2_67_reg_2251_reg_n_107;
  wire p_Val2_67_reg_2251_reg_n_108;
  wire p_Val2_67_reg_2251_reg_n_109;
  wire p_Val2_67_reg_2251_reg_n_110;
  wire p_Val2_67_reg_2251_reg_n_111;
  wire p_Val2_67_reg_2251_reg_n_112;
  wire p_Val2_67_reg_2251_reg_n_113;
  wire p_Val2_67_reg_2251_reg_n_114;
  wire p_Val2_67_reg_2251_reg_n_115;
  wire p_Val2_67_reg_2251_reg_n_116;
  wire p_Val2_67_reg_2251_reg_n_117;
  wire p_Val2_67_reg_2251_reg_n_118;
  wire p_Val2_67_reg_2251_reg_n_119;
  wire p_Val2_67_reg_2251_reg_n_120;
  wire p_Val2_67_reg_2251_reg_n_121;
  wire p_Val2_67_reg_2251_reg_n_122;
  wire p_Val2_67_reg_2251_reg_n_123;
  wire p_Val2_67_reg_2251_reg_n_124;
  wire p_Val2_67_reg_2251_reg_n_125;
  wire p_Val2_67_reg_2251_reg_n_126;
  wire p_Val2_67_reg_2251_reg_n_127;
  wire p_Val2_67_reg_2251_reg_n_128;
  wire p_Val2_67_reg_2251_reg_n_129;
  wire p_Val2_67_reg_2251_reg_n_130;
  wire p_Val2_67_reg_2251_reg_n_131;
  wire p_Val2_67_reg_2251_reg_n_132;
  wire p_Val2_67_reg_2251_reg_n_133;
  wire p_Val2_67_reg_2251_reg_n_134;
  wire p_Val2_67_reg_2251_reg_n_135;
  wire p_Val2_67_reg_2251_reg_n_136;
  wire p_Val2_67_reg_2251_reg_n_137;
  wire p_Val2_67_reg_2251_reg_n_138;
  wire p_Val2_67_reg_2251_reg_n_139;
  wire p_Val2_67_reg_2251_reg_n_140;
  wire p_Val2_67_reg_2251_reg_n_141;
  wire p_Val2_67_reg_2251_reg_n_142;
  wire p_Val2_67_reg_2251_reg_n_143;
  wire p_Val2_67_reg_2251_reg_n_144;
  wire p_Val2_67_reg_2251_reg_n_145;
  wire p_Val2_67_reg_2251_reg_n_146;
  wire p_Val2_67_reg_2251_reg_n_147;
  wire p_Val2_67_reg_2251_reg_n_148;
  wire p_Val2_67_reg_2251_reg_n_149;
  wire p_Val2_67_reg_2251_reg_n_150;
  wire p_Val2_67_reg_2251_reg_n_151;
  wire p_Val2_67_reg_2251_reg_n_152;
  wire p_Val2_67_reg_2251_reg_n_153;
  wire p_Val2_69_reg_2256_reg_n_106;
  wire p_Val2_69_reg_2256_reg_n_107;
  wire p_Val2_69_reg_2256_reg_n_108;
  wire p_Val2_69_reg_2256_reg_n_109;
  wire p_Val2_69_reg_2256_reg_n_110;
  wire p_Val2_69_reg_2256_reg_n_111;
  wire p_Val2_69_reg_2256_reg_n_112;
  wire p_Val2_69_reg_2256_reg_n_113;
  wire p_Val2_69_reg_2256_reg_n_114;
  wire p_Val2_69_reg_2256_reg_n_115;
  wire p_Val2_69_reg_2256_reg_n_116;
  wire p_Val2_69_reg_2256_reg_n_117;
  wire p_Val2_69_reg_2256_reg_n_118;
  wire p_Val2_69_reg_2256_reg_n_119;
  wire p_Val2_69_reg_2256_reg_n_120;
  wire p_Val2_69_reg_2256_reg_n_121;
  wire p_Val2_69_reg_2256_reg_n_122;
  wire p_Val2_69_reg_2256_reg_n_123;
  wire p_Val2_69_reg_2256_reg_n_124;
  wire p_Val2_69_reg_2256_reg_n_125;
  wire p_Val2_69_reg_2256_reg_n_126;
  wire p_Val2_69_reg_2256_reg_n_127;
  wire p_Val2_69_reg_2256_reg_n_128;
  wire p_Val2_69_reg_2256_reg_n_129;
  wire p_Val2_69_reg_2256_reg_n_130;
  wire p_Val2_69_reg_2256_reg_n_131;
  wire p_Val2_69_reg_2256_reg_n_132;
  wire p_Val2_69_reg_2256_reg_n_133;
  wire p_Val2_69_reg_2256_reg_n_134;
  wire p_Val2_69_reg_2256_reg_n_135;
  wire p_Val2_69_reg_2256_reg_n_136;
  wire p_Val2_69_reg_2256_reg_n_137;
  wire p_Val2_69_reg_2256_reg_n_138;
  wire p_Val2_69_reg_2256_reg_n_139;
  wire p_Val2_69_reg_2256_reg_n_140;
  wire p_Val2_69_reg_2256_reg_n_141;
  wire p_Val2_69_reg_2256_reg_n_142;
  wire p_Val2_69_reg_2256_reg_n_143;
  wire p_Val2_69_reg_2256_reg_n_144;
  wire p_Val2_69_reg_2256_reg_n_145;
  wire p_Val2_69_reg_2256_reg_n_146;
  wire p_Val2_69_reg_2256_reg_n_147;
  wire p_Val2_69_reg_2256_reg_n_148;
  wire p_Val2_69_reg_2256_reg_n_149;
  wire p_Val2_69_reg_2256_reg_n_150;
  wire p_Val2_69_reg_2256_reg_n_151;
  wire p_Val2_69_reg_2256_reg_n_152;
  wire p_Val2_69_reg_2256_reg_n_153;
  wire p_Val2_71_reg_2261_reg_n_106;
  wire p_Val2_71_reg_2261_reg_n_107;
  wire p_Val2_71_reg_2261_reg_n_108;
  wire p_Val2_71_reg_2261_reg_n_109;
  wire p_Val2_71_reg_2261_reg_n_110;
  wire p_Val2_71_reg_2261_reg_n_111;
  wire p_Val2_71_reg_2261_reg_n_112;
  wire p_Val2_71_reg_2261_reg_n_113;
  wire p_Val2_71_reg_2261_reg_n_114;
  wire p_Val2_71_reg_2261_reg_n_115;
  wire p_Val2_71_reg_2261_reg_n_116;
  wire p_Val2_71_reg_2261_reg_n_117;
  wire p_Val2_71_reg_2261_reg_n_118;
  wire p_Val2_71_reg_2261_reg_n_119;
  wire p_Val2_71_reg_2261_reg_n_120;
  wire p_Val2_71_reg_2261_reg_n_121;
  wire p_Val2_71_reg_2261_reg_n_122;
  wire p_Val2_71_reg_2261_reg_n_123;
  wire p_Val2_71_reg_2261_reg_n_124;
  wire p_Val2_71_reg_2261_reg_n_125;
  wire p_Val2_71_reg_2261_reg_n_126;
  wire p_Val2_71_reg_2261_reg_n_127;
  wire p_Val2_71_reg_2261_reg_n_128;
  wire p_Val2_71_reg_2261_reg_n_129;
  wire p_Val2_71_reg_2261_reg_n_130;
  wire p_Val2_71_reg_2261_reg_n_131;
  wire p_Val2_71_reg_2261_reg_n_132;
  wire p_Val2_71_reg_2261_reg_n_133;
  wire p_Val2_71_reg_2261_reg_n_134;
  wire p_Val2_71_reg_2261_reg_n_135;
  wire p_Val2_71_reg_2261_reg_n_136;
  wire p_Val2_71_reg_2261_reg_n_137;
  wire p_Val2_71_reg_2261_reg_n_138;
  wire p_Val2_71_reg_2261_reg_n_139;
  wire p_Val2_71_reg_2261_reg_n_140;
  wire p_Val2_71_reg_2261_reg_n_141;
  wire p_Val2_71_reg_2261_reg_n_142;
  wire p_Val2_71_reg_2261_reg_n_143;
  wire p_Val2_71_reg_2261_reg_n_144;
  wire p_Val2_71_reg_2261_reg_n_145;
  wire p_Val2_71_reg_2261_reg_n_146;
  wire p_Val2_71_reg_2261_reg_n_147;
  wire p_Val2_71_reg_2261_reg_n_148;
  wire p_Val2_71_reg_2261_reg_n_149;
  wire p_Val2_71_reg_2261_reg_n_150;
  wire p_Val2_71_reg_2261_reg_n_151;
  wire p_Val2_71_reg_2261_reg_n_152;
  wire p_Val2_71_reg_2261_reg_n_153;
  wire p_Val2_73_reg_2266_reg_n_106;
  wire p_Val2_73_reg_2266_reg_n_107;
  wire p_Val2_73_reg_2266_reg_n_108;
  wire p_Val2_73_reg_2266_reg_n_109;
  wire p_Val2_73_reg_2266_reg_n_110;
  wire p_Val2_73_reg_2266_reg_n_111;
  wire p_Val2_73_reg_2266_reg_n_112;
  wire p_Val2_73_reg_2266_reg_n_113;
  wire p_Val2_73_reg_2266_reg_n_114;
  wire p_Val2_73_reg_2266_reg_n_115;
  wire p_Val2_73_reg_2266_reg_n_116;
  wire p_Val2_73_reg_2266_reg_n_117;
  wire p_Val2_73_reg_2266_reg_n_118;
  wire p_Val2_73_reg_2266_reg_n_119;
  wire p_Val2_73_reg_2266_reg_n_120;
  wire p_Val2_73_reg_2266_reg_n_121;
  wire p_Val2_73_reg_2266_reg_n_122;
  wire p_Val2_73_reg_2266_reg_n_123;
  wire p_Val2_73_reg_2266_reg_n_124;
  wire p_Val2_73_reg_2266_reg_n_125;
  wire p_Val2_73_reg_2266_reg_n_126;
  wire p_Val2_73_reg_2266_reg_n_127;
  wire p_Val2_73_reg_2266_reg_n_128;
  wire p_Val2_73_reg_2266_reg_n_129;
  wire p_Val2_73_reg_2266_reg_n_130;
  wire p_Val2_73_reg_2266_reg_n_131;
  wire p_Val2_73_reg_2266_reg_n_132;
  wire p_Val2_73_reg_2266_reg_n_133;
  wire p_Val2_73_reg_2266_reg_n_134;
  wire p_Val2_73_reg_2266_reg_n_135;
  wire p_Val2_73_reg_2266_reg_n_136;
  wire p_Val2_73_reg_2266_reg_n_137;
  wire p_Val2_73_reg_2266_reg_n_138;
  wire p_Val2_73_reg_2266_reg_n_139;
  wire p_Val2_73_reg_2266_reg_n_140;
  wire p_Val2_73_reg_2266_reg_n_141;
  wire p_Val2_73_reg_2266_reg_n_142;
  wire p_Val2_73_reg_2266_reg_n_143;
  wire p_Val2_73_reg_2266_reg_n_144;
  wire p_Val2_73_reg_2266_reg_n_145;
  wire p_Val2_73_reg_2266_reg_n_146;
  wire p_Val2_73_reg_2266_reg_n_147;
  wire p_Val2_73_reg_2266_reg_n_148;
  wire p_Val2_73_reg_2266_reg_n_149;
  wire p_Val2_73_reg_2266_reg_n_150;
  wire p_Val2_73_reg_2266_reg_n_151;
  wire p_Val2_73_reg_2266_reg_n_152;
  wire p_Val2_73_reg_2266_reg_n_153;
  wire p_Val2_75_reg_2271_reg_n_106;
  wire p_Val2_75_reg_2271_reg_n_107;
  wire p_Val2_75_reg_2271_reg_n_108;
  wire p_Val2_75_reg_2271_reg_n_109;
  wire p_Val2_75_reg_2271_reg_n_110;
  wire p_Val2_75_reg_2271_reg_n_111;
  wire p_Val2_75_reg_2271_reg_n_112;
  wire p_Val2_75_reg_2271_reg_n_113;
  wire p_Val2_75_reg_2271_reg_n_114;
  wire p_Val2_75_reg_2271_reg_n_115;
  wire p_Val2_75_reg_2271_reg_n_116;
  wire p_Val2_75_reg_2271_reg_n_117;
  wire p_Val2_75_reg_2271_reg_n_118;
  wire p_Val2_75_reg_2271_reg_n_119;
  wire p_Val2_75_reg_2271_reg_n_120;
  wire p_Val2_75_reg_2271_reg_n_121;
  wire p_Val2_75_reg_2271_reg_n_122;
  wire p_Val2_75_reg_2271_reg_n_123;
  wire p_Val2_75_reg_2271_reg_n_124;
  wire p_Val2_75_reg_2271_reg_n_125;
  wire p_Val2_75_reg_2271_reg_n_126;
  wire p_Val2_75_reg_2271_reg_n_127;
  wire p_Val2_75_reg_2271_reg_n_128;
  wire p_Val2_75_reg_2271_reg_n_129;
  wire p_Val2_75_reg_2271_reg_n_130;
  wire p_Val2_75_reg_2271_reg_n_131;
  wire p_Val2_75_reg_2271_reg_n_132;
  wire p_Val2_75_reg_2271_reg_n_133;
  wire p_Val2_75_reg_2271_reg_n_134;
  wire p_Val2_75_reg_2271_reg_n_135;
  wire p_Val2_75_reg_2271_reg_n_136;
  wire p_Val2_75_reg_2271_reg_n_137;
  wire p_Val2_75_reg_2271_reg_n_138;
  wire p_Val2_75_reg_2271_reg_n_139;
  wire p_Val2_75_reg_2271_reg_n_140;
  wire p_Val2_75_reg_2271_reg_n_141;
  wire p_Val2_75_reg_2271_reg_n_142;
  wire p_Val2_75_reg_2271_reg_n_143;
  wire p_Val2_75_reg_2271_reg_n_144;
  wire p_Val2_75_reg_2271_reg_n_145;
  wire p_Val2_75_reg_2271_reg_n_146;
  wire p_Val2_75_reg_2271_reg_n_147;
  wire p_Val2_75_reg_2271_reg_n_148;
  wire p_Val2_75_reg_2271_reg_n_149;
  wire p_Val2_75_reg_2271_reg_n_150;
  wire p_Val2_75_reg_2271_reg_n_151;
  wire p_Val2_75_reg_2271_reg_n_152;
  wire p_Val2_75_reg_2271_reg_n_153;
  wire p_Val2_77_reg_2276_reg_n_106;
  wire p_Val2_77_reg_2276_reg_n_107;
  wire p_Val2_77_reg_2276_reg_n_108;
  wire p_Val2_77_reg_2276_reg_n_109;
  wire p_Val2_77_reg_2276_reg_n_110;
  wire p_Val2_77_reg_2276_reg_n_111;
  wire p_Val2_77_reg_2276_reg_n_112;
  wire p_Val2_77_reg_2276_reg_n_113;
  wire p_Val2_77_reg_2276_reg_n_114;
  wire p_Val2_77_reg_2276_reg_n_115;
  wire p_Val2_77_reg_2276_reg_n_116;
  wire p_Val2_77_reg_2276_reg_n_117;
  wire p_Val2_77_reg_2276_reg_n_118;
  wire p_Val2_77_reg_2276_reg_n_119;
  wire p_Val2_77_reg_2276_reg_n_120;
  wire p_Val2_77_reg_2276_reg_n_121;
  wire p_Val2_77_reg_2276_reg_n_122;
  wire p_Val2_77_reg_2276_reg_n_123;
  wire p_Val2_77_reg_2276_reg_n_124;
  wire p_Val2_77_reg_2276_reg_n_125;
  wire p_Val2_77_reg_2276_reg_n_126;
  wire p_Val2_77_reg_2276_reg_n_127;
  wire p_Val2_77_reg_2276_reg_n_128;
  wire p_Val2_77_reg_2276_reg_n_129;
  wire p_Val2_77_reg_2276_reg_n_130;
  wire p_Val2_77_reg_2276_reg_n_131;
  wire p_Val2_77_reg_2276_reg_n_132;
  wire p_Val2_77_reg_2276_reg_n_133;
  wire p_Val2_77_reg_2276_reg_n_134;
  wire p_Val2_77_reg_2276_reg_n_135;
  wire p_Val2_77_reg_2276_reg_n_136;
  wire p_Val2_77_reg_2276_reg_n_137;
  wire p_Val2_77_reg_2276_reg_n_138;
  wire p_Val2_77_reg_2276_reg_n_139;
  wire p_Val2_77_reg_2276_reg_n_140;
  wire p_Val2_77_reg_2276_reg_n_141;
  wire p_Val2_77_reg_2276_reg_n_142;
  wire p_Val2_77_reg_2276_reg_n_143;
  wire p_Val2_77_reg_2276_reg_n_144;
  wire p_Val2_77_reg_2276_reg_n_145;
  wire p_Val2_77_reg_2276_reg_n_146;
  wire p_Val2_77_reg_2276_reg_n_147;
  wire p_Val2_77_reg_2276_reg_n_148;
  wire p_Val2_77_reg_2276_reg_n_149;
  wire p_Val2_77_reg_2276_reg_n_150;
  wire p_Val2_77_reg_2276_reg_n_151;
  wire p_Val2_77_reg_2276_reg_n_152;
  wire p_Val2_77_reg_2276_reg_n_153;
  wire p_Val2_79_reg_2281_reg_n_100;
  wire p_Val2_79_reg_2281_reg_n_101;
  wire p_Val2_79_reg_2281_reg_n_102;
  wire p_Val2_79_reg_2281_reg_n_103;
  wire p_Val2_79_reg_2281_reg_n_104;
  wire p_Val2_79_reg_2281_reg_n_105;
  wire p_Val2_79_reg_2281_reg_n_85;
  wire p_Val2_79_reg_2281_reg_n_86;
  wire p_Val2_79_reg_2281_reg_n_87;
  wire p_Val2_79_reg_2281_reg_n_88;
  wire p_Val2_79_reg_2281_reg_n_89;
  wire p_Val2_79_reg_2281_reg_n_90;
  wire p_Val2_79_reg_2281_reg_n_91;
  wire p_Val2_79_reg_2281_reg_n_92;
  wire p_Val2_79_reg_2281_reg_n_93;
  wire p_Val2_79_reg_2281_reg_n_94;
  wire p_Val2_79_reg_2281_reg_n_95;
  wire p_Val2_79_reg_2281_reg_n_96;
  wire p_Val2_79_reg_2281_reg_n_97;
  wire p_Val2_79_reg_2281_reg_n_98;
  wire p_Val2_79_reg_2281_reg_n_99;
  wire p_Val2_81_reg_2286_reg_n_106;
  wire p_Val2_81_reg_2286_reg_n_107;
  wire p_Val2_81_reg_2286_reg_n_108;
  wire p_Val2_81_reg_2286_reg_n_109;
  wire p_Val2_81_reg_2286_reg_n_110;
  wire p_Val2_81_reg_2286_reg_n_111;
  wire p_Val2_81_reg_2286_reg_n_112;
  wire p_Val2_81_reg_2286_reg_n_113;
  wire p_Val2_81_reg_2286_reg_n_114;
  wire p_Val2_81_reg_2286_reg_n_115;
  wire p_Val2_81_reg_2286_reg_n_116;
  wire p_Val2_81_reg_2286_reg_n_117;
  wire p_Val2_81_reg_2286_reg_n_118;
  wire p_Val2_81_reg_2286_reg_n_119;
  wire p_Val2_81_reg_2286_reg_n_120;
  wire p_Val2_81_reg_2286_reg_n_121;
  wire p_Val2_81_reg_2286_reg_n_122;
  wire p_Val2_81_reg_2286_reg_n_123;
  wire p_Val2_81_reg_2286_reg_n_124;
  wire p_Val2_81_reg_2286_reg_n_125;
  wire p_Val2_81_reg_2286_reg_n_126;
  wire p_Val2_81_reg_2286_reg_n_127;
  wire p_Val2_81_reg_2286_reg_n_128;
  wire p_Val2_81_reg_2286_reg_n_129;
  wire p_Val2_81_reg_2286_reg_n_130;
  wire p_Val2_81_reg_2286_reg_n_131;
  wire p_Val2_81_reg_2286_reg_n_132;
  wire p_Val2_81_reg_2286_reg_n_133;
  wire p_Val2_81_reg_2286_reg_n_134;
  wire p_Val2_81_reg_2286_reg_n_135;
  wire p_Val2_81_reg_2286_reg_n_136;
  wire p_Val2_81_reg_2286_reg_n_137;
  wire p_Val2_81_reg_2286_reg_n_138;
  wire p_Val2_81_reg_2286_reg_n_139;
  wire p_Val2_81_reg_2286_reg_n_140;
  wire p_Val2_81_reg_2286_reg_n_141;
  wire p_Val2_81_reg_2286_reg_n_142;
  wire p_Val2_81_reg_2286_reg_n_143;
  wire p_Val2_81_reg_2286_reg_n_144;
  wire p_Val2_81_reg_2286_reg_n_145;
  wire p_Val2_81_reg_2286_reg_n_146;
  wire p_Val2_81_reg_2286_reg_n_147;
  wire p_Val2_81_reg_2286_reg_n_148;
  wire p_Val2_81_reg_2286_reg_n_149;
  wire p_Val2_81_reg_2286_reg_n_150;
  wire p_Val2_81_reg_2286_reg_n_151;
  wire p_Val2_81_reg_2286_reg_n_152;
  wire p_Val2_81_reg_2286_reg_n_153;
  wire p_Val2_83_reg_2291_reg_n_106;
  wire p_Val2_83_reg_2291_reg_n_107;
  wire p_Val2_83_reg_2291_reg_n_108;
  wire p_Val2_83_reg_2291_reg_n_109;
  wire p_Val2_83_reg_2291_reg_n_110;
  wire p_Val2_83_reg_2291_reg_n_111;
  wire p_Val2_83_reg_2291_reg_n_112;
  wire p_Val2_83_reg_2291_reg_n_113;
  wire p_Val2_83_reg_2291_reg_n_114;
  wire p_Val2_83_reg_2291_reg_n_115;
  wire p_Val2_83_reg_2291_reg_n_116;
  wire p_Val2_83_reg_2291_reg_n_117;
  wire p_Val2_83_reg_2291_reg_n_118;
  wire p_Val2_83_reg_2291_reg_n_119;
  wire p_Val2_83_reg_2291_reg_n_120;
  wire p_Val2_83_reg_2291_reg_n_121;
  wire p_Val2_83_reg_2291_reg_n_122;
  wire p_Val2_83_reg_2291_reg_n_123;
  wire p_Val2_83_reg_2291_reg_n_124;
  wire p_Val2_83_reg_2291_reg_n_125;
  wire p_Val2_83_reg_2291_reg_n_126;
  wire p_Val2_83_reg_2291_reg_n_127;
  wire p_Val2_83_reg_2291_reg_n_128;
  wire p_Val2_83_reg_2291_reg_n_129;
  wire p_Val2_83_reg_2291_reg_n_130;
  wire p_Val2_83_reg_2291_reg_n_131;
  wire p_Val2_83_reg_2291_reg_n_132;
  wire p_Val2_83_reg_2291_reg_n_133;
  wire p_Val2_83_reg_2291_reg_n_134;
  wire p_Val2_83_reg_2291_reg_n_135;
  wire p_Val2_83_reg_2291_reg_n_136;
  wire p_Val2_83_reg_2291_reg_n_137;
  wire p_Val2_83_reg_2291_reg_n_138;
  wire p_Val2_83_reg_2291_reg_n_139;
  wire p_Val2_83_reg_2291_reg_n_140;
  wire p_Val2_83_reg_2291_reg_n_141;
  wire p_Val2_83_reg_2291_reg_n_142;
  wire p_Val2_83_reg_2291_reg_n_143;
  wire p_Val2_83_reg_2291_reg_n_144;
  wire p_Val2_83_reg_2291_reg_n_145;
  wire p_Val2_83_reg_2291_reg_n_146;
  wire p_Val2_83_reg_2291_reg_n_147;
  wire p_Val2_83_reg_2291_reg_n_148;
  wire p_Val2_83_reg_2291_reg_n_149;
  wire p_Val2_83_reg_2291_reg_n_150;
  wire p_Val2_83_reg_2291_reg_n_151;
  wire p_Val2_83_reg_2291_reg_n_152;
  wire p_Val2_83_reg_2291_reg_n_153;
  wire p_Val2_85_reg_2296_reg_n_106;
  wire p_Val2_85_reg_2296_reg_n_107;
  wire p_Val2_85_reg_2296_reg_n_108;
  wire p_Val2_85_reg_2296_reg_n_109;
  wire p_Val2_85_reg_2296_reg_n_110;
  wire p_Val2_85_reg_2296_reg_n_111;
  wire p_Val2_85_reg_2296_reg_n_112;
  wire p_Val2_85_reg_2296_reg_n_113;
  wire p_Val2_85_reg_2296_reg_n_114;
  wire p_Val2_85_reg_2296_reg_n_115;
  wire p_Val2_85_reg_2296_reg_n_116;
  wire p_Val2_85_reg_2296_reg_n_117;
  wire p_Val2_85_reg_2296_reg_n_118;
  wire p_Val2_85_reg_2296_reg_n_119;
  wire p_Val2_85_reg_2296_reg_n_120;
  wire p_Val2_85_reg_2296_reg_n_121;
  wire p_Val2_85_reg_2296_reg_n_122;
  wire p_Val2_85_reg_2296_reg_n_123;
  wire p_Val2_85_reg_2296_reg_n_124;
  wire p_Val2_85_reg_2296_reg_n_125;
  wire p_Val2_85_reg_2296_reg_n_126;
  wire p_Val2_85_reg_2296_reg_n_127;
  wire p_Val2_85_reg_2296_reg_n_128;
  wire p_Val2_85_reg_2296_reg_n_129;
  wire p_Val2_85_reg_2296_reg_n_130;
  wire p_Val2_85_reg_2296_reg_n_131;
  wire p_Val2_85_reg_2296_reg_n_132;
  wire p_Val2_85_reg_2296_reg_n_133;
  wire p_Val2_85_reg_2296_reg_n_134;
  wire p_Val2_85_reg_2296_reg_n_135;
  wire p_Val2_85_reg_2296_reg_n_136;
  wire p_Val2_85_reg_2296_reg_n_137;
  wire p_Val2_85_reg_2296_reg_n_138;
  wire p_Val2_85_reg_2296_reg_n_139;
  wire p_Val2_85_reg_2296_reg_n_140;
  wire p_Val2_85_reg_2296_reg_n_141;
  wire p_Val2_85_reg_2296_reg_n_142;
  wire p_Val2_85_reg_2296_reg_n_143;
  wire p_Val2_85_reg_2296_reg_n_144;
  wire p_Val2_85_reg_2296_reg_n_145;
  wire p_Val2_85_reg_2296_reg_n_146;
  wire p_Val2_85_reg_2296_reg_n_147;
  wire p_Val2_85_reg_2296_reg_n_148;
  wire p_Val2_85_reg_2296_reg_n_149;
  wire p_Val2_85_reg_2296_reg_n_150;
  wire p_Val2_85_reg_2296_reg_n_151;
  wire p_Val2_85_reg_2296_reg_n_152;
  wire p_Val2_85_reg_2296_reg_n_153;
  wire p_Val2_87_reg_2301_reg_n_106;
  wire p_Val2_87_reg_2301_reg_n_107;
  wire p_Val2_87_reg_2301_reg_n_108;
  wire p_Val2_87_reg_2301_reg_n_109;
  wire p_Val2_87_reg_2301_reg_n_110;
  wire p_Val2_87_reg_2301_reg_n_111;
  wire p_Val2_87_reg_2301_reg_n_112;
  wire p_Val2_87_reg_2301_reg_n_113;
  wire p_Val2_87_reg_2301_reg_n_114;
  wire p_Val2_87_reg_2301_reg_n_115;
  wire p_Val2_87_reg_2301_reg_n_116;
  wire p_Val2_87_reg_2301_reg_n_117;
  wire p_Val2_87_reg_2301_reg_n_118;
  wire p_Val2_87_reg_2301_reg_n_119;
  wire p_Val2_87_reg_2301_reg_n_120;
  wire p_Val2_87_reg_2301_reg_n_121;
  wire p_Val2_87_reg_2301_reg_n_122;
  wire p_Val2_87_reg_2301_reg_n_123;
  wire p_Val2_87_reg_2301_reg_n_124;
  wire p_Val2_87_reg_2301_reg_n_125;
  wire p_Val2_87_reg_2301_reg_n_126;
  wire p_Val2_87_reg_2301_reg_n_127;
  wire p_Val2_87_reg_2301_reg_n_128;
  wire p_Val2_87_reg_2301_reg_n_129;
  wire p_Val2_87_reg_2301_reg_n_130;
  wire p_Val2_87_reg_2301_reg_n_131;
  wire p_Val2_87_reg_2301_reg_n_132;
  wire p_Val2_87_reg_2301_reg_n_133;
  wire p_Val2_87_reg_2301_reg_n_134;
  wire p_Val2_87_reg_2301_reg_n_135;
  wire p_Val2_87_reg_2301_reg_n_136;
  wire p_Val2_87_reg_2301_reg_n_137;
  wire p_Val2_87_reg_2301_reg_n_138;
  wire p_Val2_87_reg_2301_reg_n_139;
  wire p_Val2_87_reg_2301_reg_n_140;
  wire p_Val2_87_reg_2301_reg_n_141;
  wire p_Val2_87_reg_2301_reg_n_142;
  wire p_Val2_87_reg_2301_reg_n_143;
  wire p_Val2_87_reg_2301_reg_n_144;
  wire p_Val2_87_reg_2301_reg_n_145;
  wire p_Val2_87_reg_2301_reg_n_146;
  wire p_Val2_87_reg_2301_reg_n_147;
  wire p_Val2_87_reg_2301_reg_n_148;
  wire p_Val2_87_reg_2301_reg_n_149;
  wire p_Val2_87_reg_2301_reg_n_150;
  wire p_Val2_87_reg_2301_reg_n_151;
  wire p_Val2_87_reg_2301_reg_n_152;
  wire p_Val2_87_reg_2301_reg_n_153;
  wire p_Val2_89_reg_2306_reg_n_106;
  wire p_Val2_89_reg_2306_reg_n_107;
  wire p_Val2_89_reg_2306_reg_n_108;
  wire p_Val2_89_reg_2306_reg_n_109;
  wire p_Val2_89_reg_2306_reg_n_110;
  wire p_Val2_89_reg_2306_reg_n_111;
  wire p_Val2_89_reg_2306_reg_n_112;
  wire p_Val2_89_reg_2306_reg_n_113;
  wire p_Val2_89_reg_2306_reg_n_114;
  wire p_Val2_89_reg_2306_reg_n_115;
  wire p_Val2_89_reg_2306_reg_n_116;
  wire p_Val2_89_reg_2306_reg_n_117;
  wire p_Val2_89_reg_2306_reg_n_118;
  wire p_Val2_89_reg_2306_reg_n_119;
  wire p_Val2_89_reg_2306_reg_n_120;
  wire p_Val2_89_reg_2306_reg_n_121;
  wire p_Val2_89_reg_2306_reg_n_122;
  wire p_Val2_89_reg_2306_reg_n_123;
  wire p_Val2_89_reg_2306_reg_n_124;
  wire p_Val2_89_reg_2306_reg_n_125;
  wire p_Val2_89_reg_2306_reg_n_126;
  wire p_Val2_89_reg_2306_reg_n_127;
  wire p_Val2_89_reg_2306_reg_n_128;
  wire p_Val2_89_reg_2306_reg_n_129;
  wire p_Val2_89_reg_2306_reg_n_130;
  wire p_Val2_89_reg_2306_reg_n_131;
  wire p_Val2_89_reg_2306_reg_n_132;
  wire p_Val2_89_reg_2306_reg_n_133;
  wire p_Val2_89_reg_2306_reg_n_134;
  wire p_Val2_89_reg_2306_reg_n_135;
  wire p_Val2_89_reg_2306_reg_n_136;
  wire p_Val2_89_reg_2306_reg_n_137;
  wire p_Val2_89_reg_2306_reg_n_138;
  wire p_Val2_89_reg_2306_reg_n_139;
  wire p_Val2_89_reg_2306_reg_n_140;
  wire p_Val2_89_reg_2306_reg_n_141;
  wire p_Val2_89_reg_2306_reg_n_142;
  wire p_Val2_89_reg_2306_reg_n_143;
  wire p_Val2_89_reg_2306_reg_n_144;
  wire p_Val2_89_reg_2306_reg_n_145;
  wire p_Val2_89_reg_2306_reg_n_146;
  wire p_Val2_89_reg_2306_reg_n_147;
  wire p_Val2_89_reg_2306_reg_n_148;
  wire p_Val2_89_reg_2306_reg_n_149;
  wire p_Val2_89_reg_2306_reg_n_150;
  wire p_Val2_89_reg_2306_reg_n_151;
  wire p_Val2_89_reg_2306_reg_n_152;
  wire p_Val2_89_reg_2306_reg_n_153;
  wire p_Val2_91_reg_2311_reg_n_106;
  wire p_Val2_91_reg_2311_reg_n_107;
  wire p_Val2_91_reg_2311_reg_n_108;
  wire p_Val2_91_reg_2311_reg_n_109;
  wire p_Val2_91_reg_2311_reg_n_110;
  wire p_Val2_91_reg_2311_reg_n_111;
  wire p_Val2_91_reg_2311_reg_n_112;
  wire p_Val2_91_reg_2311_reg_n_113;
  wire p_Val2_91_reg_2311_reg_n_114;
  wire p_Val2_91_reg_2311_reg_n_115;
  wire p_Val2_91_reg_2311_reg_n_116;
  wire p_Val2_91_reg_2311_reg_n_117;
  wire p_Val2_91_reg_2311_reg_n_118;
  wire p_Val2_91_reg_2311_reg_n_119;
  wire p_Val2_91_reg_2311_reg_n_120;
  wire p_Val2_91_reg_2311_reg_n_121;
  wire p_Val2_91_reg_2311_reg_n_122;
  wire p_Val2_91_reg_2311_reg_n_123;
  wire p_Val2_91_reg_2311_reg_n_124;
  wire p_Val2_91_reg_2311_reg_n_125;
  wire p_Val2_91_reg_2311_reg_n_126;
  wire p_Val2_91_reg_2311_reg_n_127;
  wire p_Val2_91_reg_2311_reg_n_128;
  wire p_Val2_91_reg_2311_reg_n_129;
  wire p_Val2_91_reg_2311_reg_n_130;
  wire p_Val2_91_reg_2311_reg_n_131;
  wire p_Val2_91_reg_2311_reg_n_132;
  wire p_Val2_91_reg_2311_reg_n_133;
  wire p_Val2_91_reg_2311_reg_n_134;
  wire p_Val2_91_reg_2311_reg_n_135;
  wire p_Val2_91_reg_2311_reg_n_136;
  wire p_Val2_91_reg_2311_reg_n_137;
  wire p_Val2_91_reg_2311_reg_n_138;
  wire p_Val2_91_reg_2311_reg_n_139;
  wire p_Val2_91_reg_2311_reg_n_140;
  wire p_Val2_91_reg_2311_reg_n_141;
  wire p_Val2_91_reg_2311_reg_n_142;
  wire p_Val2_91_reg_2311_reg_n_143;
  wire p_Val2_91_reg_2311_reg_n_144;
  wire p_Val2_91_reg_2311_reg_n_145;
  wire p_Val2_91_reg_2311_reg_n_146;
  wire p_Val2_91_reg_2311_reg_n_147;
  wire p_Val2_91_reg_2311_reg_n_148;
  wire p_Val2_91_reg_2311_reg_n_149;
  wire p_Val2_91_reg_2311_reg_n_150;
  wire p_Val2_91_reg_2311_reg_n_151;
  wire p_Val2_91_reg_2311_reg_n_152;
  wire p_Val2_91_reg_2311_reg_n_153;
  wire p_Val2_92_reg_2339_reg_n_100;
  wire p_Val2_92_reg_2339_reg_n_101;
  wire p_Val2_92_reg_2339_reg_n_102;
  wire p_Val2_92_reg_2339_reg_n_103;
  wire p_Val2_92_reg_2339_reg_n_104;
  wire p_Val2_92_reg_2339_reg_n_105;
  wire p_Val2_92_reg_2339_reg_n_84;
  wire p_Val2_92_reg_2339_reg_n_85;
  wire p_Val2_92_reg_2339_reg_n_86;
  wire p_Val2_92_reg_2339_reg_n_87;
  wire p_Val2_92_reg_2339_reg_n_88;
  wire p_Val2_92_reg_2339_reg_n_89;
  wire p_Val2_92_reg_2339_reg_n_90;
  wire p_Val2_92_reg_2339_reg_n_91;
  wire p_Val2_92_reg_2339_reg_n_92;
  wire p_Val2_92_reg_2339_reg_n_93;
  wire p_Val2_92_reg_2339_reg_n_94;
  wire p_Val2_92_reg_2339_reg_n_95;
  wire p_Val2_92_reg_2339_reg_n_96;
  wire p_Val2_92_reg_2339_reg_n_97;
  wire p_Val2_92_reg_2339_reg_n_98;
  wire p_Val2_92_reg_2339_reg_n_99;
  wire [21:0]p_Val2_93_fu_1192_p2;
  wire [21:21]p_Val2_96_fu_1224_p2;
  wire [15:15]p_Val2_99_fu_1344_p4;
  wire [14:1]p_Val2_99_fu_1344_p4__0;
  wire [7:0]pixel_window_0_V;
  wire [7:0]pixel_window_10_V;
  wire [7:0]pixel_window_10_V_re_reg_1926;
  wire [7:0]pixel_window_10_V_re_reg_1926_pp0_iter1_reg;
  wire [7:0]pixel_window_10_V_re_reg_1926_pp0_iter2_reg;
  wire [7:0]pixel_window_11_V;
  wire [7:0]pixel_window_11_V_re_reg_1921;
  wire [7:0]pixel_window_11_V_re_reg_1921_pp0_iter1_reg;
  wire [7:0]pixel_window_12_V;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[0]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[1]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[2]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[3]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[4]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[5]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[6]_srl2_n_0 ;
  wire \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[7]_srl2_n_0 ;
  wire [7:0]pixel_window_12_V_re_reg_1916_pp0_iter3_reg;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[0] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[1] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[2] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[3] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[4] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[5] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[6] ;
  wire \pixel_window_12_V_re_reg_1916_reg_n_0_[7] ;
  wire [7:0]pixel_window_13_V;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[0]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[1]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[2]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[3]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[4]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[5]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[6]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[7]_srl2_n_0 ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[0] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[1] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[2] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[3] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[4] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[5] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[6] ;
  wire \pixel_window_13_V_re_reg_1911_reg_n_0_[7] ;
  wire [7:0]pixel_window_14_V;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[1]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[2]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[4]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[5]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[6]_srl3_n_0 ;
  wire \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[7]_srl3_n_0 ;
  wire [7:0]pixel_window_14_V_re_reg_1906_pp0_iter4_reg;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[0] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[1] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[2] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[3] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[4] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[5] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[6] ;
  wire \pixel_window_14_V_re_reg_1906_reg_n_0_[7] ;
  wire [7:0]pixel_window_15_V;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[1]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[2]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[4]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[5]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[6]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[7]_srl3_n_0 ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[0] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[1] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[2] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[3] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[4] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[5] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[6] ;
  wire \pixel_window_15_V_re_reg_1901_reg_n_0_[7] ;
  wire [7:0]pixel_window_16_V;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[0]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[1]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[2]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[3]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[4]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[5]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[6]_srl4_n_0 ;
  wire \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[7]_srl4_n_0 ;
  wire [7:0]pixel_window_16_V_re_reg_1896_pp0_iter5_reg;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[0] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[1] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[2] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[3] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[4] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[5] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[6] ;
  wire \pixel_window_16_V_re_reg_1896_reg_n_0_[7] ;
  wire [7:0]pixel_window_17_V;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[0]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[1]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[2]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[3]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[4]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[5]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[6]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[7]_srl4_n_0 ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[0] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[1] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[2] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[3] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[4] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[5] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[6] ;
  wire \pixel_window_17_V_re_reg_1891_reg_n_0_[7] ;
  wire [7:0]pixel_window_18_V;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[0]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[2]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[3]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[4]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[5]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[6]_srl5_n_0 ;
  wire \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[7]_srl5_n_0 ;
  wire [7:0]pixel_window_18_V_re_reg_1886_pp0_iter6_reg;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[0] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[1] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[2] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[3] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[4] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[5] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[6] ;
  wire \pixel_window_18_V_re_reg_1886_reg_n_0_[7] ;
  wire [7:0]pixel_window_19_V;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[0]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[2]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[3]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[4]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[5]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[6]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[7]_srl5_n_0 ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[0] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[1] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[2] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[3] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[4] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[5] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[6] ;
  wire \pixel_window_19_V_re_reg_1881_reg_n_0_[7] ;
  wire [7:0]pixel_window_1_V;
  wire [7:0]pixel_window_20_V;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[6]_srl6_n_0 ;
  wire \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[7]_srl6_n_0 ;
  wire [7:0]pixel_window_20_V_re_reg_1876_pp0_iter7_reg;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[0] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[1] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[2] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[3] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[4] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[5] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[6] ;
  wire \pixel_window_20_V_re_reg_1876_reg_n_0_[7] ;
  wire [7:0]pixel_window_21_V;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[6]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[7]_srl6_n_0 ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[0] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[1] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[2] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[3] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[4] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[5] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[6] ;
  wire \pixel_window_21_V_re_reg_1871_reg_n_0_[7] ;
  wire [7:0]pixel_window_22_V;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[0]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[1]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[2]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[3]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[4]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[5]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[6]_srl7_n_0 ;
  wire \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[7]_srl7_n_0 ;
  wire [7:0]pixel_window_22_V_re_reg_1866_pp0_iter8_reg;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[0] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[1] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[2] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[3] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[4] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[5] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[6] ;
  wire \pixel_window_22_V_re_reg_1866_reg_n_0_[7] ;
  wire [7:0]pixel_window_23_V;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[0]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[1]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[2]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[3]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[4]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[5]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[6]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[7]_srl7_n_0 ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[0] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[1] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[2] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[3] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[4] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[5] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[6] ;
  wire \pixel_window_23_V_re_reg_1861_reg_n_0_[7] ;
  wire [7:0]pixel_window_24_V;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[1]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[2]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[3]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[4]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[5]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[6]_srl8_n_0 ;
  wire \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[7]_srl8_n_0 ;
  wire [7:0]pixel_window_24_V_re_reg_1856_pp0_iter9_reg;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[0] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[1] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[2] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[3] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[4] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[5] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[6] ;
  wire \pixel_window_24_V_re_reg_1856_reg_n_0_[7] ;
  wire [7:0]pixel_window_25_V;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[1]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[2]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[3]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[4]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[5]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[6]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[7]_srl8_n_0 ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[0] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[1] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[2] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[3] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[4] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[5] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[6] ;
  wire \pixel_window_25_V_re_reg_1851_reg_n_0_[7] ;
  wire [7:0]pixel_window_26_V;
  wire [7:0]pixel_window_26_V_re_reg_1846_pp0_iter10_reg;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[0]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[1]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[2]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[3]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[4]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[5]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[6]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[7]_srl9_n_0 ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[0] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[1] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[2] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[3] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[4] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[5] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[6] ;
  wire \pixel_window_26_V_re_reg_1846_reg_n_0_[7] ;
  wire [7:0]pixel_window_27_V;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[0]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[1]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[2]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[3]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[4]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[5]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[6]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[7]_srl9_n_0 ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[0] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[1] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[2] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[3] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[4] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[5] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[6] ;
  wire \pixel_window_27_V_re_reg_1841_reg_n_0_[7] ;
  wire [7:0]pixel_window_28_V;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[0]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[1]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[2]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[3]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[4]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[5]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[6]_srl10_n_0 ;
  wire \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[7]_srl10_n_0 ;
  wire [7:0]pixel_window_28_V_re_reg_1836_pp0_iter11_reg;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[0] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[1] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[2] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[3] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[4] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[5] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[6] ;
  wire \pixel_window_28_V_re_reg_1836_reg_n_0_[7] ;
  wire [7:0]pixel_window_29_V;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[0]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[1]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[2]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[3]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[4]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[5]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[6]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[7]_srl10_n_0 ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[0] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[1] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[2] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[3] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[4] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[5] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[6] ;
  wire \pixel_window_29_V_re_reg_1831_reg_n_0_[7] ;
  wire [7:0]pixel_window_2_V;
  wire [7:0]pixel_window_30_V;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[1]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[2]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[4]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[5]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[6]_srl11_n_0 ;
  wire \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[7]_srl11_n_0 ;
  wire [7:0]pixel_window_30_V_re_reg_1826_pp0_iter12_reg;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[0] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[1] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[2] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[3] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[4] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[5] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[6] ;
  wire \pixel_window_30_V_re_reg_1826_reg_n_0_[7] ;
  wire [7:0]pixel_window_31_V;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[1]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[2]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[4]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[5]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[6]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[7]_srl11_n_0 ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[0] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[1] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[2] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[3] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[4] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[5] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[6] ;
  wire \pixel_window_31_V_re_reg_1821_reg_n_0_[7] ;
  wire [7:0]pixel_window_32_V;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[0]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[1]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[2]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[3]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[4]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[5]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[6]_srl12_n_0 ;
  wire \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[7]_srl12_n_0 ;
  wire [7:0]pixel_window_32_V_re_reg_1816_pp0_iter13_reg;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[0] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[1] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[2] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[3] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[4] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[5] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[6] ;
  wire \pixel_window_32_V_re_reg_1816_reg_n_0_[7] ;
  wire [7:0]pixel_window_33_V;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[0]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[1]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[2]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[3]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[4]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[5]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[6]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[7]_srl12_n_0 ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[0] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[1] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[2] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[3] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[4] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[5] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[6] ;
  wire \pixel_window_33_V_re_reg_1811_reg_n_0_[7] ;
  wire [7:0]pixel_window_34_V;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[0]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[1]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[2]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[3]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[4]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[5]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[6]_srl13_n_0 ;
  wire \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[7]_srl13_n_0 ;
  wire [7:0]pixel_window_34_V_re_reg_1806_pp0_iter14_reg;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[0] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[1] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[2] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[3] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[4] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[5] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[6] ;
  wire \pixel_window_34_V_re_reg_1806_reg_n_0_[7] ;
  wire [7:0]pixel_window_35_V;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[0]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[1]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[2]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[3]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[4]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[5]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[6]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[7]_srl13_n_0 ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[0] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[1] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[2] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[3] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[4] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[5] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[6] ;
  wire \pixel_window_35_V_re_reg_1801_reg_n_0_[7] ;
  wire [7:0]pixel_window_36_V;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[0]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[1]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[2]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[3]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[4]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[5]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[6]_srl14_n_0 ;
  wire \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[7]_srl14_n_0 ;
  wire [7:0]pixel_window_36_V_re_reg_1796_pp0_iter15_reg;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[0] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[1] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[2] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[3] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[4] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[5] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[6] ;
  wire \pixel_window_36_V_re_reg_1796_reg_n_0_[7] ;
  wire [7:0]pixel_window_37_V;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[0]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[1]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[2]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[3]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[4]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[5]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[6]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[7]_srl14_n_0 ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[0] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[1] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[2] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[3] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[4] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[5] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[6] ;
  wire \pixel_window_37_V_re_reg_1791_reg_n_0_[7] ;
  wire [7:0]pixel_window_38_V;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[0]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[1]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[2]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[3]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[4]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[5]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[6]_srl15_n_0 ;
  wire \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[7]_srl15_n_0 ;
  wire [7:0]pixel_window_38_V_re_reg_1786_pp0_iter16_reg;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[0] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[1] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[2] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[3] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[4] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[5] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[6] ;
  wire \pixel_window_38_V_re_reg_1786_reg_n_0_[7] ;
  wire [7:0]pixel_window_39_V;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[0]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[1]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[2]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[3]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[4]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[5]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[6]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[7]_srl15_n_0 ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[0] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[1] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[2] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[3] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[4] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[5] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[6] ;
  wire \pixel_window_39_V_re_reg_1781_reg_n_0_[7] ;
  wire [7:0]pixel_window_3_V;
  wire [7:0]pixel_window_40_V;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[0]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[1]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[2]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[3]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[4]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[5]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[6]_srl16_n_0 ;
  wire \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[7]_srl16_n_0 ;
  wire [7:0]pixel_window_40_V_re_reg_1776_pp0_iter17_reg;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[0] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[1] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[2] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[3] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[4] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[5] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[6] ;
  wire \pixel_window_40_V_re_reg_1776_reg_n_0_[7] ;
  wire [7:0]pixel_window_41_V;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[0]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[1]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[2]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[3]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[4]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[5]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[6]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[7]_srl16_n_0 ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[0] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[1] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[2] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[3] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[4] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[5] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[6] ;
  wire \pixel_window_41_V_re_reg_1771_reg_n_0_[7] ;
  wire [7:0]pixel_window_42_V;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17_n_0 ;
  wire \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17_n_0 ;
  wire [7:0]pixel_window_42_V_re_reg_1766_pp0_iter18_reg;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[0] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[1] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[2] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[3] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[4] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[5] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[6] ;
  wire \pixel_window_42_V_re_reg_1766_reg_n_0_[7] ;
  wire [7:0]pixel_window_43_V;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17_n_0 ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[0] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[1] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[2] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[3] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[4] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[5] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[6] ;
  wire \pixel_window_43_V_re_reg_1761_reg_n_0_[7] ;
  wire [7:0]pixel_window_44_V;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[0] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[1] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[2] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[3] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[4] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[5] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[6] ;
  wire \pixel_window_44_V_re_reg_1756_reg_n_0_[7] ;
  wire [7:0]pixel_window_45_V;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[0] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[1] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[2] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[3] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[4] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[5] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[6] ;
  wire \pixel_window_45_V_re_reg_1751_reg_n_0_[7] ;
  wire [7:0]pixel_window_46_V;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[0] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[1] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[2] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[3] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[4] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[5] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[6] ;
  wire \pixel_window_46_V_re_reg_1746_reg_n_0_[7] ;
  wire [7:0]pixel_window_47_V;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[0] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[1] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[2] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[3] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[4] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[5] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[6] ;
  wire \pixel_window_47_V_re_reg_1741_reg_n_0_[7] ;
  wire [7:0]pixel_window_48_V;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18_n_0 ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[0] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[1] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[2] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[3] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[4] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[5] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[6] ;
  wire \pixel_window_48_V_re_reg_1736_reg_n_0_[7] ;
  wire [7:0]pixel_window_4_V;
  wire [7:0]pixel_window_5_V;
  wire [7:0]pixel_window_6_V;
  wire [7:0]pixel_window_6_V_rea_reg_1946;
  wire [7:0]pixel_window_7_V;
  wire [7:0]pixel_window_8_V;
  wire [7:0]pixel_window_8_V_rea_reg_1936;
  wire [7:0]pixel_window_8_V_rea_reg_1936_pp0_iter1_reg;
  wire [7:0]pixel_window_9_V;
  wire [7:0]pixel_window_9_V_rea_reg_1931;
  wire [21:0]tmp3_fu_1238_p2;
  wire [16:0]tmp4_cast_fu_1259_p1;
  wire [15:0]tmp5_fu_1243_p2;
  wire tmp_7_fu_1362_p1;
  wire [21:6]tmp_s_fu_1263_p2;
  wire [20:6]tmp_s_reg_2352;
  wire \tmp_s_reg_2352[11]_i_10_n_0 ;
  wire \tmp_s_reg_2352[11]_i_12_n_0 ;
  wire \tmp_s_reg_2352[11]_i_13_n_0 ;
  wire \tmp_s_reg_2352[11]_i_14_n_0 ;
  wire \tmp_s_reg_2352[11]_i_15_n_0 ;
  wire \tmp_s_reg_2352[11]_i_3_n_0 ;
  wire \tmp_s_reg_2352[11]_i_4_n_0 ;
  wire \tmp_s_reg_2352[11]_i_5_n_0 ;
  wire \tmp_s_reg_2352[11]_i_6_n_0 ;
  wire \tmp_s_reg_2352[11]_i_7_n_0 ;
  wire \tmp_s_reg_2352[11]_i_8_n_0 ;
  wire \tmp_s_reg_2352[11]_i_9_n_0 ;
  wire \tmp_s_reg_2352[15]_i_10_n_0 ;
  wire \tmp_s_reg_2352[15]_i_11_n_0 ;
  wire \tmp_s_reg_2352[15]_i_3_n_0 ;
  wire \tmp_s_reg_2352[15]_i_4_n_0 ;
  wire \tmp_s_reg_2352[15]_i_5_n_0 ;
  wire \tmp_s_reg_2352[15]_i_6_n_0 ;
  wire \tmp_s_reg_2352[15]_i_7_n_0 ;
  wire \tmp_s_reg_2352[15]_i_8_n_0 ;
  wire \tmp_s_reg_2352[15]_i_9_n_0 ;
  wire \tmp_s_reg_2352[19]_i_10_n_0 ;
  wire \tmp_s_reg_2352[19]_i_11_n_0 ;
  wire \tmp_s_reg_2352[19]_i_12_n_0 ;
  wire \tmp_s_reg_2352[19]_i_13_n_0 ;
  wire \tmp_s_reg_2352[19]_i_14_n_0 ;
  wire \tmp_s_reg_2352[19]_i_16_n_0 ;
  wire \tmp_s_reg_2352[19]_i_17_n_0 ;
  wire \tmp_s_reg_2352[19]_i_18_n_0 ;
  wire \tmp_s_reg_2352[19]_i_19_n_0 ;
  wire \tmp_s_reg_2352[19]_i_20_n_0 ;
  wire \tmp_s_reg_2352[19]_i_23_n_0 ;
  wire \tmp_s_reg_2352[19]_i_24_n_0 ;
  wire \tmp_s_reg_2352[19]_i_25_n_0 ;
  wire \tmp_s_reg_2352[19]_i_26_n_0 ;
  wire \tmp_s_reg_2352[19]_i_28_n_0 ;
  wire \tmp_s_reg_2352[19]_i_29_n_0 ;
  wire \tmp_s_reg_2352[19]_i_30_n_0 ;
  wire \tmp_s_reg_2352[19]_i_31_n_0 ;
  wire \tmp_s_reg_2352[19]_i_32_n_0 ;
  wire \tmp_s_reg_2352[19]_i_33_n_0 ;
  wire \tmp_s_reg_2352[19]_i_34_n_0 ;
  wire \tmp_s_reg_2352[19]_i_35_n_0 ;
  wire \tmp_s_reg_2352[19]_i_3_n_0 ;
  wire \tmp_s_reg_2352[19]_i_4_n_0 ;
  wire \tmp_s_reg_2352[19]_i_5_n_0 ;
  wire \tmp_s_reg_2352[19]_i_6_n_0 ;
  wire \tmp_s_reg_2352[19]_i_9_n_0 ;
  wire \tmp_s_reg_2352[20]_i_10_n_0 ;
  wire \tmp_s_reg_2352[20]_i_11_n_0 ;
  wire \tmp_s_reg_2352[20]_i_3_n_0 ;
  wire \tmp_s_reg_2352[20]_i_4_n_0 ;
  wire \tmp_s_reg_2352[20]_i_5_n_0 ;
  wire \tmp_s_reg_2352[20]_i_6_n_0 ;
  wire \tmp_s_reg_2352[20]_i_7_n_0 ;
  wire \tmp_s_reg_2352[20]_i_8_n_0 ;
  wire \tmp_s_reg_2352[7]_i_10_n_0 ;
  wire \tmp_s_reg_2352[7]_i_11_n_0 ;
  wire \tmp_s_reg_2352[7]_i_12_n_0 ;
  wire \tmp_s_reg_2352[7]_i_13_n_0 ;
  wire \tmp_s_reg_2352[7]_i_14_n_0 ;
  wire \tmp_s_reg_2352[7]_i_15_n_0 ;
  wire \tmp_s_reg_2352[7]_i_16_n_0 ;
  wire \tmp_s_reg_2352[7]_i_18_n_0 ;
  wire \tmp_s_reg_2352[7]_i_19_n_0 ;
  wire \tmp_s_reg_2352[7]_i_20_n_0 ;
  wire \tmp_s_reg_2352[7]_i_21_n_0 ;
  wire \tmp_s_reg_2352[7]_i_23_n_0 ;
  wire \tmp_s_reg_2352[7]_i_24_n_0 ;
  wire \tmp_s_reg_2352[7]_i_25_n_0 ;
  wire \tmp_s_reg_2352[7]_i_26_n_0 ;
  wire \tmp_s_reg_2352[7]_i_27_n_0 ;
  wire \tmp_s_reg_2352[7]_i_28_n_0 ;
  wire \tmp_s_reg_2352[7]_i_29_n_0 ;
  wire \tmp_s_reg_2352[7]_i_30_n_0 ;
  wire \tmp_s_reg_2352[7]_i_4_n_0 ;
  wire \tmp_s_reg_2352[7]_i_5_n_0 ;
  wire \tmp_s_reg_2352[7]_i_6_n_0 ;
  wire \tmp_s_reg_2352[7]_i_7_n_0 ;
  wire \tmp_s_reg_2352[7]_i_9_n_0 ;
  wire \tmp_s_reg_2352_reg[11]_i_11_n_0 ;
  wire \tmp_s_reg_2352_reg[11]_i_11_n_1 ;
  wire \tmp_s_reg_2352_reg[11]_i_11_n_2 ;
  wire \tmp_s_reg_2352_reg[11]_i_11_n_3 ;
  wire \tmp_s_reg_2352_reg[11]_i_1_n_0 ;
  wire \tmp_s_reg_2352_reg[11]_i_1_n_1 ;
  wire \tmp_s_reg_2352_reg[11]_i_1_n_2 ;
  wire \tmp_s_reg_2352_reg[11]_i_1_n_3 ;
  wire \tmp_s_reg_2352_reg[11]_i_2_n_0 ;
  wire \tmp_s_reg_2352_reg[11]_i_2_n_1 ;
  wire \tmp_s_reg_2352_reg[11]_i_2_n_2 ;
  wire \tmp_s_reg_2352_reg[11]_i_2_n_3 ;
  wire \tmp_s_reg_2352_reg[15]_i_1_n_0 ;
  wire \tmp_s_reg_2352_reg[15]_i_1_n_1 ;
  wire \tmp_s_reg_2352_reg[15]_i_1_n_2 ;
  wire \tmp_s_reg_2352_reg[15]_i_1_n_3 ;
  wire \tmp_s_reg_2352_reg[15]_i_2_n_0 ;
  wire \tmp_s_reg_2352_reg[15]_i_2_n_1 ;
  wire \tmp_s_reg_2352_reg[15]_i_2_n_2 ;
  wire \tmp_s_reg_2352_reg[15]_i_2_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_15_n_0 ;
  wire \tmp_s_reg_2352_reg[19]_i_15_n_1 ;
  wire \tmp_s_reg_2352_reg[19]_i_15_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_15_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_1_n_0 ;
  wire \tmp_s_reg_2352_reg[19]_i_1_n_1 ;
  wire \tmp_s_reg_2352_reg[19]_i_1_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_1_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_21_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_22_n_0 ;
  wire \tmp_s_reg_2352_reg[19]_i_22_n_1 ;
  wire \tmp_s_reg_2352_reg[19]_i_22_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_22_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_27_n_0 ;
  wire \tmp_s_reg_2352_reg[19]_i_27_n_1 ;
  wire \tmp_s_reg_2352_reg[19]_i_27_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_27_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_2_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_7_n_0 ;
  wire \tmp_s_reg_2352_reg[19]_i_7_n_1 ;
  wire \tmp_s_reg_2352_reg[19]_i_7_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_7_n_3 ;
  wire \tmp_s_reg_2352_reg[19]_i_8_n_0 ;
  wire \tmp_s_reg_2352_reg[19]_i_8_n_1 ;
  wire \tmp_s_reg_2352_reg[19]_i_8_n_2 ;
  wire \tmp_s_reg_2352_reg[19]_i_8_n_3 ;
  wire \tmp_s_reg_2352_reg[20]_i_1_n_3 ;
  wire \tmp_s_reg_2352_reg[20]_i_2_n_0 ;
  wire \tmp_s_reg_2352_reg[20]_i_2_n_1 ;
  wire \tmp_s_reg_2352_reg[20]_i_2_n_2 ;
  wire \tmp_s_reg_2352_reg[20]_i_2_n_3 ;
  wire \tmp_s_reg_2352_reg[20]_i_9_n_3 ;
  wire \tmp_s_reg_2352_reg[7]_i_17_n_0 ;
  wire \tmp_s_reg_2352_reg[7]_i_17_n_1 ;
  wire \tmp_s_reg_2352_reg[7]_i_17_n_2 ;
  wire \tmp_s_reg_2352_reg[7]_i_17_n_3 ;
  wire \tmp_s_reg_2352_reg[7]_i_1_n_0 ;
  wire \tmp_s_reg_2352_reg[7]_i_1_n_1 ;
  wire \tmp_s_reg_2352_reg[7]_i_1_n_2 ;
  wire \tmp_s_reg_2352_reg[7]_i_1_n_3 ;
  wire \tmp_s_reg_2352_reg[7]_i_22_n_0 ;
  wire \tmp_s_reg_2352_reg[7]_i_22_n_1 ;
  wire \tmp_s_reg_2352_reg[7]_i_22_n_2 ;
  wire \tmp_s_reg_2352_reg[7]_i_22_n_3 ;
  wire \tmp_s_reg_2352_reg[7]_i_2_n_0 ;
  wire \tmp_s_reg_2352_reg[7]_i_2_n_1 ;
  wire \tmp_s_reg_2352_reg[7]_i_2_n_2 ;
  wire \tmp_s_reg_2352_reg[7]_i_2_n_3 ;
  wire \tmp_s_reg_2352_reg[7]_i_3_n_0 ;
  wire \tmp_s_reg_2352_reg[7]_i_3_n_1 ;
  wire \tmp_s_reg_2352_reg[7]_i_3_n_2 ;
  wire \tmp_s_reg_2352_reg[7]_i_3_n_3 ;
  wire \tmp_s_reg_2352_reg[7]_i_8_n_0 ;
  wire \tmp_s_reg_2352_reg[7]_i_8_n_1 ;
  wire \tmp_s_reg_2352_reg[7]_i_8_n_2 ;
  wire \tmp_s_reg_2352_reg[7]_i_8_n_3 ;
  wire [3:1]\NLW_isneg_reg_2345_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_isneg_reg_2345_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_isneg_reg_2345_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_isneg_reg_2345_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_isneg_reg_2345_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_isneg_reg_2345_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_isneg_reg_2345_reg[0]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_isneg_reg_2345_reg[0]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_isneg_reg_2345_reg[0]_i_6_O_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire [3:3]\NLW_out_val_V[15]_INST_0_i_1_CO_UNCONNECTED ;
  wire NLW_p_Val2_1_fu_855_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_1_fu_855_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_1_fu_855_p2_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_1_fu_855_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_1_fu_855_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_1_fu_855_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_1_fu_855_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_1_fu_855_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_1_fu_855_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_1_fu_855_p2_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_1_fu_855_p2_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_45_reg_2316_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_45_reg_2316_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_45_reg_2316_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_45_reg_2316_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_45_reg_2316_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_45_reg_2316_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_45_reg_2316_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_45_reg_2316_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_45_reg_2316_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_Val2_45_reg_2316_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_45_reg_2316_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_46_reg_2322_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_46_reg_2322_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_46_reg_2322_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_46_reg_2322_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_46_reg_2322_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_46_reg_2322_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_46_reg_2322_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_46_reg_2322_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_46_reg_2322_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_Val2_46_reg_2322_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_46_reg_2322_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_47_reg_2327_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_47_reg_2327_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_47_reg_2327_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_47_reg_2327_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_47_reg_2327_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_47_reg_2327_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_47_reg_2327_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_47_reg_2327_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_47_reg_2327_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_Val2_47_reg_2327_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_47_reg_2327_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_48_reg_2333_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_48_reg_2333_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_48_reg_2333_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_48_reg_2333_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_48_reg_2333_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_48_reg_2333_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_48_reg_2333_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_48_reg_2333_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_48_reg_2333_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_Val2_48_reg_2333_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_48_reg_2333_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_49_reg_2206_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_49_reg_2206_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_49_reg_2206_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_49_reg_2206_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_49_reg_2206_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_49_reg_2206_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_49_reg_2206_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_49_reg_2206_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_49_reg_2206_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_49_reg_2206_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_49_reg_2206_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_51_reg_2211_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_51_reg_2211_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_51_reg_2211_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_51_reg_2211_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_51_reg_2211_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_51_reg_2211_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_51_reg_2211_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_51_reg_2211_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_51_reg_2211_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_Val2_51_reg_2211_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_51_reg_2211_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_53_reg_2216_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_53_reg_2216_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_53_reg_2216_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_53_reg_2216_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_53_reg_2216_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_53_reg_2216_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_53_reg_2216_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_53_reg_2216_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_53_reg_2216_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_53_reg_2216_reg_P_UNCONNECTED;
  wire NLW_p_Val2_55_reg_2221_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_55_reg_2221_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_55_reg_2221_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_55_reg_2221_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_55_reg_2221_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_55_reg_2221_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_55_reg_2221_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_55_reg_2221_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_55_reg_2221_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_Val2_55_reg_2221_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_55_reg_2221_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_57_reg_2226_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_57_reg_2226_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_57_reg_2226_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_57_reg_2226_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_57_reg_2226_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_57_reg_2226_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_57_reg_2226_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_57_reg_2226_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_57_reg_2226_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_57_reg_2226_reg_P_UNCONNECTED;
  wire NLW_p_Val2_59_reg_2231_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_59_reg_2231_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_59_reg_2231_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_59_reg_2231_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_59_reg_2231_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_59_reg_2231_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_59_reg_2231_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_59_reg_2231_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_59_reg_2231_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_59_reg_2231_reg_P_UNCONNECTED;
  wire NLW_p_Val2_61_reg_2236_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_61_reg_2236_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_61_reg_2236_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_61_reg_2236_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_61_reg_2236_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_61_reg_2236_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_61_reg_2236_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_61_reg_2236_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_61_reg_2236_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_61_reg_2236_reg_P_UNCONNECTED;
  wire NLW_p_Val2_63_reg_2241_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_63_reg_2241_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_63_reg_2241_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_63_reg_2241_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_63_reg_2241_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_63_reg_2241_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_63_reg_2241_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_63_reg_2241_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_63_reg_2241_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_Val2_63_reg_2241_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_63_reg_2241_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_65_reg_2246_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_65_reg_2246_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_65_reg_2246_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_65_reg_2246_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_65_reg_2246_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_65_reg_2246_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_65_reg_2246_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_65_reg_2246_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_65_reg_2246_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_65_reg_2246_reg_P_UNCONNECTED;
  wire NLW_p_Val2_67_reg_2251_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_67_reg_2251_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_67_reg_2251_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_67_reg_2251_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_67_reg_2251_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_67_reg_2251_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_67_reg_2251_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_67_reg_2251_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_67_reg_2251_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_67_reg_2251_reg_P_UNCONNECTED;
  wire NLW_p_Val2_69_reg_2256_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_69_reg_2256_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_69_reg_2256_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_69_reg_2256_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_69_reg_2256_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_69_reg_2256_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_69_reg_2256_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_69_reg_2256_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_69_reg_2256_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_69_reg_2256_reg_P_UNCONNECTED;
  wire NLW_p_Val2_71_reg_2261_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_71_reg_2261_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_71_reg_2261_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_71_reg_2261_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_71_reg_2261_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_71_reg_2261_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_71_reg_2261_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_71_reg_2261_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_71_reg_2261_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_71_reg_2261_reg_P_UNCONNECTED;
  wire NLW_p_Val2_73_reg_2266_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_73_reg_2266_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_73_reg_2266_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_73_reg_2266_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_73_reg_2266_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_73_reg_2266_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_73_reg_2266_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_73_reg_2266_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_73_reg_2266_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_73_reg_2266_reg_P_UNCONNECTED;
  wire NLW_p_Val2_75_reg_2271_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_reg_2271_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_reg_2271_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_reg_2271_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_reg_2271_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_reg_2271_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_reg_2271_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_reg_2271_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_reg_2271_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_reg_2271_reg_P_UNCONNECTED;
  wire NLW_p_Val2_77_reg_2276_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_77_reg_2276_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_77_reg_2276_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_77_reg_2276_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_77_reg_2276_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_77_reg_2276_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_77_reg_2276_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_77_reg_2276_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_77_reg_2276_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_77_reg_2276_reg_P_UNCONNECTED;
  wire NLW_p_Val2_79_reg_2281_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_79_reg_2281_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_79_reg_2281_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_79_reg_2281_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_79_reg_2281_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_79_reg_2281_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_79_reg_2281_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_79_reg_2281_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_79_reg_2281_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_Val2_79_reg_2281_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_79_reg_2281_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_81_reg_2286_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_81_reg_2286_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_81_reg_2286_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_81_reg_2286_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_81_reg_2286_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_81_reg_2286_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_81_reg_2286_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_81_reg_2286_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_81_reg_2286_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_81_reg_2286_reg_P_UNCONNECTED;
  wire NLW_p_Val2_83_reg_2291_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_83_reg_2291_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_83_reg_2291_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_83_reg_2291_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_83_reg_2291_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_83_reg_2291_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_83_reg_2291_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_83_reg_2291_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_83_reg_2291_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_83_reg_2291_reg_P_UNCONNECTED;
  wire NLW_p_Val2_85_reg_2296_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_85_reg_2296_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_85_reg_2296_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_85_reg_2296_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_85_reg_2296_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_85_reg_2296_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_85_reg_2296_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_85_reg_2296_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_85_reg_2296_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_85_reg_2296_reg_P_UNCONNECTED;
  wire NLW_p_Val2_87_reg_2301_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_87_reg_2301_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_87_reg_2301_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_87_reg_2301_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_87_reg_2301_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_87_reg_2301_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_87_reg_2301_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_87_reg_2301_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_87_reg_2301_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_87_reg_2301_reg_P_UNCONNECTED;
  wire NLW_p_Val2_89_reg_2306_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_89_reg_2306_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_89_reg_2306_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_89_reg_2306_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_reg_2306_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_reg_2306_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_89_reg_2306_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_89_reg_2306_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_89_reg_2306_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_89_reg_2306_reg_P_UNCONNECTED;
  wire NLW_p_Val2_91_reg_2311_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_91_reg_2311_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_91_reg_2311_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_91_reg_2311_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_91_reg_2311_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_91_reg_2311_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_91_reg_2311_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_91_reg_2311_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_91_reg_2311_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_91_reg_2311_reg_P_UNCONNECTED;
  wire NLW_p_Val2_92_reg_2339_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_92_reg_2339_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_92_reg_2339_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_92_reg_2339_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_92_reg_2339_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_92_reg_2339_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_92_reg_2339_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_92_reg_2339_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_92_reg_2339_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_Val2_92_reg_2339_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_92_reg_2339_reg_PCOUT_UNCONNECTED;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_2352_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_2352_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_2352_reg[19]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_2352_reg[19]_i_21_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_2352_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_2352_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_2352_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_2352_reg[20]_i_9_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_s_reg_2352_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_2352_reg[7]_i_2_O_UNCONNECTED ;

  assign ap_ready = ap_start;
  assign out_val_V_ap_vld = ap_done;
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_start),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_done),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00800000)) 
    ap_idle_INST_0
       (.I0(ap_idle_INST_0_i_1_n_0),
        .I1(ap_idle_INST_0_i_2_n_0),
        .I2(ap_idle_INST_0_i_3_n_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_idle_INST_0_i_4_n_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_idle_INST_0_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(ap_enable_reg_pp0_iter7),
        .O(ap_idle_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_idle_INST_0_i_2
       (.I0(ap_enable_reg_pp0_iter23),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_start),
        .I5(ap_enable_reg_pp0_iter13),
        .O(ap_idle_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_idle_INST_0_i_3
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(ap_enable_reg_pp0_iter19),
        .O(ap_idle_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_idle_INST_0_i_4
       (.I0(ap_done),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_enable_reg_pp0_iter14),
        .I5(ap_enable_reg_pp0_iter11),
        .O(ap_idle_INST_0_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdcud fp_sop_mac_muladdcud_U2
       (.P(p_Val2_49_reg_2206_reg__0),
        .PCOUT({fp_sop_mac_muladdcud_U2_n_0,fp_sop_mac_muladdcud_U2_n_1,fp_sop_mac_muladdcud_U2_n_2,fp_sop_mac_muladdcud_U2_n_3,fp_sop_mac_muladdcud_U2_n_4,fp_sop_mac_muladdcud_U2_n_5,fp_sop_mac_muladdcud_U2_n_6,fp_sop_mac_muladdcud_U2_n_7,fp_sop_mac_muladdcud_U2_n_8,fp_sop_mac_muladdcud_U2_n_9,fp_sop_mac_muladdcud_U2_n_10,fp_sop_mac_muladdcud_U2_n_11,fp_sop_mac_muladdcud_U2_n_12,fp_sop_mac_muladdcud_U2_n_13,fp_sop_mac_muladdcud_U2_n_14,fp_sop_mac_muladdcud_U2_n_15,fp_sop_mac_muladdcud_U2_n_16,fp_sop_mac_muladdcud_U2_n_17,fp_sop_mac_muladdcud_U2_n_18,fp_sop_mac_muladdcud_U2_n_19,fp_sop_mac_muladdcud_U2_n_20,fp_sop_mac_muladdcud_U2_n_21,fp_sop_mac_muladdcud_U2_n_22,fp_sop_mac_muladdcud_U2_n_23,fp_sop_mac_muladdcud_U2_n_24,fp_sop_mac_muladdcud_U2_n_25,fp_sop_mac_muladdcud_U2_n_26,fp_sop_mac_muladdcud_U2_n_27,fp_sop_mac_muladdcud_U2_n_28,fp_sop_mac_muladdcud_U2_n_29,fp_sop_mac_muladdcud_U2_n_30,fp_sop_mac_muladdcud_U2_n_31,fp_sop_mac_muladdcud_U2_n_32,fp_sop_mac_muladdcud_U2_n_33,fp_sop_mac_muladdcud_U2_n_34,fp_sop_mac_muladdcud_U2_n_35,fp_sop_mac_muladdcud_U2_n_36,fp_sop_mac_muladdcud_U2_n_37,fp_sop_mac_muladdcud_U2_n_38,fp_sop_mac_muladdcud_U2_n_39,fp_sop_mac_muladdcud_U2_n_40,fp_sop_mac_muladdcud_U2_n_41,fp_sop_mac_muladdcud_U2_n_42,fp_sop_mac_muladdcud_U2_n_43,fp_sop_mac_muladdcud_U2_n_44,fp_sop_mac_muladdcud_U2_n_45,fp_sop_mac_muladdcud_U2_n_46,fp_sop_mac_muladdcud_U2_n_47}),
        .ap_clk(ap_clk),
        .kernel_patch_2_V(kernel_patch_2_V),
        .pixel_window_2_V(pixel_window_2_V));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdeOg fp_sop_mac_muladdeOg_U4
       (.P({p_Val2_51_reg_2211_reg_n_88,p_Val2_51_reg_2211_reg_n_89,p_Val2_51_reg_2211_reg_n_90,p_Val2_51_reg_2211_reg_n_91,p_Val2_51_reg_2211_reg_n_92,p_Val2_51_reg_2211_reg_n_93,p_Val2_51_reg_2211_reg_n_94,p_Val2_51_reg_2211_reg_n_95,p_Val2_51_reg_2211_reg_n_96,p_Val2_51_reg_2211_reg_n_97,p_Val2_51_reg_2211_reg_n_98,p_Val2_51_reg_2211_reg_n_99,p_Val2_51_reg_2211_reg_n_100,p_Val2_51_reg_2211_reg_n_101,p_Val2_51_reg_2211_reg_n_102,p_Val2_51_reg_2211_reg_n_103,p_Val2_51_reg_2211_reg_n_104,p_Val2_51_reg_2211_reg_n_105}),
        .PCOUT({fp_sop_mac_muladdeOg_U4_n_0,fp_sop_mac_muladdeOg_U4_n_1,fp_sop_mac_muladdeOg_U4_n_2,fp_sop_mac_muladdeOg_U4_n_3,fp_sop_mac_muladdeOg_U4_n_4,fp_sop_mac_muladdeOg_U4_n_5,fp_sop_mac_muladdeOg_U4_n_6,fp_sop_mac_muladdeOg_U4_n_7,fp_sop_mac_muladdeOg_U4_n_8,fp_sop_mac_muladdeOg_U4_n_9,fp_sop_mac_muladdeOg_U4_n_10,fp_sop_mac_muladdeOg_U4_n_11,fp_sop_mac_muladdeOg_U4_n_12,fp_sop_mac_muladdeOg_U4_n_13,fp_sop_mac_muladdeOg_U4_n_14,fp_sop_mac_muladdeOg_U4_n_15,fp_sop_mac_muladdeOg_U4_n_16,fp_sop_mac_muladdeOg_U4_n_17,fp_sop_mac_muladdeOg_U4_n_18,fp_sop_mac_muladdeOg_U4_n_19,fp_sop_mac_muladdeOg_U4_n_20,fp_sop_mac_muladdeOg_U4_n_21,fp_sop_mac_muladdeOg_U4_n_22,fp_sop_mac_muladdeOg_U4_n_23,fp_sop_mac_muladdeOg_U4_n_24,fp_sop_mac_muladdeOg_U4_n_25,fp_sop_mac_muladdeOg_U4_n_26,fp_sop_mac_muladdeOg_U4_n_27,fp_sop_mac_muladdeOg_U4_n_28,fp_sop_mac_muladdeOg_U4_n_29,fp_sop_mac_muladdeOg_U4_n_30,fp_sop_mac_muladdeOg_U4_n_31,fp_sop_mac_muladdeOg_U4_n_32,fp_sop_mac_muladdeOg_U4_n_33,fp_sop_mac_muladdeOg_U4_n_34,fp_sop_mac_muladdeOg_U4_n_35,fp_sop_mac_muladdeOg_U4_n_36,fp_sop_mac_muladdeOg_U4_n_37,fp_sop_mac_muladdeOg_U4_n_38,fp_sop_mac_muladdeOg_U4_n_39,fp_sop_mac_muladdeOg_U4_n_40,fp_sop_mac_muladdeOg_U4_n_41,fp_sop_mac_muladdeOg_U4_n_42,fp_sop_mac_muladdeOg_U4_n_43,fp_sop_mac_muladdeOg_U4_n_44,fp_sop_mac_muladdeOg_U4_n_45,fp_sop_mac_muladdeOg_U4_n_46,fp_sop_mac_muladdeOg_U4_n_47}),
        .ap_clk(ap_clk),
        .kernel_patch_4_V(kernel_patch_4_V),
        .pixel_window_4_V(pixel_window_4_V));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdfYi fp_sop_mac_muladdfYi_U6
       (.A(pixel_window_6_V_rea_reg_1946),
        .B(kernel_patch_6_V_rea_reg_2181),
        .PCOUT({fp_sop_mac_muladdfYi_U6_n_0,fp_sop_mac_muladdfYi_U6_n_1,fp_sop_mac_muladdfYi_U6_n_2,fp_sop_mac_muladdfYi_U6_n_3,fp_sop_mac_muladdfYi_U6_n_4,fp_sop_mac_muladdfYi_U6_n_5,fp_sop_mac_muladdfYi_U6_n_6,fp_sop_mac_muladdfYi_U6_n_7,fp_sop_mac_muladdfYi_U6_n_8,fp_sop_mac_muladdfYi_U6_n_9,fp_sop_mac_muladdfYi_U6_n_10,fp_sop_mac_muladdfYi_U6_n_11,fp_sop_mac_muladdfYi_U6_n_12,fp_sop_mac_muladdfYi_U6_n_13,fp_sop_mac_muladdfYi_U6_n_14,fp_sop_mac_muladdfYi_U6_n_15,fp_sop_mac_muladdfYi_U6_n_16,fp_sop_mac_muladdfYi_U6_n_17,fp_sop_mac_muladdfYi_U6_n_18,fp_sop_mac_muladdfYi_U6_n_19,fp_sop_mac_muladdfYi_U6_n_20,fp_sop_mac_muladdfYi_U6_n_21,fp_sop_mac_muladdfYi_U6_n_22,fp_sop_mac_muladdfYi_U6_n_23,fp_sop_mac_muladdfYi_U6_n_24,fp_sop_mac_muladdfYi_U6_n_25,fp_sop_mac_muladdfYi_U6_n_26,fp_sop_mac_muladdfYi_U6_n_27,fp_sop_mac_muladdfYi_U6_n_28,fp_sop_mac_muladdfYi_U6_n_29,fp_sop_mac_muladdfYi_U6_n_30,fp_sop_mac_muladdfYi_U6_n_31,fp_sop_mac_muladdfYi_U6_n_32,fp_sop_mac_muladdfYi_U6_n_33,fp_sop_mac_muladdfYi_U6_n_34,fp_sop_mac_muladdfYi_U6_n_35,fp_sop_mac_muladdfYi_U6_n_36,fp_sop_mac_muladdfYi_U6_n_37,fp_sop_mac_muladdfYi_U6_n_38,fp_sop_mac_muladdfYi_U6_n_39,fp_sop_mac_muladdfYi_U6_n_40,fp_sop_mac_muladdfYi_U6_n_41,fp_sop_mac_muladdfYi_U6_n_42,fp_sop_mac_muladdfYi_U6_n_43,fp_sop_mac_muladdfYi_U6_n_44,fp_sop_mac_muladdfYi_U6_n_45,fp_sop_mac_muladdfYi_U6_n_46,fp_sop_mac_muladdfYi_U6_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_53_reg_2216_reg_n_106,p_Val2_53_reg_2216_reg_n_107,p_Val2_53_reg_2216_reg_n_108,p_Val2_53_reg_2216_reg_n_109,p_Val2_53_reg_2216_reg_n_110,p_Val2_53_reg_2216_reg_n_111,p_Val2_53_reg_2216_reg_n_112,p_Val2_53_reg_2216_reg_n_113,p_Val2_53_reg_2216_reg_n_114,p_Val2_53_reg_2216_reg_n_115,p_Val2_53_reg_2216_reg_n_116,p_Val2_53_reg_2216_reg_n_117,p_Val2_53_reg_2216_reg_n_118,p_Val2_53_reg_2216_reg_n_119,p_Val2_53_reg_2216_reg_n_120,p_Val2_53_reg_2216_reg_n_121,p_Val2_53_reg_2216_reg_n_122,p_Val2_53_reg_2216_reg_n_123,p_Val2_53_reg_2216_reg_n_124,p_Val2_53_reg_2216_reg_n_125,p_Val2_53_reg_2216_reg_n_126,p_Val2_53_reg_2216_reg_n_127,p_Val2_53_reg_2216_reg_n_128,p_Val2_53_reg_2216_reg_n_129,p_Val2_53_reg_2216_reg_n_130,p_Val2_53_reg_2216_reg_n_131,p_Val2_53_reg_2216_reg_n_132,p_Val2_53_reg_2216_reg_n_133,p_Val2_53_reg_2216_reg_n_134,p_Val2_53_reg_2216_reg_n_135,p_Val2_53_reg_2216_reg_n_136,p_Val2_53_reg_2216_reg_n_137,p_Val2_53_reg_2216_reg_n_138,p_Val2_53_reg_2216_reg_n_139,p_Val2_53_reg_2216_reg_n_140,p_Val2_53_reg_2216_reg_n_141,p_Val2_53_reg_2216_reg_n_142,p_Val2_53_reg_2216_reg_n_143,p_Val2_53_reg_2216_reg_n_144,p_Val2_53_reg_2216_reg_n_145,p_Val2_53_reg_2216_reg_n_146,p_Val2_53_reg_2216_reg_n_147,p_Val2_53_reg_2216_reg_n_148,p_Val2_53_reg_2216_reg_n_149,p_Val2_53_reg_2216_reg_n_150,p_Val2_53_reg_2216_reg_n_151,p_Val2_53_reg_2216_reg_n_152,p_Val2_53_reg_2216_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdg8j fp_sop_mac_muladdg8j_U8
       (.A(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg),
        .B(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg),
        .P({p_Val2_55_reg_2221_reg_n_87,p_Val2_55_reg_2221_reg_n_88,p_Val2_55_reg_2221_reg_n_89,p_Val2_55_reg_2221_reg_n_90,p_Val2_55_reg_2221_reg_n_91,p_Val2_55_reg_2221_reg_n_92,p_Val2_55_reg_2221_reg_n_93,p_Val2_55_reg_2221_reg_n_94,p_Val2_55_reg_2221_reg_n_95,p_Val2_55_reg_2221_reg_n_96,p_Val2_55_reg_2221_reg_n_97,p_Val2_55_reg_2221_reg_n_98,p_Val2_55_reg_2221_reg_n_99,p_Val2_55_reg_2221_reg_n_100,p_Val2_55_reg_2221_reg_n_101,p_Val2_55_reg_2221_reg_n_102,p_Val2_55_reg_2221_reg_n_103,p_Val2_55_reg_2221_reg_n_104,p_Val2_55_reg_2221_reg_n_105}),
        .PCOUT({fp_sop_mac_muladdg8j_U8_n_0,fp_sop_mac_muladdg8j_U8_n_1,fp_sop_mac_muladdg8j_U8_n_2,fp_sop_mac_muladdg8j_U8_n_3,fp_sop_mac_muladdg8j_U8_n_4,fp_sop_mac_muladdg8j_U8_n_5,fp_sop_mac_muladdg8j_U8_n_6,fp_sop_mac_muladdg8j_U8_n_7,fp_sop_mac_muladdg8j_U8_n_8,fp_sop_mac_muladdg8j_U8_n_9,fp_sop_mac_muladdg8j_U8_n_10,fp_sop_mac_muladdg8j_U8_n_11,fp_sop_mac_muladdg8j_U8_n_12,fp_sop_mac_muladdg8j_U8_n_13,fp_sop_mac_muladdg8j_U8_n_14,fp_sop_mac_muladdg8j_U8_n_15,fp_sop_mac_muladdg8j_U8_n_16,fp_sop_mac_muladdg8j_U8_n_17,fp_sop_mac_muladdg8j_U8_n_18,fp_sop_mac_muladdg8j_U8_n_19,fp_sop_mac_muladdg8j_U8_n_20,fp_sop_mac_muladdg8j_U8_n_21,fp_sop_mac_muladdg8j_U8_n_22,fp_sop_mac_muladdg8j_U8_n_23,fp_sop_mac_muladdg8j_U8_n_24,fp_sop_mac_muladdg8j_U8_n_25,fp_sop_mac_muladdg8j_U8_n_26,fp_sop_mac_muladdg8j_U8_n_27,fp_sop_mac_muladdg8j_U8_n_28,fp_sop_mac_muladdg8j_U8_n_29,fp_sop_mac_muladdg8j_U8_n_30,fp_sop_mac_muladdg8j_U8_n_31,fp_sop_mac_muladdg8j_U8_n_32,fp_sop_mac_muladdg8j_U8_n_33,fp_sop_mac_muladdg8j_U8_n_34,fp_sop_mac_muladdg8j_U8_n_35,fp_sop_mac_muladdg8j_U8_n_36,fp_sop_mac_muladdg8j_U8_n_37,fp_sop_mac_muladdg8j_U8_n_38,fp_sop_mac_muladdg8j_U8_n_39,fp_sop_mac_muladdg8j_U8_n_40,fp_sop_mac_muladdg8j_U8_n_41,fp_sop_mac_muladdg8j_U8_n_42,fp_sop_mac_muladdg8j_U8_n_43,fp_sop_mac_muladdg8j_U8_n_44,fp_sop_mac_muladdg8j_U8_n_45,fp_sop_mac_muladdg8j_U8_n_46,fp_sop_mac_muladdg8j_U8_n_47}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi fp_sop_mac_muladdhbi_U10
       (.A(pixel_window_10_V_re_reg_1926_pp0_iter2_reg),
        .B(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg),
        .PCOUT({fp_sop_mac_muladdhbi_U10_n_0,fp_sop_mac_muladdhbi_U10_n_1,fp_sop_mac_muladdhbi_U10_n_2,fp_sop_mac_muladdhbi_U10_n_3,fp_sop_mac_muladdhbi_U10_n_4,fp_sop_mac_muladdhbi_U10_n_5,fp_sop_mac_muladdhbi_U10_n_6,fp_sop_mac_muladdhbi_U10_n_7,fp_sop_mac_muladdhbi_U10_n_8,fp_sop_mac_muladdhbi_U10_n_9,fp_sop_mac_muladdhbi_U10_n_10,fp_sop_mac_muladdhbi_U10_n_11,fp_sop_mac_muladdhbi_U10_n_12,fp_sop_mac_muladdhbi_U10_n_13,fp_sop_mac_muladdhbi_U10_n_14,fp_sop_mac_muladdhbi_U10_n_15,fp_sop_mac_muladdhbi_U10_n_16,fp_sop_mac_muladdhbi_U10_n_17,fp_sop_mac_muladdhbi_U10_n_18,fp_sop_mac_muladdhbi_U10_n_19,fp_sop_mac_muladdhbi_U10_n_20,fp_sop_mac_muladdhbi_U10_n_21,fp_sop_mac_muladdhbi_U10_n_22,fp_sop_mac_muladdhbi_U10_n_23,fp_sop_mac_muladdhbi_U10_n_24,fp_sop_mac_muladdhbi_U10_n_25,fp_sop_mac_muladdhbi_U10_n_26,fp_sop_mac_muladdhbi_U10_n_27,fp_sop_mac_muladdhbi_U10_n_28,fp_sop_mac_muladdhbi_U10_n_29,fp_sop_mac_muladdhbi_U10_n_30,fp_sop_mac_muladdhbi_U10_n_31,fp_sop_mac_muladdhbi_U10_n_32,fp_sop_mac_muladdhbi_U10_n_33,fp_sop_mac_muladdhbi_U10_n_34,fp_sop_mac_muladdhbi_U10_n_35,fp_sop_mac_muladdhbi_U10_n_36,fp_sop_mac_muladdhbi_U10_n_37,fp_sop_mac_muladdhbi_U10_n_38,fp_sop_mac_muladdhbi_U10_n_39,fp_sop_mac_muladdhbi_U10_n_40,fp_sop_mac_muladdhbi_U10_n_41,fp_sop_mac_muladdhbi_U10_n_42,fp_sop_mac_muladdhbi_U10_n_43,fp_sop_mac_muladdhbi_U10_n_44,fp_sop_mac_muladdhbi_U10_n_45,fp_sop_mac_muladdhbi_U10_n_46,fp_sop_mac_muladdhbi_U10_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_57_reg_2226_reg_n_106,p_Val2_57_reg_2226_reg_n_107,p_Val2_57_reg_2226_reg_n_108,p_Val2_57_reg_2226_reg_n_109,p_Val2_57_reg_2226_reg_n_110,p_Val2_57_reg_2226_reg_n_111,p_Val2_57_reg_2226_reg_n_112,p_Val2_57_reg_2226_reg_n_113,p_Val2_57_reg_2226_reg_n_114,p_Val2_57_reg_2226_reg_n_115,p_Val2_57_reg_2226_reg_n_116,p_Val2_57_reg_2226_reg_n_117,p_Val2_57_reg_2226_reg_n_118,p_Val2_57_reg_2226_reg_n_119,p_Val2_57_reg_2226_reg_n_120,p_Val2_57_reg_2226_reg_n_121,p_Val2_57_reg_2226_reg_n_122,p_Val2_57_reg_2226_reg_n_123,p_Val2_57_reg_2226_reg_n_124,p_Val2_57_reg_2226_reg_n_125,p_Val2_57_reg_2226_reg_n_126,p_Val2_57_reg_2226_reg_n_127,p_Val2_57_reg_2226_reg_n_128,p_Val2_57_reg_2226_reg_n_129,p_Val2_57_reg_2226_reg_n_130,p_Val2_57_reg_2226_reg_n_131,p_Val2_57_reg_2226_reg_n_132,p_Val2_57_reg_2226_reg_n_133,p_Val2_57_reg_2226_reg_n_134,p_Val2_57_reg_2226_reg_n_135,p_Val2_57_reg_2226_reg_n_136,p_Val2_57_reg_2226_reg_n_137,p_Val2_57_reg_2226_reg_n_138,p_Val2_57_reg_2226_reg_n_139,p_Val2_57_reg_2226_reg_n_140,p_Val2_57_reg_2226_reg_n_141,p_Val2_57_reg_2226_reg_n_142,p_Val2_57_reg_2226_reg_n_143,p_Val2_57_reg_2226_reg_n_144,p_Val2_57_reg_2226_reg_n_145,p_Val2_57_reg_2226_reg_n_146,p_Val2_57_reg_2226_reg_n_147,p_Val2_57_reg_2226_reg_n_148,p_Val2_57_reg_2226_reg_n_149,p_Val2_57_reg_2226_reg_n_150,p_Val2_57_reg_2226_reg_n_151,p_Val2_57_reg_2226_reg_n_152,p_Val2_57_reg_2226_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_0 fp_sop_mac_muladdhbi_U12
       (.A(pixel_window_12_V_re_reg_1916_pp0_iter3_reg),
        .B(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg),
        .PCOUT({fp_sop_mac_muladdhbi_U12_n_0,fp_sop_mac_muladdhbi_U12_n_1,fp_sop_mac_muladdhbi_U12_n_2,fp_sop_mac_muladdhbi_U12_n_3,fp_sop_mac_muladdhbi_U12_n_4,fp_sop_mac_muladdhbi_U12_n_5,fp_sop_mac_muladdhbi_U12_n_6,fp_sop_mac_muladdhbi_U12_n_7,fp_sop_mac_muladdhbi_U12_n_8,fp_sop_mac_muladdhbi_U12_n_9,fp_sop_mac_muladdhbi_U12_n_10,fp_sop_mac_muladdhbi_U12_n_11,fp_sop_mac_muladdhbi_U12_n_12,fp_sop_mac_muladdhbi_U12_n_13,fp_sop_mac_muladdhbi_U12_n_14,fp_sop_mac_muladdhbi_U12_n_15,fp_sop_mac_muladdhbi_U12_n_16,fp_sop_mac_muladdhbi_U12_n_17,fp_sop_mac_muladdhbi_U12_n_18,fp_sop_mac_muladdhbi_U12_n_19,fp_sop_mac_muladdhbi_U12_n_20,fp_sop_mac_muladdhbi_U12_n_21,fp_sop_mac_muladdhbi_U12_n_22,fp_sop_mac_muladdhbi_U12_n_23,fp_sop_mac_muladdhbi_U12_n_24,fp_sop_mac_muladdhbi_U12_n_25,fp_sop_mac_muladdhbi_U12_n_26,fp_sop_mac_muladdhbi_U12_n_27,fp_sop_mac_muladdhbi_U12_n_28,fp_sop_mac_muladdhbi_U12_n_29,fp_sop_mac_muladdhbi_U12_n_30,fp_sop_mac_muladdhbi_U12_n_31,fp_sop_mac_muladdhbi_U12_n_32,fp_sop_mac_muladdhbi_U12_n_33,fp_sop_mac_muladdhbi_U12_n_34,fp_sop_mac_muladdhbi_U12_n_35,fp_sop_mac_muladdhbi_U12_n_36,fp_sop_mac_muladdhbi_U12_n_37,fp_sop_mac_muladdhbi_U12_n_38,fp_sop_mac_muladdhbi_U12_n_39,fp_sop_mac_muladdhbi_U12_n_40,fp_sop_mac_muladdhbi_U12_n_41,fp_sop_mac_muladdhbi_U12_n_42,fp_sop_mac_muladdhbi_U12_n_43,fp_sop_mac_muladdhbi_U12_n_44,fp_sop_mac_muladdhbi_U12_n_45,fp_sop_mac_muladdhbi_U12_n_46,fp_sop_mac_muladdhbi_U12_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_59_reg_2231_reg_n_106,p_Val2_59_reg_2231_reg_n_107,p_Val2_59_reg_2231_reg_n_108,p_Val2_59_reg_2231_reg_n_109,p_Val2_59_reg_2231_reg_n_110,p_Val2_59_reg_2231_reg_n_111,p_Val2_59_reg_2231_reg_n_112,p_Val2_59_reg_2231_reg_n_113,p_Val2_59_reg_2231_reg_n_114,p_Val2_59_reg_2231_reg_n_115,p_Val2_59_reg_2231_reg_n_116,p_Val2_59_reg_2231_reg_n_117,p_Val2_59_reg_2231_reg_n_118,p_Val2_59_reg_2231_reg_n_119,p_Val2_59_reg_2231_reg_n_120,p_Val2_59_reg_2231_reg_n_121,p_Val2_59_reg_2231_reg_n_122,p_Val2_59_reg_2231_reg_n_123,p_Val2_59_reg_2231_reg_n_124,p_Val2_59_reg_2231_reg_n_125,p_Val2_59_reg_2231_reg_n_126,p_Val2_59_reg_2231_reg_n_127,p_Val2_59_reg_2231_reg_n_128,p_Val2_59_reg_2231_reg_n_129,p_Val2_59_reg_2231_reg_n_130,p_Val2_59_reg_2231_reg_n_131,p_Val2_59_reg_2231_reg_n_132,p_Val2_59_reg_2231_reg_n_133,p_Val2_59_reg_2231_reg_n_134,p_Val2_59_reg_2231_reg_n_135,p_Val2_59_reg_2231_reg_n_136,p_Val2_59_reg_2231_reg_n_137,p_Val2_59_reg_2231_reg_n_138,p_Val2_59_reg_2231_reg_n_139,p_Val2_59_reg_2231_reg_n_140,p_Val2_59_reg_2231_reg_n_141,p_Val2_59_reg_2231_reg_n_142,p_Val2_59_reg_2231_reg_n_143,p_Val2_59_reg_2231_reg_n_144,p_Val2_59_reg_2231_reg_n_145,p_Val2_59_reg_2231_reg_n_146,p_Val2_59_reg_2231_reg_n_147,p_Val2_59_reg_2231_reg_n_148,p_Val2_59_reg_2231_reg_n_149,p_Val2_59_reg_2231_reg_n_150,p_Val2_59_reg_2231_reg_n_151,p_Val2_59_reg_2231_reg_n_152,p_Val2_59_reg_2231_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_1 fp_sop_mac_muladdhbi_U14
       (.A(pixel_window_14_V_re_reg_1906_pp0_iter4_reg),
        .B(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg),
        .PCOUT({fp_sop_mac_muladdhbi_U14_n_0,fp_sop_mac_muladdhbi_U14_n_1,fp_sop_mac_muladdhbi_U14_n_2,fp_sop_mac_muladdhbi_U14_n_3,fp_sop_mac_muladdhbi_U14_n_4,fp_sop_mac_muladdhbi_U14_n_5,fp_sop_mac_muladdhbi_U14_n_6,fp_sop_mac_muladdhbi_U14_n_7,fp_sop_mac_muladdhbi_U14_n_8,fp_sop_mac_muladdhbi_U14_n_9,fp_sop_mac_muladdhbi_U14_n_10,fp_sop_mac_muladdhbi_U14_n_11,fp_sop_mac_muladdhbi_U14_n_12,fp_sop_mac_muladdhbi_U14_n_13,fp_sop_mac_muladdhbi_U14_n_14,fp_sop_mac_muladdhbi_U14_n_15,fp_sop_mac_muladdhbi_U14_n_16,fp_sop_mac_muladdhbi_U14_n_17,fp_sop_mac_muladdhbi_U14_n_18,fp_sop_mac_muladdhbi_U14_n_19,fp_sop_mac_muladdhbi_U14_n_20,fp_sop_mac_muladdhbi_U14_n_21,fp_sop_mac_muladdhbi_U14_n_22,fp_sop_mac_muladdhbi_U14_n_23,fp_sop_mac_muladdhbi_U14_n_24,fp_sop_mac_muladdhbi_U14_n_25,fp_sop_mac_muladdhbi_U14_n_26,fp_sop_mac_muladdhbi_U14_n_27,fp_sop_mac_muladdhbi_U14_n_28,fp_sop_mac_muladdhbi_U14_n_29,fp_sop_mac_muladdhbi_U14_n_30,fp_sop_mac_muladdhbi_U14_n_31,fp_sop_mac_muladdhbi_U14_n_32,fp_sop_mac_muladdhbi_U14_n_33,fp_sop_mac_muladdhbi_U14_n_34,fp_sop_mac_muladdhbi_U14_n_35,fp_sop_mac_muladdhbi_U14_n_36,fp_sop_mac_muladdhbi_U14_n_37,fp_sop_mac_muladdhbi_U14_n_38,fp_sop_mac_muladdhbi_U14_n_39,fp_sop_mac_muladdhbi_U14_n_40,fp_sop_mac_muladdhbi_U14_n_41,fp_sop_mac_muladdhbi_U14_n_42,fp_sop_mac_muladdhbi_U14_n_43,fp_sop_mac_muladdhbi_U14_n_44,fp_sop_mac_muladdhbi_U14_n_45,fp_sop_mac_muladdhbi_U14_n_46,fp_sop_mac_muladdhbi_U14_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_61_reg_2236_reg_n_106,p_Val2_61_reg_2236_reg_n_107,p_Val2_61_reg_2236_reg_n_108,p_Val2_61_reg_2236_reg_n_109,p_Val2_61_reg_2236_reg_n_110,p_Val2_61_reg_2236_reg_n_111,p_Val2_61_reg_2236_reg_n_112,p_Val2_61_reg_2236_reg_n_113,p_Val2_61_reg_2236_reg_n_114,p_Val2_61_reg_2236_reg_n_115,p_Val2_61_reg_2236_reg_n_116,p_Val2_61_reg_2236_reg_n_117,p_Val2_61_reg_2236_reg_n_118,p_Val2_61_reg_2236_reg_n_119,p_Val2_61_reg_2236_reg_n_120,p_Val2_61_reg_2236_reg_n_121,p_Val2_61_reg_2236_reg_n_122,p_Val2_61_reg_2236_reg_n_123,p_Val2_61_reg_2236_reg_n_124,p_Val2_61_reg_2236_reg_n_125,p_Val2_61_reg_2236_reg_n_126,p_Val2_61_reg_2236_reg_n_127,p_Val2_61_reg_2236_reg_n_128,p_Val2_61_reg_2236_reg_n_129,p_Val2_61_reg_2236_reg_n_130,p_Val2_61_reg_2236_reg_n_131,p_Val2_61_reg_2236_reg_n_132,p_Val2_61_reg_2236_reg_n_133,p_Val2_61_reg_2236_reg_n_134,p_Val2_61_reg_2236_reg_n_135,p_Val2_61_reg_2236_reg_n_136,p_Val2_61_reg_2236_reg_n_137,p_Val2_61_reg_2236_reg_n_138,p_Val2_61_reg_2236_reg_n_139,p_Val2_61_reg_2236_reg_n_140,p_Val2_61_reg_2236_reg_n_141,p_Val2_61_reg_2236_reg_n_142,p_Val2_61_reg_2236_reg_n_143,p_Val2_61_reg_2236_reg_n_144,p_Val2_61_reg_2236_reg_n_145,p_Val2_61_reg_2236_reg_n_146,p_Val2_61_reg_2236_reg_n_147,p_Val2_61_reg_2236_reg_n_148,p_Val2_61_reg_2236_reg_n_149,p_Val2_61_reg_2236_reg_n_150,p_Val2_61_reg_2236_reg_n_151,p_Val2_61_reg_2236_reg_n_152,p_Val2_61_reg_2236_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdibs fp_sop_mac_muladdibs_U16
       (.A(pixel_window_16_V_re_reg_1896_pp0_iter5_reg),
        .B(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg),
        .P({p_Val2_63_reg_2241_reg_n_86,p_Val2_63_reg_2241_reg_n_87,p_Val2_63_reg_2241_reg_n_88,p_Val2_63_reg_2241_reg_n_89,p_Val2_63_reg_2241_reg_n_90,p_Val2_63_reg_2241_reg_n_91,p_Val2_63_reg_2241_reg_n_92,p_Val2_63_reg_2241_reg_n_93,p_Val2_63_reg_2241_reg_n_94,p_Val2_63_reg_2241_reg_n_95,p_Val2_63_reg_2241_reg_n_96,p_Val2_63_reg_2241_reg_n_97,p_Val2_63_reg_2241_reg_n_98,p_Val2_63_reg_2241_reg_n_99,p_Val2_63_reg_2241_reg_n_100,p_Val2_63_reg_2241_reg_n_101,p_Val2_63_reg_2241_reg_n_102,p_Val2_63_reg_2241_reg_n_103,p_Val2_63_reg_2241_reg_n_104,p_Val2_63_reg_2241_reg_n_105}),
        .PCOUT({fp_sop_mac_muladdibs_U16_n_0,fp_sop_mac_muladdibs_U16_n_1,fp_sop_mac_muladdibs_U16_n_2,fp_sop_mac_muladdibs_U16_n_3,fp_sop_mac_muladdibs_U16_n_4,fp_sop_mac_muladdibs_U16_n_5,fp_sop_mac_muladdibs_U16_n_6,fp_sop_mac_muladdibs_U16_n_7,fp_sop_mac_muladdibs_U16_n_8,fp_sop_mac_muladdibs_U16_n_9,fp_sop_mac_muladdibs_U16_n_10,fp_sop_mac_muladdibs_U16_n_11,fp_sop_mac_muladdibs_U16_n_12,fp_sop_mac_muladdibs_U16_n_13,fp_sop_mac_muladdibs_U16_n_14,fp_sop_mac_muladdibs_U16_n_15,fp_sop_mac_muladdibs_U16_n_16,fp_sop_mac_muladdibs_U16_n_17,fp_sop_mac_muladdibs_U16_n_18,fp_sop_mac_muladdibs_U16_n_19,fp_sop_mac_muladdibs_U16_n_20,fp_sop_mac_muladdibs_U16_n_21,fp_sop_mac_muladdibs_U16_n_22,fp_sop_mac_muladdibs_U16_n_23,fp_sop_mac_muladdibs_U16_n_24,fp_sop_mac_muladdibs_U16_n_25,fp_sop_mac_muladdibs_U16_n_26,fp_sop_mac_muladdibs_U16_n_27,fp_sop_mac_muladdibs_U16_n_28,fp_sop_mac_muladdibs_U16_n_29,fp_sop_mac_muladdibs_U16_n_30,fp_sop_mac_muladdibs_U16_n_31,fp_sop_mac_muladdibs_U16_n_32,fp_sop_mac_muladdibs_U16_n_33,fp_sop_mac_muladdibs_U16_n_34,fp_sop_mac_muladdibs_U16_n_35,fp_sop_mac_muladdibs_U16_n_36,fp_sop_mac_muladdibs_U16_n_37,fp_sop_mac_muladdibs_U16_n_38,fp_sop_mac_muladdibs_U16_n_39,fp_sop_mac_muladdibs_U16_n_40,fp_sop_mac_muladdibs_U16_n_41,fp_sop_mac_muladdibs_U16_n_42,fp_sop_mac_muladdibs_U16_n_43,fp_sop_mac_muladdibs_U16_n_44,fp_sop_mac_muladdibs_U16_n_45,fp_sop_mac_muladdibs_U16_n_46,fp_sop_mac_muladdibs_U16_n_47}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC fp_sop_mac_muladdjbC_U18
       (.A(pixel_window_18_V_re_reg_1886_pp0_iter6_reg),
        .B(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U18_n_0,fp_sop_mac_muladdjbC_U18_n_1,fp_sop_mac_muladdjbC_U18_n_2,fp_sop_mac_muladdjbC_U18_n_3,fp_sop_mac_muladdjbC_U18_n_4,fp_sop_mac_muladdjbC_U18_n_5,fp_sop_mac_muladdjbC_U18_n_6,fp_sop_mac_muladdjbC_U18_n_7,fp_sop_mac_muladdjbC_U18_n_8,fp_sop_mac_muladdjbC_U18_n_9,fp_sop_mac_muladdjbC_U18_n_10,fp_sop_mac_muladdjbC_U18_n_11,fp_sop_mac_muladdjbC_U18_n_12,fp_sop_mac_muladdjbC_U18_n_13,fp_sop_mac_muladdjbC_U18_n_14,fp_sop_mac_muladdjbC_U18_n_15,fp_sop_mac_muladdjbC_U18_n_16,fp_sop_mac_muladdjbC_U18_n_17,fp_sop_mac_muladdjbC_U18_n_18,fp_sop_mac_muladdjbC_U18_n_19,fp_sop_mac_muladdjbC_U18_n_20,fp_sop_mac_muladdjbC_U18_n_21,fp_sop_mac_muladdjbC_U18_n_22,fp_sop_mac_muladdjbC_U18_n_23,fp_sop_mac_muladdjbC_U18_n_24,fp_sop_mac_muladdjbC_U18_n_25,fp_sop_mac_muladdjbC_U18_n_26,fp_sop_mac_muladdjbC_U18_n_27,fp_sop_mac_muladdjbC_U18_n_28,fp_sop_mac_muladdjbC_U18_n_29,fp_sop_mac_muladdjbC_U18_n_30,fp_sop_mac_muladdjbC_U18_n_31,fp_sop_mac_muladdjbC_U18_n_32,fp_sop_mac_muladdjbC_U18_n_33,fp_sop_mac_muladdjbC_U18_n_34,fp_sop_mac_muladdjbC_U18_n_35,fp_sop_mac_muladdjbC_U18_n_36,fp_sop_mac_muladdjbC_U18_n_37,fp_sop_mac_muladdjbC_U18_n_38,fp_sop_mac_muladdjbC_U18_n_39,fp_sop_mac_muladdjbC_U18_n_40,fp_sop_mac_muladdjbC_U18_n_41,fp_sop_mac_muladdjbC_U18_n_42,fp_sop_mac_muladdjbC_U18_n_43,fp_sop_mac_muladdjbC_U18_n_44,fp_sop_mac_muladdjbC_U18_n_45,fp_sop_mac_muladdjbC_U18_n_46,fp_sop_mac_muladdjbC_U18_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_65_reg_2246_reg_n_106,p_Val2_65_reg_2246_reg_n_107,p_Val2_65_reg_2246_reg_n_108,p_Val2_65_reg_2246_reg_n_109,p_Val2_65_reg_2246_reg_n_110,p_Val2_65_reg_2246_reg_n_111,p_Val2_65_reg_2246_reg_n_112,p_Val2_65_reg_2246_reg_n_113,p_Val2_65_reg_2246_reg_n_114,p_Val2_65_reg_2246_reg_n_115,p_Val2_65_reg_2246_reg_n_116,p_Val2_65_reg_2246_reg_n_117,p_Val2_65_reg_2246_reg_n_118,p_Val2_65_reg_2246_reg_n_119,p_Val2_65_reg_2246_reg_n_120,p_Val2_65_reg_2246_reg_n_121,p_Val2_65_reg_2246_reg_n_122,p_Val2_65_reg_2246_reg_n_123,p_Val2_65_reg_2246_reg_n_124,p_Val2_65_reg_2246_reg_n_125,p_Val2_65_reg_2246_reg_n_126,p_Val2_65_reg_2246_reg_n_127,p_Val2_65_reg_2246_reg_n_128,p_Val2_65_reg_2246_reg_n_129,p_Val2_65_reg_2246_reg_n_130,p_Val2_65_reg_2246_reg_n_131,p_Val2_65_reg_2246_reg_n_132,p_Val2_65_reg_2246_reg_n_133,p_Val2_65_reg_2246_reg_n_134,p_Val2_65_reg_2246_reg_n_135,p_Val2_65_reg_2246_reg_n_136,p_Val2_65_reg_2246_reg_n_137,p_Val2_65_reg_2246_reg_n_138,p_Val2_65_reg_2246_reg_n_139,p_Val2_65_reg_2246_reg_n_140,p_Val2_65_reg_2246_reg_n_141,p_Val2_65_reg_2246_reg_n_142,p_Val2_65_reg_2246_reg_n_143,p_Val2_65_reg_2246_reg_n_144,p_Val2_65_reg_2246_reg_n_145,p_Val2_65_reg_2246_reg_n_146,p_Val2_65_reg_2246_reg_n_147,p_Val2_65_reg_2246_reg_n_148,p_Val2_65_reg_2246_reg_n_149,p_Val2_65_reg_2246_reg_n_150,p_Val2_65_reg_2246_reg_n_151,p_Val2_65_reg_2246_reg_n_152,p_Val2_65_reg_2246_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_2 fp_sop_mac_muladdjbC_U20
       (.A(pixel_window_20_V_re_reg_1876_pp0_iter7_reg),
        .B(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U20_n_0,fp_sop_mac_muladdjbC_U20_n_1,fp_sop_mac_muladdjbC_U20_n_2,fp_sop_mac_muladdjbC_U20_n_3,fp_sop_mac_muladdjbC_U20_n_4,fp_sop_mac_muladdjbC_U20_n_5,fp_sop_mac_muladdjbC_U20_n_6,fp_sop_mac_muladdjbC_U20_n_7,fp_sop_mac_muladdjbC_U20_n_8,fp_sop_mac_muladdjbC_U20_n_9,fp_sop_mac_muladdjbC_U20_n_10,fp_sop_mac_muladdjbC_U20_n_11,fp_sop_mac_muladdjbC_U20_n_12,fp_sop_mac_muladdjbC_U20_n_13,fp_sop_mac_muladdjbC_U20_n_14,fp_sop_mac_muladdjbC_U20_n_15,fp_sop_mac_muladdjbC_U20_n_16,fp_sop_mac_muladdjbC_U20_n_17,fp_sop_mac_muladdjbC_U20_n_18,fp_sop_mac_muladdjbC_U20_n_19,fp_sop_mac_muladdjbC_U20_n_20,fp_sop_mac_muladdjbC_U20_n_21,fp_sop_mac_muladdjbC_U20_n_22,fp_sop_mac_muladdjbC_U20_n_23,fp_sop_mac_muladdjbC_U20_n_24,fp_sop_mac_muladdjbC_U20_n_25,fp_sop_mac_muladdjbC_U20_n_26,fp_sop_mac_muladdjbC_U20_n_27,fp_sop_mac_muladdjbC_U20_n_28,fp_sop_mac_muladdjbC_U20_n_29,fp_sop_mac_muladdjbC_U20_n_30,fp_sop_mac_muladdjbC_U20_n_31,fp_sop_mac_muladdjbC_U20_n_32,fp_sop_mac_muladdjbC_U20_n_33,fp_sop_mac_muladdjbC_U20_n_34,fp_sop_mac_muladdjbC_U20_n_35,fp_sop_mac_muladdjbC_U20_n_36,fp_sop_mac_muladdjbC_U20_n_37,fp_sop_mac_muladdjbC_U20_n_38,fp_sop_mac_muladdjbC_U20_n_39,fp_sop_mac_muladdjbC_U20_n_40,fp_sop_mac_muladdjbC_U20_n_41,fp_sop_mac_muladdjbC_U20_n_42,fp_sop_mac_muladdjbC_U20_n_43,fp_sop_mac_muladdjbC_U20_n_44,fp_sop_mac_muladdjbC_U20_n_45,fp_sop_mac_muladdjbC_U20_n_46,fp_sop_mac_muladdjbC_U20_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_67_reg_2251_reg_n_106,p_Val2_67_reg_2251_reg_n_107,p_Val2_67_reg_2251_reg_n_108,p_Val2_67_reg_2251_reg_n_109,p_Val2_67_reg_2251_reg_n_110,p_Val2_67_reg_2251_reg_n_111,p_Val2_67_reg_2251_reg_n_112,p_Val2_67_reg_2251_reg_n_113,p_Val2_67_reg_2251_reg_n_114,p_Val2_67_reg_2251_reg_n_115,p_Val2_67_reg_2251_reg_n_116,p_Val2_67_reg_2251_reg_n_117,p_Val2_67_reg_2251_reg_n_118,p_Val2_67_reg_2251_reg_n_119,p_Val2_67_reg_2251_reg_n_120,p_Val2_67_reg_2251_reg_n_121,p_Val2_67_reg_2251_reg_n_122,p_Val2_67_reg_2251_reg_n_123,p_Val2_67_reg_2251_reg_n_124,p_Val2_67_reg_2251_reg_n_125,p_Val2_67_reg_2251_reg_n_126,p_Val2_67_reg_2251_reg_n_127,p_Val2_67_reg_2251_reg_n_128,p_Val2_67_reg_2251_reg_n_129,p_Val2_67_reg_2251_reg_n_130,p_Val2_67_reg_2251_reg_n_131,p_Val2_67_reg_2251_reg_n_132,p_Val2_67_reg_2251_reg_n_133,p_Val2_67_reg_2251_reg_n_134,p_Val2_67_reg_2251_reg_n_135,p_Val2_67_reg_2251_reg_n_136,p_Val2_67_reg_2251_reg_n_137,p_Val2_67_reg_2251_reg_n_138,p_Val2_67_reg_2251_reg_n_139,p_Val2_67_reg_2251_reg_n_140,p_Val2_67_reg_2251_reg_n_141,p_Val2_67_reg_2251_reg_n_142,p_Val2_67_reg_2251_reg_n_143,p_Val2_67_reg_2251_reg_n_144,p_Val2_67_reg_2251_reg_n_145,p_Val2_67_reg_2251_reg_n_146,p_Val2_67_reg_2251_reg_n_147,p_Val2_67_reg_2251_reg_n_148,p_Val2_67_reg_2251_reg_n_149,p_Val2_67_reg_2251_reg_n_150,p_Val2_67_reg_2251_reg_n_151,p_Val2_67_reg_2251_reg_n_152,p_Val2_67_reg_2251_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_3 fp_sop_mac_muladdjbC_U22
       (.A(pixel_window_22_V_re_reg_1866_pp0_iter8_reg),
        .B(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U22_n_0,fp_sop_mac_muladdjbC_U22_n_1,fp_sop_mac_muladdjbC_U22_n_2,fp_sop_mac_muladdjbC_U22_n_3,fp_sop_mac_muladdjbC_U22_n_4,fp_sop_mac_muladdjbC_U22_n_5,fp_sop_mac_muladdjbC_U22_n_6,fp_sop_mac_muladdjbC_U22_n_7,fp_sop_mac_muladdjbC_U22_n_8,fp_sop_mac_muladdjbC_U22_n_9,fp_sop_mac_muladdjbC_U22_n_10,fp_sop_mac_muladdjbC_U22_n_11,fp_sop_mac_muladdjbC_U22_n_12,fp_sop_mac_muladdjbC_U22_n_13,fp_sop_mac_muladdjbC_U22_n_14,fp_sop_mac_muladdjbC_U22_n_15,fp_sop_mac_muladdjbC_U22_n_16,fp_sop_mac_muladdjbC_U22_n_17,fp_sop_mac_muladdjbC_U22_n_18,fp_sop_mac_muladdjbC_U22_n_19,fp_sop_mac_muladdjbC_U22_n_20,fp_sop_mac_muladdjbC_U22_n_21,fp_sop_mac_muladdjbC_U22_n_22,fp_sop_mac_muladdjbC_U22_n_23,fp_sop_mac_muladdjbC_U22_n_24,fp_sop_mac_muladdjbC_U22_n_25,fp_sop_mac_muladdjbC_U22_n_26,fp_sop_mac_muladdjbC_U22_n_27,fp_sop_mac_muladdjbC_U22_n_28,fp_sop_mac_muladdjbC_U22_n_29,fp_sop_mac_muladdjbC_U22_n_30,fp_sop_mac_muladdjbC_U22_n_31,fp_sop_mac_muladdjbC_U22_n_32,fp_sop_mac_muladdjbC_U22_n_33,fp_sop_mac_muladdjbC_U22_n_34,fp_sop_mac_muladdjbC_U22_n_35,fp_sop_mac_muladdjbC_U22_n_36,fp_sop_mac_muladdjbC_U22_n_37,fp_sop_mac_muladdjbC_U22_n_38,fp_sop_mac_muladdjbC_U22_n_39,fp_sop_mac_muladdjbC_U22_n_40,fp_sop_mac_muladdjbC_U22_n_41,fp_sop_mac_muladdjbC_U22_n_42,fp_sop_mac_muladdjbC_U22_n_43,fp_sop_mac_muladdjbC_U22_n_44,fp_sop_mac_muladdjbC_U22_n_45,fp_sop_mac_muladdjbC_U22_n_46,fp_sop_mac_muladdjbC_U22_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_69_reg_2256_reg_n_106,p_Val2_69_reg_2256_reg_n_107,p_Val2_69_reg_2256_reg_n_108,p_Val2_69_reg_2256_reg_n_109,p_Val2_69_reg_2256_reg_n_110,p_Val2_69_reg_2256_reg_n_111,p_Val2_69_reg_2256_reg_n_112,p_Val2_69_reg_2256_reg_n_113,p_Val2_69_reg_2256_reg_n_114,p_Val2_69_reg_2256_reg_n_115,p_Val2_69_reg_2256_reg_n_116,p_Val2_69_reg_2256_reg_n_117,p_Val2_69_reg_2256_reg_n_118,p_Val2_69_reg_2256_reg_n_119,p_Val2_69_reg_2256_reg_n_120,p_Val2_69_reg_2256_reg_n_121,p_Val2_69_reg_2256_reg_n_122,p_Val2_69_reg_2256_reg_n_123,p_Val2_69_reg_2256_reg_n_124,p_Val2_69_reg_2256_reg_n_125,p_Val2_69_reg_2256_reg_n_126,p_Val2_69_reg_2256_reg_n_127,p_Val2_69_reg_2256_reg_n_128,p_Val2_69_reg_2256_reg_n_129,p_Val2_69_reg_2256_reg_n_130,p_Val2_69_reg_2256_reg_n_131,p_Val2_69_reg_2256_reg_n_132,p_Val2_69_reg_2256_reg_n_133,p_Val2_69_reg_2256_reg_n_134,p_Val2_69_reg_2256_reg_n_135,p_Val2_69_reg_2256_reg_n_136,p_Val2_69_reg_2256_reg_n_137,p_Val2_69_reg_2256_reg_n_138,p_Val2_69_reg_2256_reg_n_139,p_Val2_69_reg_2256_reg_n_140,p_Val2_69_reg_2256_reg_n_141,p_Val2_69_reg_2256_reg_n_142,p_Val2_69_reg_2256_reg_n_143,p_Val2_69_reg_2256_reg_n_144,p_Val2_69_reg_2256_reg_n_145,p_Val2_69_reg_2256_reg_n_146,p_Val2_69_reg_2256_reg_n_147,p_Val2_69_reg_2256_reg_n_148,p_Val2_69_reg_2256_reg_n_149,p_Val2_69_reg_2256_reg_n_150,p_Val2_69_reg_2256_reg_n_151,p_Val2_69_reg_2256_reg_n_152,p_Val2_69_reg_2256_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_4 fp_sop_mac_muladdjbC_U24
       (.A(pixel_window_24_V_re_reg_1856_pp0_iter9_reg),
        .B(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U24_n_0,fp_sop_mac_muladdjbC_U24_n_1,fp_sop_mac_muladdjbC_U24_n_2,fp_sop_mac_muladdjbC_U24_n_3,fp_sop_mac_muladdjbC_U24_n_4,fp_sop_mac_muladdjbC_U24_n_5,fp_sop_mac_muladdjbC_U24_n_6,fp_sop_mac_muladdjbC_U24_n_7,fp_sop_mac_muladdjbC_U24_n_8,fp_sop_mac_muladdjbC_U24_n_9,fp_sop_mac_muladdjbC_U24_n_10,fp_sop_mac_muladdjbC_U24_n_11,fp_sop_mac_muladdjbC_U24_n_12,fp_sop_mac_muladdjbC_U24_n_13,fp_sop_mac_muladdjbC_U24_n_14,fp_sop_mac_muladdjbC_U24_n_15,fp_sop_mac_muladdjbC_U24_n_16,fp_sop_mac_muladdjbC_U24_n_17,fp_sop_mac_muladdjbC_U24_n_18,fp_sop_mac_muladdjbC_U24_n_19,fp_sop_mac_muladdjbC_U24_n_20,fp_sop_mac_muladdjbC_U24_n_21,fp_sop_mac_muladdjbC_U24_n_22,fp_sop_mac_muladdjbC_U24_n_23,fp_sop_mac_muladdjbC_U24_n_24,fp_sop_mac_muladdjbC_U24_n_25,fp_sop_mac_muladdjbC_U24_n_26,fp_sop_mac_muladdjbC_U24_n_27,fp_sop_mac_muladdjbC_U24_n_28,fp_sop_mac_muladdjbC_U24_n_29,fp_sop_mac_muladdjbC_U24_n_30,fp_sop_mac_muladdjbC_U24_n_31,fp_sop_mac_muladdjbC_U24_n_32,fp_sop_mac_muladdjbC_U24_n_33,fp_sop_mac_muladdjbC_U24_n_34,fp_sop_mac_muladdjbC_U24_n_35,fp_sop_mac_muladdjbC_U24_n_36,fp_sop_mac_muladdjbC_U24_n_37,fp_sop_mac_muladdjbC_U24_n_38,fp_sop_mac_muladdjbC_U24_n_39,fp_sop_mac_muladdjbC_U24_n_40,fp_sop_mac_muladdjbC_U24_n_41,fp_sop_mac_muladdjbC_U24_n_42,fp_sop_mac_muladdjbC_U24_n_43,fp_sop_mac_muladdjbC_U24_n_44,fp_sop_mac_muladdjbC_U24_n_45,fp_sop_mac_muladdjbC_U24_n_46,fp_sop_mac_muladdjbC_U24_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_71_reg_2261_reg_n_106,p_Val2_71_reg_2261_reg_n_107,p_Val2_71_reg_2261_reg_n_108,p_Val2_71_reg_2261_reg_n_109,p_Val2_71_reg_2261_reg_n_110,p_Val2_71_reg_2261_reg_n_111,p_Val2_71_reg_2261_reg_n_112,p_Val2_71_reg_2261_reg_n_113,p_Val2_71_reg_2261_reg_n_114,p_Val2_71_reg_2261_reg_n_115,p_Val2_71_reg_2261_reg_n_116,p_Val2_71_reg_2261_reg_n_117,p_Val2_71_reg_2261_reg_n_118,p_Val2_71_reg_2261_reg_n_119,p_Val2_71_reg_2261_reg_n_120,p_Val2_71_reg_2261_reg_n_121,p_Val2_71_reg_2261_reg_n_122,p_Val2_71_reg_2261_reg_n_123,p_Val2_71_reg_2261_reg_n_124,p_Val2_71_reg_2261_reg_n_125,p_Val2_71_reg_2261_reg_n_126,p_Val2_71_reg_2261_reg_n_127,p_Val2_71_reg_2261_reg_n_128,p_Val2_71_reg_2261_reg_n_129,p_Val2_71_reg_2261_reg_n_130,p_Val2_71_reg_2261_reg_n_131,p_Val2_71_reg_2261_reg_n_132,p_Val2_71_reg_2261_reg_n_133,p_Val2_71_reg_2261_reg_n_134,p_Val2_71_reg_2261_reg_n_135,p_Val2_71_reg_2261_reg_n_136,p_Val2_71_reg_2261_reg_n_137,p_Val2_71_reg_2261_reg_n_138,p_Val2_71_reg_2261_reg_n_139,p_Val2_71_reg_2261_reg_n_140,p_Val2_71_reg_2261_reg_n_141,p_Val2_71_reg_2261_reg_n_142,p_Val2_71_reg_2261_reg_n_143,p_Val2_71_reg_2261_reg_n_144,p_Val2_71_reg_2261_reg_n_145,p_Val2_71_reg_2261_reg_n_146,p_Val2_71_reg_2261_reg_n_147,p_Val2_71_reg_2261_reg_n_148,p_Val2_71_reg_2261_reg_n_149,p_Val2_71_reg_2261_reg_n_150,p_Val2_71_reg_2261_reg_n_151,p_Val2_71_reg_2261_reg_n_152,p_Val2_71_reg_2261_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_5 fp_sop_mac_muladdjbC_U26
       (.A(pixel_window_26_V_re_reg_1846_pp0_iter10_reg),
        .B(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U26_n_0,fp_sop_mac_muladdjbC_U26_n_1,fp_sop_mac_muladdjbC_U26_n_2,fp_sop_mac_muladdjbC_U26_n_3,fp_sop_mac_muladdjbC_U26_n_4,fp_sop_mac_muladdjbC_U26_n_5,fp_sop_mac_muladdjbC_U26_n_6,fp_sop_mac_muladdjbC_U26_n_7,fp_sop_mac_muladdjbC_U26_n_8,fp_sop_mac_muladdjbC_U26_n_9,fp_sop_mac_muladdjbC_U26_n_10,fp_sop_mac_muladdjbC_U26_n_11,fp_sop_mac_muladdjbC_U26_n_12,fp_sop_mac_muladdjbC_U26_n_13,fp_sop_mac_muladdjbC_U26_n_14,fp_sop_mac_muladdjbC_U26_n_15,fp_sop_mac_muladdjbC_U26_n_16,fp_sop_mac_muladdjbC_U26_n_17,fp_sop_mac_muladdjbC_U26_n_18,fp_sop_mac_muladdjbC_U26_n_19,fp_sop_mac_muladdjbC_U26_n_20,fp_sop_mac_muladdjbC_U26_n_21,fp_sop_mac_muladdjbC_U26_n_22,fp_sop_mac_muladdjbC_U26_n_23,fp_sop_mac_muladdjbC_U26_n_24,fp_sop_mac_muladdjbC_U26_n_25,fp_sop_mac_muladdjbC_U26_n_26,fp_sop_mac_muladdjbC_U26_n_27,fp_sop_mac_muladdjbC_U26_n_28,fp_sop_mac_muladdjbC_U26_n_29,fp_sop_mac_muladdjbC_U26_n_30,fp_sop_mac_muladdjbC_U26_n_31,fp_sop_mac_muladdjbC_U26_n_32,fp_sop_mac_muladdjbC_U26_n_33,fp_sop_mac_muladdjbC_U26_n_34,fp_sop_mac_muladdjbC_U26_n_35,fp_sop_mac_muladdjbC_U26_n_36,fp_sop_mac_muladdjbC_U26_n_37,fp_sop_mac_muladdjbC_U26_n_38,fp_sop_mac_muladdjbC_U26_n_39,fp_sop_mac_muladdjbC_U26_n_40,fp_sop_mac_muladdjbC_U26_n_41,fp_sop_mac_muladdjbC_U26_n_42,fp_sop_mac_muladdjbC_U26_n_43,fp_sop_mac_muladdjbC_U26_n_44,fp_sop_mac_muladdjbC_U26_n_45,fp_sop_mac_muladdjbC_U26_n_46,fp_sop_mac_muladdjbC_U26_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_73_reg_2266_reg_n_106,p_Val2_73_reg_2266_reg_n_107,p_Val2_73_reg_2266_reg_n_108,p_Val2_73_reg_2266_reg_n_109,p_Val2_73_reg_2266_reg_n_110,p_Val2_73_reg_2266_reg_n_111,p_Val2_73_reg_2266_reg_n_112,p_Val2_73_reg_2266_reg_n_113,p_Val2_73_reg_2266_reg_n_114,p_Val2_73_reg_2266_reg_n_115,p_Val2_73_reg_2266_reg_n_116,p_Val2_73_reg_2266_reg_n_117,p_Val2_73_reg_2266_reg_n_118,p_Val2_73_reg_2266_reg_n_119,p_Val2_73_reg_2266_reg_n_120,p_Val2_73_reg_2266_reg_n_121,p_Val2_73_reg_2266_reg_n_122,p_Val2_73_reg_2266_reg_n_123,p_Val2_73_reg_2266_reg_n_124,p_Val2_73_reg_2266_reg_n_125,p_Val2_73_reg_2266_reg_n_126,p_Val2_73_reg_2266_reg_n_127,p_Val2_73_reg_2266_reg_n_128,p_Val2_73_reg_2266_reg_n_129,p_Val2_73_reg_2266_reg_n_130,p_Val2_73_reg_2266_reg_n_131,p_Val2_73_reg_2266_reg_n_132,p_Val2_73_reg_2266_reg_n_133,p_Val2_73_reg_2266_reg_n_134,p_Val2_73_reg_2266_reg_n_135,p_Val2_73_reg_2266_reg_n_136,p_Val2_73_reg_2266_reg_n_137,p_Val2_73_reg_2266_reg_n_138,p_Val2_73_reg_2266_reg_n_139,p_Val2_73_reg_2266_reg_n_140,p_Val2_73_reg_2266_reg_n_141,p_Val2_73_reg_2266_reg_n_142,p_Val2_73_reg_2266_reg_n_143,p_Val2_73_reg_2266_reg_n_144,p_Val2_73_reg_2266_reg_n_145,p_Val2_73_reg_2266_reg_n_146,p_Val2_73_reg_2266_reg_n_147,p_Val2_73_reg_2266_reg_n_148,p_Val2_73_reg_2266_reg_n_149,p_Val2_73_reg_2266_reg_n_150,p_Val2_73_reg_2266_reg_n_151,p_Val2_73_reg_2266_reg_n_152,p_Val2_73_reg_2266_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_6 fp_sop_mac_muladdjbC_U28
       (.A(pixel_window_28_V_re_reg_1836_pp0_iter11_reg),
        .B(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U28_n_0,fp_sop_mac_muladdjbC_U28_n_1,fp_sop_mac_muladdjbC_U28_n_2,fp_sop_mac_muladdjbC_U28_n_3,fp_sop_mac_muladdjbC_U28_n_4,fp_sop_mac_muladdjbC_U28_n_5,fp_sop_mac_muladdjbC_U28_n_6,fp_sop_mac_muladdjbC_U28_n_7,fp_sop_mac_muladdjbC_U28_n_8,fp_sop_mac_muladdjbC_U28_n_9,fp_sop_mac_muladdjbC_U28_n_10,fp_sop_mac_muladdjbC_U28_n_11,fp_sop_mac_muladdjbC_U28_n_12,fp_sop_mac_muladdjbC_U28_n_13,fp_sop_mac_muladdjbC_U28_n_14,fp_sop_mac_muladdjbC_U28_n_15,fp_sop_mac_muladdjbC_U28_n_16,fp_sop_mac_muladdjbC_U28_n_17,fp_sop_mac_muladdjbC_U28_n_18,fp_sop_mac_muladdjbC_U28_n_19,fp_sop_mac_muladdjbC_U28_n_20,fp_sop_mac_muladdjbC_U28_n_21,fp_sop_mac_muladdjbC_U28_n_22,fp_sop_mac_muladdjbC_U28_n_23,fp_sop_mac_muladdjbC_U28_n_24,fp_sop_mac_muladdjbC_U28_n_25,fp_sop_mac_muladdjbC_U28_n_26,fp_sop_mac_muladdjbC_U28_n_27,fp_sop_mac_muladdjbC_U28_n_28,fp_sop_mac_muladdjbC_U28_n_29,fp_sop_mac_muladdjbC_U28_n_30,fp_sop_mac_muladdjbC_U28_n_31,fp_sop_mac_muladdjbC_U28_n_32,fp_sop_mac_muladdjbC_U28_n_33,fp_sop_mac_muladdjbC_U28_n_34,fp_sop_mac_muladdjbC_U28_n_35,fp_sop_mac_muladdjbC_U28_n_36,fp_sop_mac_muladdjbC_U28_n_37,fp_sop_mac_muladdjbC_U28_n_38,fp_sop_mac_muladdjbC_U28_n_39,fp_sop_mac_muladdjbC_U28_n_40,fp_sop_mac_muladdjbC_U28_n_41,fp_sop_mac_muladdjbC_U28_n_42,fp_sop_mac_muladdjbC_U28_n_43,fp_sop_mac_muladdjbC_U28_n_44,fp_sop_mac_muladdjbC_U28_n_45,fp_sop_mac_muladdjbC_U28_n_46,fp_sop_mac_muladdjbC_U28_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_75_reg_2271_reg_n_106,p_Val2_75_reg_2271_reg_n_107,p_Val2_75_reg_2271_reg_n_108,p_Val2_75_reg_2271_reg_n_109,p_Val2_75_reg_2271_reg_n_110,p_Val2_75_reg_2271_reg_n_111,p_Val2_75_reg_2271_reg_n_112,p_Val2_75_reg_2271_reg_n_113,p_Val2_75_reg_2271_reg_n_114,p_Val2_75_reg_2271_reg_n_115,p_Val2_75_reg_2271_reg_n_116,p_Val2_75_reg_2271_reg_n_117,p_Val2_75_reg_2271_reg_n_118,p_Val2_75_reg_2271_reg_n_119,p_Val2_75_reg_2271_reg_n_120,p_Val2_75_reg_2271_reg_n_121,p_Val2_75_reg_2271_reg_n_122,p_Val2_75_reg_2271_reg_n_123,p_Val2_75_reg_2271_reg_n_124,p_Val2_75_reg_2271_reg_n_125,p_Val2_75_reg_2271_reg_n_126,p_Val2_75_reg_2271_reg_n_127,p_Val2_75_reg_2271_reg_n_128,p_Val2_75_reg_2271_reg_n_129,p_Val2_75_reg_2271_reg_n_130,p_Val2_75_reg_2271_reg_n_131,p_Val2_75_reg_2271_reg_n_132,p_Val2_75_reg_2271_reg_n_133,p_Val2_75_reg_2271_reg_n_134,p_Val2_75_reg_2271_reg_n_135,p_Val2_75_reg_2271_reg_n_136,p_Val2_75_reg_2271_reg_n_137,p_Val2_75_reg_2271_reg_n_138,p_Val2_75_reg_2271_reg_n_139,p_Val2_75_reg_2271_reg_n_140,p_Val2_75_reg_2271_reg_n_141,p_Val2_75_reg_2271_reg_n_142,p_Val2_75_reg_2271_reg_n_143,p_Val2_75_reg_2271_reg_n_144,p_Val2_75_reg_2271_reg_n_145,p_Val2_75_reg_2271_reg_n_146,p_Val2_75_reg_2271_reg_n_147,p_Val2_75_reg_2271_reg_n_148,p_Val2_75_reg_2271_reg_n_149,p_Val2_75_reg_2271_reg_n_150,p_Val2_75_reg_2271_reg_n_151,p_Val2_75_reg_2271_reg_n_152,p_Val2_75_reg_2271_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_7 fp_sop_mac_muladdjbC_U30
       (.A(pixel_window_30_V_re_reg_1826_pp0_iter12_reg),
        .B(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg),
        .PCOUT({fp_sop_mac_muladdjbC_U30_n_0,fp_sop_mac_muladdjbC_U30_n_1,fp_sop_mac_muladdjbC_U30_n_2,fp_sop_mac_muladdjbC_U30_n_3,fp_sop_mac_muladdjbC_U30_n_4,fp_sop_mac_muladdjbC_U30_n_5,fp_sop_mac_muladdjbC_U30_n_6,fp_sop_mac_muladdjbC_U30_n_7,fp_sop_mac_muladdjbC_U30_n_8,fp_sop_mac_muladdjbC_U30_n_9,fp_sop_mac_muladdjbC_U30_n_10,fp_sop_mac_muladdjbC_U30_n_11,fp_sop_mac_muladdjbC_U30_n_12,fp_sop_mac_muladdjbC_U30_n_13,fp_sop_mac_muladdjbC_U30_n_14,fp_sop_mac_muladdjbC_U30_n_15,fp_sop_mac_muladdjbC_U30_n_16,fp_sop_mac_muladdjbC_U30_n_17,fp_sop_mac_muladdjbC_U30_n_18,fp_sop_mac_muladdjbC_U30_n_19,fp_sop_mac_muladdjbC_U30_n_20,fp_sop_mac_muladdjbC_U30_n_21,fp_sop_mac_muladdjbC_U30_n_22,fp_sop_mac_muladdjbC_U30_n_23,fp_sop_mac_muladdjbC_U30_n_24,fp_sop_mac_muladdjbC_U30_n_25,fp_sop_mac_muladdjbC_U30_n_26,fp_sop_mac_muladdjbC_U30_n_27,fp_sop_mac_muladdjbC_U30_n_28,fp_sop_mac_muladdjbC_U30_n_29,fp_sop_mac_muladdjbC_U30_n_30,fp_sop_mac_muladdjbC_U30_n_31,fp_sop_mac_muladdjbC_U30_n_32,fp_sop_mac_muladdjbC_U30_n_33,fp_sop_mac_muladdjbC_U30_n_34,fp_sop_mac_muladdjbC_U30_n_35,fp_sop_mac_muladdjbC_U30_n_36,fp_sop_mac_muladdjbC_U30_n_37,fp_sop_mac_muladdjbC_U30_n_38,fp_sop_mac_muladdjbC_U30_n_39,fp_sop_mac_muladdjbC_U30_n_40,fp_sop_mac_muladdjbC_U30_n_41,fp_sop_mac_muladdjbC_U30_n_42,fp_sop_mac_muladdjbC_U30_n_43,fp_sop_mac_muladdjbC_U30_n_44,fp_sop_mac_muladdjbC_U30_n_45,fp_sop_mac_muladdjbC_U30_n_46,fp_sop_mac_muladdjbC_U30_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_77_reg_2276_reg_n_106,p_Val2_77_reg_2276_reg_n_107,p_Val2_77_reg_2276_reg_n_108,p_Val2_77_reg_2276_reg_n_109,p_Val2_77_reg_2276_reg_n_110,p_Val2_77_reg_2276_reg_n_111,p_Val2_77_reg_2276_reg_n_112,p_Val2_77_reg_2276_reg_n_113,p_Val2_77_reg_2276_reg_n_114,p_Val2_77_reg_2276_reg_n_115,p_Val2_77_reg_2276_reg_n_116,p_Val2_77_reg_2276_reg_n_117,p_Val2_77_reg_2276_reg_n_118,p_Val2_77_reg_2276_reg_n_119,p_Val2_77_reg_2276_reg_n_120,p_Val2_77_reg_2276_reg_n_121,p_Val2_77_reg_2276_reg_n_122,p_Val2_77_reg_2276_reg_n_123,p_Val2_77_reg_2276_reg_n_124,p_Val2_77_reg_2276_reg_n_125,p_Val2_77_reg_2276_reg_n_126,p_Val2_77_reg_2276_reg_n_127,p_Val2_77_reg_2276_reg_n_128,p_Val2_77_reg_2276_reg_n_129,p_Val2_77_reg_2276_reg_n_130,p_Val2_77_reg_2276_reg_n_131,p_Val2_77_reg_2276_reg_n_132,p_Val2_77_reg_2276_reg_n_133,p_Val2_77_reg_2276_reg_n_134,p_Val2_77_reg_2276_reg_n_135,p_Val2_77_reg_2276_reg_n_136,p_Val2_77_reg_2276_reg_n_137,p_Val2_77_reg_2276_reg_n_138,p_Val2_77_reg_2276_reg_n_139,p_Val2_77_reg_2276_reg_n_140,p_Val2_77_reg_2276_reg_n_141,p_Val2_77_reg_2276_reg_n_142,p_Val2_77_reg_2276_reg_n_143,p_Val2_77_reg_2276_reg_n_144,p_Val2_77_reg_2276_reg_n_145,p_Val2_77_reg_2276_reg_n_146,p_Val2_77_reg_2276_reg_n_147,p_Val2_77_reg_2276_reg_n_148,p_Val2_77_reg_2276_reg_n_149,p_Val2_77_reg_2276_reg_n_150,p_Val2_77_reg_2276_reg_n_151,p_Val2_77_reg_2276_reg_n_152,p_Val2_77_reg_2276_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdkbM fp_sop_mac_muladdkbM_U32
       (.A(pixel_window_32_V_re_reg_1816_pp0_iter13_reg),
        .B(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg),
        .P({p_Val2_79_reg_2281_reg_n_85,p_Val2_79_reg_2281_reg_n_86,p_Val2_79_reg_2281_reg_n_87,p_Val2_79_reg_2281_reg_n_88,p_Val2_79_reg_2281_reg_n_89,p_Val2_79_reg_2281_reg_n_90,p_Val2_79_reg_2281_reg_n_91,p_Val2_79_reg_2281_reg_n_92,p_Val2_79_reg_2281_reg_n_93,p_Val2_79_reg_2281_reg_n_94,p_Val2_79_reg_2281_reg_n_95,p_Val2_79_reg_2281_reg_n_96,p_Val2_79_reg_2281_reg_n_97,p_Val2_79_reg_2281_reg_n_98,p_Val2_79_reg_2281_reg_n_99,p_Val2_79_reg_2281_reg_n_100,p_Val2_79_reg_2281_reg_n_101,p_Val2_79_reg_2281_reg_n_102,p_Val2_79_reg_2281_reg_n_103,p_Val2_79_reg_2281_reg_n_104,p_Val2_79_reg_2281_reg_n_105}),
        .PCOUT({fp_sop_mac_muladdkbM_U32_n_0,fp_sop_mac_muladdkbM_U32_n_1,fp_sop_mac_muladdkbM_U32_n_2,fp_sop_mac_muladdkbM_U32_n_3,fp_sop_mac_muladdkbM_U32_n_4,fp_sop_mac_muladdkbM_U32_n_5,fp_sop_mac_muladdkbM_U32_n_6,fp_sop_mac_muladdkbM_U32_n_7,fp_sop_mac_muladdkbM_U32_n_8,fp_sop_mac_muladdkbM_U32_n_9,fp_sop_mac_muladdkbM_U32_n_10,fp_sop_mac_muladdkbM_U32_n_11,fp_sop_mac_muladdkbM_U32_n_12,fp_sop_mac_muladdkbM_U32_n_13,fp_sop_mac_muladdkbM_U32_n_14,fp_sop_mac_muladdkbM_U32_n_15,fp_sop_mac_muladdkbM_U32_n_16,fp_sop_mac_muladdkbM_U32_n_17,fp_sop_mac_muladdkbM_U32_n_18,fp_sop_mac_muladdkbM_U32_n_19,fp_sop_mac_muladdkbM_U32_n_20,fp_sop_mac_muladdkbM_U32_n_21,fp_sop_mac_muladdkbM_U32_n_22,fp_sop_mac_muladdkbM_U32_n_23,fp_sop_mac_muladdkbM_U32_n_24,fp_sop_mac_muladdkbM_U32_n_25,fp_sop_mac_muladdkbM_U32_n_26,fp_sop_mac_muladdkbM_U32_n_27,fp_sop_mac_muladdkbM_U32_n_28,fp_sop_mac_muladdkbM_U32_n_29,fp_sop_mac_muladdkbM_U32_n_30,fp_sop_mac_muladdkbM_U32_n_31,fp_sop_mac_muladdkbM_U32_n_32,fp_sop_mac_muladdkbM_U32_n_33,fp_sop_mac_muladdkbM_U32_n_34,fp_sop_mac_muladdkbM_U32_n_35,fp_sop_mac_muladdkbM_U32_n_36,fp_sop_mac_muladdkbM_U32_n_37,fp_sop_mac_muladdkbM_U32_n_38,fp_sop_mac_muladdkbM_U32_n_39,fp_sop_mac_muladdkbM_U32_n_40,fp_sop_mac_muladdkbM_U32_n_41,fp_sop_mac_muladdkbM_U32_n_42,fp_sop_mac_muladdkbM_U32_n_43,fp_sop_mac_muladdkbM_U32_n_44,fp_sop_mac_muladdkbM_U32_n_45,fp_sop_mac_muladdkbM_U32_n_46,fp_sop_mac_muladdkbM_U32_n_47}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW fp_sop_mac_muladdlbW_U34
       (.A(pixel_window_34_V_re_reg_1806_pp0_iter14_reg),
        .B(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg),
        .PCOUT({fp_sop_mac_muladdlbW_U34_n_0,fp_sop_mac_muladdlbW_U34_n_1,fp_sop_mac_muladdlbW_U34_n_2,fp_sop_mac_muladdlbW_U34_n_3,fp_sop_mac_muladdlbW_U34_n_4,fp_sop_mac_muladdlbW_U34_n_5,fp_sop_mac_muladdlbW_U34_n_6,fp_sop_mac_muladdlbW_U34_n_7,fp_sop_mac_muladdlbW_U34_n_8,fp_sop_mac_muladdlbW_U34_n_9,fp_sop_mac_muladdlbW_U34_n_10,fp_sop_mac_muladdlbW_U34_n_11,fp_sop_mac_muladdlbW_U34_n_12,fp_sop_mac_muladdlbW_U34_n_13,fp_sop_mac_muladdlbW_U34_n_14,fp_sop_mac_muladdlbW_U34_n_15,fp_sop_mac_muladdlbW_U34_n_16,fp_sop_mac_muladdlbW_U34_n_17,fp_sop_mac_muladdlbW_U34_n_18,fp_sop_mac_muladdlbW_U34_n_19,fp_sop_mac_muladdlbW_U34_n_20,fp_sop_mac_muladdlbW_U34_n_21,fp_sop_mac_muladdlbW_U34_n_22,fp_sop_mac_muladdlbW_U34_n_23,fp_sop_mac_muladdlbW_U34_n_24,fp_sop_mac_muladdlbW_U34_n_25,fp_sop_mac_muladdlbW_U34_n_26,fp_sop_mac_muladdlbW_U34_n_27,fp_sop_mac_muladdlbW_U34_n_28,fp_sop_mac_muladdlbW_U34_n_29,fp_sop_mac_muladdlbW_U34_n_30,fp_sop_mac_muladdlbW_U34_n_31,fp_sop_mac_muladdlbW_U34_n_32,fp_sop_mac_muladdlbW_U34_n_33,fp_sop_mac_muladdlbW_U34_n_34,fp_sop_mac_muladdlbW_U34_n_35,fp_sop_mac_muladdlbW_U34_n_36,fp_sop_mac_muladdlbW_U34_n_37,fp_sop_mac_muladdlbW_U34_n_38,fp_sop_mac_muladdlbW_U34_n_39,fp_sop_mac_muladdlbW_U34_n_40,fp_sop_mac_muladdlbW_U34_n_41,fp_sop_mac_muladdlbW_U34_n_42,fp_sop_mac_muladdlbW_U34_n_43,fp_sop_mac_muladdlbW_U34_n_44,fp_sop_mac_muladdlbW_U34_n_45,fp_sop_mac_muladdlbW_U34_n_46,fp_sop_mac_muladdlbW_U34_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_81_reg_2286_reg_n_106,p_Val2_81_reg_2286_reg_n_107,p_Val2_81_reg_2286_reg_n_108,p_Val2_81_reg_2286_reg_n_109,p_Val2_81_reg_2286_reg_n_110,p_Val2_81_reg_2286_reg_n_111,p_Val2_81_reg_2286_reg_n_112,p_Val2_81_reg_2286_reg_n_113,p_Val2_81_reg_2286_reg_n_114,p_Val2_81_reg_2286_reg_n_115,p_Val2_81_reg_2286_reg_n_116,p_Val2_81_reg_2286_reg_n_117,p_Val2_81_reg_2286_reg_n_118,p_Val2_81_reg_2286_reg_n_119,p_Val2_81_reg_2286_reg_n_120,p_Val2_81_reg_2286_reg_n_121,p_Val2_81_reg_2286_reg_n_122,p_Val2_81_reg_2286_reg_n_123,p_Val2_81_reg_2286_reg_n_124,p_Val2_81_reg_2286_reg_n_125,p_Val2_81_reg_2286_reg_n_126,p_Val2_81_reg_2286_reg_n_127,p_Val2_81_reg_2286_reg_n_128,p_Val2_81_reg_2286_reg_n_129,p_Val2_81_reg_2286_reg_n_130,p_Val2_81_reg_2286_reg_n_131,p_Val2_81_reg_2286_reg_n_132,p_Val2_81_reg_2286_reg_n_133,p_Val2_81_reg_2286_reg_n_134,p_Val2_81_reg_2286_reg_n_135,p_Val2_81_reg_2286_reg_n_136,p_Val2_81_reg_2286_reg_n_137,p_Val2_81_reg_2286_reg_n_138,p_Val2_81_reg_2286_reg_n_139,p_Val2_81_reg_2286_reg_n_140,p_Val2_81_reg_2286_reg_n_141,p_Val2_81_reg_2286_reg_n_142,p_Val2_81_reg_2286_reg_n_143,p_Val2_81_reg_2286_reg_n_144,p_Val2_81_reg_2286_reg_n_145,p_Val2_81_reg_2286_reg_n_146,p_Val2_81_reg_2286_reg_n_147,p_Val2_81_reg_2286_reg_n_148,p_Val2_81_reg_2286_reg_n_149,p_Val2_81_reg_2286_reg_n_150,p_Val2_81_reg_2286_reg_n_151,p_Val2_81_reg_2286_reg_n_152,p_Val2_81_reg_2286_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_8 fp_sop_mac_muladdlbW_U36
       (.A(pixel_window_36_V_re_reg_1796_pp0_iter15_reg),
        .B(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg),
        .PCOUT({fp_sop_mac_muladdlbW_U36_n_0,fp_sop_mac_muladdlbW_U36_n_1,fp_sop_mac_muladdlbW_U36_n_2,fp_sop_mac_muladdlbW_U36_n_3,fp_sop_mac_muladdlbW_U36_n_4,fp_sop_mac_muladdlbW_U36_n_5,fp_sop_mac_muladdlbW_U36_n_6,fp_sop_mac_muladdlbW_U36_n_7,fp_sop_mac_muladdlbW_U36_n_8,fp_sop_mac_muladdlbW_U36_n_9,fp_sop_mac_muladdlbW_U36_n_10,fp_sop_mac_muladdlbW_U36_n_11,fp_sop_mac_muladdlbW_U36_n_12,fp_sop_mac_muladdlbW_U36_n_13,fp_sop_mac_muladdlbW_U36_n_14,fp_sop_mac_muladdlbW_U36_n_15,fp_sop_mac_muladdlbW_U36_n_16,fp_sop_mac_muladdlbW_U36_n_17,fp_sop_mac_muladdlbW_U36_n_18,fp_sop_mac_muladdlbW_U36_n_19,fp_sop_mac_muladdlbW_U36_n_20,fp_sop_mac_muladdlbW_U36_n_21,fp_sop_mac_muladdlbW_U36_n_22,fp_sop_mac_muladdlbW_U36_n_23,fp_sop_mac_muladdlbW_U36_n_24,fp_sop_mac_muladdlbW_U36_n_25,fp_sop_mac_muladdlbW_U36_n_26,fp_sop_mac_muladdlbW_U36_n_27,fp_sop_mac_muladdlbW_U36_n_28,fp_sop_mac_muladdlbW_U36_n_29,fp_sop_mac_muladdlbW_U36_n_30,fp_sop_mac_muladdlbW_U36_n_31,fp_sop_mac_muladdlbW_U36_n_32,fp_sop_mac_muladdlbW_U36_n_33,fp_sop_mac_muladdlbW_U36_n_34,fp_sop_mac_muladdlbW_U36_n_35,fp_sop_mac_muladdlbW_U36_n_36,fp_sop_mac_muladdlbW_U36_n_37,fp_sop_mac_muladdlbW_U36_n_38,fp_sop_mac_muladdlbW_U36_n_39,fp_sop_mac_muladdlbW_U36_n_40,fp_sop_mac_muladdlbW_U36_n_41,fp_sop_mac_muladdlbW_U36_n_42,fp_sop_mac_muladdlbW_U36_n_43,fp_sop_mac_muladdlbW_U36_n_44,fp_sop_mac_muladdlbW_U36_n_45,fp_sop_mac_muladdlbW_U36_n_46,fp_sop_mac_muladdlbW_U36_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_83_reg_2291_reg_n_106,p_Val2_83_reg_2291_reg_n_107,p_Val2_83_reg_2291_reg_n_108,p_Val2_83_reg_2291_reg_n_109,p_Val2_83_reg_2291_reg_n_110,p_Val2_83_reg_2291_reg_n_111,p_Val2_83_reg_2291_reg_n_112,p_Val2_83_reg_2291_reg_n_113,p_Val2_83_reg_2291_reg_n_114,p_Val2_83_reg_2291_reg_n_115,p_Val2_83_reg_2291_reg_n_116,p_Val2_83_reg_2291_reg_n_117,p_Val2_83_reg_2291_reg_n_118,p_Val2_83_reg_2291_reg_n_119,p_Val2_83_reg_2291_reg_n_120,p_Val2_83_reg_2291_reg_n_121,p_Val2_83_reg_2291_reg_n_122,p_Val2_83_reg_2291_reg_n_123,p_Val2_83_reg_2291_reg_n_124,p_Val2_83_reg_2291_reg_n_125,p_Val2_83_reg_2291_reg_n_126,p_Val2_83_reg_2291_reg_n_127,p_Val2_83_reg_2291_reg_n_128,p_Val2_83_reg_2291_reg_n_129,p_Val2_83_reg_2291_reg_n_130,p_Val2_83_reg_2291_reg_n_131,p_Val2_83_reg_2291_reg_n_132,p_Val2_83_reg_2291_reg_n_133,p_Val2_83_reg_2291_reg_n_134,p_Val2_83_reg_2291_reg_n_135,p_Val2_83_reg_2291_reg_n_136,p_Val2_83_reg_2291_reg_n_137,p_Val2_83_reg_2291_reg_n_138,p_Val2_83_reg_2291_reg_n_139,p_Val2_83_reg_2291_reg_n_140,p_Val2_83_reg_2291_reg_n_141,p_Val2_83_reg_2291_reg_n_142,p_Val2_83_reg_2291_reg_n_143,p_Val2_83_reg_2291_reg_n_144,p_Val2_83_reg_2291_reg_n_145,p_Val2_83_reg_2291_reg_n_146,p_Val2_83_reg_2291_reg_n_147,p_Val2_83_reg_2291_reg_n_148,p_Val2_83_reg_2291_reg_n_149,p_Val2_83_reg_2291_reg_n_150,p_Val2_83_reg_2291_reg_n_151,p_Val2_83_reg_2291_reg_n_152,p_Val2_83_reg_2291_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_9 fp_sop_mac_muladdlbW_U38
       (.A(pixel_window_38_V_re_reg_1786_pp0_iter16_reg),
        .B(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg),
        .PCOUT({fp_sop_mac_muladdlbW_U38_n_0,fp_sop_mac_muladdlbW_U38_n_1,fp_sop_mac_muladdlbW_U38_n_2,fp_sop_mac_muladdlbW_U38_n_3,fp_sop_mac_muladdlbW_U38_n_4,fp_sop_mac_muladdlbW_U38_n_5,fp_sop_mac_muladdlbW_U38_n_6,fp_sop_mac_muladdlbW_U38_n_7,fp_sop_mac_muladdlbW_U38_n_8,fp_sop_mac_muladdlbW_U38_n_9,fp_sop_mac_muladdlbW_U38_n_10,fp_sop_mac_muladdlbW_U38_n_11,fp_sop_mac_muladdlbW_U38_n_12,fp_sop_mac_muladdlbW_U38_n_13,fp_sop_mac_muladdlbW_U38_n_14,fp_sop_mac_muladdlbW_U38_n_15,fp_sop_mac_muladdlbW_U38_n_16,fp_sop_mac_muladdlbW_U38_n_17,fp_sop_mac_muladdlbW_U38_n_18,fp_sop_mac_muladdlbW_U38_n_19,fp_sop_mac_muladdlbW_U38_n_20,fp_sop_mac_muladdlbW_U38_n_21,fp_sop_mac_muladdlbW_U38_n_22,fp_sop_mac_muladdlbW_U38_n_23,fp_sop_mac_muladdlbW_U38_n_24,fp_sop_mac_muladdlbW_U38_n_25,fp_sop_mac_muladdlbW_U38_n_26,fp_sop_mac_muladdlbW_U38_n_27,fp_sop_mac_muladdlbW_U38_n_28,fp_sop_mac_muladdlbW_U38_n_29,fp_sop_mac_muladdlbW_U38_n_30,fp_sop_mac_muladdlbW_U38_n_31,fp_sop_mac_muladdlbW_U38_n_32,fp_sop_mac_muladdlbW_U38_n_33,fp_sop_mac_muladdlbW_U38_n_34,fp_sop_mac_muladdlbW_U38_n_35,fp_sop_mac_muladdlbW_U38_n_36,fp_sop_mac_muladdlbW_U38_n_37,fp_sop_mac_muladdlbW_U38_n_38,fp_sop_mac_muladdlbW_U38_n_39,fp_sop_mac_muladdlbW_U38_n_40,fp_sop_mac_muladdlbW_U38_n_41,fp_sop_mac_muladdlbW_U38_n_42,fp_sop_mac_muladdlbW_U38_n_43,fp_sop_mac_muladdlbW_U38_n_44,fp_sop_mac_muladdlbW_U38_n_45,fp_sop_mac_muladdlbW_U38_n_46,fp_sop_mac_muladdlbW_U38_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_85_reg_2296_reg_n_106,p_Val2_85_reg_2296_reg_n_107,p_Val2_85_reg_2296_reg_n_108,p_Val2_85_reg_2296_reg_n_109,p_Val2_85_reg_2296_reg_n_110,p_Val2_85_reg_2296_reg_n_111,p_Val2_85_reg_2296_reg_n_112,p_Val2_85_reg_2296_reg_n_113,p_Val2_85_reg_2296_reg_n_114,p_Val2_85_reg_2296_reg_n_115,p_Val2_85_reg_2296_reg_n_116,p_Val2_85_reg_2296_reg_n_117,p_Val2_85_reg_2296_reg_n_118,p_Val2_85_reg_2296_reg_n_119,p_Val2_85_reg_2296_reg_n_120,p_Val2_85_reg_2296_reg_n_121,p_Val2_85_reg_2296_reg_n_122,p_Val2_85_reg_2296_reg_n_123,p_Val2_85_reg_2296_reg_n_124,p_Val2_85_reg_2296_reg_n_125,p_Val2_85_reg_2296_reg_n_126,p_Val2_85_reg_2296_reg_n_127,p_Val2_85_reg_2296_reg_n_128,p_Val2_85_reg_2296_reg_n_129,p_Val2_85_reg_2296_reg_n_130,p_Val2_85_reg_2296_reg_n_131,p_Val2_85_reg_2296_reg_n_132,p_Val2_85_reg_2296_reg_n_133,p_Val2_85_reg_2296_reg_n_134,p_Val2_85_reg_2296_reg_n_135,p_Val2_85_reg_2296_reg_n_136,p_Val2_85_reg_2296_reg_n_137,p_Val2_85_reg_2296_reg_n_138,p_Val2_85_reg_2296_reg_n_139,p_Val2_85_reg_2296_reg_n_140,p_Val2_85_reg_2296_reg_n_141,p_Val2_85_reg_2296_reg_n_142,p_Val2_85_reg_2296_reg_n_143,p_Val2_85_reg_2296_reg_n_144,p_Val2_85_reg_2296_reg_n_145,p_Val2_85_reg_2296_reg_n_146,p_Val2_85_reg_2296_reg_n_147,p_Val2_85_reg_2296_reg_n_148,p_Val2_85_reg_2296_reg_n_149,p_Val2_85_reg_2296_reg_n_150,p_Val2_85_reg_2296_reg_n_151,p_Val2_85_reg_2296_reg_n_152,p_Val2_85_reg_2296_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_10 fp_sop_mac_muladdlbW_U40
       (.A(pixel_window_40_V_re_reg_1776_pp0_iter17_reg),
        .B(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg),
        .PCOUT({fp_sop_mac_muladdlbW_U40_n_0,fp_sop_mac_muladdlbW_U40_n_1,fp_sop_mac_muladdlbW_U40_n_2,fp_sop_mac_muladdlbW_U40_n_3,fp_sop_mac_muladdlbW_U40_n_4,fp_sop_mac_muladdlbW_U40_n_5,fp_sop_mac_muladdlbW_U40_n_6,fp_sop_mac_muladdlbW_U40_n_7,fp_sop_mac_muladdlbW_U40_n_8,fp_sop_mac_muladdlbW_U40_n_9,fp_sop_mac_muladdlbW_U40_n_10,fp_sop_mac_muladdlbW_U40_n_11,fp_sop_mac_muladdlbW_U40_n_12,fp_sop_mac_muladdlbW_U40_n_13,fp_sop_mac_muladdlbW_U40_n_14,fp_sop_mac_muladdlbW_U40_n_15,fp_sop_mac_muladdlbW_U40_n_16,fp_sop_mac_muladdlbW_U40_n_17,fp_sop_mac_muladdlbW_U40_n_18,fp_sop_mac_muladdlbW_U40_n_19,fp_sop_mac_muladdlbW_U40_n_20,fp_sop_mac_muladdlbW_U40_n_21,fp_sop_mac_muladdlbW_U40_n_22,fp_sop_mac_muladdlbW_U40_n_23,fp_sop_mac_muladdlbW_U40_n_24,fp_sop_mac_muladdlbW_U40_n_25,fp_sop_mac_muladdlbW_U40_n_26,fp_sop_mac_muladdlbW_U40_n_27,fp_sop_mac_muladdlbW_U40_n_28,fp_sop_mac_muladdlbW_U40_n_29,fp_sop_mac_muladdlbW_U40_n_30,fp_sop_mac_muladdlbW_U40_n_31,fp_sop_mac_muladdlbW_U40_n_32,fp_sop_mac_muladdlbW_U40_n_33,fp_sop_mac_muladdlbW_U40_n_34,fp_sop_mac_muladdlbW_U40_n_35,fp_sop_mac_muladdlbW_U40_n_36,fp_sop_mac_muladdlbW_U40_n_37,fp_sop_mac_muladdlbW_U40_n_38,fp_sop_mac_muladdlbW_U40_n_39,fp_sop_mac_muladdlbW_U40_n_40,fp_sop_mac_muladdlbW_U40_n_41,fp_sop_mac_muladdlbW_U40_n_42,fp_sop_mac_muladdlbW_U40_n_43,fp_sop_mac_muladdlbW_U40_n_44,fp_sop_mac_muladdlbW_U40_n_45,fp_sop_mac_muladdlbW_U40_n_46,fp_sop_mac_muladdlbW_U40_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_87_reg_2301_reg_n_106,p_Val2_87_reg_2301_reg_n_107,p_Val2_87_reg_2301_reg_n_108,p_Val2_87_reg_2301_reg_n_109,p_Val2_87_reg_2301_reg_n_110,p_Val2_87_reg_2301_reg_n_111,p_Val2_87_reg_2301_reg_n_112,p_Val2_87_reg_2301_reg_n_113,p_Val2_87_reg_2301_reg_n_114,p_Val2_87_reg_2301_reg_n_115,p_Val2_87_reg_2301_reg_n_116,p_Val2_87_reg_2301_reg_n_117,p_Val2_87_reg_2301_reg_n_118,p_Val2_87_reg_2301_reg_n_119,p_Val2_87_reg_2301_reg_n_120,p_Val2_87_reg_2301_reg_n_121,p_Val2_87_reg_2301_reg_n_122,p_Val2_87_reg_2301_reg_n_123,p_Val2_87_reg_2301_reg_n_124,p_Val2_87_reg_2301_reg_n_125,p_Val2_87_reg_2301_reg_n_126,p_Val2_87_reg_2301_reg_n_127,p_Val2_87_reg_2301_reg_n_128,p_Val2_87_reg_2301_reg_n_129,p_Val2_87_reg_2301_reg_n_130,p_Val2_87_reg_2301_reg_n_131,p_Val2_87_reg_2301_reg_n_132,p_Val2_87_reg_2301_reg_n_133,p_Val2_87_reg_2301_reg_n_134,p_Val2_87_reg_2301_reg_n_135,p_Val2_87_reg_2301_reg_n_136,p_Val2_87_reg_2301_reg_n_137,p_Val2_87_reg_2301_reg_n_138,p_Val2_87_reg_2301_reg_n_139,p_Val2_87_reg_2301_reg_n_140,p_Val2_87_reg_2301_reg_n_141,p_Val2_87_reg_2301_reg_n_142,p_Val2_87_reg_2301_reg_n_143,p_Val2_87_reg_2301_reg_n_144,p_Val2_87_reg_2301_reg_n_145,p_Val2_87_reg_2301_reg_n_146,p_Val2_87_reg_2301_reg_n_147,p_Val2_87_reg_2301_reg_n_148,p_Val2_87_reg_2301_reg_n_149,p_Val2_87_reg_2301_reg_n_150,p_Val2_87_reg_2301_reg_n_151,p_Val2_87_reg_2301_reg_n_152,p_Val2_87_reg_2301_reg_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_11 fp_sop_mac_muladdlbW_U42
       (.A(pixel_window_42_V_re_reg_1766_pp0_iter18_reg),
        .B(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg),
        .PCOUT({fp_sop_mac_muladdlbW_U42_n_0,fp_sop_mac_muladdlbW_U42_n_1,fp_sop_mac_muladdlbW_U42_n_2,fp_sop_mac_muladdlbW_U42_n_3,fp_sop_mac_muladdlbW_U42_n_4,fp_sop_mac_muladdlbW_U42_n_5,fp_sop_mac_muladdlbW_U42_n_6,fp_sop_mac_muladdlbW_U42_n_7,fp_sop_mac_muladdlbW_U42_n_8,fp_sop_mac_muladdlbW_U42_n_9,fp_sop_mac_muladdlbW_U42_n_10,fp_sop_mac_muladdlbW_U42_n_11,fp_sop_mac_muladdlbW_U42_n_12,fp_sop_mac_muladdlbW_U42_n_13,fp_sop_mac_muladdlbW_U42_n_14,fp_sop_mac_muladdlbW_U42_n_15,fp_sop_mac_muladdlbW_U42_n_16,fp_sop_mac_muladdlbW_U42_n_17,fp_sop_mac_muladdlbW_U42_n_18,fp_sop_mac_muladdlbW_U42_n_19,fp_sop_mac_muladdlbW_U42_n_20,fp_sop_mac_muladdlbW_U42_n_21,fp_sop_mac_muladdlbW_U42_n_22,fp_sop_mac_muladdlbW_U42_n_23,fp_sop_mac_muladdlbW_U42_n_24,fp_sop_mac_muladdlbW_U42_n_25,fp_sop_mac_muladdlbW_U42_n_26,fp_sop_mac_muladdlbW_U42_n_27,fp_sop_mac_muladdlbW_U42_n_28,fp_sop_mac_muladdlbW_U42_n_29,fp_sop_mac_muladdlbW_U42_n_30,fp_sop_mac_muladdlbW_U42_n_31,fp_sop_mac_muladdlbW_U42_n_32,fp_sop_mac_muladdlbW_U42_n_33,fp_sop_mac_muladdlbW_U42_n_34,fp_sop_mac_muladdlbW_U42_n_35,fp_sop_mac_muladdlbW_U42_n_36,fp_sop_mac_muladdlbW_U42_n_37,fp_sop_mac_muladdlbW_U42_n_38,fp_sop_mac_muladdlbW_U42_n_39,fp_sop_mac_muladdlbW_U42_n_40,fp_sop_mac_muladdlbW_U42_n_41,fp_sop_mac_muladdlbW_U42_n_42,fp_sop_mac_muladdlbW_U42_n_43,fp_sop_mac_muladdlbW_U42_n_44,fp_sop_mac_muladdlbW_U42_n_45,fp_sop_mac_muladdlbW_U42_n_46,fp_sop_mac_muladdlbW_U42_n_47}),
        .ap_clk(ap_clk),
        .p({p_Val2_89_reg_2306_reg_n_106,p_Val2_89_reg_2306_reg_n_107,p_Val2_89_reg_2306_reg_n_108,p_Val2_89_reg_2306_reg_n_109,p_Val2_89_reg_2306_reg_n_110,p_Val2_89_reg_2306_reg_n_111,p_Val2_89_reg_2306_reg_n_112,p_Val2_89_reg_2306_reg_n_113,p_Val2_89_reg_2306_reg_n_114,p_Val2_89_reg_2306_reg_n_115,p_Val2_89_reg_2306_reg_n_116,p_Val2_89_reg_2306_reg_n_117,p_Val2_89_reg_2306_reg_n_118,p_Val2_89_reg_2306_reg_n_119,p_Val2_89_reg_2306_reg_n_120,p_Val2_89_reg_2306_reg_n_121,p_Val2_89_reg_2306_reg_n_122,p_Val2_89_reg_2306_reg_n_123,p_Val2_89_reg_2306_reg_n_124,p_Val2_89_reg_2306_reg_n_125,p_Val2_89_reg_2306_reg_n_126,p_Val2_89_reg_2306_reg_n_127,p_Val2_89_reg_2306_reg_n_128,p_Val2_89_reg_2306_reg_n_129,p_Val2_89_reg_2306_reg_n_130,p_Val2_89_reg_2306_reg_n_131,p_Val2_89_reg_2306_reg_n_132,p_Val2_89_reg_2306_reg_n_133,p_Val2_89_reg_2306_reg_n_134,p_Val2_89_reg_2306_reg_n_135,p_Val2_89_reg_2306_reg_n_136,p_Val2_89_reg_2306_reg_n_137,p_Val2_89_reg_2306_reg_n_138,p_Val2_89_reg_2306_reg_n_139,p_Val2_89_reg_2306_reg_n_140,p_Val2_89_reg_2306_reg_n_141,p_Val2_89_reg_2306_reg_n_142,p_Val2_89_reg_2306_reg_n_143,p_Val2_89_reg_2306_reg_n_144,p_Val2_89_reg_2306_reg_n_145,p_Val2_89_reg_2306_reg_n_146,p_Val2_89_reg_2306_reg_n_147,p_Val2_89_reg_2306_reg_n_148,p_Val2_89_reg_2306_reg_n_149,p_Val2_89_reg_2306_reg_n_150,p_Val2_89_reg_2306_reg_n_151,p_Val2_89_reg_2306_reg_n_152,p_Val2_89_reg_2306_reg_n_153}));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_10 
       (.I0(p_Val2_93_fu_1192_p2[17]),
        .I1(p_Val2_93_fu_1192_p2[18]),
        .O(\isneg_reg_2345[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBF000B4440FFF4)) 
    \isneg_reg_2345[0]_i_11 
       (.I0(p_Val2_93_fu_1192_p2[15]),
        .I1(p_Val2_46_reg_2322_reg_n_90),
        .I2(p_Val2_47_reg_2327_reg_n_90),
        .I3(p_Val2_48_reg_2333_reg_n_90),
        .I4(p_Val2_93_fu_1192_p2[16]),
        .I5(p_Val2_93_fu_1192_p2[17]),
        .O(\isneg_reg_2345[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA95656A9A956A956)) 
    \isneg_reg_2345[0]_i_12 
       (.I0(\isneg_reg_2345[0]_i_8_n_0 ),
        .I1(p_Val2_48_reg_2333_reg_n_90),
        .I2(p_Val2_47_reg_2327_reg_n_90),
        .I3(p_Val2_93_fu_1192_p2[16]),
        .I4(p_Val2_93_fu_1192_p2[15]),
        .I5(p_Val2_46_reg_2322_reg_n_90),
        .O(\isneg_reg_2345[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_14 
       (.I0(p_Val2_92_reg_2339_reg_n_87),
        .I1(p_Val2_92_reg_2339_reg_n_86),
        .O(\isneg_reg_2345[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_15 
       (.I0(p_Val2_92_reg_2339_reg_n_88),
        .I1(p_Val2_92_reg_2339_reg_n_87),
        .O(\isneg_reg_2345[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_16 
       (.I0(p_Val2_92_reg_2339_reg_n_89),
        .I1(p_Val2_92_reg_2339_reg_n_88),
        .O(\isneg_reg_2345[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_17 
       (.I0(p_Val2_92_reg_2339_reg_n_90),
        .I1(p_Val2_92_reg_2339_reg_n_89),
        .O(\isneg_reg_2345[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_20 
       (.I0(p_Val2_48_reg_2333_reg_n_91),
        .I1(\isneg_reg_2345[0]_i_46_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_92),
        .I3(p_Val2_46_reg_2322_reg_n_92),
        .I4(p_Val2_93_fu_1192_p2[13]),
        .O(\isneg_reg_2345[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_21 
       (.I0(p_Val2_48_reg_2333_reg_n_92),
        .I1(\isneg_reg_2345[0]_i_47_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_93),
        .I3(p_Val2_46_reg_2322_reg_n_93),
        .I4(p_Val2_93_fu_1192_p2[12]),
        .O(\isneg_reg_2345[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_22 
       (.I0(p_Val2_48_reg_2333_reg_n_93),
        .I1(\isneg_reg_2345[0]_i_48_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_94),
        .I3(p_Val2_46_reg_2322_reg_n_94),
        .I4(p_Val2_93_fu_1192_p2[11]),
        .O(\isneg_reg_2345[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_23 
       (.I0(p_Val2_48_reg_2333_reg_n_94),
        .I1(\isneg_reg_2345[0]_i_49_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_95),
        .I3(p_Val2_46_reg_2322_reg_n_95),
        .I4(p_Val2_93_fu_1192_p2[10]),
        .O(\isneg_reg_2345[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \isneg_reg_2345[0]_i_24 
       (.I0(\isneg_reg_2345[0]_i_20_n_0 ),
        .I1(p_Val2_93_fu_1192_p2[15]),
        .I2(p_Val2_46_reg_2322_reg_n_90),
        .I3(p_Val2_47_reg_2327_reg_n_90),
        .I4(p_Val2_48_reg_2333_reg_n_90),
        .I5(\isneg_reg_2345[0]_i_28_n_0 ),
        .O(\isneg_reg_2345[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_25 
       (.I0(\isneg_reg_2345[0]_i_21_n_0 ),
        .I1(\isneg_reg_2345[0]_i_46_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_91),
        .I3(p_Val2_93_fu_1192_p2[13]),
        .I4(p_Val2_46_reg_2322_reg_n_92),
        .I5(p_Val2_47_reg_2327_reg_n_92),
        .O(\isneg_reg_2345[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_26 
       (.I0(\isneg_reg_2345[0]_i_22_n_0 ),
        .I1(\isneg_reg_2345[0]_i_47_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_92),
        .I3(p_Val2_93_fu_1192_p2[12]),
        .I4(p_Val2_46_reg_2322_reg_n_93),
        .I5(p_Val2_47_reg_2327_reg_n_93),
        .O(\isneg_reg_2345[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_27 
       (.I0(\isneg_reg_2345[0]_i_23_n_0 ),
        .I1(\isneg_reg_2345[0]_i_48_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_93),
        .I3(p_Val2_93_fu_1192_p2[11]),
        .I4(p_Val2_46_reg_2322_reg_n_94),
        .I5(p_Val2_47_reg_2327_reg_n_94),
        .O(\isneg_reg_2345[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \isneg_reg_2345[0]_i_28 
       (.I0(p_Val2_93_fu_1192_p2[14]),
        .I1(p_Val2_46_reg_2322_reg_n_91),
        .I2(p_Val2_47_reg_2327_reg_n_91),
        .O(\isneg_reg_2345[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \isneg_reg_2345[0]_i_30 
       (.I0(p_Val2_92_reg_2339_reg_n_90),
        .O(\isneg_reg_2345[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_31 
       (.I0(p_Val2_92_reg_2339_reg_n_90),
        .I1(p_Val2_45_reg_2316_reg_n_90),
        .O(\isneg_reg_2345[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_32 
       (.I0(p_Val2_45_reg_2316_reg_n_91),
        .I1(p_Val2_92_reg_2339_reg_n_91),
        .O(\isneg_reg_2345[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_33 
       (.I0(p_Val2_45_reg_2316_reg_n_92),
        .I1(p_Val2_92_reg_2339_reg_n_92),
        .O(\isneg_reg_2345[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_34 
       (.I0(p_Val2_45_reg_2316_reg_n_93),
        .I1(p_Val2_92_reg_2339_reg_n_93),
        .O(\isneg_reg_2345[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_35 
       (.I0(p_Val2_92_reg_2339_reg_n_85),
        .I1(p_Val2_92_reg_2339_reg_n_84),
        .O(\isneg_reg_2345[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_36 
       (.I0(p_Val2_92_reg_2339_reg_n_86),
        .I1(p_Val2_92_reg_2339_reg_n_85),
        .O(\isneg_reg_2345[0]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_38 
       (.I0(p_Val2_48_reg_2333_reg_n_95),
        .I1(\isneg_reg_2345[0]_i_64_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_96),
        .I3(p_Val2_46_reg_2322_reg_n_96),
        .I4(p_Val2_93_fu_1192_p2[9]),
        .O(\isneg_reg_2345[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_39 
       (.I0(p_Val2_48_reg_2333_reg_n_96),
        .I1(\isneg_reg_2345[0]_i_65_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_97),
        .I3(p_Val2_46_reg_2322_reg_n_97),
        .I4(p_Val2_93_fu_1192_p2[8]),
        .O(\isneg_reg_2345[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_4 
       (.I0(p_Val2_93_fu_1192_p2[20]),
        .I1(p_Val2_93_fu_1192_p2[21]),
        .O(\isneg_reg_2345[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_40 
       (.I0(p_Val2_48_reg_2333_reg_n_97),
        .I1(\isneg_reg_2345[0]_i_66_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_98),
        .I3(p_Val2_46_reg_2322_reg_n_98),
        .I4(p_Val2_93_fu_1192_p2[7]),
        .O(\isneg_reg_2345[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_41 
       (.I0(p_Val2_48_reg_2333_reg_n_98),
        .I1(\isneg_reg_2345[0]_i_67_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_99),
        .I3(p_Val2_46_reg_2322_reg_n_99),
        .I4(p_Val2_93_fu_1192_p2[6]),
        .O(\isneg_reg_2345[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_42 
       (.I0(\isneg_reg_2345[0]_i_38_n_0 ),
        .I1(\isneg_reg_2345[0]_i_49_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_94),
        .I3(p_Val2_93_fu_1192_p2[10]),
        .I4(p_Val2_46_reg_2322_reg_n_95),
        .I5(p_Val2_47_reg_2327_reg_n_95),
        .O(\isneg_reg_2345[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_43 
       (.I0(\isneg_reg_2345[0]_i_39_n_0 ),
        .I1(\isneg_reg_2345[0]_i_64_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_95),
        .I3(p_Val2_93_fu_1192_p2[9]),
        .I4(p_Val2_46_reg_2322_reg_n_96),
        .I5(p_Val2_47_reg_2327_reg_n_96),
        .O(\isneg_reg_2345[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_44 
       (.I0(\isneg_reg_2345[0]_i_40_n_0 ),
        .I1(\isneg_reg_2345[0]_i_65_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_96),
        .I3(p_Val2_93_fu_1192_p2[8]),
        .I4(p_Val2_46_reg_2322_reg_n_97),
        .I5(p_Val2_47_reg_2327_reg_n_97),
        .O(\isneg_reg_2345[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_45 
       (.I0(\isneg_reg_2345[0]_i_41_n_0 ),
        .I1(\isneg_reg_2345[0]_i_66_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_97),
        .I3(p_Val2_93_fu_1192_p2[7]),
        .I4(p_Val2_46_reg_2322_reg_n_98),
        .I5(p_Val2_47_reg_2327_reg_n_98),
        .O(\isneg_reg_2345[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_46 
       (.I0(p_Val2_47_reg_2327_reg_n_91),
        .I1(p_Val2_93_fu_1192_p2[14]),
        .I2(p_Val2_46_reg_2322_reg_n_91),
        .O(\isneg_reg_2345[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_47 
       (.I0(p_Val2_47_reg_2327_reg_n_92),
        .I1(p_Val2_93_fu_1192_p2[13]),
        .I2(p_Val2_46_reg_2322_reg_n_92),
        .O(\isneg_reg_2345[0]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_48 
       (.I0(p_Val2_47_reg_2327_reg_n_93),
        .I1(p_Val2_93_fu_1192_p2[12]),
        .I2(p_Val2_46_reg_2322_reg_n_93),
        .O(\isneg_reg_2345[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_49 
       (.I0(p_Val2_47_reg_2327_reg_n_94),
        .I1(p_Val2_93_fu_1192_p2[11]),
        .I2(p_Val2_46_reg_2322_reg_n_94),
        .O(\isneg_reg_2345[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_5 
       (.I0(p_Val2_93_fu_1192_p2[19]),
        .I1(p_Val2_93_fu_1192_p2[20]),
        .O(\isneg_reg_2345[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_51 
       (.I0(p_Val2_45_reg_2316_reg_n_94),
        .I1(p_Val2_92_reg_2339_reg_n_94),
        .O(\isneg_reg_2345[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_52 
       (.I0(p_Val2_45_reg_2316_reg_n_95),
        .I1(p_Val2_92_reg_2339_reg_n_95),
        .O(\isneg_reg_2345[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_53 
       (.I0(p_Val2_45_reg_2316_reg_n_96),
        .I1(p_Val2_92_reg_2339_reg_n_96),
        .O(\isneg_reg_2345[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_54 
       (.I0(p_Val2_45_reg_2316_reg_n_97),
        .I1(p_Val2_92_reg_2339_reg_n_97),
        .O(\isneg_reg_2345[0]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_56 
       (.I0(p_Val2_48_reg_2333_reg_n_99),
        .I1(\isneg_reg_2345[0]_i_80_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_100),
        .I3(p_Val2_46_reg_2322_reg_n_100),
        .I4(p_Val2_93_fu_1192_p2[5]),
        .O(\isneg_reg_2345[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_57 
       (.I0(p_Val2_48_reg_2333_reg_n_100),
        .I1(\isneg_reg_2345[0]_i_81_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_101),
        .I3(p_Val2_46_reg_2322_reg_n_101),
        .I4(p_Val2_93_fu_1192_p2[4]),
        .O(\isneg_reg_2345[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_58 
       (.I0(p_Val2_48_reg_2333_reg_n_101),
        .I1(\isneg_reg_2345[0]_i_82_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_102),
        .I3(p_Val2_46_reg_2322_reg_n_102),
        .I4(p_Val2_93_fu_1192_p2[3]),
        .O(\isneg_reg_2345[0]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_59 
       (.I0(p_Val2_48_reg_2333_reg_n_102),
        .I1(\isneg_reg_2345[0]_i_83_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_103),
        .I3(p_Val2_46_reg_2322_reg_n_103),
        .I4(p_Val2_93_fu_1192_p2[2]),
        .O(\isneg_reg_2345[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_60 
       (.I0(\isneg_reg_2345[0]_i_56_n_0 ),
        .I1(\isneg_reg_2345[0]_i_67_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_98),
        .I3(p_Val2_93_fu_1192_p2[6]),
        .I4(p_Val2_46_reg_2322_reg_n_99),
        .I5(p_Val2_47_reg_2327_reg_n_99),
        .O(\isneg_reg_2345[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_61 
       (.I0(\isneg_reg_2345[0]_i_57_n_0 ),
        .I1(\isneg_reg_2345[0]_i_80_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_99),
        .I3(p_Val2_93_fu_1192_p2[5]),
        .I4(p_Val2_46_reg_2322_reg_n_100),
        .I5(p_Val2_47_reg_2327_reg_n_100),
        .O(\isneg_reg_2345[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_62 
       (.I0(\isneg_reg_2345[0]_i_58_n_0 ),
        .I1(\isneg_reg_2345[0]_i_81_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_100),
        .I3(p_Val2_93_fu_1192_p2[4]),
        .I4(p_Val2_46_reg_2322_reg_n_101),
        .I5(p_Val2_47_reg_2327_reg_n_101),
        .O(\isneg_reg_2345[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_63 
       (.I0(\isneg_reg_2345[0]_i_59_n_0 ),
        .I1(\isneg_reg_2345[0]_i_82_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_101),
        .I3(p_Val2_93_fu_1192_p2[3]),
        .I4(p_Val2_46_reg_2322_reg_n_102),
        .I5(p_Val2_47_reg_2327_reg_n_102),
        .O(\isneg_reg_2345[0]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_64 
       (.I0(p_Val2_47_reg_2327_reg_n_95),
        .I1(p_Val2_93_fu_1192_p2[10]),
        .I2(p_Val2_46_reg_2322_reg_n_95),
        .O(\isneg_reg_2345[0]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_65 
       (.I0(p_Val2_47_reg_2327_reg_n_96),
        .I1(p_Val2_93_fu_1192_p2[9]),
        .I2(p_Val2_46_reg_2322_reg_n_96),
        .O(\isneg_reg_2345[0]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_66 
       (.I0(p_Val2_47_reg_2327_reg_n_97),
        .I1(p_Val2_93_fu_1192_p2[8]),
        .I2(p_Val2_46_reg_2322_reg_n_97),
        .O(\isneg_reg_2345[0]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_67 
       (.I0(p_Val2_47_reg_2327_reg_n_98),
        .I1(p_Val2_93_fu_1192_p2[7]),
        .I2(p_Val2_46_reg_2322_reg_n_98),
        .O(\isneg_reg_2345[0]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_69 
       (.I0(p_Val2_45_reg_2316_reg_n_98),
        .I1(p_Val2_92_reg_2339_reg_n_98),
        .O(\isneg_reg_2345[0]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hABAB02AB)) 
    \isneg_reg_2345[0]_i_7 
       (.I0(p_Val2_93_fu_1192_p2[16]),
        .I1(p_Val2_48_reg_2333_reg_n_90),
        .I2(p_Val2_47_reg_2327_reg_n_90),
        .I3(p_Val2_46_reg_2322_reg_n_90),
        .I4(p_Val2_93_fu_1192_p2[15]),
        .O(\isneg_reg_2345[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_70 
       (.I0(p_Val2_45_reg_2316_reg_n_99),
        .I1(p_Val2_92_reg_2339_reg_n_99),
        .O(\isneg_reg_2345[0]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_71 
       (.I0(p_Val2_45_reg_2316_reg_n_100),
        .I1(p_Val2_92_reg_2339_reg_n_100),
        .O(\isneg_reg_2345[0]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_72 
       (.I0(p_Val2_45_reg_2316_reg_n_101),
        .I1(p_Val2_92_reg_2339_reg_n_101),
        .O(\isneg_reg_2345[0]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \isneg_reg_2345[0]_i_73 
       (.I0(p_Val2_48_reg_2333_reg_n_103),
        .I1(\isneg_reg_2345[0]_i_88_n_0 ),
        .I2(p_Val2_47_reg_2327_reg_n_104),
        .I3(p_Val2_46_reg_2322_reg_n_104),
        .I4(p_Val2_93_fu_1192_p2[1]),
        .O(\isneg_reg_2345[0]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \isneg_reg_2345[0]_i_74 
       (.I0(p_Val2_47_reg_2327_reg_n_104),
        .I1(p_Val2_46_reg_2322_reg_n_104),
        .I2(p_Val2_93_fu_1192_p2[1]),
        .I3(p_Val2_48_reg_2333_reg_n_103),
        .I4(\isneg_reg_2345[0]_i_88_n_0 ),
        .O(\isneg_reg_2345[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \isneg_reg_2345[0]_i_75 
       (.I0(p_Val2_46_reg_2322_reg_n_104),
        .I1(p_Val2_93_fu_1192_p2[1]),
        .I2(p_Val2_47_reg_2327_reg_n_104),
        .I3(p_Val2_48_reg_2333_reg_n_104),
        .O(\isneg_reg_2345[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \isneg_reg_2345[0]_i_76 
       (.I0(\isneg_reg_2345[0]_i_73_n_0 ),
        .I1(\isneg_reg_2345[0]_i_83_n_0 ),
        .I2(p_Val2_48_reg_2333_reg_n_102),
        .I3(p_Val2_93_fu_1192_p2[2]),
        .I4(p_Val2_46_reg_2322_reg_n_103),
        .I5(p_Val2_47_reg_2327_reg_n_103),
        .O(\isneg_reg_2345[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \isneg_reg_2345[0]_i_77 
       (.I0(\isneg_reg_2345[0]_i_88_n_0 ),
        .I1(p_Val2_48_reg_2333_reg_n_103),
        .I2(p_Val2_47_reg_2327_reg_n_104),
        .I3(p_Val2_93_fu_1192_p2[1]),
        .I4(p_Val2_46_reg_2322_reg_n_104),
        .I5(p_Val2_48_reg_2333_reg_n_104),
        .O(\isneg_reg_2345[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \isneg_reg_2345[0]_i_78 
       (.I0(\isneg_reg_2345[0]_i_75_n_0 ),
        .I1(p_Val2_47_reg_2327_reg_n_105),
        .I2(p_Val2_46_reg_2322_reg_n_105),
        .I3(p_Val2_93_fu_1192_p2[0]),
        .O(\isneg_reg_2345[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \isneg_reg_2345[0]_i_79 
       (.I0(p_Val2_46_reg_2322_reg_n_105),
        .I1(p_Val2_93_fu_1192_p2[0]),
        .I2(p_Val2_47_reg_2327_reg_n_105),
        .I3(p_Val2_48_reg_2333_reg_n_105),
        .O(\isneg_reg_2345[0]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'h6FF60660)) 
    \isneg_reg_2345[0]_i_8 
       (.I0(p_Val2_47_reg_2327_reg_n_90),
        .I1(p_Val2_48_reg_2333_reg_n_90),
        .I2(p_Val2_93_fu_1192_p2[15]),
        .I3(p_Val2_46_reg_2322_reg_n_90),
        .I4(\isneg_reg_2345[0]_i_28_n_0 ),
        .O(\isneg_reg_2345[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_80 
       (.I0(p_Val2_47_reg_2327_reg_n_99),
        .I1(p_Val2_93_fu_1192_p2[6]),
        .I2(p_Val2_46_reg_2322_reg_n_99),
        .O(\isneg_reg_2345[0]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_81 
       (.I0(p_Val2_47_reg_2327_reg_n_100),
        .I1(p_Val2_93_fu_1192_p2[5]),
        .I2(p_Val2_46_reg_2322_reg_n_100),
        .O(\isneg_reg_2345[0]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_82 
       (.I0(p_Val2_47_reg_2327_reg_n_101),
        .I1(p_Val2_93_fu_1192_p2[4]),
        .I2(p_Val2_46_reg_2322_reg_n_101),
        .O(\isneg_reg_2345[0]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_83 
       (.I0(p_Val2_47_reg_2327_reg_n_102),
        .I1(p_Val2_93_fu_1192_p2[3]),
        .I2(p_Val2_46_reg_2322_reg_n_102),
        .O(\isneg_reg_2345[0]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_84 
       (.I0(p_Val2_45_reg_2316_reg_n_102),
        .I1(p_Val2_92_reg_2339_reg_n_102),
        .O(\isneg_reg_2345[0]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_85 
       (.I0(p_Val2_45_reg_2316_reg_n_103),
        .I1(p_Val2_92_reg_2339_reg_n_103),
        .O(\isneg_reg_2345[0]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_86 
       (.I0(p_Val2_45_reg_2316_reg_n_104),
        .I1(p_Val2_92_reg_2339_reg_n_104),
        .O(\isneg_reg_2345[0]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \isneg_reg_2345[0]_i_87 
       (.I0(p_Val2_45_reg_2316_reg_n_105),
        .I1(p_Val2_92_reg_2339_reg_n_105),
        .O(\isneg_reg_2345[0]_i_87_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \isneg_reg_2345[0]_i_88 
       (.I0(p_Val2_47_reg_2327_reg_n_103),
        .I1(p_Val2_93_fu_1192_p2[2]),
        .I2(p_Val2_46_reg_2322_reg_n_103),
        .O(\isneg_reg_2345[0]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_2345[0]_i_9 
       (.I0(p_Val2_93_fu_1192_p2[18]),
        .I1(p_Val2_93_fu_1192_p2[19]),
        .O(\isneg_reg_2345[0]_i_9_n_0 ));
  FDRE \isneg_reg_2345_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Val2_96_fu_1224_p2),
        .Q(isneg_reg_2345),
        .R(1'b0));
  CARRY4 \isneg_reg_2345_reg[0]_i_1 
       (.CI(\isneg_reg_2345_reg[0]_i_2_n_0 ),
        .CO({\NLW_isneg_reg_2345_reg[0]_i_1_CO_UNCONNECTED [3:1],\isneg_reg_2345_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Val2_93_fu_1192_p2[19]}),
        .O({\NLW_isneg_reg_2345_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_96_fu_1224_p2,\NLW_isneg_reg_2345_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\isneg_reg_2345[0]_i_4_n_0 ,\isneg_reg_2345[0]_i_5_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_13 
       (.CI(\isneg_reg_2345_reg[0]_i_29_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_13_n_0 ,\isneg_reg_2345_reg[0]_i_13_n_1 ,\isneg_reg_2345_reg[0]_i_13_n_2 ,\isneg_reg_2345_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\isneg_reg_2345[0]_i_30_n_0 ,p_Val2_45_reg_2316_reg_n_91,p_Val2_45_reg_2316_reg_n_92,p_Val2_45_reg_2316_reg_n_93}),
        .O(p_Val2_93_fu_1192_p2[15:12]),
        .S({\isneg_reg_2345[0]_i_31_n_0 ,\isneg_reg_2345[0]_i_32_n_0 ,\isneg_reg_2345[0]_i_33_n_0 ,\isneg_reg_2345[0]_i_34_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_18 
       (.CI(\isneg_reg_2345_reg[0]_i_3_n_0 ),
        .CO({\NLW_isneg_reg_2345_reg[0]_i_18_CO_UNCONNECTED [3:1],\isneg_reg_2345_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Val2_92_reg_2339_reg_n_86}),
        .O({\NLW_isneg_reg_2345_reg[0]_i_18_O_UNCONNECTED [3:2],p_Val2_93_fu_1192_p2[21:20]}),
        .S({1'b0,1'b0,\isneg_reg_2345[0]_i_35_n_0 ,\isneg_reg_2345[0]_i_36_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_19 
       (.CI(\isneg_reg_2345_reg[0]_i_37_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_19_n_0 ,\isneg_reg_2345_reg[0]_i_19_n_1 ,\isneg_reg_2345_reg[0]_i_19_n_2 ,\isneg_reg_2345_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\isneg_reg_2345[0]_i_38_n_0 ,\isneg_reg_2345[0]_i_39_n_0 ,\isneg_reg_2345[0]_i_40_n_0 ,\isneg_reg_2345[0]_i_41_n_0 }),
        .O(\NLW_isneg_reg_2345_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\isneg_reg_2345[0]_i_42_n_0 ,\isneg_reg_2345[0]_i_43_n_0 ,\isneg_reg_2345[0]_i_44_n_0 ,\isneg_reg_2345[0]_i_45_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_2 
       (.CI(\isneg_reg_2345_reg[0]_i_6_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_2_n_0 ,\isneg_reg_2345_reg[0]_i_2_n_1 ,\isneg_reg_2345_reg[0]_i_2_n_2 ,\isneg_reg_2345_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_93_fu_1192_p2[18:17],\isneg_reg_2345[0]_i_7_n_0 ,\isneg_reg_2345[0]_i_8_n_0 }),
        .O(\NLW_isneg_reg_2345_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\isneg_reg_2345[0]_i_9_n_0 ,\isneg_reg_2345[0]_i_10_n_0 ,\isneg_reg_2345[0]_i_11_n_0 ,\isneg_reg_2345[0]_i_12_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_29 
       (.CI(\isneg_reg_2345_reg[0]_i_50_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_29_n_0 ,\isneg_reg_2345_reg[0]_i_29_n_1 ,\isneg_reg_2345_reg[0]_i_29_n_2 ,\isneg_reg_2345_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_45_reg_2316_reg_n_94,p_Val2_45_reg_2316_reg_n_95,p_Val2_45_reg_2316_reg_n_96,p_Val2_45_reg_2316_reg_n_97}),
        .O(p_Val2_93_fu_1192_p2[11:8]),
        .S({\isneg_reg_2345[0]_i_51_n_0 ,\isneg_reg_2345[0]_i_52_n_0 ,\isneg_reg_2345[0]_i_53_n_0 ,\isneg_reg_2345[0]_i_54_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_3 
       (.CI(\isneg_reg_2345_reg[0]_i_13_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_3_n_0 ,\isneg_reg_2345_reg[0]_i_3_n_1 ,\isneg_reg_2345_reg[0]_i_3_n_2 ,\isneg_reg_2345_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_92_reg_2339_reg_n_87,p_Val2_92_reg_2339_reg_n_88,p_Val2_92_reg_2339_reg_n_89,p_Val2_92_reg_2339_reg_n_90}),
        .O(p_Val2_93_fu_1192_p2[19:16]),
        .S({\isneg_reg_2345[0]_i_14_n_0 ,\isneg_reg_2345[0]_i_15_n_0 ,\isneg_reg_2345[0]_i_16_n_0 ,\isneg_reg_2345[0]_i_17_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_37 
       (.CI(\isneg_reg_2345_reg[0]_i_55_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_37_n_0 ,\isneg_reg_2345_reg[0]_i_37_n_1 ,\isneg_reg_2345_reg[0]_i_37_n_2 ,\isneg_reg_2345_reg[0]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\isneg_reg_2345[0]_i_56_n_0 ,\isneg_reg_2345[0]_i_57_n_0 ,\isneg_reg_2345[0]_i_58_n_0 ,\isneg_reg_2345[0]_i_59_n_0 }),
        .O(\NLW_isneg_reg_2345_reg[0]_i_37_O_UNCONNECTED [3:0]),
        .S({\isneg_reg_2345[0]_i_60_n_0 ,\isneg_reg_2345[0]_i_61_n_0 ,\isneg_reg_2345[0]_i_62_n_0 ,\isneg_reg_2345[0]_i_63_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_50 
       (.CI(\isneg_reg_2345_reg[0]_i_68_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_50_n_0 ,\isneg_reg_2345_reg[0]_i_50_n_1 ,\isneg_reg_2345_reg[0]_i_50_n_2 ,\isneg_reg_2345_reg[0]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_45_reg_2316_reg_n_98,p_Val2_45_reg_2316_reg_n_99,p_Val2_45_reg_2316_reg_n_100,p_Val2_45_reg_2316_reg_n_101}),
        .O(p_Val2_93_fu_1192_p2[7:4]),
        .S({\isneg_reg_2345[0]_i_69_n_0 ,\isneg_reg_2345[0]_i_70_n_0 ,\isneg_reg_2345[0]_i_71_n_0 ,\isneg_reg_2345[0]_i_72_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_55 
       (.CI(1'b0),
        .CO({\isneg_reg_2345_reg[0]_i_55_n_0 ,\isneg_reg_2345_reg[0]_i_55_n_1 ,\isneg_reg_2345_reg[0]_i_55_n_2 ,\isneg_reg_2345_reg[0]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\isneg_reg_2345[0]_i_73_n_0 ,\isneg_reg_2345[0]_i_74_n_0 ,\isneg_reg_2345[0]_i_75_n_0 ,p_Val2_48_reg_2333_reg_n_105}),
        .O(\NLW_isneg_reg_2345_reg[0]_i_55_O_UNCONNECTED [3:0]),
        .S({\isneg_reg_2345[0]_i_76_n_0 ,\isneg_reg_2345[0]_i_77_n_0 ,\isneg_reg_2345[0]_i_78_n_0 ,\isneg_reg_2345[0]_i_79_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_6 
       (.CI(\isneg_reg_2345_reg[0]_i_19_n_0 ),
        .CO({\isneg_reg_2345_reg[0]_i_6_n_0 ,\isneg_reg_2345_reg[0]_i_6_n_1 ,\isneg_reg_2345_reg[0]_i_6_n_2 ,\isneg_reg_2345_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\isneg_reg_2345[0]_i_20_n_0 ,\isneg_reg_2345[0]_i_21_n_0 ,\isneg_reg_2345[0]_i_22_n_0 ,\isneg_reg_2345[0]_i_23_n_0 }),
        .O(\NLW_isneg_reg_2345_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\isneg_reg_2345[0]_i_24_n_0 ,\isneg_reg_2345[0]_i_25_n_0 ,\isneg_reg_2345[0]_i_26_n_0 ,\isneg_reg_2345[0]_i_27_n_0 }));
  CARRY4 \isneg_reg_2345_reg[0]_i_68 
       (.CI(1'b0),
        .CO({\isneg_reg_2345_reg[0]_i_68_n_0 ,\isneg_reg_2345_reg[0]_i_68_n_1 ,\isneg_reg_2345_reg[0]_i_68_n_2 ,\isneg_reg_2345_reg[0]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_45_reg_2316_reg_n_102,p_Val2_45_reg_2316_reg_n_103,p_Val2_45_reg_2316_reg_n_104,p_Val2_45_reg_2316_reg_n_105}),
        .O(p_Val2_93_fu_1192_p2[3:0]),
        .S({\isneg_reg_2345[0]_i_84_n_0 ,\isneg_reg_2345[0]_i_85_n_0 ,\isneg_reg_2345[0]_i_86_n_0 ,\isneg_reg_2345[0]_i_87_n_0 }));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[0]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[1]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[2]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[3]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[4]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[5]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[6]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161[7]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[0]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[1]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[2]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[3]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[4]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[5]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[6]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V_re_reg_2161_pp0_iter1_reg[7]),
        .Q(kernel_patch_10_V_re_reg_2161_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[0]),
        .Q(kernel_patch_10_V_re_reg_2161[0]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[1]),
        .Q(kernel_patch_10_V_re_reg_2161[1]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[2]),
        .Q(kernel_patch_10_V_re_reg_2161[2]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[3]),
        .Q(kernel_patch_10_V_re_reg_2161[3]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[4]),
        .Q(kernel_patch_10_V_re_reg_2161[4]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[5]),
        .Q(kernel_patch_10_V_re_reg_2161[5]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[6]),
        .Q(kernel_patch_10_V_re_reg_2161[6]),
        .R(1'b0));
  FDRE \kernel_patch_10_V_re_reg_2161_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_10_V[7]),
        .Q(kernel_patch_10_V_re_reg_2161[7]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[0]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[1]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[2]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[3]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[4]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[5]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[6]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V_re_reg_2156[7]),
        .Q(kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[0]),
        .Q(kernel_patch_11_V_re_reg_2156[0]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[1]),
        .Q(kernel_patch_11_V_re_reg_2156[1]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[2]),
        .Q(kernel_patch_11_V_re_reg_2156[2]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[3]),
        .Q(kernel_patch_11_V_re_reg_2156[3]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[4]),
        .Q(kernel_patch_11_V_re_reg_2156[4]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[5]),
        .Q(kernel_patch_11_V_re_reg_2156[5]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[6]),
        .Q(kernel_patch_11_V_re_reg_2156[6]),
        .R(1'b0));
  FDRE \kernel_patch_11_V_re_reg_2156_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_11_V[7]),
        .Q(kernel_patch_11_V_re_reg_2156[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[0] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[1] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[2] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[3] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[4] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[5] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[6] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_12_V_re_reg_2151_reg_n_0_[7] ),
        .Q(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[7]_srl2_n_0 ));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[0]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[1]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[2]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[3]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[4]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[5]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[6]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_12_V_re_reg_2151_pp0_iter2_reg_reg[7]_srl2_n_0 ),
        .Q(kernel_patch_12_V_re_reg_2151_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[0]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[1]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[2]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[3]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[4]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[5]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[6]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_12_V_re_reg_2151_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_12_V[7]),
        .Q(\kernel_patch_12_V_re_reg_2151_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[0] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[1] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[2] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[3] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[4] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[5] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[6] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_13_V_re_reg_2146_reg_n_0_[7] ),
        .Q(\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[0]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[1]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[2]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[3]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[4]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[5]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[6]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_13_V_re_reg_2146_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_13_V[7]),
        .Q(\kernel_patch_13_V_re_reg_2146_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[0] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[1] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[2] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[3] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[4] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[5] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[6] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_14_V_re_reg_2141_reg_n_0_[7] ),
        .Q(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[7]_srl3_n_0 ));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[1]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[2]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[3]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[4]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[5]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[6]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_14_V_re_reg_2141_pp0_iter3_reg_reg[7]_srl3_n_0 ),
        .Q(kernel_patch_14_V_re_reg_2141_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[0]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[1]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[2]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[3]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[4]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[5]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[6]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_14_V_re_reg_2141_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_14_V[7]),
        .Q(\kernel_patch_14_V_re_reg_2141_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[0] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[1] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[2] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[3] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[4] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[5] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[6] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_15_V_re_reg_2136_reg_n_0_[7] ),
        .Q(\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[0]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[1]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[2]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[3]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[4]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[5]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[6]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_15_V_re_reg_2136_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_15_V[7]),
        .Q(\kernel_patch_15_V_re_reg_2136_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[0]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[0] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[1]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[1] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[2]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[2] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[3]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[3] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[4]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[4] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[5]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[5] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[6]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[6] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[7]_srl4 " *) 
  SRL16E \kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_16_V_re_reg_2131_reg_n_0_[7] ),
        .Q(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[7]_srl4_n_0 ));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[0]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[1]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[2]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[3]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[4]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[5]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[6]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_16_V_re_reg_2131_pp0_iter4_reg_reg[7]_srl4_n_0 ),
        .Q(kernel_patch_16_V_re_reg_2131_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[0]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[1]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[2]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[3]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[4]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[5]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[6]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_16_V_re_reg_2131_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_16_V[7]),
        .Q(\kernel_patch_16_V_re_reg_2131_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[0]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[0] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[1]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[1] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[2]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[2] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[3]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[3] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[4]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[4] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[5]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[5] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[6]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[6] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4 " *) 
  SRL16E \kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_17_V_re_reg_2126_reg_n_0_[7] ),
        .Q(\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[0]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[1]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[2]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[3]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[4]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[5]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[6]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_17_V_re_reg_2126_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_17_V[7]),
        .Q(\kernel_patch_17_V_re_reg_2126_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[0] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[1] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[2] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[3] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[4]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[4] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[5] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[6] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_18_V_re_reg_2121_reg_n_0_[7] ),
        .Q(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[7]_srl5_n_0 ));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[0]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[1]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[2]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[3]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[4]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[5]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[6]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_18_V_re_reg_2121_pp0_iter5_reg_reg[7]_srl5_n_0 ),
        .Q(kernel_patch_18_V_re_reg_2121_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[0]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[1]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[2]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[3]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[4]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[5]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[6]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_18_V_re_reg_2121_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_18_V[7]),
        .Q(\kernel_patch_18_V_re_reg_2121_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[0] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[1] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[2] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[3] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[4]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[4] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[5] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[6] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_19_V_re_reg_2116_reg_n_0_[7] ),
        .Q(\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[0]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[1]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[2]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[3]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[4]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[5]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[6]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_19_V_re_reg_2116_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_19_V[7]),
        .Q(\kernel_patch_19_V_re_reg_2116_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[0] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[1] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[2] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[3] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[4] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[5] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[6]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[6] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[7]_srl6 " *) 
  SRL16E \kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_20_V_re_reg_2111_reg_n_0_[7] ),
        .Q(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[7]_srl6_n_0 ));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[6]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_20_V_re_reg_2111_pp0_iter6_reg_reg[7]_srl6_n_0 ),
        .Q(kernel_patch_20_V_re_reg_2111_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[0]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[1]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[2]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[3]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[4]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[5]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[6]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_20_V_re_reg_2111_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_20_V[7]),
        .Q(\kernel_patch_20_V_re_reg_2111_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[0] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[1] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[2] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[3] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[4] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[5] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[6]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[6] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6 " *) 
  SRL16E \kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_21_V_re_reg_2106_reg_n_0_[7] ),
        .Q(\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[0]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[1]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[2]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[3]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[4]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[5]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[6]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_21_V_re_reg_2106_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_21_V[7]),
        .Q(\kernel_patch_21_V_re_reg_2106_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[0] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[1] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[2] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[3] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[4] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[5] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[6] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_22_V_re_reg_2101_reg_n_0_[7] ),
        .Q(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[7]_srl7_n_0 ));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[0]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[1]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[2]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[3]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[4]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[5]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[6]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_22_V_re_reg_2101_pp0_iter7_reg_reg[7]_srl7_n_0 ),
        .Q(kernel_patch_22_V_re_reg_2101_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[0]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[1]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[2]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[3]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[4]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[5]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[6]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_22_V_re_reg_2101_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_22_V[7]),
        .Q(\kernel_patch_22_V_re_reg_2101_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[0] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[1] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[2] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[3] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[4] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[5] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[6] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_23_V_re_reg_2096_reg_n_0_[7] ),
        .Q(\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[0]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[1]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[2]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[3]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[4]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[5]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[6]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_23_V_re_reg_2096_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_23_V[7]),
        .Q(\kernel_patch_23_V_re_reg_2096_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[0] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[1]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[1] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[1]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[2]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[2] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[2]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[3]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[3] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[3]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[4]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[4] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[4]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[5]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[5] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[5]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[6]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[6] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[6]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[7]_srl8 " *) 
  SRL16E \kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_24_V_re_reg_2091_reg_n_0_[7] ),
        .Q(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[7]_srl8_n_0 ));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[0]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[1]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[2]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[3]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[4]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[5]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[6]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_24_V_re_reg_2091_pp0_iter8_reg_reg[7]_srl8_n_0 ),
        .Q(kernel_patch_24_V_re_reg_2091_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[0]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[1]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[2]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[3]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[4]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[5]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[6]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_24_V_re_reg_2091_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_24_V[7]),
        .Q(\kernel_patch_24_V_re_reg_2091_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[0] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[1]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[1] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[1]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[2]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[2] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[2]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[3]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[3] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[3]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[4]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[4] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[4]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[5]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[5] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[5]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[6]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[6] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[6]_srl8_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8 " *) 
  SRL16E \kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_25_V_re_reg_2086_reg_n_0_[7] ),
        .Q(\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[0]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[1]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[2]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[3]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[4]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[5]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[6]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_25_V_re_reg_2086_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_25_V[7]),
        .Q(\kernel_patch_25_V_re_reg_2086_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[0]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[1]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[2]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[3]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[4]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[5]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[6]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[7]_srl9_n_0 ),
        .Q(kernel_patch_26_V_re_reg_2081_pp0_iter10_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[0] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[1]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[1] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[2]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[2] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[3]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[3] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[4]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[4] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[5]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[5] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[6]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[6] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[6]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[7]_srl9 " *) 
  SRL16E \kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_26_V_re_reg_2081_reg_n_0_[7] ),
        .Q(\kernel_patch_26_V_re_reg_2081_pp0_iter9_reg_reg[7]_srl9_n_0 ));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[0]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[1]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[2]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[3]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[4]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[5]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[6]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_26_V_re_reg_2081_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_26_V[7]),
        .Q(\kernel_patch_26_V_re_reg_2081_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[0] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[1]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[1] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[2]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[2] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[3]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[3] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[4]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[4] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[5]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[5] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[6]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[6] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[6]_srl9_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9 " *) 
  SRL16E \kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_27_V_re_reg_2076_reg_n_0_[7] ),
        .Q(\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[0]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[1]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[2]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[3]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[4]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[5]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[6]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_27_V_re_reg_2076_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_27_V[7]),
        .Q(\kernel_patch_27_V_re_reg_2076_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[0]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[0] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[1]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[1] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[2]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[2] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[3]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[3] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[3]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[4]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[4] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[4]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[5]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[5]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[5] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[5]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[6]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[6]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[6] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[6]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[7]_srl10 " *) 
  SRL16E \kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[7]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_28_V_re_reg_2071_reg_n_0_[7] ),
        .Q(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[7]_srl10_n_0 ));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[0]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[1]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[2]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[3]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[4]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[5]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[6]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_28_V_re_reg_2071_pp0_iter10_reg_reg[7]_srl10_n_0 ),
        .Q(kernel_patch_28_V_re_reg_2071_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[0]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[1]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[2]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[3]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[4]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[5]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[6]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_28_V_re_reg_2071_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_28_V[7]),
        .Q(\kernel_patch_28_V_re_reg_2071_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[0]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[0] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[1]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[1] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[2]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[2] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[3]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[3] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[3]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[4]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[4] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[4]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[5]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[5]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[5] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[5]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[6]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[6]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[6] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[6]_srl10_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10 " *) 
  SRL16E \kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_29_V_re_reg_2066_reg_n_0_[7] ),
        .Q(\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[0]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[1]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[2]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[3]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[4]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[5]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[6]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_29_V_re_reg_2066_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_29_V[7]),
        .Q(\kernel_patch_29_V_re_reg_2066_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[0] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[1]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[1] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[2]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[2] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[3] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[4]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[4]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[4] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[4]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[5]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[5]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[5] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[5]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[6]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[6]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[6] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[6]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[7]_srl11 " *) 
  SRL16E \kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[7]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_30_V_re_reg_2061_reg_n_0_[7] ),
        .Q(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[7]_srl11_n_0 ));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[0]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[1]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[2]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[3]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[4]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[5]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[6]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_30_V_re_reg_2061_pp0_iter11_reg_reg[7]_srl11_n_0 ),
        .Q(kernel_patch_30_V_re_reg_2061_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[0]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[1]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[2]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[3]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[4]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[5]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[6]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_30_V_re_reg_2061_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_30_V[7]),
        .Q(\kernel_patch_30_V_re_reg_2061_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[0] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[1]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[1] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[2]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[2] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[3] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[4]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[4]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[4] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[4]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[5]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[5]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[5] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[5]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[6]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[6]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[6] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[6]_srl11_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11 " *) 
  SRL16E \kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_31_V_re_reg_2056_reg_n_0_[7] ),
        .Q(\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[0]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[1]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[2]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[3]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[4]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[5]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[6]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_31_V_re_reg_2056_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_31_V[7]),
        .Q(\kernel_patch_31_V_re_reg_2056_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[0] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[0]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[1]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[1] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[1]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[2]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[2] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[2]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[3]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[3] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[3]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[4]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[4] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[4]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[5]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[5] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[5]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[6]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[6] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[6]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[7]_srl12 " *) 
  SRL16E \kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_32_V_re_reg_2051_reg_n_0_[7] ),
        .Q(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[7]_srl12_n_0 ));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[0]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[1]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[2]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[3]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[4]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[5]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[6]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_32_V_re_reg_2051_pp0_iter12_reg_reg[7]_srl12_n_0 ),
        .Q(kernel_patch_32_V_re_reg_2051_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[0]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[1]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[2]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[3]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[4]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[5]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[6]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_32_V_re_reg_2051_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_32_V[7]),
        .Q(\kernel_patch_32_V_re_reg_2051_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[0] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[0]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[1]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[1] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[1]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[2]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[2] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[2]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[3]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[3] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[3]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[4]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[4] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[4]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[5]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[5] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[5]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[6]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[6] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[6]_srl12_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12 " *) 
  SRL16E \kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_33_V_re_reg_2046_reg_n_0_[7] ),
        .Q(\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[0]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[1]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[2]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[3]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[4]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[5]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[6]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_33_V_re_reg_2046_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_33_V[7]),
        .Q(\kernel_patch_33_V_re_reg_2046_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[0]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[0] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[0]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[1]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[1] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[1]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[2]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[2] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[2]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[3]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[3] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[3]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[4]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[4] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[4]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[5]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[5] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[5]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[6]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[6] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[6]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[7]_srl13 " *) 
  SRL16E \kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_34_V_re_reg_2041_reg_n_0_[7] ),
        .Q(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[7]_srl13_n_0 ));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[0]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[1]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[2]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[3]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[4]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[5]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[6]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_34_V_re_reg_2041_pp0_iter13_reg_reg[7]_srl13_n_0 ),
        .Q(kernel_patch_34_V_re_reg_2041_pp0_iter14_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[0]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[1]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[2]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[3]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[4]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[5]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[6]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_34_V_re_reg_2041_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_34_V[7]),
        .Q(\kernel_patch_34_V_re_reg_2041_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[0]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[0] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[0]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[1]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[1] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[1]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[2]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[2] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[2]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[3]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[3] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[3]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[4]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[4] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[4]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[5]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[5] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[5]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[6]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[6] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[6]_srl13_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13 " *) 
  SRL16E \kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_35_V_re_reg_2036_reg_n_0_[7] ),
        .Q(\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[0]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[1]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[2]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[3]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[4]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[5]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[6]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_35_V_re_reg_2036_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_35_V[7]),
        .Q(\kernel_patch_35_V_re_reg_2036_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[0] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[0]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[1]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[1]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[1] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[1]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[2]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[2]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[2] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[2]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[3]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[3]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[3] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[3]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[4]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[4]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[4] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[4]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[5]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[5]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[5] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[5]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[6]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[6]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[6] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[6]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[7]_srl14 " *) 
  SRL16E \kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[7]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_36_V_re_reg_2031_reg_n_0_[7] ),
        .Q(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[7]_srl14_n_0 ));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[0]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[1]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[2]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[3]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[4]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[5]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[6]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_36_V_re_reg_2031_pp0_iter14_reg_reg[7]_srl14_n_0 ),
        .Q(kernel_patch_36_V_re_reg_2031_pp0_iter15_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[0]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[1]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[2]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[3]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[4]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[5]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[6]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_36_V_re_reg_2031_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_36_V[7]),
        .Q(\kernel_patch_36_V_re_reg_2031_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[0] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[0]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[1]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[1]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[1] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[1]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[2]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[2]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[2] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[2]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[3]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[3]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[3] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[3]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[4]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[4]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[4] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[4]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[5]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[5]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[5] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[5]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[6]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[6]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[6] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[6]_srl14_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14 " *) 
  SRL16E \kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_37_V_re_reg_2026_reg_n_0_[7] ),
        .Q(\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[0]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[1]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[2]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[3]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[4]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[5]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[6]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_37_V_re_reg_2026_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_37_V[7]),
        .Q(\kernel_patch_37_V_re_reg_2026_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[0] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[1]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[1] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[2]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[2] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[3]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[3] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[4]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[4] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[5]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[5] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[6]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[6] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[7]_srl15 " *) 
  SRL16E \kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_38_V_re_reg_2021_reg_n_0_[7] ),
        .Q(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[7]_srl15_n_0 ));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[0]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[1]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[2]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[3]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[4]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[5]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[6]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_38_V_re_reg_2021_pp0_iter15_reg_reg[7]_srl15_n_0 ),
        .Q(kernel_patch_38_V_re_reg_2021_pp0_iter16_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[0]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[1]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[2]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[3]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[4]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[5]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[6]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_38_V_re_reg_2021_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_38_V[7]),
        .Q(\kernel_patch_38_V_re_reg_2021_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[0] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[1]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[1] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[2]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[2] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[3]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[3] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[4]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[4] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[5]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[5] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[6]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[6] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15 " *) 
  SRL16E \kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_39_V_re_reg_2016_reg_n_0_[7] ),
        .Q(\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[0]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[1]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[2]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[3]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[4]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[5]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[6]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_39_V_re_reg_2016_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_39_V[7]),
        .Q(\kernel_patch_39_V_re_reg_2016_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[0]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[0] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[0]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[1]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[1] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[1]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[2]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[2] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[2]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[3]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[3] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[3]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[4]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[4] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[4]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[5]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[5] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[5]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[6]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[6] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[6]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[7]_srl16 " *) 
  SRL16E \kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_40_V_re_reg_2011_reg_n_0_[7] ),
        .Q(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[7]_srl16_n_0 ));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[0]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[1]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[2]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[3]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[4]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[5]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[6]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_40_V_re_reg_2011_pp0_iter16_reg_reg[7]_srl16_n_0 ),
        .Q(kernel_patch_40_V_re_reg_2011_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[0]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[1]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[2]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[3]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[4]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[5]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[6]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_40_V_re_reg_2011_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_40_V[7]),
        .Q(\kernel_patch_40_V_re_reg_2011_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[0]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[0] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[0]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[1]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[1] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[1]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[2]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[2] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[2]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[3]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[3] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[3]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[4]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[4] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[4]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[5]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[5] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[5]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[6]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[6] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[6]_srl16_n_0 ));
  (* srl_bus_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16 " *) 
  SRL16E \kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_41_V_re_reg_2006_reg_n_0_[7] ),
        .Q(\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[0]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[1]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[2]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[3]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[4]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[5]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[6]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_41_V_re_reg_2006_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_41_V[7]),
        .Q(\kernel_patch_41_V_re_reg_2006_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[0] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[1] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[2] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[3] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[4] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[5] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[6] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17 " *) 
  SRLC32E \kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_42_V_re_reg_2001_reg_n_0_[7] ),
        .Q(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[0]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[1]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[2]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[3]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[4]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[5]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[6]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_patch_42_V_re_reg_2001_pp0_iter17_reg_reg[7]_srl17_n_0 ),
        .Q(kernel_patch_42_V_re_reg_2001_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[0]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[1]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[2]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[3]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[4]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[5]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[6]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_42_V_re_reg_2001_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_42_V[7]),
        .Q(\kernel_patch_42_V_re_reg_2001_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[0] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[1] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[2] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[3] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[4] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[5] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[6] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17 " *) 
  SRLC32E \kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_43_V_re_reg_1996_reg_n_0_[7] ),
        .Q(\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ),
        .Q31(\NLW_kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[0]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[1]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[2]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[3]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[4]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[5]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[6]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_43_V_re_reg_1996_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_43_V[7]),
        .Q(\kernel_patch_43_V_re_reg_1996_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[0] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[1] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[2] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[3] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[4] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[5] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[6] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_44_V_re_reg_1991_reg_n_0_[7] ),
        .Q(\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[0]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[1]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[2]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[3]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[4]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[5]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[6]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_44_V_re_reg_1991_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_44_V[7]),
        .Q(\kernel_patch_44_V_re_reg_1991_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[0] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[1] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[2] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[3] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[4] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[5] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[6] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_45_V_re_reg_1986_reg_n_0_[7] ),
        .Q(\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[0]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[1]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[2]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[3]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[4]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[5]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[6]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_45_V_re_reg_1986_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_45_V[7]),
        .Q(\kernel_patch_45_V_re_reg_1986_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[0] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[1] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[2] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[3] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[4] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[5] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[6] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_46_V_re_reg_1981_reg_n_0_[7] ),
        .Q(\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[0]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[1]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[2]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[3]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[4]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[5]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[6]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_46_V_re_reg_1981_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_46_V[7]),
        .Q(\kernel_patch_46_V_re_reg_1981_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[0] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[1] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[2] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[3] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[4] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[5] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[6] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_47_V_re_reg_1976_reg_n_0_[7] ),
        .Q(\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[0]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[1]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[2]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[3]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[4]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[5]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[6]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_47_V_re_reg_1976_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_47_V[7]),
        .Q(\kernel_patch_47_V_re_reg_1976_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[0] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[1] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[2] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[3] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[4] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[5] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[6] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\kernel_patch_48_V_re_reg_1971_reg_n_0_[7] ),
        .Q(\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[0]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[1]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[2]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[3]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[4]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[5]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[6]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \kernel_patch_48_V_re_reg_1971_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_48_V[7]),
        .Q(\kernel_patch_48_V_re_reg_1971_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[0]),
        .Q(kernel_patch_6_V_rea_reg_2181[0]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[1]),
        .Q(kernel_patch_6_V_rea_reg_2181[1]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[2]),
        .Q(kernel_patch_6_V_rea_reg_2181[2]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[3]),
        .Q(kernel_patch_6_V_rea_reg_2181[3]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[4]),
        .Q(kernel_patch_6_V_rea_reg_2181[4]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[5]),
        .Q(kernel_patch_6_V_rea_reg_2181[5]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[6]),
        .Q(kernel_patch_6_V_rea_reg_2181[6]),
        .R(1'b0));
  FDRE \kernel_patch_6_V_rea_reg_2181_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_6_V[7]),
        .Q(kernel_patch_6_V_rea_reg_2181[7]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[0]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[1]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[2]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[3]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[4]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[5]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[6]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V_rea_reg_2171[7]),
        .Q(kernel_patch_8_V_rea_reg_2171_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[0]),
        .Q(kernel_patch_8_V_rea_reg_2171[0]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[1]),
        .Q(kernel_patch_8_V_rea_reg_2171[1]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[2]),
        .Q(kernel_patch_8_V_rea_reg_2171[2]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[3]),
        .Q(kernel_patch_8_V_rea_reg_2171[3]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[4]),
        .Q(kernel_patch_8_V_rea_reg_2171[4]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[5]),
        .Q(kernel_patch_8_V_rea_reg_2171[5]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[6]),
        .Q(kernel_patch_8_V_rea_reg_2171[6]),
        .R(1'b0));
  FDRE \kernel_patch_8_V_rea_reg_2171_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_8_V[7]),
        .Q(kernel_patch_8_V_rea_reg_2171[7]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[0]),
        .Q(kernel_patch_9_V_rea_reg_2166[0]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[1]),
        .Q(kernel_patch_9_V_rea_reg_2166[1]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[2]),
        .Q(kernel_patch_9_V_rea_reg_2166[2]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[3]),
        .Q(kernel_patch_9_V_rea_reg_2166[3]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[4]),
        .Q(kernel_patch_9_V_rea_reg_2166[4]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[5]),
        .Q(kernel_patch_9_V_rea_reg_2166[5]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[6]),
        .Q(kernel_patch_9_V_rea_reg_2166[6]),
        .R(1'b0));
  FDRE \kernel_patch_9_V_rea_reg_2166_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_patch_9_V[7]),
        .Q(kernel_patch_9_V_rea_reg_2166[7]),
        .R(1'b0));
  FDRE \newsignbit_reg_2357_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[21]),
        .Q(newsignbit_reg_2357),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[0]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[0]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[10]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[10]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[11]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[11]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[11]));
  CARRY4 \out_val_V[11]_INST_0_i_1 
       (.CI(\out_val_V[7]_INST_0_i_1_n_0 ),
        .CO({\out_val_V[11]_INST_0_i_1_n_0 ,\out_val_V[11]_INST_0_i_1_n_1 ,\out_val_V[11]_INST_0_i_1_n_2 ,\out_val_V[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_Val2_100_fu_1366_p2__0[11:8]),
        .S(p_Val2_99_fu_1344_p4__0[11:8]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[11]_INST_0_i_2 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[18]),
        .O(p_Val2_99_fu_1344_p4__0[11]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[11]_INST_0_i_3 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[17]),
        .O(p_Val2_99_fu_1344_p4__0[10]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[11]_INST_0_i_4 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[16]),
        .O(p_Val2_99_fu_1344_p4__0[9]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[11]_INST_0_i_5 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[15]),
        .O(p_Val2_99_fu_1344_p4__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[12]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[12]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[13]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[13]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[14]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[14]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \out_val_V[15]_INST_0 
       (.I0(isneg_reg_2345),
        .I1(p_Val2_100_fu_1366_p2),
        .O(out_val_V[15]));
  CARRY4 \out_val_V[15]_INST_0_i_1 
       (.CI(\out_val_V[11]_INST_0_i_1_n_0 ),
        .CO({\NLW_out_val_V[15]_INST_0_i_1_CO_UNCONNECTED [3],\out_val_V[15]_INST_0_i_1_n_1 ,\out_val_V[15]_INST_0_i_1_n_2 ,\out_val_V[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_Val2_100_fu_1366_p2,p_Val2_100_fu_1366_p2__0[14:12]}),
        .S({p_Val2_99_fu_1344_p4,p_Val2_99_fu_1344_p4__0[14:12]}));
  LUT1 #(
    .INIT(2'h2)) 
    \out_val_V[15]_INST_0_i_2 
       (.I0(isneg_reg_2345),
        .O(p_Val2_99_fu_1344_p4));
  LUT1 #(
    .INIT(2'h2)) 
    \out_val_V[15]_INST_0_i_3 
       (.I0(newsignbit_reg_2357),
        .O(p_Val2_99_fu_1344_p4__0[14]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[15]_INST_0_i_4 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[20]),
        .O(p_Val2_99_fu_1344_p4__0[13]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[15]_INST_0_i_5 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[19]),
        .O(p_Val2_99_fu_1344_p4__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[1]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[1]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[2]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[2]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[3]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[3]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[3]));
  CARRY4 \out_val_V[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\out_val_V[3]_INST_0_i_1_n_0 ,\out_val_V[3]_INST_0_i_1_n_1 ,\out_val_V[3]_INST_0_i_1_n_2 ,\out_val_V[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_7_fu_1362_p1}),
        .O(p_Val2_100_fu_1366_p2__0[3:0]),
        .S({p_Val2_99_fu_1344_p4__0[3:1],\out_val_V[3]_INST_0_i_6_n_0 }));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[3]_INST_0_i_2 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[6]),
        .O(tmp_7_fu_1362_p1));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[3]_INST_0_i_3 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[10]),
        .O(p_Val2_99_fu_1344_p4__0[3]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[3]_INST_0_i_4 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[9]),
        .O(p_Val2_99_fu_1344_p4__0[2]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[3]_INST_0_i_5 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[8]),
        .O(p_Val2_99_fu_1344_p4__0[1]));
  LUT4 #(
    .INIT(16'h6006)) 
    \out_val_V[3]_INST_0_i_6 
       (.I0(tmp_s_reg_2352[6]),
        .I1(tmp_s_reg_2352[7]),
        .I2(isneg_reg_2345),
        .I3(newsignbit_reg_2357),
        .O(\out_val_V[3]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[4]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[4]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[5]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[5]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[6]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[6]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[7]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[7]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[7]));
  CARRY4 \out_val_V[7]_INST_0_i_1 
       (.CI(\out_val_V[3]_INST_0_i_1_n_0 ),
        .CO({\out_val_V[7]_INST_0_i_1_n_0 ,\out_val_V[7]_INST_0_i_1_n_1 ,\out_val_V[7]_INST_0_i_1_n_2 ,\out_val_V[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_Val2_100_fu_1366_p2__0[7:4]),
        .S(p_Val2_99_fu_1344_p4__0[7:4]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[7]_INST_0_i_2 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[14]),
        .O(p_Val2_99_fu_1344_p4__0[7]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[7]_INST_0_i_3 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[13]),
        .O(p_Val2_99_fu_1344_p4__0[6]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[7]_INST_0_i_4 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[12]),
        .O(p_Val2_99_fu_1344_p4__0[5]));
  LUT3 #(
    .INIT(8'hB2)) 
    \out_val_V[7]_INST_0_i_5 
       (.I0(newsignbit_reg_2357),
        .I1(isneg_reg_2345),
        .I2(tmp_s_reg_2352[11]),
        .O(p_Val2_99_fu_1344_p4__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[8]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[8]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \out_val_V[9]_INST_0 
       (.I0(p_Val2_100_fu_1366_p2__0[9]),
        .I1(isneg_reg_2345),
        .I2(p_Val2_100_fu_1366_p2),
        .O(out_val_V[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_1_fu_855_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_1_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_1_fu_855_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V[7],kernel_patch_1_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_1_fu_855_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_1_fu_855_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_1_fu_855_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_1_fu_855_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_1_fu_855_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_1_fu_855_p2_P_UNCONNECTED[47:17],p_Val2_1_fu_855_p2_n_89,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_91,p_Val2_1_fu_855_p2_n_92,p_Val2_1_fu_855_p2_n_93,p_Val2_1_fu_855_p2_n_94,p_Val2_1_fu_855_p2_n_95,p_Val2_1_fu_855_p2_n_96,p_Val2_1_fu_855_p2_n_97,p_Val2_1_fu_855_p2_n_98,p_Val2_1_fu_855_p2_n_99,p_Val2_1_fu_855_p2_n_100,p_Val2_1_fu_855_p2_n_101,p_Val2_1_fu_855_p2_n_102,p_Val2_1_fu_855_p2_n_103,p_Val2_1_fu_855_p2_n_104,p_Val2_1_fu_855_p2_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_1_fu_855_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_1_fu_855_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_1_fu_855_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_1_fu_855_p2_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_45_reg_2316_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18_n_0 ,\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_45_reg_2316_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[6]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[5]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[4]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[3]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[2]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[1]_srl18_n_0 ,\kernel_patch_45_V_re_reg_1986_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_45_reg_2316_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_45_reg_2316_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_45_reg_2316_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_45_reg_2316_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_45_reg_2316_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_45_reg_2316_reg_P_UNCONNECTED[47:16],p_Val2_45_reg_2316_reg_n_90,p_Val2_45_reg_2316_reg_n_91,p_Val2_45_reg_2316_reg_n_92,p_Val2_45_reg_2316_reg_n_93,p_Val2_45_reg_2316_reg_n_94,p_Val2_45_reg_2316_reg_n_95,p_Val2_45_reg_2316_reg_n_96,p_Val2_45_reg_2316_reg_n_97,p_Val2_45_reg_2316_reg_n_98,p_Val2_45_reg_2316_reg_n_99,p_Val2_45_reg_2316_reg_n_100,p_Val2_45_reg_2316_reg_n_101,p_Val2_45_reg_2316_reg_n_102,p_Val2_45_reg_2316_reg_n_103,p_Val2_45_reg_2316_reg_n_104,p_Val2_45_reg_2316_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_45_reg_2316_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_45_reg_2316_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_45_reg_2316_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_45_reg_2316_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_46_reg_2322_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18_n_0 ,\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_46_reg_2322_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[6]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[5]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[4]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[3]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[2]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[1]_srl18_n_0 ,\kernel_patch_46_V_re_reg_1981_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_46_reg_2322_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_46_reg_2322_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_46_reg_2322_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_46_reg_2322_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_46_reg_2322_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_46_reg_2322_reg_P_UNCONNECTED[47:16],p_Val2_46_reg_2322_reg_n_90,p_Val2_46_reg_2322_reg_n_91,p_Val2_46_reg_2322_reg_n_92,p_Val2_46_reg_2322_reg_n_93,p_Val2_46_reg_2322_reg_n_94,p_Val2_46_reg_2322_reg_n_95,p_Val2_46_reg_2322_reg_n_96,p_Val2_46_reg_2322_reg_n_97,p_Val2_46_reg_2322_reg_n_98,p_Val2_46_reg_2322_reg_n_99,p_Val2_46_reg_2322_reg_n_100,p_Val2_46_reg_2322_reg_n_101,p_Val2_46_reg_2322_reg_n_102,p_Val2_46_reg_2322_reg_n_103,p_Val2_46_reg_2322_reg_n_104,p_Val2_46_reg_2322_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_46_reg_2322_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_46_reg_2322_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_46_reg_2322_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_46_reg_2322_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_47_reg_2327_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18_n_0 ,\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_47_reg_2327_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[6]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[5]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[4]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[3]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[2]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[1]_srl18_n_0 ,\kernel_patch_47_V_re_reg_1976_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_47_reg_2327_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_47_reg_2327_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_47_reg_2327_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_47_reg_2327_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_47_reg_2327_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_47_reg_2327_reg_P_UNCONNECTED[47:16],p_Val2_47_reg_2327_reg_n_90,p_Val2_47_reg_2327_reg_n_91,p_Val2_47_reg_2327_reg_n_92,p_Val2_47_reg_2327_reg_n_93,p_Val2_47_reg_2327_reg_n_94,p_Val2_47_reg_2327_reg_n_95,p_Val2_47_reg_2327_reg_n_96,p_Val2_47_reg_2327_reg_n_97,p_Val2_47_reg_2327_reg_n_98,p_Val2_47_reg_2327_reg_n_99,p_Val2_47_reg_2327_reg_n_100,p_Val2_47_reg_2327_reg_n_101,p_Val2_47_reg_2327_reg_n_102,p_Val2_47_reg_2327_reg_n_103,p_Val2_47_reg_2327_reg_n_104,p_Val2_47_reg_2327_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_47_reg_2327_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_47_reg_2327_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_47_reg_2327_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_47_reg_2327_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_48_reg_2333_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18_n_0 ,\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_48_reg_2333_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[6]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[5]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[4]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[3]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[2]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[1]_srl18_n_0 ,\kernel_patch_48_V_re_reg_1971_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_48_reg_2333_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_48_reg_2333_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_48_reg_2333_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_48_reg_2333_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_48_reg_2333_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_48_reg_2333_reg_P_UNCONNECTED[47:16],p_Val2_48_reg_2333_reg_n_90,p_Val2_48_reg_2333_reg_n_91,p_Val2_48_reg_2333_reg_n_92,p_Val2_48_reg_2333_reg_n_93,p_Val2_48_reg_2333_reg_n_94,p_Val2_48_reg_2333_reg_n_95,p_Val2_48_reg_2333_reg_n_96,p_Val2_48_reg_2333_reg_n_97,p_Val2_48_reg_2333_reg_n_98,p_Val2_48_reg_2333_reg_n_99,p_Val2_48_reg_2333_reg_n_100,p_Val2_48_reg_2333_reg_n_101,p_Val2_48_reg_2333_reg_n_102,p_Val2_48_reg_2333_reg_n_103,p_Val2_48_reg_2333_reg_n_104,p_Val2_48_reg_2333_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_48_reg_2333_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_48_reg_2333_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_48_reg_2333_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_48_reg_2333_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_49_reg_2206_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_0_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_49_reg_2206_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V[7],kernel_patch_0_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_49_reg_2206_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_90,p_Val2_1_fu_855_p2_n_91,p_Val2_1_fu_855_p2_n_92,p_Val2_1_fu_855_p2_n_93,p_Val2_1_fu_855_p2_n_94,p_Val2_1_fu_855_p2_n_95,p_Val2_1_fu_855_p2_n_96,p_Val2_1_fu_855_p2_n_97,p_Val2_1_fu_855_p2_n_98,p_Val2_1_fu_855_p2_n_99,p_Val2_1_fu_855_p2_n_100,p_Val2_1_fu_855_p2_n_101,p_Val2_1_fu_855_p2_n_102,p_Val2_1_fu_855_p2_n_103,p_Val2_1_fu_855_p2_n_104,p_Val2_1_fu_855_p2_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_49_reg_2206_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_49_reg_2206_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_start),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_49_reg_2206_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_49_reg_2206_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_49_reg_2206_reg_P_UNCONNECTED[47:17],p_Val2_49_reg_2206_reg__0}),
        .PATTERNBDETECT(NLW_p_Val2_49_reg_2206_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_49_reg_2206_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_49_reg_2206_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_49_reg_2206_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_51_reg_2211_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_3_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_51_reg_2211_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V[7],kernel_patch_3_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_51_reg_2211_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_51_reg_2211_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_51_reg_2211_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_enable_reg_pp0_iter1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_51_reg_2211_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_51_reg_2211_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_51_reg_2211_reg_P_UNCONNECTED[47:18],p_Val2_51_reg_2211_reg_n_88,p_Val2_51_reg_2211_reg_n_89,p_Val2_51_reg_2211_reg_n_90,p_Val2_51_reg_2211_reg_n_91,p_Val2_51_reg_2211_reg_n_92,p_Val2_51_reg_2211_reg_n_93,p_Val2_51_reg_2211_reg_n_94,p_Val2_51_reg_2211_reg_n_95,p_Val2_51_reg_2211_reg_n_96,p_Val2_51_reg_2211_reg_n_97,p_Val2_51_reg_2211_reg_n_98,p_Val2_51_reg_2211_reg_n_99,p_Val2_51_reg_2211_reg_n_100,p_Val2_51_reg_2211_reg_n_101,p_Val2_51_reg_2211_reg_n_102,p_Val2_51_reg_2211_reg_n_103,p_Val2_51_reg_2211_reg_n_104,p_Val2_51_reg_2211_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_51_reg_2211_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_51_reg_2211_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdcud_U2_n_0,fp_sop_mac_muladdcud_U2_n_1,fp_sop_mac_muladdcud_U2_n_2,fp_sop_mac_muladdcud_U2_n_3,fp_sop_mac_muladdcud_U2_n_4,fp_sop_mac_muladdcud_U2_n_5,fp_sop_mac_muladdcud_U2_n_6,fp_sop_mac_muladdcud_U2_n_7,fp_sop_mac_muladdcud_U2_n_8,fp_sop_mac_muladdcud_U2_n_9,fp_sop_mac_muladdcud_U2_n_10,fp_sop_mac_muladdcud_U2_n_11,fp_sop_mac_muladdcud_U2_n_12,fp_sop_mac_muladdcud_U2_n_13,fp_sop_mac_muladdcud_U2_n_14,fp_sop_mac_muladdcud_U2_n_15,fp_sop_mac_muladdcud_U2_n_16,fp_sop_mac_muladdcud_U2_n_17,fp_sop_mac_muladdcud_U2_n_18,fp_sop_mac_muladdcud_U2_n_19,fp_sop_mac_muladdcud_U2_n_20,fp_sop_mac_muladdcud_U2_n_21,fp_sop_mac_muladdcud_U2_n_22,fp_sop_mac_muladdcud_U2_n_23,fp_sop_mac_muladdcud_U2_n_24,fp_sop_mac_muladdcud_U2_n_25,fp_sop_mac_muladdcud_U2_n_26,fp_sop_mac_muladdcud_U2_n_27,fp_sop_mac_muladdcud_U2_n_28,fp_sop_mac_muladdcud_U2_n_29,fp_sop_mac_muladdcud_U2_n_30,fp_sop_mac_muladdcud_U2_n_31,fp_sop_mac_muladdcud_U2_n_32,fp_sop_mac_muladdcud_U2_n_33,fp_sop_mac_muladdcud_U2_n_34,fp_sop_mac_muladdcud_U2_n_35,fp_sop_mac_muladdcud_U2_n_36,fp_sop_mac_muladdcud_U2_n_37,fp_sop_mac_muladdcud_U2_n_38,fp_sop_mac_muladdcud_U2_n_39,fp_sop_mac_muladdcud_U2_n_40,fp_sop_mac_muladdcud_U2_n_41,fp_sop_mac_muladdcud_U2_n_42,fp_sop_mac_muladdcud_U2_n_43,fp_sop_mac_muladdcud_U2_n_44,fp_sop_mac_muladdcud_U2_n_45,fp_sop_mac_muladdcud_U2_n_46,fp_sop_mac_muladdcud_U2_n_47}),
        .PCOUT(NLW_p_Val2_51_reg_2211_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_51_reg_2211_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_53_reg_2216_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_5_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_53_reg_2216_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V[7],kernel_patch_5_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_53_reg_2216_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_53_reg_2216_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_53_reg_2216_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_53_reg_2216_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_53_reg_2216_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_53_reg_2216_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_53_reg_2216_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_53_reg_2216_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdeOg_U4_n_0,fp_sop_mac_muladdeOg_U4_n_1,fp_sop_mac_muladdeOg_U4_n_2,fp_sop_mac_muladdeOg_U4_n_3,fp_sop_mac_muladdeOg_U4_n_4,fp_sop_mac_muladdeOg_U4_n_5,fp_sop_mac_muladdeOg_U4_n_6,fp_sop_mac_muladdeOg_U4_n_7,fp_sop_mac_muladdeOg_U4_n_8,fp_sop_mac_muladdeOg_U4_n_9,fp_sop_mac_muladdeOg_U4_n_10,fp_sop_mac_muladdeOg_U4_n_11,fp_sop_mac_muladdeOg_U4_n_12,fp_sop_mac_muladdeOg_U4_n_13,fp_sop_mac_muladdeOg_U4_n_14,fp_sop_mac_muladdeOg_U4_n_15,fp_sop_mac_muladdeOg_U4_n_16,fp_sop_mac_muladdeOg_U4_n_17,fp_sop_mac_muladdeOg_U4_n_18,fp_sop_mac_muladdeOg_U4_n_19,fp_sop_mac_muladdeOg_U4_n_20,fp_sop_mac_muladdeOg_U4_n_21,fp_sop_mac_muladdeOg_U4_n_22,fp_sop_mac_muladdeOg_U4_n_23,fp_sop_mac_muladdeOg_U4_n_24,fp_sop_mac_muladdeOg_U4_n_25,fp_sop_mac_muladdeOg_U4_n_26,fp_sop_mac_muladdeOg_U4_n_27,fp_sop_mac_muladdeOg_U4_n_28,fp_sop_mac_muladdeOg_U4_n_29,fp_sop_mac_muladdeOg_U4_n_30,fp_sop_mac_muladdeOg_U4_n_31,fp_sop_mac_muladdeOg_U4_n_32,fp_sop_mac_muladdeOg_U4_n_33,fp_sop_mac_muladdeOg_U4_n_34,fp_sop_mac_muladdeOg_U4_n_35,fp_sop_mac_muladdeOg_U4_n_36,fp_sop_mac_muladdeOg_U4_n_37,fp_sop_mac_muladdeOg_U4_n_38,fp_sop_mac_muladdeOg_U4_n_39,fp_sop_mac_muladdeOg_U4_n_40,fp_sop_mac_muladdeOg_U4_n_41,fp_sop_mac_muladdeOg_U4_n_42,fp_sop_mac_muladdeOg_U4_n_43,fp_sop_mac_muladdeOg_U4_n_44,fp_sop_mac_muladdeOg_U4_n_45,fp_sop_mac_muladdeOg_U4_n_46,fp_sop_mac_muladdeOg_U4_n_47}),
        .PCOUT({p_Val2_53_reg_2216_reg_n_106,p_Val2_53_reg_2216_reg_n_107,p_Val2_53_reg_2216_reg_n_108,p_Val2_53_reg_2216_reg_n_109,p_Val2_53_reg_2216_reg_n_110,p_Val2_53_reg_2216_reg_n_111,p_Val2_53_reg_2216_reg_n_112,p_Val2_53_reg_2216_reg_n_113,p_Val2_53_reg_2216_reg_n_114,p_Val2_53_reg_2216_reg_n_115,p_Val2_53_reg_2216_reg_n_116,p_Val2_53_reg_2216_reg_n_117,p_Val2_53_reg_2216_reg_n_118,p_Val2_53_reg_2216_reg_n_119,p_Val2_53_reg_2216_reg_n_120,p_Val2_53_reg_2216_reg_n_121,p_Val2_53_reg_2216_reg_n_122,p_Val2_53_reg_2216_reg_n_123,p_Val2_53_reg_2216_reg_n_124,p_Val2_53_reg_2216_reg_n_125,p_Val2_53_reg_2216_reg_n_126,p_Val2_53_reg_2216_reg_n_127,p_Val2_53_reg_2216_reg_n_128,p_Val2_53_reg_2216_reg_n_129,p_Val2_53_reg_2216_reg_n_130,p_Val2_53_reg_2216_reg_n_131,p_Val2_53_reg_2216_reg_n_132,p_Val2_53_reg_2216_reg_n_133,p_Val2_53_reg_2216_reg_n_134,p_Val2_53_reg_2216_reg_n_135,p_Val2_53_reg_2216_reg_n_136,p_Val2_53_reg_2216_reg_n_137,p_Val2_53_reg_2216_reg_n_138,p_Val2_53_reg_2216_reg_n_139,p_Val2_53_reg_2216_reg_n_140,p_Val2_53_reg_2216_reg_n_141,p_Val2_53_reg_2216_reg_n_142,p_Val2_53_reg_2216_reg_n_143,p_Val2_53_reg_2216_reg_n_144,p_Val2_53_reg_2216_reg_n_145,p_Val2_53_reg_2216_reg_n_146,p_Val2_53_reg_2216_reg_n_147,p_Val2_53_reg_2216_reg_n_148,p_Val2_53_reg_2216_reg_n_149,p_Val2_53_reg_2216_reg_n_150,p_Val2_53_reg_2216_reg_n_151,p_Val2_53_reg_2216_reg_n_152,p_Val2_53_reg_2216_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_53_reg_2216_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_55_reg_2221_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_7_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_55_reg_2221_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V[7],kernel_patch_7_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_55_reg_2221_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_55_reg_2221_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_55_reg_2221_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_55_reg_2221_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_55_reg_2221_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_55_reg_2221_reg_P_UNCONNECTED[47:19],p_Val2_55_reg_2221_reg_n_87,p_Val2_55_reg_2221_reg_n_88,p_Val2_55_reg_2221_reg_n_89,p_Val2_55_reg_2221_reg_n_90,p_Val2_55_reg_2221_reg_n_91,p_Val2_55_reg_2221_reg_n_92,p_Val2_55_reg_2221_reg_n_93,p_Val2_55_reg_2221_reg_n_94,p_Val2_55_reg_2221_reg_n_95,p_Val2_55_reg_2221_reg_n_96,p_Val2_55_reg_2221_reg_n_97,p_Val2_55_reg_2221_reg_n_98,p_Val2_55_reg_2221_reg_n_99,p_Val2_55_reg_2221_reg_n_100,p_Val2_55_reg_2221_reg_n_101,p_Val2_55_reg_2221_reg_n_102,p_Val2_55_reg_2221_reg_n_103,p_Val2_55_reg_2221_reg_n_104,p_Val2_55_reg_2221_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_55_reg_2221_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_55_reg_2221_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdfYi_U6_n_0,fp_sop_mac_muladdfYi_U6_n_1,fp_sop_mac_muladdfYi_U6_n_2,fp_sop_mac_muladdfYi_U6_n_3,fp_sop_mac_muladdfYi_U6_n_4,fp_sop_mac_muladdfYi_U6_n_5,fp_sop_mac_muladdfYi_U6_n_6,fp_sop_mac_muladdfYi_U6_n_7,fp_sop_mac_muladdfYi_U6_n_8,fp_sop_mac_muladdfYi_U6_n_9,fp_sop_mac_muladdfYi_U6_n_10,fp_sop_mac_muladdfYi_U6_n_11,fp_sop_mac_muladdfYi_U6_n_12,fp_sop_mac_muladdfYi_U6_n_13,fp_sop_mac_muladdfYi_U6_n_14,fp_sop_mac_muladdfYi_U6_n_15,fp_sop_mac_muladdfYi_U6_n_16,fp_sop_mac_muladdfYi_U6_n_17,fp_sop_mac_muladdfYi_U6_n_18,fp_sop_mac_muladdfYi_U6_n_19,fp_sop_mac_muladdfYi_U6_n_20,fp_sop_mac_muladdfYi_U6_n_21,fp_sop_mac_muladdfYi_U6_n_22,fp_sop_mac_muladdfYi_U6_n_23,fp_sop_mac_muladdfYi_U6_n_24,fp_sop_mac_muladdfYi_U6_n_25,fp_sop_mac_muladdfYi_U6_n_26,fp_sop_mac_muladdfYi_U6_n_27,fp_sop_mac_muladdfYi_U6_n_28,fp_sop_mac_muladdfYi_U6_n_29,fp_sop_mac_muladdfYi_U6_n_30,fp_sop_mac_muladdfYi_U6_n_31,fp_sop_mac_muladdfYi_U6_n_32,fp_sop_mac_muladdfYi_U6_n_33,fp_sop_mac_muladdfYi_U6_n_34,fp_sop_mac_muladdfYi_U6_n_35,fp_sop_mac_muladdfYi_U6_n_36,fp_sop_mac_muladdfYi_U6_n_37,fp_sop_mac_muladdfYi_U6_n_38,fp_sop_mac_muladdfYi_U6_n_39,fp_sop_mac_muladdfYi_U6_n_40,fp_sop_mac_muladdfYi_U6_n_41,fp_sop_mac_muladdfYi_U6_n_42,fp_sop_mac_muladdfYi_U6_n_43,fp_sop_mac_muladdfYi_U6_n_44,fp_sop_mac_muladdfYi_U6_n_45,fp_sop_mac_muladdfYi_U6_n_46,fp_sop_mac_muladdfYi_U6_n_47}),
        .PCOUT(NLW_p_Val2_55_reg_2221_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_55_reg_2221_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_57_reg_2226_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_9_V_rea_reg_1931}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_57_reg_2226_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166[7],kernel_patch_9_V_rea_reg_2166}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_57_reg_2226_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_57_reg_2226_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_57_reg_2226_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_57_reg_2226_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_57_reg_2226_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_57_reg_2226_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_57_reg_2226_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_57_reg_2226_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdg8j_U8_n_0,fp_sop_mac_muladdg8j_U8_n_1,fp_sop_mac_muladdg8j_U8_n_2,fp_sop_mac_muladdg8j_U8_n_3,fp_sop_mac_muladdg8j_U8_n_4,fp_sop_mac_muladdg8j_U8_n_5,fp_sop_mac_muladdg8j_U8_n_6,fp_sop_mac_muladdg8j_U8_n_7,fp_sop_mac_muladdg8j_U8_n_8,fp_sop_mac_muladdg8j_U8_n_9,fp_sop_mac_muladdg8j_U8_n_10,fp_sop_mac_muladdg8j_U8_n_11,fp_sop_mac_muladdg8j_U8_n_12,fp_sop_mac_muladdg8j_U8_n_13,fp_sop_mac_muladdg8j_U8_n_14,fp_sop_mac_muladdg8j_U8_n_15,fp_sop_mac_muladdg8j_U8_n_16,fp_sop_mac_muladdg8j_U8_n_17,fp_sop_mac_muladdg8j_U8_n_18,fp_sop_mac_muladdg8j_U8_n_19,fp_sop_mac_muladdg8j_U8_n_20,fp_sop_mac_muladdg8j_U8_n_21,fp_sop_mac_muladdg8j_U8_n_22,fp_sop_mac_muladdg8j_U8_n_23,fp_sop_mac_muladdg8j_U8_n_24,fp_sop_mac_muladdg8j_U8_n_25,fp_sop_mac_muladdg8j_U8_n_26,fp_sop_mac_muladdg8j_U8_n_27,fp_sop_mac_muladdg8j_U8_n_28,fp_sop_mac_muladdg8j_U8_n_29,fp_sop_mac_muladdg8j_U8_n_30,fp_sop_mac_muladdg8j_U8_n_31,fp_sop_mac_muladdg8j_U8_n_32,fp_sop_mac_muladdg8j_U8_n_33,fp_sop_mac_muladdg8j_U8_n_34,fp_sop_mac_muladdg8j_U8_n_35,fp_sop_mac_muladdg8j_U8_n_36,fp_sop_mac_muladdg8j_U8_n_37,fp_sop_mac_muladdg8j_U8_n_38,fp_sop_mac_muladdg8j_U8_n_39,fp_sop_mac_muladdg8j_U8_n_40,fp_sop_mac_muladdg8j_U8_n_41,fp_sop_mac_muladdg8j_U8_n_42,fp_sop_mac_muladdg8j_U8_n_43,fp_sop_mac_muladdg8j_U8_n_44,fp_sop_mac_muladdg8j_U8_n_45,fp_sop_mac_muladdg8j_U8_n_46,fp_sop_mac_muladdg8j_U8_n_47}),
        .PCOUT({p_Val2_57_reg_2226_reg_n_106,p_Val2_57_reg_2226_reg_n_107,p_Val2_57_reg_2226_reg_n_108,p_Val2_57_reg_2226_reg_n_109,p_Val2_57_reg_2226_reg_n_110,p_Val2_57_reg_2226_reg_n_111,p_Val2_57_reg_2226_reg_n_112,p_Val2_57_reg_2226_reg_n_113,p_Val2_57_reg_2226_reg_n_114,p_Val2_57_reg_2226_reg_n_115,p_Val2_57_reg_2226_reg_n_116,p_Val2_57_reg_2226_reg_n_117,p_Val2_57_reg_2226_reg_n_118,p_Val2_57_reg_2226_reg_n_119,p_Val2_57_reg_2226_reg_n_120,p_Val2_57_reg_2226_reg_n_121,p_Val2_57_reg_2226_reg_n_122,p_Val2_57_reg_2226_reg_n_123,p_Val2_57_reg_2226_reg_n_124,p_Val2_57_reg_2226_reg_n_125,p_Val2_57_reg_2226_reg_n_126,p_Val2_57_reg_2226_reg_n_127,p_Val2_57_reg_2226_reg_n_128,p_Val2_57_reg_2226_reg_n_129,p_Val2_57_reg_2226_reg_n_130,p_Val2_57_reg_2226_reg_n_131,p_Val2_57_reg_2226_reg_n_132,p_Val2_57_reg_2226_reg_n_133,p_Val2_57_reg_2226_reg_n_134,p_Val2_57_reg_2226_reg_n_135,p_Val2_57_reg_2226_reg_n_136,p_Val2_57_reg_2226_reg_n_137,p_Val2_57_reg_2226_reg_n_138,p_Val2_57_reg_2226_reg_n_139,p_Val2_57_reg_2226_reg_n_140,p_Val2_57_reg_2226_reg_n_141,p_Val2_57_reg_2226_reg_n_142,p_Val2_57_reg_2226_reg_n_143,p_Val2_57_reg_2226_reg_n_144,p_Val2_57_reg_2226_reg_n_145,p_Val2_57_reg_2226_reg_n_146,p_Val2_57_reg_2226_reg_n_147,p_Val2_57_reg_2226_reg_n_148,p_Val2_57_reg_2226_reg_n_149,p_Val2_57_reg_2226_reg_n_150,p_Val2_57_reg_2226_reg_n_151,p_Val2_57_reg_2226_reg_n_152,p_Val2_57_reg_2226_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_57_reg_2226_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_59_reg_2231_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_11_V_re_reg_1921_pp0_iter1_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_59_reg_2231_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg[7],kernel_patch_11_V_re_reg_2156_pp0_iter1_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_59_reg_2231_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_59_reg_2231_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_59_reg_2231_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_59_reg_2231_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_59_reg_2231_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_59_reg_2231_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_59_reg_2231_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_59_reg_2231_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdhbi_U10_n_0,fp_sop_mac_muladdhbi_U10_n_1,fp_sop_mac_muladdhbi_U10_n_2,fp_sop_mac_muladdhbi_U10_n_3,fp_sop_mac_muladdhbi_U10_n_4,fp_sop_mac_muladdhbi_U10_n_5,fp_sop_mac_muladdhbi_U10_n_6,fp_sop_mac_muladdhbi_U10_n_7,fp_sop_mac_muladdhbi_U10_n_8,fp_sop_mac_muladdhbi_U10_n_9,fp_sop_mac_muladdhbi_U10_n_10,fp_sop_mac_muladdhbi_U10_n_11,fp_sop_mac_muladdhbi_U10_n_12,fp_sop_mac_muladdhbi_U10_n_13,fp_sop_mac_muladdhbi_U10_n_14,fp_sop_mac_muladdhbi_U10_n_15,fp_sop_mac_muladdhbi_U10_n_16,fp_sop_mac_muladdhbi_U10_n_17,fp_sop_mac_muladdhbi_U10_n_18,fp_sop_mac_muladdhbi_U10_n_19,fp_sop_mac_muladdhbi_U10_n_20,fp_sop_mac_muladdhbi_U10_n_21,fp_sop_mac_muladdhbi_U10_n_22,fp_sop_mac_muladdhbi_U10_n_23,fp_sop_mac_muladdhbi_U10_n_24,fp_sop_mac_muladdhbi_U10_n_25,fp_sop_mac_muladdhbi_U10_n_26,fp_sop_mac_muladdhbi_U10_n_27,fp_sop_mac_muladdhbi_U10_n_28,fp_sop_mac_muladdhbi_U10_n_29,fp_sop_mac_muladdhbi_U10_n_30,fp_sop_mac_muladdhbi_U10_n_31,fp_sop_mac_muladdhbi_U10_n_32,fp_sop_mac_muladdhbi_U10_n_33,fp_sop_mac_muladdhbi_U10_n_34,fp_sop_mac_muladdhbi_U10_n_35,fp_sop_mac_muladdhbi_U10_n_36,fp_sop_mac_muladdhbi_U10_n_37,fp_sop_mac_muladdhbi_U10_n_38,fp_sop_mac_muladdhbi_U10_n_39,fp_sop_mac_muladdhbi_U10_n_40,fp_sop_mac_muladdhbi_U10_n_41,fp_sop_mac_muladdhbi_U10_n_42,fp_sop_mac_muladdhbi_U10_n_43,fp_sop_mac_muladdhbi_U10_n_44,fp_sop_mac_muladdhbi_U10_n_45,fp_sop_mac_muladdhbi_U10_n_46,fp_sop_mac_muladdhbi_U10_n_47}),
        .PCOUT({p_Val2_59_reg_2231_reg_n_106,p_Val2_59_reg_2231_reg_n_107,p_Val2_59_reg_2231_reg_n_108,p_Val2_59_reg_2231_reg_n_109,p_Val2_59_reg_2231_reg_n_110,p_Val2_59_reg_2231_reg_n_111,p_Val2_59_reg_2231_reg_n_112,p_Val2_59_reg_2231_reg_n_113,p_Val2_59_reg_2231_reg_n_114,p_Val2_59_reg_2231_reg_n_115,p_Val2_59_reg_2231_reg_n_116,p_Val2_59_reg_2231_reg_n_117,p_Val2_59_reg_2231_reg_n_118,p_Val2_59_reg_2231_reg_n_119,p_Val2_59_reg_2231_reg_n_120,p_Val2_59_reg_2231_reg_n_121,p_Val2_59_reg_2231_reg_n_122,p_Val2_59_reg_2231_reg_n_123,p_Val2_59_reg_2231_reg_n_124,p_Val2_59_reg_2231_reg_n_125,p_Val2_59_reg_2231_reg_n_126,p_Val2_59_reg_2231_reg_n_127,p_Val2_59_reg_2231_reg_n_128,p_Val2_59_reg_2231_reg_n_129,p_Val2_59_reg_2231_reg_n_130,p_Val2_59_reg_2231_reg_n_131,p_Val2_59_reg_2231_reg_n_132,p_Val2_59_reg_2231_reg_n_133,p_Val2_59_reg_2231_reg_n_134,p_Val2_59_reg_2231_reg_n_135,p_Val2_59_reg_2231_reg_n_136,p_Val2_59_reg_2231_reg_n_137,p_Val2_59_reg_2231_reg_n_138,p_Val2_59_reg_2231_reg_n_139,p_Val2_59_reg_2231_reg_n_140,p_Val2_59_reg_2231_reg_n_141,p_Val2_59_reg_2231_reg_n_142,p_Val2_59_reg_2231_reg_n_143,p_Val2_59_reg_2231_reg_n_144,p_Val2_59_reg_2231_reg_n_145,p_Val2_59_reg_2231_reg_n_146,p_Val2_59_reg_2231_reg_n_147,p_Val2_59_reg_2231_reg_n_148,p_Val2_59_reg_2231_reg_n_149,p_Val2_59_reg_2231_reg_n_150,p_Val2_59_reg_2231_reg_n_151,p_Val2_59_reg_2231_reg_n_152,p_Val2_59_reg_2231_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_59_reg_2231_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_61_reg_2236_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[7]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[6]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[5]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[4]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[3]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[2]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[1]_srl2_n_0 ,\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[0]_srl2_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_61_reg_2236_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[7]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[6]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[5]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[4]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[3]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[2]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[1]_srl2_n_0 ,\kernel_patch_13_V_re_reg_2146_pp0_iter2_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_61_reg_2236_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_61_reg_2236_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_61_reg_2236_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter6),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_61_reg_2236_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_61_reg_2236_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_61_reg_2236_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_61_reg_2236_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_61_reg_2236_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdhbi_U12_n_0,fp_sop_mac_muladdhbi_U12_n_1,fp_sop_mac_muladdhbi_U12_n_2,fp_sop_mac_muladdhbi_U12_n_3,fp_sop_mac_muladdhbi_U12_n_4,fp_sop_mac_muladdhbi_U12_n_5,fp_sop_mac_muladdhbi_U12_n_6,fp_sop_mac_muladdhbi_U12_n_7,fp_sop_mac_muladdhbi_U12_n_8,fp_sop_mac_muladdhbi_U12_n_9,fp_sop_mac_muladdhbi_U12_n_10,fp_sop_mac_muladdhbi_U12_n_11,fp_sop_mac_muladdhbi_U12_n_12,fp_sop_mac_muladdhbi_U12_n_13,fp_sop_mac_muladdhbi_U12_n_14,fp_sop_mac_muladdhbi_U12_n_15,fp_sop_mac_muladdhbi_U12_n_16,fp_sop_mac_muladdhbi_U12_n_17,fp_sop_mac_muladdhbi_U12_n_18,fp_sop_mac_muladdhbi_U12_n_19,fp_sop_mac_muladdhbi_U12_n_20,fp_sop_mac_muladdhbi_U12_n_21,fp_sop_mac_muladdhbi_U12_n_22,fp_sop_mac_muladdhbi_U12_n_23,fp_sop_mac_muladdhbi_U12_n_24,fp_sop_mac_muladdhbi_U12_n_25,fp_sop_mac_muladdhbi_U12_n_26,fp_sop_mac_muladdhbi_U12_n_27,fp_sop_mac_muladdhbi_U12_n_28,fp_sop_mac_muladdhbi_U12_n_29,fp_sop_mac_muladdhbi_U12_n_30,fp_sop_mac_muladdhbi_U12_n_31,fp_sop_mac_muladdhbi_U12_n_32,fp_sop_mac_muladdhbi_U12_n_33,fp_sop_mac_muladdhbi_U12_n_34,fp_sop_mac_muladdhbi_U12_n_35,fp_sop_mac_muladdhbi_U12_n_36,fp_sop_mac_muladdhbi_U12_n_37,fp_sop_mac_muladdhbi_U12_n_38,fp_sop_mac_muladdhbi_U12_n_39,fp_sop_mac_muladdhbi_U12_n_40,fp_sop_mac_muladdhbi_U12_n_41,fp_sop_mac_muladdhbi_U12_n_42,fp_sop_mac_muladdhbi_U12_n_43,fp_sop_mac_muladdhbi_U12_n_44,fp_sop_mac_muladdhbi_U12_n_45,fp_sop_mac_muladdhbi_U12_n_46,fp_sop_mac_muladdhbi_U12_n_47}),
        .PCOUT({p_Val2_61_reg_2236_reg_n_106,p_Val2_61_reg_2236_reg_n_107,p_Val2_61_reg_2236_reg_n_108,p_Val2_61_reg_2236_reg_n_109,p_Val2_61_reg_2236_reg_n_110,p_Val2_61_reg_2236_reg_n_111,p_Val2_61_reg_2236_reg_n_112,p_Val2_61_reg_2236_reg_n_113,p_Val2_61_reg_2236_reg_n_114,p_Val2_61_reg_2236_reg_n_115,p_Val2_61_reg_2236_reg_n_116,p_Val2_61_reg_2236_reg_n_117,p_Val2_61_reg_2236_reg_n_118,p_Val2_61_reg_2236_reg_n_119,p_Val2_61_reg_2236_reg_n_120,p_Val2_61_reg_2236_reg_n_121,p_Val2_61_reg_2236_reg_n_122,p_Val2_61_reg_2236_reg_n_123,p_Val2_61_reg_2236_reg_n_124,p_Val2_61_reg_2236_reg_n_125,p_Val2_61_reg_2236_reg_n_126,p_Val2_61_reg_2236_reg_n_127,p_Val2_61_reg_2236_reg_n_128,p_Val2_61_reg_2236_reg_n_129,p_Val2_61_reg_2236_reg_n_130,p_Val2_61_reg_2236_reg_n_131,p_Val2_61_reg_2236_reg_n_132,p_Val2_61_reg_2236_reg_n_133,p_Val2_61_reg_2236_reg_n_134,p_Val2_61_reg_2236_reg_n_135,p_Val2_61_reg_2236_reg_n_136,p_Val2_61_reg_2236_reg_n_137,p_Val2_61_reg_2236_reg_n_138,p_Val2_61_reg_2236_reg_n_139,p_Val2_61_reg_2236_reg_n_140,p_Val2_61_reg_2236_reg_n_141,p_Val2_61_reg_2236_reg_n_142,p_Val2_61_reg_2236_reg_n_143,p_Val2_61_reg_2236_reg_n_144,p_Val2_61_reg_2236_reg_n_145,p_Val2_61_reg_2236_reg_n_146,p_Val2_61_reg_2236_reg_n_147,p_Val2_61_reg_2236_reg_n_148,p_Val2_61_reg_2236_reg_n_149,p_Val2_61_reg_2236_reg_n_150,p_Val2_61_reg_2236_reg_n_151,p_Val2_61_reg_2236_reg_n_152,p_Val2_61_reg_2236_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_61_reg_2236_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_63_reg_2241_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[7]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[6]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[5]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[4]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[3]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[2]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[1]_srl3_n_0 ,\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[0]_srl3_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_63_reg_2241_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[7]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[6]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[5]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[4]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[3]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[2]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[1]_srl3_n_0 ,\kernel_patch_15_V_re_reg_2136_pp0_iter3_reg_reg[0]_srl3_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_63_reg_2241_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_63_reg_2241_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_63_reg_2241_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter7),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_63_reg_2241_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_63_reg_2241_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_63_reg_2241_reg_P_UNCONNECTED[47:20],p_Val2_63_reg_2241_reg_n_86,p_Val2_63_reg_2241_reg_n_87,p_Val2_63_reg_2241_reg_n_88,p_Val2_63_reg_2241_reg_n_89,p_Val2_63_reg_2241_reg_n_90,p_Val2_63_reg_2241_reg_n_91,p_Val2_63_reg_2241_reg_n_92,p_Val2_63_reg_2241_reg_n_93,p_Val2_63_reg_2241_reg_n_94,p_Val2_63_reg_2241_reg_n_95,p_Val2_63_reg_2241_reg_n_96,p_Val2_63_reg_2241_reg_n_97,p_Val2_63_reg_2241_reg_n_98,p_Val2_63_reg_2241_reg_n_99,p_Val2_63_reg_2241_reg_n_100,p_Val2_63_reg_2241_reg_n_101,p_Val2_63_reg_2241_reg_n_102,p_Val2_63_reg_2241_reg_n_103,p_Val2_63_reg_2241_reg_n_104,p_Val2_63_reg_2241_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_63_reg_2241_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_63_reg_2241_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdhbi_U14_n_0,fp_sop_mac_muladdhbi_U14_n_1,fp_sop_mac_muladdhbi_U14_n_2,fp_sop_mac_muladdhbi_U14_n_3,fp_sop_mac_muladdhbi_U14_n_4,fp_sop_mac_muladdhbi_U14_n_5,fp_sop_mac_muladdhbi_U14_n_6,fp_sop_mac_muladdhbi_U14_n_7,fp_sop_mac_muladdhbi_U14_n_8,fp_sop_mac_muladdhbi_U14_n_9,fp_sop_mac_muladdhbi_U14_n_10,fp_sop_mac_muladdhbi_U14_n_11,fp_sop_mac_muladdhbi_U14_n_12,fp_sop_mac_muladdhbi_U14_n_13,fp_sop_mac_muladdhbi_U14_n_14,fp_sop_mac_muladdhbi_U14_n_15,fp_sop_mac_muladdhbi_U14_n_16,fp_sop_mac_muladdhbi_U14_n_17,fp_sop_mac_muladdhbi_U14_n_18,fp_sop_mac_muladdhbi_U14_n_19,fp_sop_mac_muladdhbi_U14_n_20,fp_sop_mac_muladdhbi_U14_n_21,fp_sop_mac_muladdhbi_U14_n_22,fp_sop_mac_muladdhbi_U14_n_23,fp_sop_mac_muladdhbi_U14_n_24,fp_sop_mac_muladdhbi_U14_n_25,fp_sop_mac_muladdhbi_U14_n_26,fp_sop_mac_muladdhbi_U14_n_27,fp_sop_mac_muladdhbi_U14_n_28,fp_sop_mac_muladdhbi_U14_n_29,fp_sop_mac_muladdhbi_U14_n_30,fp_sop_mac_muladdhbi_U14_n_31,fp_sop_mac_muladdhbi_U14_n_32,fp_sop_mac_muladdhbi_U14_n_33,fp_sop_mac_muladdhbi_U14_n_34,fp_sop_mac_muladdhbi_U14_n_35,fp_sop_mac_muladdhbi_U14_n_36,fp_sop_mac_muladdhbi_U14_n_37,fp_sop_mac_muladdhbi_U14_n_38,fp_sop_mac_muladdhbi_U14_n_39,fp_sop_mac_muladdhbi_U14_n_40,fp_sop_mac_muladdhbi_U14_n_41,fp_sop_mac_muladdhbi_U14_n_42,fp_sop_mac_muladdhbi_U14_n_43,fp_sop_mac_muladdhbi_U14_n_44,fp_sop_mac_muladdhbi_U14_n_45,fp_sop_mac_muladdhbi_U14_n_46,fp_sop_mac_muladdhbi_U14_n_47}),
        .PCOUT(NLW_p_Val2_63_reg_2241_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_63_reg_2241_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_65_reg_2246_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[7]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[6]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[5]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[4]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[3]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[2]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[1]_srl4_n_0 ,\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[0]_srl4_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_65_reg_2246_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[7]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[6]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[5]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[4]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[3]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[2]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[1]_srl4_n_0 ,\kernel_patch_17_V_re_reg_2126_pp0_iter4_reg_reg[0]_srl4_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_65_reg_2246_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_65_reg_2246_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_65_reg_2246_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter8),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_65_reg_2246_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_65_reg_2246_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_65_reg_2246_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_65_reg_2246_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_65_reg_2246_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdibs_U16_n_0,fp_sop_mac_muladdibs_U16_n_1,fp_sop_mac_muladdibs_U16_n_2,fp_sop_mac_muladdibs_U16_n_3,fp_sop_mac_muladdibs_U16_n_4,fp_sop_mac_muladdibs_U16_n_5,fp_sop_mac_muladdibs_U16_n_6,fp_sop_mac_muladdibs_U16_n_7,fp_sop_mac_muladdibs_U16_n_8,fp_sop_mac_muladdibs_U16_n_9,fp_sop_mac_muladdibs_U16_n_10,fp_sop_mac_muladdibs_U16_n_11,fp_sop_mac_muladdibs_U16_n_12,fp_sop_mac_muladdibs_U16_n_13,fp_sop_mac_muladdibs_U16_n_14,fp_sop_mac_muladdibs_U16_n_15,fp_sop_mac_muladdibs_U16_n_16,fp_sop_mac_muladdibs_U16_n_17,fp_sop_mac_muladdibs_U16_n_18,fp_sop_mac_muladdibs_U16_n_19,fp_sop_mac_muladdibs_U16_n_20,fp_sop_mac_muladdibs_U16_n_21,fp_sop_mac_muladdibs_U16_n_22,fp_sop_mac_muladdibs_U16_n_23,fp_sop_mac_muladdibs_U16_n_24,fp_sop_mac_muladdibs_U16_n_25,fp_sop_mac_muladdibs_U16_n_26,fp_sop_mac_muladdibs_U16_n_27,fp_sop_mac_muladdibs_U16_n_28,fp_sop_mac_muladdibs_U16_n_29,fp_sop_mac_muladdibs_U16_n_30,fp_sop_mac_muladdibs_U16_n_31,fp_sop_mac_muladdibs_U16_n_32,fp_sop_mac_muladdibs_U16_n_33,fp_sop_mac_muladdibs_U16_n_34,fp_sop_mac_muladdibs_U16_n_35,fp_sop_mac_muladdibs_U16_n_36,fp_sop_mac_muladdibs_U16_n_37,fp_sop_mac_muladdibs_U16_n_38,fp_sop_mac_muladdibs_U16_n_39,fp_sop_mac_muladdibs_U16_n_40,fp_sop_mac_muladdibs_U16_n_41,fp_sop_mac_muladdibs_U16_n_42,fp_sop_mac_muladdibs_U16_n_43,fp_sop_mac_muladdibs_U16_n_44,fp_sop_mac_muladdibs_U16_n_45,fp_sop_mac_muladdibs_U16_n_46,fp_sop_mac_muladdibs_U16_n_47}),
        .PCOUT({p_Val2_65_reg_2246_reg_n_106,p_Val2_65_reg_2246_reg_n_107,p_Val2_65_reg_2246_reg_n_108,p_Val2_65_reg_2246_reg_n_109,p_Val2_65_reg_2246_reg_n_110,p_Val2_65_reg_2246_reg_n_111,p_Val2_65_reg_2246_reg_n_112,p_Val2_65_reg_2246_reg_n_113,p_Val2_65_reg_2246_reg_n_114,p_Val2_65_reg_2246_reg_n_115,p_Val2_65_reg_2246_reg_n_116,p_Val2_65_reg_2246_reg_n_117,p_Val2_65_reg_2246_reg_n_118,p_Val2_65_reg_2246_reg_n_119,p_Val2_65_reg_2246_reg_n_120,p_Val2_65_reg_2246_reg_n_121,p_Val2_65_reg_2246_reg_n_122,p_Val2_65_reg_2246_reg_n_123,p_Val2_65_reg_2246_reg_n_124,p_Val2_65_reg_2246_reg_n_125,p_Val2_65_reg_2246_reg_n_126,p_Val2_65_reg_2246_reg_n_127,p_Val2_65_reg_2246_reg_n_128,p_Val2_65_reg_2246_reg_n_129,p_Val2_65_reg_2246_reg_n_130,p_Val2_65_reg_2246_reg_n_131,p_Val2_65_reg_2246_reg_n_132,p_Val2_65_reg_2246_reg_n_133,p_Val2_65_reg_2246_reg_n_134,p_Val2_65_reg_2246_reg_n_135,p_Val2_65_reg_2246_reg_n_136,p_Val2_65_reg_2246_reg_n_137,p_Val2_65_reg_2246_reg_n_138,p_Val2_65_reg_2246_reg_n_139,p_Val2_65_reg_2246_reg_n_140,p_Val2_65_reg_2246_reg_n_141,p_Val2_65_reg_2246_reg_n_142,p_Val2_65_reg_2246_reg_n_143,p_Val2_65_reg_2246_reg_n_144,p_Val2_65_reg_2246_reg_n_145,p_Val2_65_reg_2246_reg_n_146,p_Val2_65_reg_2246_reg_n_147,p_Val2_65_reg_2246_reg_n_148,p_Val2_65_reg_2246_reg_n_149,p_Val2_65_reg_2246_reg_n_150,p_Val2_65_reg_2246_reg_n_151,p_Val2_65_reg_2246_reg_n_152,p_Val2_65_reg_2246_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_65_reg_2246_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_67_reg_2251_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[7]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[6]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[5]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[4]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[3]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[2]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[1]_srl5_n_0 ,\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[0]_srl5_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_67_reg_2251_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[7]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[6]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[5]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[4]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[3]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[2]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[1]_srl5_n_0 ,\kernel_patch_19_V_re_reg_2116_pp0_iter5_reg_reg[0]_srl5_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_67_reg_2251_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_67_reg_2251_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_67_reg_2251_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_67_reg_2251_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_67_reg_2251_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_67_reg_2251_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_67_reg_2251_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_67_reg_2251_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U18_n_0,fp_sop_mac_muladdjbC_U18_n_1,fp_sop_mac_muladdjbC_U18_n_2,fp_sop_mac_muladdjbC_U18_n_3,fp_sop_mac_muladdjbC_U18_n_4,fp_sop_mac_muladdjbC_U18_n_5,fp_sop_mac_muladdjbC_U18_n_6,fp_sop_mac_muladdjbC_U18_n_7,fp_sop_mac_muladdjbC_U18_n_8,fp_sop_mac_muladdjbC_U18_n_9,fp_sop_mac_muladdjbC_U18_n_10,fp_sop_mac_muladdjbC_U18_n_11,fp_sop_mac_muladdjbC_U18_n_12,fp_sop_mac_muladdjbC_U18_n_13,fp_sop_mac_muladdjbC_U18_n_14,fp_sop_mac_muladdjbC_U18_n_15,fp_sop_mac_muladdjbC_U18_n_16,fp_sop_mac_muladdjbC_U18_n_17,fp_sop_mac_muladdjbC_U18_n_18,fp_sop_mac_muladdjbC_U18_n_19,fp_sop_mac_muladdjbC_U18_n_20,fp_sop_mac_muladdjbC_U18_n_21,fp_sop_mac_muladdjbC_U18_n_22,fp_sop_mac_muladdjbC_U18_n_23,fp_sop_mac_muladdjbC_U18_n_24,fp_sop_mac_muladdjbC_U18_n_25,fp_sop_mac_muladdjbC_U18_n_26,fp_sop_mac_muladdjbC_U18_n_27,fp_sop_mac_muladdjbC_U18_n_28,fp_sop_mac_muladdjbC_U18_n_29,fp_sop_mac_muladdjbC_U18_n_30,fp_sop_mac_muladdjbC_U18_n_31,fp_sop_mac_muladdjbC_U18_n_32,fp_sop_mac_muladdjbC_U18_n_33,fp_sop_mac_muladdjbC_U18_n_34,fp_sop_mac_muladdjbC_U18_n_35,fp_sop_mac_muladdjbC_U18_n_36,fp_sop_mac_muladdjbC_U18_n_37,fp_sop_mac_muladdjbC_U18_n_38,fp_sop_mac_muladdjbC_U18_n_39,fp_sop_mac_muladdjbC_U18_n_40,fp_sop_mac_muladdjbC_U18_n_41,fp_sop_mac_muladdjbC_U18_n_42,fp_sop_mac_muladdjbC_U18_n_43,fp_sop_mac_muladdjbC_U18_n_44,fp_sop_mac_muladdjbC_U18_n_45,fp_sop_mac_muladdjbC_U18_n_46,fp_sop_mac_muladdjbC_U18_n_47}),
        .PCOUT({p_Val2_67_reg_2251_reg_n_106,p_Val2_67_reg_2251_reg_n_107,p_Val2_67_reg_2251_reg_n_108,p_Val2_67_reg_2251_reg_n_109,p_Val2_67_reg_2251_reg_n_110,p_Val2_67_reg_2251_reg_n_111,p_Val2_67_reg_2251_reg_n_112,p_Val2_67_reg_2251_reg_n_113,p_Val2_67_reg_2251_reg_n_114,p_Val2_67_reg_2251_reg_n_115,p_Val2_67_reg_2251_reg_n_116,p_Val2_67_reg_2251_reg_n_117,p_Val2_67_reg_2251_reg_n_118,p_Val2_67_reg_2251_reg_n_119,p_Val2_67_reg_2251_reg_n_120,p_Val2_67_reg_2251_reg_n_121,p_Val2_67_reg_2251_reg_n_122,p_Val2_67_reg_2251_reg_n_123,p_Val2_67_reg_2251_reg_n_124,p_Val2_67_reg_2251_reg_n_125,p_Val2_67_reg_2251_reg_n_126,p_Val2_67_reg_2251_reg_n_127,p_Val2_67_reg_2251_reg_n_128,p_Val2_67_reg_2251_reg_n_129,p_Val2_67_reg_2251_reg_n_130,p_Val2_67_reg_2251_reg_n_131,p_Val2_67_reg_2251_reg_n_132,p_Val2_67_reg_2251_reg_n_133,p_Val2_67_reg_2251_reg_n_134,p_Val2_67_reg_2251_reg_n_135,p_Val2_67_reg_2251_reg_n_136,p_Val2_67_reg_2251_reg_n_137,p_Val2_67_reg_2251_reg_n_138,p_Val2_67_reg_2251_reg_n_139,p_Val2_67_reg_2251_reg_n_140,p_Val2_67_reg_2251_reg_n_141,p_Val2_67_reg_2251_reg_n_142,p_Val2_67_reg_2251_reg_n_143,p_Val2_67_reg_2251_reg_n_144,p_Val2_67_reg_2251_reg_n_145,p_Val2_67_reg_2251_reg_n_146,p_Val2_67_reg_2251_reg_n_147,p_Val2_67_reg_2251_reg_n_148,p_Val2_67_reg_2251_reg_n_149,p_Val2_67_reg_2251_reg_n_150,p_Val2_67_reg_2251_reg_n_151,p_Val2_67_reg_2251_reg_n_152,p_Val2_67_reg_2251_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_67_reg_2251_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_69_reg_2256_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[7]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[6]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[5]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[4]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[3]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[2]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[1]_srl6_n_0 ,\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[0]_srl6_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_69_reg_2256_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[7]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[6]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[5]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[4]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[3]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[2]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[1]_srl6_n_0 ,\kernel_patch_21_V_re_reg_2106_pp0_iter6_reg_reg[0]_srl6_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_69_reg_2256_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_69_reg_2256_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_69_reg_2256_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_69_reg_2256_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_69_reg_2256_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_69_reg_2256_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_69_reg_2256_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_69_reg_2256_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U20_n_0,fp_sop_mac_muladdjbC_U20_n_1,fp_sop_mac_muladdjbC_U20_n_2,fp_sop_mac_muladdjbC_U20_n_3,fp_sop_mac_muladdjbC_U20_n_4,fp_sop_mac_muladdjbC_U20_n_5,fp_sop_mac_muladdjbC_U20_n_6,fp_sop_mac_muladdjbC_U20_n_7,fp_sop_mac_muladdjbC_U20_n_8,fp_sop_mac_muladdjbC_U20_n_9,fp_sop_mac_muladdjbC_U20_n_10,fp_sop_mac_muladdjbC_U20_n_11,fp_sop_mac_muladdjbC_U20_n_12,fp_sop_mac_muladdjbC_U20_n_13,fp_sop_mac_muladdjbC_U20_n_14,fp_sop_mac_muladdjbC_U20_n_15,fp_sop_mac_muladdjbC_U20_n_16,fp_sop_mac_muladdjbC_U20_n_17,fp_sop_mac_muladdjbC_U20_n_18,fp_sop_mac_muladdjbC_U20_n_19,fp_sop_mac_muladdjbC_U20_n_20,fp_sop_mac_muladdjbC_U20_n_21,fp_sop_mac_muladdjbC_U20_n_22,fp_sop_mac_muladdjbC_U20_n_23,fp_sop_mac_muladdjbC_U20_n_24,fp_sop_mac_muladdjbC_U20_n_25,fp_sop_mac_muladdjbC_U20_n_26,fp_sop_mac_muladdjbC_U20_n_27,fp_sop_mac_muladdjbC_U20_n_28,fp_sop_mac_muladdjbC_U20_n_29,fp_sop_mac_muladdjbC_U20_n_30,fp_sop_mac_muladdjbC_U20_n_31,fp_sop_mac_muladdjbC_U20_n_32,fp_sop_mac_muladdjbC_U20_n_33,fp_sop_mac_muladdjbC_U20_n_34,fp_sop_mac_muladdjbC_U20_n_35,fp_sop_mac_muladdjbC_U20_n_36,fp_sop_mac_muladdjbC_U20_n_37,fp_sop_mac_muladdjbC_U20_n_38,fp_sop_mac_muladdjbC_U20_n_39,fp_sop_mac_muladdjbC_U20_n_40,fp_sop_mac_muladdjbC_U20_n_41,fp_sop_mac_muladdjbC_U20_n_42,fp_sop_mac_muladdjbC_U20_n_43,fp_sop_mac_muladdjbC_U20_n_44,fp_sop_mac_muladdjbC_U20_n_45,fp_sop_mac_muladdjbC_U20_n_46,fp_sop_mac_muladdjbC_U20_n_47}),
        .PCOUT({p_Val2_69_reg_2256_reg_n_106,p_Val2_69_reg_2256_reg_n_107,p_Val2_69_reg_2256_reg_n_108,p_Val2_69_reg_2256_reg_n_109,p_Val2_69_reg_2256_reg_n_110,p_Val2_69_reg_2256_reg_n_111,p_Val2_69_reg_2256_reg_n_112,p_Val2_69_reg_2256_reg_n_113,p_Val2_69_reg_2256_reg_n_114,p_Val2_69_reg_2256_reg_n_115,p_Val2_69_reg_2256_reg_n_116,p_Val2_69_reg_2256_reg_n_117,p_Val2_69_reg_2256_reg_n_118,p_Val2_69_reg_2256_reg_n_119,p_Val2_69_reg_2256_reg_n_120,p_Val2_69_reg_2256_reg_n_121,p_Val2_69_reg_2256_reg_n_122,p_Val2_69_reg_2256_reg_n_123,p_Val2_69_reg_2256_reg_n_124,p_Val2_69_reg_2256_reg_n_125,p_Val2_69_reg_2256_reg_n_126,p_Val2_69_reg_2256_reg_n_127,p_Val2_69_reg_2256_reg_n_128,p_Val2_69_reg_2256_reg_n_129,p_Val2_69_reg_2256_reg_n_130,p_Val2_69_reg_2256_reg_n_131,p_Val2_69_reg_2256_reg_n_132,p_Val2_69_reg_2256_reg_n_133,p_Val2_69_reg_2256_reg_n_134,p_Val2_69_reg_2256_reg_n_135,p_Val2_69_reg_2256_reg_n_136,p_Val2_69_reg_2256_reg_n_137,p_Val2_69_reg_2256_reg_n_138,p_Val2_69_reg_2256_reg_n_139,p_Val2_69_reg_2256_reg_n_140,p_Val2_69_reg_2256_reg_n_141,p_Val2_69_reg_2256_reg_n_142,p_Val2_69_reg_2256_reg_n_143,p_Val2_69_reg_2256_reg_n_144,p_Val2_69_reg_2256_reg_n_145,p_Val2_69_reg_2256_reg_n_146,p_Val2_69_reg_2256_reg_n_147,p_Val2_69_reg_2256_reg_n_148,p_Val2_69_reg_2256_reg_n_149,p_Val2_69_reg_2256_reg_n_150,p_Val2_69_reg_2256_reg_n_151,p_Val2_69_reg_2256_reg_n_152,p_Val2_69_reg_2256_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_69_reg_2256_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_71_reg_2261_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[7]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[6]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[5]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[4]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[3]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[2]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[1]_srl7_n_0 ,\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[0]_srl7_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_71_reg_2261_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[7]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[6]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[5]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[4]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[3]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[2]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[1]_srl7_n_0 ,\kernel_patch_23_V_re_reg_2096_pp0_iter7_reg_reg[0]_srl7_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_71_reg_2261_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_71_reg_2261_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_71_reg_2261_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_71_reg_2261_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_71_reg_2261_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_71_reg_2261_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_71_reg_2261_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_71_reg_2261_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U22_n_0,fp_sop_mac_muladdjbC_U22_n_1,fp_sop_mac_muladdjbC_U22_n_2,fp_sop_mac_muladdjbC_U22_n_3,fp_sop_mac_muladdjbC_U22_n_4,fp_sop_mac_muladdjbC_U22_n_5,fp_sop_mac_muladdjbC_U22_n_6,fp_sop_mac_muladdjbC_U22_n_7,fp_sop_mac_muladdjbC_U22_n_8,fp_sop_mac_muladdjbC_U22_n_9,fp_sop_mac_muladdjbC_U22_n_10,fp_sop_mac_muladdjbC_U22_n_11,fp_sop_mac_muladdjbC_U22_n_12,fp_sop_mac_muladdjbC_U22_n_13,fp_sop_mac_muladdjbC_U22_n_14,fp_sop_mac_muladdjbC_U22_n_15,fp_sop_mac_muladdjbC_U22_n_16,fp_sop_mac_muladdjbC_U22_n_17,fp_sop_mac_muladdjbC_U22_n_18,fp_sop_mac_muladdjbC_U22_n_19,fp_sop_mac_muladdjbC_U22_n_20,fp_sop_mac_muladdjbC_U22_n_21,fp_sop_mac_muladdjbC_U22_n_22,fp_sop_mac_muladdjbC_U22_n_23,fp_sop_mac_muladdjbC_U22_n_24,fp_sop_mac_muladdjbC_U22_n_25,fp_sop_mac_muladdjbC_U22_n_26,fp_sop_mac_muladdjbC_U22_n_27,fp_sop_mac_muladdjbC_U22_n_28,fp_sop_mac_muladdjbC_U22_n_29,fp_sop_mac_muladdjbC_U22_n_30,fp_sop_mac_muladdjbC_U22_n_31,fp_sop_mac_muladdjbC_U22_n_32,fp_sop_mac_muladdjbC_U22_n_33,fp_sop_mac_muladdjbC_U22_n_34,fp_sop_mac_muladdjbC_U22_n_35,fp_sop_mac_muladdjbC_U22_n_36,fp_sop_mac_muladdjbC_U22_n_37,fp_sop_mac_muladdjbC_U22_n_38,fp_sop_mac_muladdjbC_U22_n_39,fp_sop_mac_muladdjbC_U22_n_40,fp_sop_mac_muladdjbC_U22_n_41,fp_sop_mac_muladdjbC_U22_n_42,fp_sop_mac_muladdjbC_U22_n_43,fp_sop_mac_muladdjbC_U22_n_44,fp_sop_mac_muladdjbC_U22_n_45,fp_sop_mac_muladdjbC_U22_n_46,fp_sop_mac_muladdjbC_U22_n_47}),
        .PCOUT({p_Val2_71_reg_2261_reg_n_106,p_Val2_71_reg_2261_reg_n_107,p_Val2_71_reg_2261_reg_n_108,p_Val2_71_reg_2261_reg_n_109,p_Val2_71_reg_2261_reg_n_110,p_Val2_71_reg_2261_reg_n_111,p_Val2_71_reg_2261_reg_n_112,p_Val2_71_reg_2261_reg_n_113,p_Val2_71_reg_2261_reg_n_114,p_Val2_71_reg_2261_reg_n_115,p_Val2_71_reg_2261_reg_n_116,p_Val2_71_reg_2261_reg_n_117,p_Val2_71_reg_2261_reg_n_118,p_Val2_71_reg_2261_reg_n_119,p_Val2_71_reg_2261_reg_n_120,p_Val2_71_reg_2261_reg_n_121,p_Val2_71_reg_2261_reg_n_122,p_Val2_71_reg_2261_reg_n_123,p_Val2_71_reg_2261_reg_n_124,p_Val2_71_reg_2261_reg_n_125,p_Val2_71_reg_2261_reg_n_126,p_Val2_71_reg_2261_reg_n_127,p_Val2_71_reg_2261_reg_n_128,p_Val2_71_reg_2261_reg_n_129,p_Val2_71_reg_2261_reg_n_130,p_Val2_71_reg_2261_reg_n_131,p_Val2_71_reg_2261_reg_n_132,p_Val2_71_reg_2261_reg_n_133,p_Val2_71_reg_2261_reg_n_134,p_Val2_71_reg_2261_reg_n_135,p_Val2_71_reg_2261_reg_n_136,p_Val2_71_reg_2261_reg_n_137,p_Val2_71_reg_2261_reg_n_138,p_Val2_71_reg_2261_reg_n_139,p_Val2_71_reg_2261_reg_n_140,p_Val2_71_reg_2261_reg_n_141,p_Val2_71_reg_2261_reg_n_142,p_Val2_71_reg_2261_reg_n_143,p_Val2_71_reg_2261_reg_n_144,p_Val2_71_reg_2261_reg_n_145,p_Val2_71_reg_2261_reg_n_146,p_Val2_71_reg_2261_reg_n_147,p_Val2_71_reg_2261_reg_n_148,p_Val2_71_reg_2261_reg_n_149,p_Val2_71_reg_2261_reg_n_150,p_Val2_71_reg_2261_reg_n_151,p_Val2_71_reg_2261_reg_n_152,p_Val2_71_reg_2261_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_71_reg_2261_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_73_reg_2266_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[7]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[6]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[5]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[4]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[3]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[2]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[1]_srl8_n_0 ,\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[0]_srl8_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_73_reg_2266_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[7]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[6]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[5]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[4]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[3]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[2]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[1]_srl8_n_0 ,\kernel_patch_25_V_re_reg_2086_pp0_iter8_reg_reg[0]_srl8_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_73_reg_2266_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_73_reg_2266_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_73_reg_2266_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter12),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_73_reg_2266_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_73_reg_2266_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_73_reg_2266_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_73_reg_2266_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_73_reg_2266_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U24_n_0,fp_sop_mac_muladdjbC_U24_n_1,fp_sop_mac_muladdjbC_U24_n_2,fp_sop_mac_muladdjbC_U24_n_3,fp_sop_mac_muladdjbC_U24_n_4,fp_sop_mac_muladdjbC_U24_n_5,fp_sop_mac_muladdjbC_U24_n_6,fp_sop_mac_muladdjbC_U24_n_7,fp_sop_mac_muladdjbC_U24_n_8,fp_sop_mac_muladdjbC_U24_n_9,fp_sop_mac_muladdjbC_U24_n_10,fp_sop_mac_muladdjbC_U24_n_11,fp_sop_mac_muladdjbC_U24_n_12,fp_sop_mac_muladdjbC_U24_n_13,fp_sop_mac_muladdjbC_U24_n_14,fp_sop_mac_muladdjbC_U24_n_15,fp_sop_mac_muladdjbC_U24_n_16,fp_sop_mac_muladdjbC_U24_n_17,fp_sop_mac_muladdjbC_U24_n_18,fp_sop_mac_muladdjbC_U24_n_19,fp_sop_mac_muladdjbC_U24_n_20,fp_sop_mac_muladdjbC_U24_n_21,fp_sop_mac_muladdjbC_U24_n_22,fp_sop_mac_muladdjbC_U24_n_23,fp_sop_mac_muladdjbC_U24_n_24,fp_sop_mac_muladdjbC_U24_n_25,fp_sop_mac_muladdjbC_U24_n_26,fp_sop_mac_muladdjbC_U24_n_27,fp_sop_mac_muladdjbC_U24_n_28,fp_sop_mac_muladdjbC_U24_n_29,fp_sop_mac_muladdjbC_U24_n_30,fp_sop_mac_muladdjbC_U24_n_31,fp_sop_mac_muladdjbC_U24_n_32,fp_sop_mac_muladdjbC_U24_n_33,fp_sop_mac_muladdjbC_U24_n_34,fp_sop_mac_muladdjbC_U24_n_35,fp_sop_mac_muladdjbC_U24_n_36,fp_sop_mac_muladdjbC_U24_n_37,fp_sop_mac_muladdjbC_U24_n_38,fp_sop_mac_muladdjbC_U24_n_39,fp_sop_mac_muladdjbC_U24_n_40,fp_sop_mac_muladdjbC_U24_n_41,fp_sop_mac_muladdjbC_U24_n_42,fp_sop_mac_muladdjbC_U24_n_43,fp_sop_mac_muladdjbC_U24_n_44,fp_sop_mac_muladdjbC_U24_n_45,fp_sop_mac_muladdjbC_U24_n_46,fp_sop_mac_muladdjbC_U24_n_47}),
        .PCOUT({p_Val2_73_reg_2266_reg_n_106,p_Val2_73_reg_2266_reg_n_107,p_Val2_73_reg_2266_reg_n_108,p_Val2_73_reg_2266_reg_n_109,p_Val2_73_reg_2266_reg_n_110,p_Val2_73_reg_2266_reg_n_111,p_Val2_73_reg_2266_reg_n_112,p_Val2_73_reg_2266_reg_n_113,p_Val2_73_reg_2266_reg_n_114,p_Val2_73_reg_2266_reg_n_115,p_Val2_73_reg_2266_reg_n_116,p_Val2_73_reg_2266_reg_n_117,p_Val2_73_reg_2266_reg_n_118,p_Val2_73_reg_2266_reg_n_119,p_Val2_73_reg_2266_reg_n_120,p_Val2_73_reg_2266_reg_n_121,p_Val2_73_reg_2266_reg_n_122,p_Val2_73_reg_2266_reg_n_123,p_Val2_73_reg_2266_reg_n_124,p_Val2_73_reg_2266_reg_n_125,p_Val2_73_reg_2266_reg_n_126,p_Val2_73_reg_2266_reg_n_127,p_Val2_73_reg_2266_reg_n_128,p_Val2_73_reg_2266_reg_n_129,p_Val2_73_reg_2266_reg_n_130,p_Val2_73_reg_2266_reg_n_131,p_Val2_73_reg_2266_reg_n_132,p_Val2_73_reg_2266_reg_n_133,p_Val2_73_reg_2266_reg_n_134,p_Val2_73_reg_2266_reg_n_135,p_Val2_73_reg_2266_reg_n_136,p_Val2_73_reg_2266_reg_n_137,p_Val2_73_reg_2266_reg_n_138,p_Val2_73_reg_2266_reg_n_139,p_Val2_73_reg_2266_reg_n_140,p_Val2_73_reg_2266_reg_n_141,p_Val2_73_reg_2266_reg_n_142,p_Val2_73_reg_2266_reg_n_143,p_Val2_73_reg_2266_reg_n_144,p_Val2_73_reg_2266_reg_n_145,p_Val2_73_reg_2266_reg_n_146,p_Val2_73_reg_2266_reg_n_147,p_Val2_73_reg_2266_reg_n_148,p_Val2_73_reg_2266_reg_n_149,p_Val2_73_reg_2266_reg_n_150,p_Val2_73_reg_2266_reg_n_151,p_Val2_73_reg_2266_reg_n_152,p_Val2_73_reg_2266_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_73_reg_2266_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_reg_2271_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[7]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[6]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[5]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[4]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[3]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[2]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[1]_srl9_n_0 ,\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[0]_srl9_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_reg_2271_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[7]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[6]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[5]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[4]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[3]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[2]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[1]_srl9_n_0 ,\kernel_patch_27_V_re_reg_2076_pp0_iter9_reg_reg[0]_srl9_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_reg_2271_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_reg_2271_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_reg_2271_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter13),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_reg_2271_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_reg_2271_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_75_reg_2271_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_75_reg_2271_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_reg_2271_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U26_n_0,fp_sop_mac_muladdjbC_U26_n_1,fp_sop_mac_muladdjbC_U26_n_2,fp_sop_mac_muladdjbC_U26_n_3,fp_sop_mac_muladdjbC_U26_n_4,fp_sop_mac_muladdjbC_U26_n_5,fp_sop_mac_muladdjbC_U26_n_6,fp_sop_mac_muladdjbC_U26_n_7,fp_sop_mac_muladdjbC_U26_n_8,fp_sop_mac_muladdjbC_U26_n_9,fp_sop_mac_muladdjbC_U26_n_10,fp_sop_mac_muladdjbC_U26_n_11,fp_sop_mac_muladdjbC_U26_n_12,fp_sop_mac_muladdjbC_U26_n_13,fp_sop_mac_muladdjbC_U26_n_14,fp_sop_mac_muladdjbC_U26_n_15,fp_sop_mac_muladdjbC_U26_n_16,fp_sop_mac_muladdjbC_U26_n_17,fp_sop_mac_muladdjbC_U26_n_18,fp_sop_mac_muladdjbC_U26_n_19,fp_sop_mac_muladdjbC_U26_n_20,fp_sop_mac_muladdjbC_U26_n_21,fp_sop_mac_muladdjbC_U26_n_22,fp_sop_mac_muladdjbC_U26_n_23,fp_sop_mac_muladdjbC_U26_n_24,fp_sop_mac_muladdjbC_U26_n_25,fp_sop_mac_muladdjbC_U26_n_26,fp_sop_mac_muladdjbC_U26_n_27,fp_sop_mac_muladdjbC_U26_n_28,fp_sop_mac_muladdjbC_U26_n_29,fp_sop_mac_muladdjbC_U26_n_30,fp_sop_mac_muladdjbC_U26_n_31,fp_sop_mac_muladdjbC_U26_n_32,fp_sop_mac_muladdjbC_U26_n_33,fp_sop_mac_muladdjbC_U26_n_34,fp_sop_mac_muladdjbC_U26_n_35,fp_sop_mac_muladdjbC_U26_n_36,fp_sop_mac_muladdjbC_U26_n_37,fp_sop_mac_muladdjbC_U26_n_38,fp_sop_mac_muladdjbC_U26_n_39,fp_sop_mac_muladdjbC_U26_n_40,fp_sop_mac_muladdjbC_U26_n_41,fp_sop_mac_muladdjbC_U26_n_42,fp_sop_mac_muladdjbC_U26_n_43,fp_sop_mac_muladdjbC_U26_n_44,fp_sop_mac_muladdjbC_U26_n_45,fp_sop_mac_muladdjbC_U26_n_46,fp_sop_mac_muladdjbC_U26_n_47}),
        .PCOUT({p_Val2_75_reg_2271_reg_n_106,p_Val2_75_reg_2271_reg_n_107,p_Val2_75_reg_2271_reg_n_108,p_Val2_75_reg_2271_reg_n_109,p_Val2_75_reg_2271_reg_n_110,p_Val2_75_reg_2271_reg_n_111,p_Val2_75_reg_2271_reg_n_112,p_Val2_75_reg_2271_reg_n_113,p_Val2_75_reg_2271_reg_n_114,p_Val2_75_reg_2271_reg_n_115,p_Val2_75_reg_2271_reg_n_116,p_Val2_75_reg_2271_reg_n_117,p_Val2_75_reg_2271_reg_n_118,p_Val2_75_reg_2271_reg_n_119,p_Val2_75_reg_2271_reg_n_120,p_Val2_75_reg_2271_reg_n_121,p_Val2_75_reg_2271_reg_n_122,p_Val2_75_reg_2271_reg_n_123,p_Val2_75_reg_2271_reg_n_124,p_Val2_75_reg_2271_reg_n_125,p_Val2_75_reg_2271_reg_n_126,p_Val2_75_reg_2271_reg_n_127,p_Val2_75_reg_2271_reg_n_128,p_Val2_75_reg_2271_reg_n_129,p_Val2_75_reg_2271_reg_n_130,p_Val2_75_reg_2271_reg_n_131,p_Val2_75_reg_2271_reg_n_132,p_Val2_75_reg_2271_reg_n_133,p_Val2_75_reg_2271_reg_n_134,p_Val2_75_reg_2271_reg_n_135,p_Val2_75_reg_2271_reg_n_136,p_Val2_75_reg_2271_reg_n_137,p_Val2_75_reg_2271_reg_n_138,p_Val2_75_reg_2271_reg_n_139,p_Val2_75_reg_2271_reg_n_140,p_Val2_75_reg_2271_reg_n_141,p_Val2_75_reg_2271_reg_n_142,p_Val2_75_reg_2271_reg_n_143,p_Val2_75_reg_2271_reg_n_144,p_Val2_75_reg_2271_reg_n_145,p_Val2_75_reg_2271_reg_n_146,p_Val2_75_reg_2271_reg_n_147,p_Val2_75_reg_2271_reg_n_148,p_Val2_75_reg_2271_reg_n_149,p_Val2_75_reg_2271_reg_n_150,p_Val2_75_reg_2271_reg_n_151,p_Val2_75_reg_2271_reg_n_152,p_Val2_75_reg_2271_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_reg_2271_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_77_reg_2276_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[7]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[6]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[5]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[4]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[3]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[2]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[1]_srl10_n_0 ,\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[0]_srl10_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_77_reg_2276_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[7]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[6]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[5]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[4]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[3]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[2]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[1]_srl10_n_0 ,\kernel_patch_29_V_re_reg_2066_pp0_iter10_reg_reg[0]_srl10_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_77_reg_2276_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_77_reg_2276_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_77_reg_2276_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter14),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_77_reg_2276_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_77_reg_2276_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_77_reg_2276_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_77_reg_2276_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_77_reg_2276_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U28_n_0,fp_sop_mac_muladdjbC_U28_n_1,fp_sop_mac_muladdjbC_U28_n_2,fp_sop_mac_muladdjbC_U28_n_3,fp_sop_mac_muladdjbC_U28_n_4,fp_sop_mac_muladdjbC_U28_n_5,fp_sop_mac_muladdjbC_U28_n_6,fp_sop_mac_muladdjbC_U28_n_7,fp_sop_mac_muladdjbC_U28_n_8,fp_sop_mac_muladdjbC_U28_n_9,fp_sop_mac_muladdjbC_U28_n_10,fp_sop_mac_muladdjbC_U28_n_11,fp_sop_mac_muladdjbC_U28_n_12,fp_sop_mac_muladdjbC_U28_n_13,fp_sop_mac_muladdjbC_U28_n_14,fp_sop_mac_muladdjbC_U28_n_15,fp_sop_mac_muladdjbC_U28_n_16,fp_sop_mac_muladdjbC_U28_n_17,fp_sop_mac_muladdjbC_U28_n_18,fp_sop_mac_muladdjbC_U28_n_19,fp_sop_mac_muladdjbC_U28_n_20,fp_sop_mac_muladdjbC_U28_n_21,fp_sop_mac_muladdjbC_U28_n_22,fp_sop_mac_muladdjbC_U28_n_23,fp_sop_mac_muladdjbC_U28_n_24,fp_sop_mac_muladdjbC_U28_n_25,fp_sop_mac_muladdjbC_U28_n_26,fp_sop_mac_muladdjbC_U28_n_27,fp_sop_mac_muladdjbC_U28_n_28,fp_sop_mac_muladdjbC_U28_n_29,fp_sop_mac_muladdjbC_U28_n_30,fp_sop_mac_muladdjbC_U28_n_31,fp_sop_mac_muladdjbC_U28_n_32,fp_sop_mac_muladdjbC_U28_n_33,fp_sop_mac_muladdjbC_U28_n_34,fp_sop_mac_muladdjbC_U28_n_35,fp_sop_mac_muladdjbC_U28_n_36,fp_sop_mac_muladdjbC_U28_n_37,fp_sop_mac_muladdjbC_U28_n_38,fp_sop_mac_muladdjbC_U28_n_39,fp_sop_mac_muladdjbC_U28_n_40,fp_sop_mac_muladdjbC_U28_n_41,fp_sop_mac_muladdjbC_U28_n_42,fp_sop_mac_muladdjbC_U28_n_43,fp_sop_mac_muladdjbC_U28_n_44,fp_sop_mac_muladdjbC_U28_n_45,fp_sop_mac_muladdjbC_U28_n_46,fp_sop_mac_muladdjbC_U28_n_47}),
        .PCOUT({p_Val2_77_reg_2276_reg_n_106,p_Val2_77_reg_2276_reg_n_107,p_Val2_77_reg_2276_reg_n_108,p_Val2_77_reg_2276_reg_n_109,p_Val2_77_reg_2276_reg_n_110,p_Val2_77_reg_2276_reg_n_111,p_Val2_77_reg_2276_reg_n_112,p_Val2_77_reg_2276_reg_n_113,p_Val2_77_reg_2276_reg_n_114,p_Val2_77_reg_2276_reg_n_115,p_Val2_77_reg_2276_reg_n_116,p_Val2_77_reg_2276_reg_n_117,p_Val2_77_reg_2276_reg_n_118,p_Val2_77_reg_2276_reg_n_119,p_Val2_77_reg_2276_reg_n_120,p_Val2_77_reg_2276_reg_n_121,p_Val2_77_reg_2276_reg_n_122,p_Val2_77_reg_2276_reg_n_123,p_Val2_77_reg_2276_reg_n_124,p_Val2_77_reg_2276_reg_n_125,p_Val2_77_reg_2276_reg_n_126,p_Val2_77_reg_2276_reg_n_127,p_Val2_77_reg_2276_reg_n_128,p_Val2_77_reg_2276_reg_n_129,p_Val2_77_reg_2276_reg_n_130,p_Val2_77_reg_2276_reg_n_131,p_Val2_77_reg_2276_reg_n_132,p_Val2_77_reg_2276_reg_n_133,p_Val2_77_reg_2276_reg_n_134,p_Val2_77_reg_2276_reg_n_135,p_Val2_77_reg_2276_reg_n_136,p_Val2_77_reg_2276_reg_n_137,p_Val2_77_reg_2276_reg_n_138,p_Val2_77_reg_2276_reg_n_139,p_Val2_77_reg_2276_reg_n_140,p_Val2_77_reg_2276_reg_n_141,p_Val2_77_reg_2276_reg_n_142,p_Val2_77_reg_2276_reg_n_143,p_Val2_77_reg_2276_reg_n_144,p_Val2_77_reg_2276_reg_n_145,p_Val2_77_reg_2276_reg_n_146,p_Val2_77_reg_2276_reg_n_147,p_Val2_77_reg_2276_reg_n_148,p_Val2_77_reg_2276_reg_n_149,p_Val2_77_reg_2276_reg_n_150,p_Val2_77_reg_2276_reg_n_151,p_Val2_77_reg_2276_reg_n_152,p_Val2_77_reg_2276_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_77_reg_2276_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_79_reg_2281_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[7]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[6]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[5]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[4]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[3]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[2]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[1]_srl11_n_0 ,\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[0]_srl11_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_79_reg_2281_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[7]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[6]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[5]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[4]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[3]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[2]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[1]_srl11_n_0 ,\kernel_patch_31_V_re_reg_2056_pp0_iter11_reg_reg[0]_srl11_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_79_reg_2281_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_79_reg_2281_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_79_reg_2281_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter15),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_79_reg_2281_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_79_reg_2281_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_79_reg_2281_reg_P_UNCONNECTED[47:21],p_Val2_79_reg_2281_reg_n_85,p_Val2_79_reg_2281_reg_n_86,p_Val2_79_reg_2281_reg_n_87,p_Val2_79_reg_2281_reg_n_88,p_Val2_79_reg_2281_reg_n_89,p_Val2_79_reg_2281_reg_n_90,p_Val2_79_reg_2281_reg_n_91,p_Val2_79_reg_2281_reg_n_92,p_Val2_79_reg_2281_reg_n_93,p_Val2_79_reg_2281_reg_n_94,p_Val2_79_reg_2281_reg_n_95,p_Val2_79_reg_2281_reg_n_96,p_Val2_79_reg_2281_reg_n_97,p_Val2_79_reg_2281_reg_n_98,p_Val2_79_reg_2281_reg_n_99,p_Val2_79_reg_2281_reg_n_100,p_Val2_79_reg_2281_reg_n_101,p_Val2_79_reg_2281_reg_n_102,p_Val2_79_reg_2281_reg_n_103,p_Val2_79_reg_2281_reg_n_104,p_Val2_79_reg_2281_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_79_reg_2281_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_79_reg_2281_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdjbC_U30_n_0,fp_sop_mac_muladdjbC_U30_n_1,fp_sop_mac_muladdjbC_U30_n_2,fp_sop_mac_muladdjbC_U30_n_3,fp_sop_mac_muladdjbC_U30_n_4,fp_sop_mac_muladdjbC_U30_n_5,fp_sop_mac_muladdjbC_U30_n_6,fp_sop_mac_muladdjbC_U30_n_7,fp_sop_mac_muladdjbC_U30_n_8,fp_sop_mac_muladdjbC_U30_n_9,fp_sop_mac_muladdjbC_U30_n_10,fp_sop_mac_muladdjbC_U30_n_11,fp_sop_mac_muladdjbC_U30_n_12,fp_sop_mac_muladdjbC_U30_n_13,fp_sop_mac_muladdjbC_U30_n_14,fp_sop_mac_muladdjbC_U30_n_15,fp_sop_mac_muladdjbC_U30_n_16,fp_sop_mac_muladdjbC_U30_n_17,fp_sop_mac_muladdjbC_U30_n_18,fp_sop_mac_muladdjbC_U30_n_19,fp_sop_mac_muladdjbC_U30_n_20,fp_sop_mac_muladdjbC_U30_n_21,fp_sop_mac_muladdjbC_U30_n_22,fp_sop_mac_muladdjbC_U30_n_23,fp_sop_mac_muladdjbC_U30_n_24,fp_sop_mac_muladdjbC_U30_n_25,fp_sop_mac_muladdjbC_U30_n_26,fp_sop_mac_muladdjbC_U30_n_27,fp_sop_mac_muladdjbC_U30_n_28,fp_sop_mac_muladdjbC_U30_n_29,fp_sop_mac_muladdjbC_U30_n_30,fp_sop_mac_muladdjbC_U30_n_31,fp_sop_mac_muladdjbC_U30_n_32,fp_sop_mac_muladdjbC_U30_n_33,fp_sop_mac_muladdjbC_U30_n_34,fp_sop_mac_muladdjbC_U30_n_35,fp_sop_mac_muladdjbC_U30_n_36,fp_sop_mac_muladdjbC_U30_n_37,fp_sop_mac_muladdjbC_U30_n_38,fp_sop_mac_muladdjbC_U30_n_39,fp_sop_mac_muladdjbC_U30_n_40,fp_sop_mac_muladdjbC_U30_n_41,fp_sop_mac_muladdjbC_U30_n_42,fp_sop_mac_muladdjbC_U30_n_43,fp_sop_mac_muladdjbC_U30_n_44,fp_sop_mac_muladdjbC_U30_n_45,fp_sop_mac_muladdjbC_U30_n_46,fp_sop_mac_muladdjbC_U30_n_47}),
        .PCOUT(NLW_p_Val2_79_reg_2281_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_79_reg_2281_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_81_reg_2286_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[7]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[6]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[5]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[4]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[3]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[2]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[1]_srl12_n_0 ,\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[0]_srl12_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_81_reg_2286_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[7]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[6]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[5]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[4]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[3]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[2]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[1]_srl12_n_0 ,\kernel_patch_33_V_re_reg_2046_pp0_iter12_reg_reg[0]_srl12_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_81_reg_2286_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_81_reg_2286_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_81_reg_2286_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter16),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_81_reg_2286_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_81_reg_2286_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_81_reg_2286_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_81_reg_2286_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_81_reg_2286_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdkbM_U32_n_0,fp_sop_mac_muladdkbM_U32_n_1,fp_sop_mac_muladdkbM_U32_n_2,fp_sop_mac_muladdkbM_U32_n_3,fp_sop_mac_muladdkbM_U32_n_4,fp_sop_mac_muladdkbM_U32_n_5,fp_sop_mac_muladdkbM_U32_n_6,fp_sop_mac_muladdkbM_U32_n_7,fp_sop_mac_muladdkbM_U32_n_8,fp_sop_mac_muladdkbM_U32_n_9,fp_sop_mac_muladdkbM_U32_n_10,fp_sop_mac_muladdkbM_U32_n_11,fp_sop_mac_muladdkbM_U32_n_12,fp_sop_mac_muladdkbM_U32_n_13,fp_sop_mac_muladdkbM_U32_n_14,fp_sop_mac_muladdkbM_U32_n_15,fp_sop_mac_muladdkbM_U32_n_16,fp_sop_mac_muladdkbM_U32_n_17,fp_sop_mac_muladdkbM_U32_n_18,fp_sop_mac_muladdkbM_U32_n_19,fp_sop_mac_muladdkbM_U32_n_20,fp_sop_mac_muladdkbM_U32_n_21,fp_sop_mac_muladdkbM_U32_n_22,fp_sop_mac_muladdkbM_U32_n_23,fp_sop_mac_muladdkbM_U32_n_24,fp_sop_mac_muladdkbM_U32_n_25,fp_sop_mac_muladdkbM_U32_n_26,fp_sop_mac_muladdkbM_U32_n_27,fp_sop_mac_muladdkbM_U32_n_28,fp_sop_mac_muladdkbM_U32_n_29,fp_sop_mac_muladdkbM_U32_n_30,fp_sop_mac_muladdkbM_U32_n_31,fp_sop_mac_muladdkbM_U32_n_32,fp_sop_mac_muladdkbM_U32_n_33,fp_sop_mac_muladdkbM_U32_n_34,fp_sop_mac_muladdkbM_U32_n_35,fp_sop_mac_muladdkbM_U32_n_36,fp_sop_mac_muladdkbM_U32_n_37,fp_sop_mac_muladdkbM_U32_n_38,fp_sop_mac_muladdkbM_U32_n_39,fp_sop_mac_muladdkbM_U32_n_40,fp_sop_mac_muladdkbM_U32_n_41,fp_sop_mac_muladdkbM_U32_n_42,fp_sop_mac_muladdkbM_U32_n_43,fp_sop_mac_muladdkbM_U32_n_44,fp_sop_mac_muladdkbM_U32_n_45,fp_sop_mac_muladdkbM_U32_n_46,fp_sop_mac_muladdkbM_U32_n_47}),
        .PCOUT({p_Val2_81_reg_2286_reg_n_106,p_Val2_81_reg_2286_reg_n_107,p_Val2_81_reg_2286_reg_n_108,p_Val2_81_reg_2286_reg_n_109,p_Val2_81_reg_2286_reg_n_110,p_Val2_81_reg_2286_reg_n_111,p_Val2_81_reg_2286_reg_n_112,p_Val2_81_reg_2286_reg_n_113,p_Val2_81_reg_2286_reg_n_114,p_Val2_81_reg_2286_reg_n_115,p_Val2_81_reg_2286_reg_n_116,p_Val2_81_reg_2286_reg_n_117,p_Val2_81_reg_2286_reg_n_118,p_Val2_81_reg_2286_reg_n_119,p_Val2_81_reg_2286_reg_n_120,p_Val2_81_reg_2286_reg_n_121,p_Val2_81_reg_2286_reg_n_122,p_Val2_81_reg_2286_reg_n_123,p_Val2_81_reg_2286_reg_n_124,p_Val2_81_reg_2286_reg_n_125,p_Val2_81_reg_2286_reg_n_126,p_Val2_81_reg_2286_reg_n_127,p_Val2_81_reg_2286_reg_n_128,p_Val2_81_reg_2286_reg_n_129,p_Val2_81_reg_2286_reg_n_130,p_Val2_81_reg_2286_reg_n_131,p_Val2_81_reg_2286_reg_n_132,p_Val2_81_reg_2286_reg_n_133,p_Val2_81_reg_2286_reg_n_134,p_Val2_81_reg_2286_reg_n_135,p_Val2_81_reg_2286_reg_n_136,p_Val2_81_reg_2286_reg_n_137,p_Val2_81_reg_2286_reg_n_138,p_Val2_81_reg_2286_reg_n_139,p_Val2_81_reg_2286_reg_n_140,p_Val2_81_reg_2286_reg_n_141,p_Val2_81_reg_2286_reg_n_142,p_Val2_81_reg_2286_reg_n_143,p_Val2_81_reg_2286_reg_n_144,p_Val2_81_reg_2286_reg_n_145,p_Val2_81_reg_2286_reg_n_146,p_Val2_81_reg_2286_reg_n_147,p_Val2_81_reg_2286_reg_n_148,p_Val2_81_reg_2286_reg_n_149,p_Val2_81_reg_2286_reg_n_150,p_Val2_81_reg_2286_reg_n_151,p_Val2_81_reg_2286_reg_n_152,p_Val2_81_reg_2286_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_81_reg_2286_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_83_reg_2291_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[7]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[6]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[5]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[4]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[3]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[2]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[1]_srl13_n_0 ,\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[0]_srl13_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_83_reg_2291_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[7]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[6]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[5]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[4]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[3]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[2]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[1]_srl13_n_0 ,\kernel_patch_35_V_re_reg_2036_pp0_iter13_reg_reg[0]_srl13_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_83_reg_2291_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_83_reg_2291_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_83_reg_2291_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter17),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_83_reg_2291_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_83_reg_2291_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_83_reg_2291_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_83_reg_2291_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_83_reg_2291_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdlbW_U34_n_0,fp_sop_mac_muladdlbW_U34_n_1,fp_sop_mac_muladdlbW_U34_n_2,fp_sop_mac_muladdlbW_U34_n_3,fp_sop_mac_muladdlbW_U34_n_4,fp_sop_mac_muladdlbW_U34_n_5,fp_sop_mac_muladdlbW_U34_n_6,fp_sop_mac_muladdlbW_U34_n_7,fp_sop_mac_muladdlbW_U34_n_8,fp_sop_mac_muladdlbW_U34_n_9,fp_sop_mac_muladdlbW_U34_n_10,fp_sop_mac_muladdlbW_U34_n_11,fp_sop_mac_muladdlbW_U34_n_12,fp_sop_mac_muladdlbW_U34_n_13,fp_sop_mac_muladdlbW_U34_n_14,fp_sop_mac_muladdlbW_U34_n_15,fp_sop_mac_muladdlbW_U34_n_16,fp_sop_mac_muladdlbW_U34_n_17,fp_sop_mac_muladdlbW_U34_n_18,fp_sop_mac_muladdlbW_U34_n_19,fp_sop_mac_muladdlbW_U34_n_20,fp_sop_mac_muladdlbW_U34_n_21,fp_sop_mac_muladdlbW_U34_n_22,fp_sop_mac_muladdlbW_U34_n_23,fp_sop_mac_muladdlbW_U34_n_24,fp_sop_mac_muladdlbW_U34_n_25,fp_sop_mac_muladdlbW_U34_n_26,fp_sop_mac_muladdlbW_U34_n_27,fp_sop_mac_muladdlbW_U34_n_28,fp_sop_mac_muladdlbW_U34_n_29,fp_sop_mac_muladdlbW_U34_n_30,fp_sop_mac_muladdlbW_U34_n_31,fp_sop_mac_muladdlbW_U34_n_32,fp_sop_mac_muladdlbW_U34_n_33,fp_sop_mac_muladdlbW_U34_n_34,fp_sop_mac_muladdlbW_U34_n_35,fp_sop_mac_muladdlbW_U34_n_36,fp_sop_mac_muladdlbW_U34_n_37,fp_sop_mac_muladdlbW_U34_n_38,fp_sop_mac_muladdlbW_U34_n_39,fp_sop_mac_muladdlbW_U34_n_40,fp_sop_mac_muladdlbW_U34_n_41,fp_sop_mac_muladdlbW_U34_n_42,fp_sop_mac_muladdlbW_U34_n_43,fp_sop_mac_muladdlbW_U34_n_44,fp_sop_mac_muladdlbW_U34_n_45,fp_sop_mac_muladdlbW_U34_n_46,fp_sop_mac_muladdlbW_U34_n_47}),
        .PCOUT({p_Val2_83_reg_2291_reg_n_106,p_Val2_83_reg_2291_reg_n_107,p_Val2_83_reg_2291_reg_n_108,p_Val2_83_reg_2291_reg_n_109,p_Val2_83_reg_2291_reg_n_110,p_Val2_83_reg_2291_reg_n_111,p_Val2_83_reg_2291_reg_n_112,p_Val2_83_reg_2291_reg_n_113,p_Val2_83_reg_2291_reg_n_114,p_Val2_83_reg_2291_reg_n_115,p_Val2_83_reg_2291_reg_n_116,p_Val2_83_reg_2291_reg_n_117,p_Val2_83_reg_2291_reg_n_118,p_Val2_83_reg_2291_reg_n_119,p_Val2_83_reg_2291_reg_n_120,p_Val2_83_reg_2291_reg_n_121,p_Val2_83_reg_2291_reg_n_122,p_Val2_83_reg_2291_reg_n_123,p_Val2_83_reg_2291_reg_n_124,p_Val2_83_reg_2291_reg_n_125,p_Val2_83_reg_2291_reg_n_126,p_Val2_83_reg_2291_reg_n_127,p_Val2_83_reg_2291_reg_n_128,p_Val2_83_reg_2291_reg_n_129,p_Val2_83_reg_2291_reg_n_130,p_Val2_83_reg_2291_reg_n_131,p_Val2_83_reg_2291_reg_n_132,p_Val2_83_reg_2291_reg_n_133,p_Val2_83_reg_2291_reg_n_134,p_Val2_83_reg_2291_reg_n_135,p_Val2_83_reg_2291_reg_n_136,p_Val2_83_reg_2291_reg_n_137,p_Val2_83_reg_2291_reg_n_138,p_Val2_83_reg_2291_reg_n_139,p_Val2_83_reg_2291_reg_n_140,p_Val2_83_reg_2291_reg_n_141,p_Val2_83_reg_2291_reg_n_142,p_Val2_83_reg_2291_reg_n_143,p_Val2_83_reg_2291_reg_n_144,p_Val2_83_reg_2291_reg_n_145,p_Val2_83_reg_2291_reg_n_146,p_Val2_83_reg_2291_reg_n_147,p_Val2_83_reg_2291_reg_n_148,p_Val2_83_reg_2291_reg_n_149,p_Val2_83_reg_2291_reg_n_150,p_Val2_83_reg_2291_reg_n_151,p_Val2_83_reg_2291_reg_n_152,p_Val2_83_reg_2291_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_83_reg_2291_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_85_reg_2296_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[7]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[6]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[5]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[4]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[3]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[2]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[1]_srl14_n_0 ,\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[0]_srl14_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_85_reg_2296_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[7]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[6]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[5]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[4]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[3]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[2]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[1]_srl14_n_0 ,\kernel_patch_37_V_re_reg_2026_pp0_iter14_reg_reg[0]_srl14_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_85_reg_2296_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_85_reg_2296_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_85_reg_2296_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter18),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_85_reg_2296_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_85_reg_2296_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_85_reg_2296_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_85_reg_2296_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_85_reg_2296_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdlbW_U36_n_0,fp_sop_mac_muladdlbW_U36_n_1,fp_sop_mac_muladdlbW_U36_n_2,fp_sop_mac_muladdlbW_U36_n_3,fp_sop_mac_muladdlbW_U36_n_4,fp_sop_mac_muladdlbW_U36_n_5,fp_sop_mac_muladdlbW_U36_n_6,fp_sop_mac_muladdlbW_U36_n_7,fp_sop_mac_muladdlbW_U36_n_8,fp_sop_mac_muladdlbW_U36_n_9,fp_sop_mac_muladdlbW_U36_n_10,fp_sop_mac_muladdlbW_U36_n_11,fp_sop_mac_muladdlbW_U36_n_12,fp_sop_mac_muladdlbW_U36_n_13,fp_sop_mac_muladdlbW_U36_n_14,fp_sop_mac_muladdlbW_U36_n_15,fp_sop_mac_muladdlbW_U36_n_16,fp_sop_mac_muladdlbW_U36_n_17,fp_sop_mac_muladdlbW_U36_n_18,fp_sop_mac_muladdlbW_U36_n_19,fp_sop_mac_muladdlbW_U36_n_20,fp_sop_mac_muladdlbW_U36_n_21,fp_sop_mac_muladdlbW_U36_n_22,fp_sop_mac_muladdlbW_U36_n_23,fp_sop_mac_muladdlbW_U36_n_24,fp_sop_mac_muladdlbW_U36_n_25,fp_sop_mac_muladdlbW_U36_n_26,fp_sop_mac_muladdlbW_U36_n_27,fp_sop_mac_muladdlbW_U36_n_28,fp_sop_mac_muladdlbW_U36_n_29,fp_sop_mac_muladdlbW_U36_n_30,fp_sop_mac_muladdlbW_U36_n_31,fp_sop_mac_muladdlbW_U36_n_32,fp_sop_mac_muladdlbW_U36_n_33,fp_sop_mac_muladdlbW_U36_n_34,fp_sop_mac_muladdlbW_U36_n_35,fp_sop_mac_muladdlbW_U36_n_36,fp_sop_mac_muladdlbW_U36_n_37,fp_sop_mac_muladdlbW_U36_n_38,fp_sop_mac_muladdlbW_U36_n_39,fp_sop_mac_muladdlbW_U36_n_40,fp_sop_mac_muladdlbW_U36_n_41,fp_sop_mac_muladdlbW_U36_n_42,fp_sop_mac_muladdlbW_U36_n_43,fp_sop_mac_muladdlbW_U36_n_44,fp_sop_mac_muladdlbW_U36_n_45,fp_sop_mac_muladdlbW_U36_n_46,fp_sop_mac_muladdlbW_U36_n_47}),
        .PCOUT({p_Val2_85_reg_2296_reg_n_106,p_Val2_85_reg_2296_reg_n_107,p_Val2_85_reg_2296_reg_n_108,p_Val2_85_reg_2296_reg_n_109,p_Val2_85_reg_2296_reg_n_110,p_Val2_85_reg_2296_reg_n_111,p_Val2_85_reg_2296_reg_n_112,p_Val2_85_reg_2296_reg_n_113,p_Val2_85_reg_2296_reg_n_114,p_Val2_85_reg_2296_reg_n_115,p_Val2_85_reg_2296_reg_n_116,p_Val2_85_reg_2296_reg_n_117,p_Val2_85_reg_2296_reg_n_118,p_Val2_85_reg_2296_reg_n_119,p_Val2_85_reg_2296_reg_n_120,p_Val2_85_reg_2296_reg_n_121,p_Val2_85_reg_2296_reg_n_122,p_Val2_85_reg_2296_reg_n_123,p_Val2_85_reg_2296_reg_n_124,p_Val2_85_reg_2296_reg_n_125,p_Val2_85_reg_2296_reg_n_126,p_Val2_85_reg_2296_reg_n_127,p_Val2_85_reg_2296_reg_n_128,p_Val2_85_reg_2296_reg_n_129,p_Val2_85_reg_2296_reg_n_130,p_Val2_85_reg_2296_reg_n_131,p_Val2_85_reg_2296_reg_n_132,p_Val2_85_reg_2296_reg_n_133,p_Val2_85_reg_2296_reg_n_134,p_Val2_85_reg_2296_reg_n_135,p_Val2_85_reg_2296_reg_n_136,p_Val2_85_reg_2296_reg_n_137,p_Val2_85_reg_2296_reg_n_138,p_Val2_85_reg_2296_reg_n_139,p_Val2_85_reg_2296_reg_n_140,p_Val2_85_reg_2296_reg_n_141,p_Val2_85_reg_2296_reg_n_142,p_Val2_85_reg_2296_reg_n_143,p_Val2_85_reg_2296_reg_n_144,p_Val2_85_reg_2296_reg_n_145,p_Val2_85_reg_2296_reg_n_146,p_Val2_85_reg_2296_reg_n_147,p_Val2_85_reg_2296_reg_n_148,p_Val2_85_reg_2296_reg_n_149,p_Val2_85_reg_2296_reg_n_150,p_Val2_85_reg_2296_reg_n_151,p_Val2_85_reg_2296_reg_n_152,p_Val2_85_reg_2296_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_85_reg_2296_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_87_reg_2301_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[7]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[6]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[5]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[4]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[3]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[2]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[1]_srl15_n_0 ,\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[0]_srl15_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_87_reg_2301_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[7]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[6]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[5]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[4]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[3]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[2]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[1]_srl15_n_0 ,\kernel_patch_39_V_re_reg_2016_pp0_iter15_reg_reg[0]_srl15_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_87_reg_2301_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_87_reg_2301_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_87_reg_2301_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter19),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_87_reg_2301_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_87_reg_2301_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_87_reg_2301_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_87_reg_2301_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_87_reg_2301_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdlbW_U38_n_0,fp_sop_mac_muladdlbW_U38_n_1,fp_sop_mac_muladdlbW_U38_n_2,fp_sop_mac_muladdlbW_U38_n_3,fp_sop_mac_muladdlbW_U38_n_4,fp_sop_mac_muladdlbW_U38_n_5,fp_sop_mac_muladdlbW_U38_n_6,fp_sop_mac_muladdlbW_U38_n_7,fp_sop_mac_muladdlbW_U38_n_8,fp_sop_mac_muladdlbW_U38_n_9,fp_sop_mac_muladdlbW_U38_n_10,fp_sop_mac_muladdlbW_U38_n_11,fp_sop_mac_muladdlbW_U38_n_12,fp_sop_mac_muladdlbW_U38_n_13,fp_sop_mac_muladdlbW_U38_n_14,fp_sop_mac_muladdlbW_U38_n_15,fp_sop_mac_muladdlbW_U38_n_16,fp_sop_mac_muladdlbW_U38_n_17,fp_sop_mac_muladdlbW_U38_n_18,fp_sop_mac_muladdlbW_U38_n_19,fp_sop_mac_muladdlbW_U38_n_20,fp_sop_mac_muladdlbW_U38_n_21,fp_sop_mac_muladdlbW_U38_n_22,fp_sop_mac_muladdlbW_U38_n_23,fp_sop_mac_muladdlbW_U38_n_24,fp_sop_mac_muladdlbW_U38_n_25,fp_sop_mac_muladdlbW_U38_n_26,fp_sop_mac_muladdlbW_U38_n_27,fp_sop_mac_muladdlbW_U38_n_28,fp_sop_mac_muladdlbW_U38_n_29,fp_sop_mac_muladdlbW_U38_n_30,fp_sop_mac_muladdlbW_U38_n_31,fp_sop_mac_muladdlbW_U38_n_32,fp_sop_mac_muladdlbW_U38_n_33,fp_sop_mac_muladdlbW_U38_n_34,fp_sop_mac_muladdlbW_U38_n_35,fp_sop_mac_muladdlbW_U38_n_36,fp_sop_mac_muladdlbW_U38_n_37,fp_sop_mac_muladdlbW_U38_n_38,fp_sop_mac_muladdlbW_U38_n_39,fp_sop_mac_muladdlbW_U38_n_40,fp_sop_mac_muladdlbW_U38_n_41,fp_sop_mac_muladdlbW_U38_n_42,fp_sop_mac_muladdlbW_U38_n_43,fp_sop_mac_muladdlbW_U38_n_44,fp_sop_mac_muladdlbW_U38_n_45,fp_sop_mac_muladdlbW_U38_n_46,fp_sop_mac_muladdlbW_U38_n_47}),
        .PCOUT({p_Val2_87_reg_2301_reg_n_106,p_Val2_87_reg_2301_reg_n_107,p_Val2_87_reg_2301_reg_n_108,p_Val2_87_reg_2301_reg_n_109,p_Val2_87_reg_2301_reg_n_110,p_Val2_87_reg_2301_reg_n_111,p_Val2_87_reg_2301_reg_n_112,p_Val2_87_reg_2301_reg_n_113,p_Val2_87_reg_2301_reg_n_114,p_Val2_87_reg_2301_reg_n_115,p_Val2_87_reg_2301_reg_n_116,p_Val2_87_reg_2301_reg_n_117,p_Val2_87_reg_2301_reg_n_118,p_Val2_87_reg_2301_reg_n_119,p_Val2_87_reg_2301_reg_n_120,p_Val2_87_reg_2301_reg_n_121,p_Val2_87_reg_2301_reg_n_122,p_Val2_87_reg_2301_reg_n_123,p_Val2_87_reg_2301_reg_n_124,p_Val2_87_reg_2301_reg_n_125,p_Val2_87_reg_2301_reg_n_126,p_Val2_87_reg_2301_reg_n_127,p_Val2_87_reg_2301_reg_n_128,p_Val2_87_reg_2301_reg_n_129,p_Val2_87_reg_2301_reg_n_130,p_Val2_87_reg_2301_reg_n_131,p_Val2_87_reg_2301_reg_n_132,p_Val2_87_reg_2301_reg_n_133,p_Val2_87_reg_2301_reg_n_134,p_Val2_87_reg_2301_reg_n_135,p_Val2_87_reg_2301_reg_n_136,p_Val2_87_reg_2301_reg_n_137,p_Val2_87_reg_2301_reg_n_138,p_Val2_87_reg_2301_reg_n_139,p_Val2_87_reg_2301_reg_n_140,p_Val2_87_reg_2301_reg_n_141,p_Val2_87_reg_2301_reg_n_142,p_Val2_87_reg_2301_reg_n_143,p_Val2_87_reg_2301_reg_n_144,p_Val2_87_reg_2301_reg_n_145,p_Val2_87_reg_2301_reg_n_146,p_Val2_87_reg_2301_reg_n_147,p_Val2_87_reg_2301_reg_n_148,p_Val2_87_reg_2301_reg_n_149,p_Val2_87_reg_2301_reg_n_150,p_Val2_87_reg_2301_reg_n_151,p_Val2_87_reg_2301_reg_n_152,p_Val2_87_reg_2301_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_87_reg_2301_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_89_reg_2306_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[7]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[6]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[5]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[4]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[3]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[2]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[1]_srl16_n_0 ,\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[0]_srl16_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_89_reg_2306_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[7]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[6]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[5]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[4]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[3]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[2]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[1]_srl16_n_0 ,\kernel_patch_41_V_re_reg_2006_pp0_iter16_reg_reg[0]_srl16_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_89_reg_2306_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_89_reg_2306_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_89_reg_2306_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter20),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_89_reg_2306_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_89_reg_2306_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_89_reg_2306_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_89_reg_2306_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_89_reg_2306_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdlbW_U40_n_0,fp_sop_mac_muladdlbW_U40_n_1,fp_sop_mac_muladdlbW_U40_n_2,fp_sop_mac_muladdlbW_U40_n_3,fp_sop_mac_muladdlbW_U40_n_4,fp_sop_mac_muladdlbW_U40_n_5,fp_sop_mac_muladdlbW_U40_n_6,fp_sop_mac_muladdlbW_U40_n_7,fp_sop_mac_muladdlbW_U40_n_8,fp_sop_mac_muladdlbW_U40_n_9,fp_sop_mac_muladdlbW_U40_n_10,fp_sop_mac_muladdlbW_U40_n_11,fp_sop_mac_muladdlbW_U40_n_12,fp_sop_mac_muladdlbW_U40_n_13,fp_sop_mac_muladdlbW_U40_n_14,fp_sop_mac_muladdlbW_U40_n_15,fp_sop_mac_muladdlbW_U40_n_16,fp_sop_mac_muladdlbW_U40_n_17,fp_sop_mac_muladdlbW_U40_n_18,fp_sop_mac_muladdlbW_U40_n_19,fp_sop_mac_muladdlbW_U40_n_20,fp_sop_mac_muladdlbW_U40_n_21,fp_sop_mac_muladdlbW_U40_n_22,fp_sop_mac_muladdlbW_U40_n_23,fp_sop_mac_muladdlbW_U40_n_24,fp_sop_mac_muladdlbW_U40_n_25,fp_sop_mac_muladdlbW_U40_n_26,fp_sop_mac_muladdlbW_U40_n_27,fp_sop_mac_muladdlbW_U40_n_28,fp_sop_mac_muladdlbW_U40_n_29,fp_sop_mac_muladdlbW_U40_n_30,fp_sop_mac_muladdlbW_U40_n_31,fp_sop_mac_muladdlbW_U40_n_32,fp_sop_mac_muladdlbW_U40_n_33,fp_sop_mac_muladdlbW_U40_n_34,fp_sop_mac_muladdlbW_U40_n_35,fp_sop_mac_muladdlbW_U40_n_36,fp_sop_mac_muladdlbW_U40_n_37,fp_sop_mac_muladdlbW_U40_n_38,fp_sop_mac_muladdlbW_U40_n_39,fp_sop_mac_muladdlbW_U40_n_40,fp_sop_mac_muladdlbW_U40_n_41,fp_sop_mac_muladdlbW_U40_n_42,fp_sop_mac_muladdlbW_U40_n_43,fp_sop_mac_muladdlbW_U40_n_44,fp_sop_mac_muladdlbW_U40_n_45,fp_sop_mac_muladdlbW_U40_n_46,fp_sop_mac_muladdlbW_U40_n_47}),
        .PCOUT({p_Val2_89_reg_2306_reg_n_106,p_Val2_89_reg_2306_reg_n_107,p_Val2_89_reg_2306_reg_n_108,p_Val2_89_reg_2306_reg_n_109,p_Val2_89_reg_2306_reg_n_110,p_Val2_89_reg_2306_reg_n_111,p_Val2_89_reg_2306_reg_n_112,p_Val2_89_reg_2306_reg_n_113,p_Val2_89_reg_2306_reg_n_114,p_Val2_89_reg_2306_reg_n_115,p_Val2_89_reg_2306_reg_n_116,p_Val2_89_reg_2306_reg_n_117,p_Val2_89_reg_2306_reg_n_118,p_Val2_89_reg_2306_reg_n_119,p_Val2_89_reg_2306_reg_n_120,p_Val2_89_reg_2306_reg_n_121,p_Val2_89_reg_2306_reg_n_122,p_Val2_89_reg_2306_reg_n_123,p_Val2_89_reg_2306_reg_n_124,p_Val2_89_reg_2306_reg_n_125,p_Val2_89_reg_2306_reg_n_126,p_Val2_89_reg_2306_reg_n_127,p_Val2_89_reg_2306_reg_n_128,p_Val2_89_reg_2306_reg_n_129,p_Val2_89_reg_2306_reg_n_130,p_Val2_89_reg_2306_reg_n_131,p_Val2_89_reg_2306_reg_n_132,p_Val2_89_reg_2306_reg_n_133,p_Val2_89_reg_2306_reg_n_134,p_Val2_89_reg_2306_reg_n_135,p_Val2_89_reg_2306_reg_n_136,p_Val2_89_reg_2306_reg_n_137,p_Val2_89_reg_2306_reg_n_138,p_Val2_89_reg_2306_reg_n_139,p_Val2_89_reg_2306_reg_n_140,p_Val2_89_reg_2306_reg_n_141,p_Val2_89_reg_2306_reg_n_142,p_Val2_89_reg_2306_reg_n_143,p_Val2_89_reg_2306_reg_n_144,p_Val2_89_reg_2306_reg_n_145,p_Val2_89_reg_2306_reg_n_146,p_Val2_89_reg_2306_reg_n_147,p_Val2_89_reg_2306_reg_n_148,p_Val2_89_reg_2306_reg_n_149,p_Val2_89_reg_2306_reg_n_150,p_Val2_89_reg_2306_reg_n_151,p_Val2_89_reg_2306_reg_n_152,p_Val2_89_reg_2306_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_89_reg_2306_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_91_reg_2311_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17_n_0 ,\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_91_reg_2311_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[7]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[6]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[5]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[4]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[3]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[2]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[1]_srl17_n_0 ,\kernel_patch_43_V_re_reg_1996_pp0_iter17_reg_reg[0]_srl17_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_91_reg_2311_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_91_reg_2311_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_91_reg_2311_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter21),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_91_reg_2311_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_91_reg_2311_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_91_reg_2311_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_91_reg_2311_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_91_reg_2311_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({fp_sop_mac_muladdlbW_U42_n_0,fp_sop_mac_muladdlbW_U42_n_1,fp_sop_mac_muladdlbW_U42_n_2,fp_sop_mac_muladdlbW_U42_n_3,fp_sop_mac_muladdlbW_U42_n_4,fp_sop_mac_muladdlbW_U42_n_5,fp_sop_mac_muladdlbW_U42_n_6,fp_sop_mac_muladdlbW_U42_n_7,fp_sop_mac_muladdlbW_U42_n_8,fp_sop_mac_muladdlbW_U42_n_9,fp_sop_mac_muladdlbW_U42_n_10,fp_sop_mac_muladdlbW_U42_n_11,fp_sop_mac_muladdlbW_U42_n_12,fp_sop_mac_muladdlbW_U42_n_13,fp_sop_mac_muladdlbW_U42_n_14,fp_sop_mac_muladdlbW_U42_n_15,fp_sop_mac_muladdlbW_U42_n_16,fp_sop_mac_muladdlbW_U42_n_17,fp_sop_mac_muladdlbW_U42_n_18,fp_sop_mac_muladdlbW_U42_n_19,fp_sop_mac_muladdlbW_U42_n_20,fp_sop_mac_muladdlbW_U42_n_21,fp_sop_mac_muladdlbW_U42_n_22,fp_sop_mac_muladdlbW_U42_n_23,fp_sop_mac_muladdlbW_U42_n_24,fp_sop_mac_muladdlbW_U42_n_25,fp_sop_mac_muladdlbW_U42_n_26,fp_sop_mac_muladdlbW_U42_n_27,fp_sop_mac_muladdlbW_U42_n_28,fp_sop_mac_muladdlbW_U42_n_29,fp_sop_mac_muladdlbW_U42_n_30,fp_sop_mac_muladdlbW_U42_n_31,fp_sop_mac_muladdlbW_U42_n_32,fp_sop_mac_muladdlbW_U42_n_33,fp_sop_mac_muladdlbW_U42_n_34,fp_sop_mac_muladdlbW_U42_n_35,fp_sop_mac_muladdlbW_U42_n_36,fp_sop_mac_muladdlbW_U42_n_37,fp_sop_mac_muladdlbW_U42_n_38,fp_sop_mac_muladdlbW_U42_n_39,fp_sop_mac_muladdlbW_U42_n_40,fp_sop_mac_muladdlbW_U42_n_41,fp_sop_mac_muladdlbW_U42_n_42,fp_sop_mac_muladdlbW_U42_n_43,fp_sop_mac_muladdlbW_U42_n_44,fp_sop_mac_muladdlbW_U42_n_45,fp_sop_mac_muladdlbW_U42_n_46,fp_sop_mac_muladdlbW_U42_n_47}),
        .PCOUT({p_Val2_91_reg_2311_reg_n_106,p_Val2_91_reg_2311_reg_n_107,p_Val2_91_reg_2311_reg_n_108,p_Val2_91_reg_2311_reg_n_109,p_Val2_91_reg_2311_reg_n_110,p_Val2_91_reg_2311_reg_n_111,p_Val2_91_reg_2311_reg_n_112,p_Val2_91_reg_2311_reg_n_113,p_Val2_91_reg_2311_reg_n_114,p_Val2_91_reg_2311_reg_n_115,p_Val2_91_reg_2311_reg_n_116,p_Val2_91_reg_2311_reg_n_117,p_Val2_91_reg_2311_reg_n_118,p_Val2_91_reg_2311_reg_n_119,p_Val2_91_reg_2311_reg_n_120,p_Val2_91_reg_2311_reg_n_121,p_Val2_91_reg_2311_reg_n_122,p_Val2_91_reg_2311_reg_n_123,p_Val2_91_reg_2311_reg_n_124,p_Val2_91_reg_2311_reg_n_125,p_Val2_91_reg_2311_reg_n_126,p_Val2_91_reg_2311_reg_n_127,p_Val2_91_reg_2311_reg_n_128,p_Val2_91_reg_2311_reg_n_129,p_Val2_91_reg_2311_reg_n_130,p_Val2_91_reg_2311_reg_n_131,p_Val2_91_reg_2311_reg_n_132,p_Val2_91_reg_2311_reg_n_133,p_Val2_91_reg_2311_reg_n_134,p_Val2_91_reg_2311_reg_n_135,p_Val2_91_reg_2311_reg_n_136,p_Val2_91_reg_2311_reg_n_137,p_Val2_91_reg_2311_reg_n_138,p_Val2_91_reg_2311_reg_n_139,p_Val2_91_reg_2311_reg_n_140,p_Val2_91_reg_2311_reg_n_141,p_Val2_91_reg_2311_reg_n_142,p_Val2_91_reg_2311_reg_n_143,p_Val2_91_reg_2311_reg_n_144,p_Val2_91_reg_2311_reg_n_145,p_Val2_91_reg_2311_reg_n_146,p_Val2_91_reg_2311_reg_n_147,p_Val2_91_reg_2311_reg_n_148,p_Val2_91_reg_2311_reg_n_149,p_Val2_91_reg_2311_reg_n_150,p_Val2_91_reg_2311_reg_n_151,p_Val2_91_reg_2311_reg_n_152,p_Val2_91_reg_2311_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_91_reg_2311_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_92_reg_2339_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18_n_0 ,\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_92_reg_2339_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[7]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[6]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[5]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[4]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[3]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[2]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[1]_srl18_n_0 ,\kernel_patch_44_V_re_reg_1991_pp0_iter18_reg_reg[0]_srl18_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_92_reg_2339_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_92_reg_2339_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_92_reg_2339_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(ap_enable_reg_pp0_iter22),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_92_reg_2339_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_92_reg_2339_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_92_reg_2339_reg_P_UNCONNECTED[47:22],p_Val2_92_reg_2339_reg_n_84,p_Val2_92_reg_2339_reg_n_85,p_Val2_92_reg_2339_reg_n_86,p_Val2_92_reg_2339_reg_n_87,p_Val2_92_reg_2339_reg_n_88,p_Val2_92_reg_2339_reg_n_89,p_Val2_92_reg_2339_reg_n_90,p_Val2_92_reg_2339_reg_n_91,p_Val2_92_reg_2339_reg_n_92,p_Val2_92_reg_2339_reg_n_93,p_Val2_92_reg_2339_reg_n_94,p_Val2_92_reg_2339_reg_n_95,p_Val2_92_reg_2339_reg_n_96,p_Val2_92_reg_2339_reg_n_97,p_Val2_92_reg_2339_reg_n_98,p_Val2_92_reg_2339_reg_n_99,p_Val2_92_reg_2339_reg_n_100,p_Val2_92_reg_2339_reg_n_101,p_Val2_92_reg_2339_reg_n_102,p_Val2_92_reg_2339_reg_n_103,p_Val2_92_reg_2339_reg_n_104,p_Val2_92_reg_2339_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_92_reg_2339_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_92_reg_2339_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_Val2_91_reg_2311_reg_n_106,p_Val2_91_reg_2311_reg_n_107,p_Val2_91_reg_2311_reg_n_108,p_Val2_91_reg_2311_reg_n_109,p_Val2_91_reg_2311_reg_n_110,p_Val2_91_reg_2311_reg_n_111,p_Val2_91_reg_2311_reg_n_112,p_Val2_91_reg_2311_reg_n_113,p_Val2_91_reg_2311_reg_n_114,p_Val2_91_reg_2311_reg_n_115,p_Val2_91_reg_2311_reg_n_116,p_Val2_91_reg_2311_reg_n_117,p_Val2_91_reg_2311_reg_n_118,p_Val2_91_reg_2311_reg_n_119,p_Val2_91_reg_2311_reg_n_120,p_Val2_91_reg_2311_reg_n_121,p_Val2_91_reg_2311_reg_n_122,p_Val2_91_reg_2311_reg_n_123,p_Val2_91_reg_2311_reg_n_124,p_Val2_91_reg_2311_reg_n_125,p_Val2_91_reg_2311_reg_n_126,p_Val2_91_reg_2311_reg_n_127,p_Val2_91_reg_2311_reg_n_128,p_Val2_91_reg_2311_reg_n_129,p_Val2_91_reg_2311_reg_n_130,p_Val2_91_reg_2311_reg_n_131,p_Val2_91_reg_2311_reg_n_132,p_Val2_91_reg_2311_reg_n_133,p_Val2_91_reg_2311_reg_n_134,p_Val2_91_reg_2311_reg_n_135,p_Val2_91_reg_2311_reg_n_136,p_Val2_91_reg_2311_reg_n_137,p_Val2_91_reg_2311_reg_n_138,p_Val2_91_reg_2311_reg_n_139,p_Val2_91_reg_2311_reg_n_140,p_Val2_91_reg_2311_reg_n_141,p_Val2_91_reg_2311_reg_n_142,p_Val2_91_reg_2311_reg_n_143,p_Val2_91_reg_2311_reg_n_144,p_Val2_91_reg_2311_reg_n_145,p_Val2_91_reg_2311_reg_n_146,p_Val2_91_reg_2311_reg_n_147,p_Val2_91_reg_2311_reg_n_148,p_Val2_91_reg_2311_reg_n_149,p_Val2_91_reg_2311_reg_n_150,p_Val2_91_reg_2311_reg_n_151,p_Val2_91_reg_2311_reg_n_152,p_Val2_91_reg_2311_reg_n_153}),
        .PCOUT(NLW_p_Val2_92_reg_2339_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_92_reg_2339_reg_UNDERFLOW_UNCONNECTED));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[0]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[1]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[2]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[3]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[4]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[5]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[6]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926[7]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[0]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[1]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[2]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[3]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[4]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[5]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[6]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V_re_reg_1926_pp0_iter1_reg[7]),
        .Q(pixel_window_10_V_re_reg_1926_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[0]),
        .Q(pixel_window_10_V_re_reg_1926[0]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[1]),
        .Q(pixel_window_10_V_re_reg_1926[1]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[2]),
        .Q(pixel_window_10_V_re_reg_1926[2]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[3]),
        .Q(pixel_window_10_V_re_reg_1926[3]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[4]),
        .Q(pixel_window_10_V_re_reg_1926[4]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[5]),
        .Q(pixel_window_10_V_re_reg_1926[5]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[6]),
        .Q(pixel_window_10_V_re_reg_1926[6]),
        .R(1'b0));
  FDRE \pixel_window_10_V_re_reg_1926_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_10_V[7]),
        .Q(pixel_window_10_V_re_reg_1926[7]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[0]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[1]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[2]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[3]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[4]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[5]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[6]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V_re_reg_1921[7]),
        .Q(pixel_window_11_V_re_reg_1921_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[0]),
        .Q(pixel_window_11_V_re_reg_1921[0]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[1]),
        .Q(pixel_window_11_V_re_reg_1921[1]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[2]),
        .Q(pixel_window_11_V_re_reg_1921[2]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[3]),
        .Q(pixel_window_11_V_re_reg_1921[3]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[4]),
        .Q(pixel_window_11_V_re_reg_1921[4]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[5]),
        .Q(pixel_window_11_V_re_reg_1921[5]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[6]),
        .Q(pixel_window_11_V_re_reg_1921[6]),
        .R(1'b0));
  FDRE \pixel_window_11_V_re_reg_1921_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_11_V[7]),
        .Q(pixel_window_11_V_re_reg_1921[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[0] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[1] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[2] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[3] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[4] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[5] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[6] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_12_V_re_reg_1916_reg_n_0_[7] ),
        .Q(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[7]_srl2_n_0 ));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[0]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[1]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[2]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[3]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[4]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[5]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[6]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_12_V_re_reg_1916_pp0_iter2_reg_reg[7]_srl2_n_0 ),
        .Q(pixel_window_12_V_re_reg_1916_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[0]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[1]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[2]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[3]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[4]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[5]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[6]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_12_V_re_reg_1916_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_12_V[7]),
        .Q(\pixel_window_12_V_re_reg_1916_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[0] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[1] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[2] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[3] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[4] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[5] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[6] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_13_V_re_reg_1911_reg_n_0_[7] ),
        .Q(\pixel_window_13_V_re_reg_1911_pp0_iter2_reg_reg[7]_srl2_n_0 ));
  FDRE \pixel_window_13_V_re_reg_1911_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[0]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[1]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[2]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[3]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[4]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[5]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[6]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_13_V_re_reg_1911_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_13_V[7]),
        .Q(\pixel_window_13_V_re_reg_1911_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[0] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[1] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[2] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[3] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[4] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[5] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[6] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_14_V_re_reg_1906_reg_n_0_[7] ),
        .Q(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[7]_srl3_n_0 ));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[1]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[2]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[3]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[4]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[5]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[6]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_14_V_re_reg_1906_pp0_iter3_reg_reg[7]_srl3_n_0 ),
        .Q(pixel_window_14_V_re_reg_1906_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[0]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[1]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[2]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[3]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[4]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[5]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[6]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_14_V_re_reg_1906_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_14_V[7]),
        .Q(\pixel_window_14_V_re_reg_1906_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[0] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[1] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[2] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[3] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[4] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[5] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[6] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_15_V_re_reg_1901_reg_n_0_[7] ),
        .Q(\pixel_window_15_V_re_reg_1901_pp0_iter3_reg_reg[7]_srl3_n_0 ));
  FDRE \pixel_window_15_V_re_reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[0]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[1]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[2]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[3]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[4]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[5]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[6]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_15_V_re_reg_1901_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_15_V[7]),
        .Q(\pixel_window_15_V_re_reg_1901_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[0]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[0] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[1]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[1] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[2]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[2] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[3]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[3] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[4]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[4] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[5]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[5] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[6]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[6] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[7]_srl4 " *) 
  SRL16E \pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_16_V_re_reg_1896_reg_n_0_[7] ),
        .Q(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[7]_srl4_n_0 ));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[0]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[1]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[2]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[3]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[4]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[5]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[6]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_16_V_re_reg_1896_pp0_iter4_reg_reg[7]_srl4_n_0 ),
        .Q(pixel_window_16_V_re_reg_1896_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[0]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[1]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[2]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[3]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[4]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[5]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[6]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_16_V_re_reg_1896_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_16_V[7]),
        .Q(\pixel_window_16_V_re_reg_1896_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[0]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[0] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[1]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[1] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[2]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[2] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[3]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[3] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[4]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[4] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[5]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[5] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[6]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[6] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[7]_srl4 " *) 
  SRL16E \pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_17_V_re_reg_1891_reg_n_0_[7] ),
        .Q(\pixel_window_17_V_re_reg_1891_pp0_iter4_reg_reg[7]_srl4_n_0 ));
  FDRE \pixel_window_17_V_re_reg_1891_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[0]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[1]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[2]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[3]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[4]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[5]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[6]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_17_V_re_reg_1891_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_17_V[7]),
        .Q(\pixel_window_17_V_re_reg_1891_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[0] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[1] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[2] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[3] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[4]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[4] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[5] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[6] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_18_V_re_reg_1886_reg_n_0_[7] ),
        .Q(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[7]_srl5_n_0 ));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[0]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[1]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[2]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[3]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[4]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[5]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[6]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_18_V_re_reg_1886_pp0_iter5_reg_reg[7]_srl5_n_0 ),
        .Q(pixel_window_18_V_re_reg_1886_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[0]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[1]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[2]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[3]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[4]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[5]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[6]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_18_V_re_reg_1886_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_18_V[7]),
        .Q(\pixel_window_18_V_re_reg_1886_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[0] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[1] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[2] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[3] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[4]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[4] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[5] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[6] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_19_V_re_reg_1881_reg_n_0_[7] ),
        .Q(\pixel_window_19_V_re_reg_1881_pp0_iter5_reg_reg[7]_srl5_n_0 ));
  FDRE \pixel_window_19_V_re_reg_1881_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[0]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[1]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[2]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[3]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[4]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[5]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[6]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_19_V_re_reg_1881_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_19_V[7]),
        .Q(\pixel_window_19_V_re_reg_1881_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[0] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[1] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[2] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[3] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[4] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[5] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[6]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[6] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[7]_srl6 " *) 
  SRL16E \pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_20_V_re_reg_1876_reg_n_0_[7] ),
        .Q(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[7]_srl6_n_0 ));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[6]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_20_V_re_reg_1876_pp0_iter6_reg_reg[7]_srl6_n_0 ),
        .Q(pixel_window_20_V_re_reg_1876_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[0]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[1]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[2]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[3]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[4]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[5]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[6]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_20_V_re_reg_1876_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_20_V[7]),
        .Q(\pixel_window_20_V_re_reg_1876_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[0] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[1] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[2] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[3] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[4] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[5] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[6]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[6] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[7]_srl6 " *) 
  SRL16E \pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_21_V_re_reg_1871_reg_n_0_[7] ),
        .Q(\pixel_window_21_V_re_reg_1871_pp0_iter6_reg_reg[7]_srl6_n_0 ));
  FDRE \pixel_window_21_V_re_reg_1871_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[0]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[1]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[2]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[3]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[4]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[5]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[6]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_21_V_re_reg_1871_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_21_V[7]),
        .Q(\pixel_window_21_V_re_reg_1871_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[0] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[1] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[2] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[3] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[4] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[5] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[6] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_22_V_re_reg_1866_reg_n_0_[7] ),
        .Q(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[7]_srl7_n_0 ));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[0]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[1]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[2]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[3]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[4]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[5]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[6]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_22_V_re_reg_1866_pp0_iter7_reg_reg[7]_srl7_n_0 ),
        .Q(pixel_window_22_V_re_reg_1866_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[0]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[1]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[2]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[3]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[4]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[5]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[6]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_22_V_re_reg_1866_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_22_V[7]),
        .Q(\pixel_window_22_V_re_reg_1866_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[0] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[1] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[2] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[3] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[4] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[5] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[6] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_23_V_re_reg_1861_reg_n_0_[7] ),
        .Q(\pixel_window_23_V_re_reg_1861_pp0_iter7_reg_reg[7]_srl7_n_0 ));
  FDRE \pixel_window_23_V_re_reg_1861_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[0]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[1]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[2]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[3]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[4]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[5]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[6]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_23_V_re_reg_1861_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_23_V[7]),
        .Q(\pixel_window_23_V_re_reg_1861_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[0] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[1]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[1] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[1]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[2]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[2] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[2]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[3]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[3] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[3]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[4]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[4] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[4]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[5]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[5] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[5]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[6]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[6] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[6]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[7]_srl8 " *) 
  SRL16E \pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_24_V_re_reg_1856_reg_n_0_[7] ),
        .Q(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[7]_srl8_n_0 ));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[0]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[1]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[2]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[3]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[4]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[5]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[6]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_24_V_re_reg_1856_pp0_iter8_reg_reg[7]_srl8_n_0 ),
        .Q(pixel_window_24_V_re_reg_1856_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[0]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[1]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[2]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[3]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[4]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[5]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[6]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_24_V_re_reg_1856_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_24_V[7]),
        .Q(\pixel_window_24_V_re_reg_1856_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[0] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[1]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[1] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[1]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[2]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[2] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[2]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[3]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[3] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[3]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[4]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[4] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[4]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[5]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[5] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[5]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[6]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[6] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[6]_srl8_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[7]_srl8 " *) 
  SRL16E \pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_25_V_re_reg_1851_reg_n_0_[7] ),
        .Q(\pixel_window_25_V_re_reg_1851_pp0_iter8_reg_reg[7]_srl8_n_0 ));
  FDRE \pixel_window_25_V_re_reg_1851_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[0]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[1]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[2]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[3]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[4]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[5]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[6]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_25_V_re_reg_1851_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_25_V[7]),
        .Q(\pixel_window_25_V_re_reg_1851_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[0]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[1]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[2]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[3]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[4]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[5]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[6]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[7]_srl9_n_0 ),
        .Q(pixel_window_26_V_re_reg_1846_pp0_iter10_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[0] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[1]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[1] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[2]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[2] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[3]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[3] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[4]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[4] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[5]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[5] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[6]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[6] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[6]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[7]_srl9 " *) 
  SRL16E \pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_26_V_re_reg_1846_reg_n_0_[7] ),
        .Q(\pixel_window_26_V_re_reg_1846_pp0_iter9_reg_reg[7]_srl9_n_0 ));
  FDRE \pixel_window_26_V_re_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[0]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[1]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[2]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[3]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[4]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[5]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[6]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_26_V_re_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_26_V[7]),
        .Q(\pixel_window_26_V_re_reg_1846_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[0] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[1]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[1] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[2]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[2] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[3]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[3] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[4]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[4] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[5]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[5] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[6]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[6] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[6]_srl9_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[7]_srl9 " *) 
  SRL16E \pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_27_V_re_reg_1841_reg_n_0_[7] ),
        .Q(\pixel_window_27_V_re_reg_1841_pp0_iter9_reg_reg[7]_srl9_n_0 ));
  FDRE \pixel_window_27_V_re_reg_1841_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[0]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[1]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[2]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[3]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[4]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[5]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[6]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_27_V_re_reg_1841_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_27_V[7]),
        .Q(\pixel_window_27_V_re_reg_1841_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[0]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[0] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[1]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[1] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[2]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[2] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[3]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[3] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[3]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[4]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[4] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[4]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[5]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[5]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[5] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[5]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[6]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[6]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[6] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[6]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[7]_srl10 " *) 
  SRL16E \pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[7]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_28_V_re_reg_1836_reg_n_0_[7] ),
        .Q(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[7]_srl10_n_0 ));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[0]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[1]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[2]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[3]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[4]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[5]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[6]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_28_V_re_reg_1836_pp0_iter10_reg_reg[7]_srl10_n_0 ),
        .Q(pixel_window_28_V_re_reg_1836_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[0]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[1]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[2]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[3]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[4]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[5]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[6]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_28_V_re_reg_1836_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_28_V[7]),
        .Q(\pixel_window_28_V_re_reg_1836_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[0]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[0] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[1]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[1] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[2]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[2] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[3]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[3] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[3]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[4]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[4]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[4] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[4]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[5]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[5]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[5] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[5]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[6]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[6]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[6] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[6]_srl10_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[7]_srl10 " *) 
  SRL16E \pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[7]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_29_V_re_reg_1831_reg_n_0_[7] ),
        .Q(\pixel_window_29_V_re_reg_1831_pp0_iter10_reg_reg[7]_srl10_n_0 ));
  FDRE \pixel_window_29_V_re_reg_1831_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[0]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[1]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[2]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[3]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[4]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[5]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[6]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_29_V_re_reg_1831_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_29_V[7]),
        .Q(\pixel_window_29_V_re_reg_1831_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[0] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[1]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[1] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[2]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[2] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[3] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[4]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[4]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[4] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[4]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[5]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[5]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[5] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[5]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[6]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[6]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[6] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[6]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[7]_srl11 " *) 
  SRL16E \pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[7]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_30_V_re_reg_1826_reg_n_0_[7] ),
        .Q(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[7]_srl11_n_0 ));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[0]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[1]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[2]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[3]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[4]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[5]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[6]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_30_V_re_reg_1826_pp0_iter11_reg_reg[7]_srl11_n_0 ),
        .Q(pixel_window_30_V_re_reg_1826_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[0]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[1]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[2]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[3]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[4]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[5]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[6]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_30_V_re_reg_1826_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_30_V[7]),
        .Q(\pixel_window_30_V_re_reg_1826_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[0] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[1]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[1] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[2]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[2] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[3] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[4]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[4]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[4] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[4]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[5]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[5]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[5] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[5]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[6]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[6]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[6] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[6]_srl11_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[7]_srl11 " *) 
  SRL16E \pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[7]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_31_V_re_reg_1821_reg_n_0_[7] ),
        .Q(\pixel_window_31_V_re_reg_1821_pp0_iter11_reg_reg[7]_srl11_n_0 ));
  FDRE \pixel_window_31_V_re_reg_1821_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[0]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[1]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[2]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[3]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[4]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[5]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[6]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_31_V_re_reg_1821_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_31_V[7]),
        .Q(\pixel_window_31_V_re_reg_1821_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[0] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[0]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[1]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[1] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[1]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[2]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[2] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[2]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[3]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[3] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[3]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[4]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[4] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[4]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[5]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[5] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[5]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[6]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[6] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[6]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[7]_srl12 " *) 
  SRL16E \pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_32_V_re_reg_1816_reg_n_0_[7] ),
        .Q(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[7]_srl12_n_0 ));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[0]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[1]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[2]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[3]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[4]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[5]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[6]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_32_V_re_reg_1816_pp0_iter12_reg_reg[7]_srl12_n_0 ),
        .Q(pixel_window_32_V_re_reg_1816_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[0]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[1]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[2]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[3]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[4]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[5]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[6]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_32_V_re_reg_1816_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_32_V[7]),
        .Q(\pixel_window_32_V_re_reg_1816_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[0] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[0]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[1]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[1] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[1]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[2]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[2] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[2]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[3]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[3] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[3]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[4]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[4] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[4]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[5]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[5] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[5]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[6]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[6] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[6]_srl12_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[7]_srl12 " *) 
  SRL16E \pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_33_V_re_reg_1811_reg_n_0_[7] ),
        .Q(\pixel_window_33_V_re_reg_1811_pp0_iter12_reg_reg[7]_srl12_n_0 ));
  FDRE \pixel_window_33_V_re_reg_1811_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[0]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[1]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[2]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[3]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[4]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[5]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[6]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_33_V_re_reg_1811_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_33_V[7]),
        .Q(\pixel_window_33_V_re_reg_1811_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[0]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[0] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[0]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[1]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[1] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[1]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[2]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[2] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[2]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[3]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[3] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[3]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[4]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[4] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[4]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[5]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[5] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[5]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[6]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[6] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[6]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[7]_srl13 " *) 
  SRL16E \pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_34_V_re_reg_1806_reg_n_0_[7] ),
        .Q(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[7]_srl13_n_0 ));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[0]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[1]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[2]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[3]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[4]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[5]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[6]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_34_V_re_reg_1806_pp0_iter13_reg_reg[7]_srl13_n_0 ),
        .Q(pixel_window_34_V_re_reg_1806_pp0_iter14_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[0]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[1]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[2]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[3]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[4]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[5]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[6]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_34_V_re_reg_1806_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_34_V[7]),
        .Q(\pixel_window_34_V_re_reg_1806_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[0]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[0] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[0]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[1]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[1] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[1]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[2]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[2] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[2]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[3]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[3] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[3]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[4]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[4] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[4]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[5]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[5] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[5]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[6]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[6] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[6]_srl13_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[7]_srl13 " *) 
  SRL16E \pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_35_V_re_reg_1801_reg_n_0_[7] ),
        .Q(\pixel_window_35_V_re_reg_1801_pp0_iter13_reg_reg[7]_srl13_n_0 ));
  FDRE \pixel_window_35_V_re_reg_1801_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[0]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[1]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[2]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[3]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[4]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[5]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[6]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_35_V_re_reg_1801_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_35_V[7]),
        .Q(\pixel_window_35_V_re_reg_1801_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[0] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[0]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[1]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[1]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[1] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[1]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[2]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[2]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[2] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[2]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[3]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[3]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[3] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[3]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[4]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[4]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[4] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[4]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[5]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[5]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[5] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[5]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[6]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[6]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[6] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[6]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[7]_srl14 " *) 
  SRL16E \pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[7]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_36_V_re_reg_1796_reg_n_0_[7] ),
        .Q(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[7]_srl14_n_0 ));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[0]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[1]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[2]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[3]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[4]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[5]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[6]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_36_V_re_reg_1796_pp0_iter14_reg_reg[7]_srl14_n_0 ),
        .Q(pixel_window_36_V_re_reg_1796_pp0_iter15_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[0]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[1]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[2]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[3]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[4]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[5]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[6]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_36_V_re_reg_1796_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_36_V[7]),
        .Q(\pixel_window_36_V_re_reg_1796_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[0] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[0]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[1]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[1]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[1] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[1]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[2]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[2]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[2] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[2]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[3]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[3]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[3] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[3]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[4]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[4]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[4] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[4]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[5]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[5]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[5] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[5]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[6]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[6]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[6] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[6]_srl14_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[7]_srl14 " *) 
  SRL16E \pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[7]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_37_V_re_reg_1791_reg_n_0_[7] ),
        .Q(\pixel_window_37_V_re_reg_1791_pp0_iter14_reg_reg[7]_srl14_n_0 ));
  FDRE \pixel_window_37_V_re_reg_1791_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[0]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[1]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[2]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[3]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[4]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[5]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[6]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_37_V_re_reg_1791_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_37_V[7]),
        .Q(\pixel_window_37_V_re_reg_1791_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[0] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[1]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[1] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[2]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[2] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[3]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[3] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[4]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[4] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[5]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[5] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[6]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[6] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[7]_srl15 " *) 
  SRL16E \pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_38_V_re_reg_1786_reg_n_0_[7] ),
        .Q(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[7]_srl15_n_0 ));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[0]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[1]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[2]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[3]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[4]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[5]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[6]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_38_V_re_reg_1786_pp0_iter15_reg_reg[7]_srl15_n_0 ),
        .Q(pixel_window_38_V_re_reg_1786_pp0_iter16_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[0]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[1]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[2]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[3]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[4]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[5]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[6]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_38_V_re_reg_1786_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_38_V[7]),
        .Q(\pixel_window_38_V_re_reg_1786_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[0] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[1]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[1] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[2]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[2] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[3]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[3] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[4]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[4] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[5]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[5] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[6]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[6] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[7]_srl15 " *) 
  SRL16E \pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_39_V_re_reg_1781_reg_n_0_[7] ),
        .Q(\pixel_window_39_V_re_reg_1781_pp0_iter15_reg_reg[7]_srl15_n_0 ));
  FDRE \pixel_window_39_V_re_reg_1781_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[0]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[1]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[2]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[3]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[4]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[5]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[6]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_39_V_re_reg_1781_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_39_V[7]),
        .Q(\pixel_window_39_V_re_reg_1781_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[0]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[0] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[0]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[1]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[1] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[1]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[2]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[2] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[2]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[3]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[3] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[3]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[4]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[4] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[4]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[5]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[5] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[5]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[6]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[6] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[6]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[7]_srl16 " *) 
  SRL16E \pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_40_V_re_reg_1776_reg_n_0_[7] ),
        .Q(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[7]_srl16_n_0 ));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[0]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[1]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[2]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[3]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[4]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[5]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[6]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_40_V_re_reg_1776_pp0_iter16_reg_reg[7]_srl16_n_0 ),
        .Q(pixel_window_40_V_re_reg_1776_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[0]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[1]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[2]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[3]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[4]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[5]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[6]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_40_V_re_reg_1776_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_40_V[7]),
        .Q(\pixel_window_40_V_re_reg_1776_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[0]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[0] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[0]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[1]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[1]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[1] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[1]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[2]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[2]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[2] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[2]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[3]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[3]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[3] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[3]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[4]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[4]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[4] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[4]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[5]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[5]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[5] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[5]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[6]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[6]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[6] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[6]_srl16_n_0 ));
  (* srl_bus_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[7]_srl16 " *) 
  SRL16E \pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[7]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_41_V_re_reg_1771_reg_n_0_[7] ),
        .Q(\pixel_window_41_V_re_reg_1771_pp0_iter16_reg_reg[7]_srl16_n_0 ));
  FDRE \pixel_window_41_V_re_reg_1771_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[0]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[1]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[2]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[3]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[4]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[5]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[6]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_41_V_re_reg_1771_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_41_V[7]),
        .Q(\pixel_window_41_V_re_reg_1771_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[0] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[1] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[2] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[3] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[4] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[5] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[6] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17 " *) 
  SRLC32E \pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_42_V_re_reg_1766_reg_n_0_[7] ),
        .Q(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[0]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[1]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[2]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[3]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[4]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[5]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[6]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixel_window_42_V_re_reg_1766_pp0_iter17_reg_reg[7]_srl17_n_0 ),
        .Q(pixel_window_42_V_re_reg_1766_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[0]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[1]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[2]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[3]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[4]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[5]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[6]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_42_V_re_reg_1766_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_42_V[7]),
        .Q(\pixel_window_42_V_re_reg_1766_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[0] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[1] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[1]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[2] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[2]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[3] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[3]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[4] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[4]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[5] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[5]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[6] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[6]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17 " *) 
  SRLC32E \pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_43_V_re_reg_1761_reg_n_0_[7] ),
        .Q(\pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17_n_0 ),
        .Q31(\NLW_pixel_window_43_V_re_reg_1761_pp0_iter17_reg_reg[7]_srl17_Q31_UNCONNECTED ));
  FDRE \pixel_window_43_V_re_reg_1761_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[0]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[1]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[2]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[3]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[4]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[5]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[6]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_43_V_re_reg_1761_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_43_V[7]),
        .Q(\pixel_window_43_V_re_reg_1761_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[0] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[1] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[2] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[3] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[4] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[5] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[6] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_44_V_re_reg_1756_reg_n_0_[7] ),
        .Q(\pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_44_V_re_reg_1756_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \pixel_window_44_V_re_reg_1756_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[0]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[1]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[2]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[3]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[4]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[5]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[6]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_44_V_re_reg_1756_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_44_V[7]),
        .Q(\pixel_window_44_V_re_reg_1756_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[0] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[1] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[2] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[3] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[4] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[5] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[6] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_45_V_re_reg_1751_reg_n_0_[7] ),
        .Q(\pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_45_V_re_reg_1751_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \pixel_window_45_V_re_reg_1751_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[0]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[1]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[2]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[3]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[4]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[5]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[6]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_45_V_re_reg_1751_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_45_V[7]),
        .Q(\pixel_window_45_V_re_reg_1751_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[0] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[1] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[2] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[3] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[4] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[5] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[6] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_46_V_re_reg_1746_reg_n_0_[7] ),
        .Q(\pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_46_V_re_reg_1746_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \pixel_window_46_V_re_reg_1746_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[0]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[1]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[2]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[3]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[4]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[5]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[6]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_46_V_re_reg_1746_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_46_V[7]),
        .Q(\pixel_window_46_V_re_reg_1746_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[0] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[1] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[2] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[3] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[4] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[5] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[6] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_47_V_re_reg_1741_reg_n_0_[7] ),
        .Q(\pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_47_V_re_reg_1741_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \pixel_window_47_V_re_reg_1741_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[0]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[1]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[2]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[3]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[4]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[5]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[6]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_47_V_re_reg_1741_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_47_V[7]),
        .Q(\pixel_window_47_V_re_reg_1741_reg_n_0_[7] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[0] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[1] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[2] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[3] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[4] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[5] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[6] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18 " *) 
  SRLC32E \pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\pixel_window_48_V_re_reg_1736_reg_n_0_[7] ),
        .Q(\pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18_n_0 ),
        .Q31(\NLW_pixel_window_48_V_re_reg_1736_pp0_iter18_reg_reg[7]_srl18_Q31_UNCONNECTED ));
  FDRE \pixel_window_48_V_re_reg_1736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[0]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[1]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[2]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[3]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[4]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[5]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[6]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_window_48_V_re_reg_1736_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_48_V[7]),
        .Q(\pixel_window_48_V_re_reg_1736_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[0]),
        .Q(pixel_window_6_V_rea_reg_1946[0]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[1]),
        .Q(pixel_window_6_V_rea_reg_1946[1]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[2]),
        .Q(pixel_window_6_V_rea_reg_1946[2]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[3]),
        .Q(pixel_window_6_V_rea_reg_1946[3]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[4]),
        .Q(pixel_window_6_V_rea_reg_1946[4]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[5]),
        .Q(pixel_window_6_V_rea_reg_1946[5]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[6]),
        .Q(pixel_window_6_V_rea_reg_1946[6]),
        .R(1'b0));
  FDRE \pixel_window_6_V_rea_reg_1946_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_6_V[7]),
        .Q(pixel_window_6_V_rea_reg_1946[7]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[0]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[1]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[2]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[3]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[4]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[5]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[6]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V_rea_reg_1936[7]),
        .Q(pixel_window_8_V_rea_reg_1936_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[0]),
        .Q(pixel_window_8_V_rea_reg_1936[0]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[1]),
        .Q(pixel_window_8_V_rea_reg_1936[1]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[2]),
        .Q(pixel_window_8_V_rea_reg_1936[2]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[3]),
        .Q(pixel_window_8_V_rea_reg_1936[3]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[4]),
        .Q(pixel_window_8_V_rea_reg_1936[4]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[5]),
        .Q(pixel_window_8_V_rea_reg_1936[5]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[6]),
        .Q(pixel_window_8_V_rea_reg_1936[6]),
        .R(1'b0));
  FDRE \pixel_window_8_V_rea_reg_1936_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_8_V[7]),
        .Q(pixel_window_8_V_rea_reg_1936[7]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[0]),
        .Q(pixel_window_9_V_rea_reg_1931[0]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[1]),
        .Q(pixel_window_9_V_rea_reg_1931[1]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[2]),
        .Q(pixel_window_9_V_rea_reg_1931[2]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[3]),
        .Q(pixel_window_9_V_rea_reg_1931[3]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[4]),
        .Q(pixel_window_9_V_rea_reg_1931[4]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[5]),
        .Q(pixel_window_9_V_rea_reg_1931[5]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[6]),
        .Q(pixel_window_9_V_rea_reg_1931[6]),
        .R(1'b0));
  FDRE \pixel_window_9_V_rea_reg_1931_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pixel_window_9_V[7]),
        .Q(pixel_window_9_V_rea_reg_1931[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_10 
       (.I0(p_Val2_46_reg_2322_reg_n_97),
        .I1(p_Val2_92_reg_2339_reg_n_97),
        .O(\tmp_s_reg_2352[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_12 
       (.I0(p_Val2_47_reg_2327_reg_n_94),
        .I1(tmp5_fu_1243_p2[11]),
        .O(\tmp_s_reg_2352[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_13 
       (.I0(p_Val2_47_reg_2327_reg_n_95),
        .I1(tmp5_fu_1243_p2[10]),
        .O(\tmp_s_reg_2352[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_14 
       (.I0(p_Val2_47_reg_2327_reg_n_96),
        .I1(tmp5_fu_1243_p2[9]),
        .O(\tmp_s_reg_2352[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_15 
       (.I0(p_Val2_47_reg_2327_reg_n_97),
        .I1(tmp5_fu_1243_p2[8]),
        .O(\tmp_s_reg_2352[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_3 
       (.I0(tmp3_fu_1238_p2[11]),
        .I1(tmp4_cast_fu_1259_p1[11]),
        .O(\tmp_s_reg_2352[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_4 
       (.I0(tmp3_fu_1238_p2[10]),
        .I1(tmp4_cast_fu_1259_p1[10]),
        .O(\tmp_s_reg_2352[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_5 
       (.I0(tmp3_fu_1238_p2[9]),
        .I1(tmp4_cast_fu_1259_p1[9]),
        .O(\tmp_s_reg_2352[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_6 
       (.I0(tmp3_fu_1238_p2[8]),
        .I1(tmp4_cast_fu_1259_p1[8]),
        .O(\tmp_s_reg_2352[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_7 
       (.I0(p_Val2_46_reg_2322_reg_n_94),
        .I1(p_Val2_92_reg_2339_reg_n_94),
        .O(\tmp_s_reg_2352[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_8 
       (.I0(p_Val2_46_reg_2322_reg_n_95),
        .I1(p_Val2_92_reg_2339_reg_n_95),
        .O(\tmp_s_reg_2352[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[11]_i_9 
       (.I0(p_Val2_46_reg_2322_reg_n_96),
        .I1(p_Val2_92_reg_2339_reg_n_96),
        .O(\tmp_s_reg_2352[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_10 
       (.I0(p_Val2_46_reg_2322_reg_n_92),
        .I1(p_Val2_92_reg_2339_reg_n_92),
        .O(\tmp_s_reg_2352[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_11 
       (.I0(p_Val2_46_reg_2322_reg_n_93),
        .I1(p_Val2_92_reg_2339_reg_n_93),
        .O(\tmp_s_reg_2352[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_3 
       (.I0(tmp3_fu_1238_p2[15]),
        .I1(tmp4_cast_fu_1259_p1[15]),
        .O(\tmp_s_reg_2352[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_4 
       (.I0(tmp3_fu_1238_p2[14]),
        .I1(tmp4_cast_fu_1259_p1[14]),
        .O(\tmp_s_reg_2352[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_5 
       (.I0(tmp3_fu_1238_p2[13]),
        .I1(tmp4_cast_fu_1259_p1[13]),
        .O(\tmp_s_reg_2352[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_6 
       (.I0(tmp3_fu_1238_p2[12]),
        .I1(tmp4_cast_fu_1259_p1[12]),
        .O(\tmp_s_reg_2352[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_2352[15]_i_7 
       (.I0(p_Val2_92_reg_2339_reg_n_90),
        .O(\tmp_s_reg_2352[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_8 
       (.I0(p_Val2_92_reg_2339_reg_n_90),
        .I1(p_Val2_46_reg_2322_reg_n_90),
        .O(\tmp_s_reg_2352[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[15]_i_9 
       (.I0(p_Val2_46_reg_2322_reg_n_91),
        .I1(p_Val2_92_reg_2339_reg_n_91),
        .O(\tmp_s_reg_2352[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_2352[19]_i_10 
       (.I0(tmp5_fu_1243_p2[15]),
        .O(\tmp_s_reg_2352[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_11 
       (.I0(tmp5_fu_1243_p2[15]),
        .I1(p_Val2_47_reg_2327_reg_n_90),
        .O(\tmp_s_reg_2352[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_12 
       (.I0(p_Val2_47_reg_2327_reg_n_91),
        .I1(tmp5_fu_1243_p2[14]),
        .O(\tmp_s_reg_2352[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_13 
       (.I0(p_Val2_47_reg_2327_reg_n_92),
        .I1(tmp5_fu_1243_p2[13]),
        .O(\tmp_s_reg_2352[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_14 
       (.I0(p_Val2_47_reg_2327_reg_n_93),
        .I1(tmp5_fu_1243_p2[12]),
        .O(\tmp_s_reg_2352[19]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_2352[19]_i_16 
       (.I0(p_Val2_45_reg_2316_reg_n_90),
        .O(\tmp_s_reg_2352[19]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_17 
       (.I0(p_Val2_45_reg_2316_reg_n_90),
        .I1(p_Val2_48_reg_2333_reg_n_90),
        .O(\tmp_s_reg_2352[19]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_18 
       (.I0(p_Val2_45_reg_2316_reg_n_91),
        .I1(p_Val2_48_reg_2333_reg_n_91),
        .O(\tmp_s_reg_2352[19]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_19 
       (.I0(p_Val2_45_reg_2316_reg_n_92),
        .I1(p_Val2_48_reg_2333_reg_n_92),
        .O(\tmp_s_reg_2352[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_20 
       (.I0(p_Val2_45_reg_2316_reg_n_93),
        .I1(p_Val2_48_reg_2333_reg_n_93),
        .O(\tmp_s_reg_2352[19]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_23 
       (.I0(p_Val2_45_reg_2316_reg_n_94),
        .I1(p_Val2_48_reg_2333_reg_n_94),
        .O(\tmp_s_reg_2352[19]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_24 
       (.I0(p_Val2_45_reg_2316_reg_n_95),
        .I1(p_Val2_48_reg_2333_reg_n_95),
        .O(\tmp_s_reg_2352[19]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_25 
       (.I0(p_Val2_45_reg_2316_reg_n_96),
        .I1(p_Val2_48_reg_2333_reg_n_96),
        .O(\tmp_s_reg_2352[19]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_26 
       (.I0(p_Val2_45_reg_2316_reg_n_97),
        .I1(p_Val2_48_reg_2333_reg_n_97),
        .O(\tmp_s_reg_2352[19]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_28 
       (.I0(p_Val2_45_reg_2316_reg_n_98),
        .I1(p_Val2_48_reg_2333_reg_n_98),
        .O(\tmp_s_reg_2352[19]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_29 
       (.I0(p_Val2_45_reg_2316_reg_n_99),
        .I1(p_Val2_48_reg_2333_reg_n_99),
        .O(\tmp_s_reg_2352[19]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[19]_i_3 
       (.I0(tmp3_fu_1238_p2[18]),
        .I1(tmp3_fu_1238_p2[19]),
        .O(\tmp_s_reg_2352[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_30 
       (.I0(p_Val2_45_reg_2316_reg_n_100),
        .I1(p_Val2_48_reg_2333_reg_n_100),
        .O(\tmp_s_reg_2352[19]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_31 
       (.I0(p_Val2_45_reg_2316_reg_n_101),
        .I1(p_Val2_48_reg_2333_reg_n_101),
        .O(\tmp_s_reg_2352[19]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_32 
       (.I0(p_Val2_45_reg_2316_reg_n_102),
        .I1(p_Val2_48_reg_2333_reg_n_102),
        .O(\tmp_s_reg_2352[19]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_33 
       (.I0(p_Val2_45_reg_2316_reg_n_103),
        .I1(p_Val2_48_reg_2333_reg_n_103),
        .O(\tmp_s_reg_2352[19]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_34 
       (.I0(p_Val2_45_reg_2316_reg_n_104),
        .I1(p_Val2_48_reg_2333_reg_n_104),
        .O(\tmp_s_reg_2352[19]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_35 
       (.I0(p_Val2_45_reg_2316_reg_n_105),
        .I1(p_Val2_48_reg_2333_reg_n_105),
        .O(\tmp_s_reg_2352[19]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[19]_i_4 
       (.I0(\tmp_s_reg_2352_reg[19]_i_2_n_2 ),
        .I1(tmp3_fu_1238_p2[18]),
        .O(\tmp_s_reg_2352[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[19]_i_5 
       (.I0(\tmp_s_reg_2352_reg[19]_i_2_n_2 ),
        .I1(tmp3_fu_1238_p2[17]),
        .O(\tmp_s_reg_2352[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_6 
       (.I0(tmp3_fu_1238_p2[16]),
        .I1(tmp4_cast_fu_1259_p1[16]),
        .O(\tmp_s_reg_2352[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[19]_i_9 
       (.I0(tmp5_fu_1243_p2[15]),
        .I1(\tmp_s_reg_2352_reg[19]_i_21_n_3 ),
        .O(\tmp_s_reg_2352[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_10 
       (.I0(p_Val2_92_reg_2339_reg_n_85),
        .I1(p_Val2_92_reg_2339_reg_n_84),
        .O(\tmp_s_reg_2352[20]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_11 
       (.I0(p_Val2_92_reg_2339_reg_n_86),
        .I1(p_Val2_92_reg_2339_reg_n_85),
        .O(\tmp_s_reg_2352[20]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_3 
       (.I0(tmp3_fu_1238_p2[20]),
        .I1(tmp3_fu_1238_p2[21]),
        .O(\tmp_s_reg_2352[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_4 
       (.I0(tmp3_fu_1238_p2[19]),
        .I1(tmp3_fu_1238_p2[20]),
        .O(\tmp_s_reg_2352[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_5 
       (.I0(p_Val2_92_reg_2339_reg_n_87),
        .I1(p_Val2_92_reg_2339_reg_n_86),
        .O(\tmp_s_reg_2352[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_6 
       (.I0(p_Val2_92_reg_2339_reg_n_88),
        .I1(p_Val2_92_reg_2339_reg_n_87),
        .O(\tmp_s_reg_2352[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_7 
       (.I0(p_Val2_92_reg_2339_reg_n_89),
        .I1(p_Val2_92_reg_2339_reg_n_88),
        .O(\tmp_s_reg_2352[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_2352[20]_i_8 
       (.I0(p_Val2_92_reg_2339_reg_n_90),
        .I1(p_Val2_92_reg_2339_reg_n_89),
        .O(\tmp_s_reg_2352[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_10 
       (.I0(tmp3_fu_1238_p2[2]),
        .I1(tmp4_cast_fu_1259_p1[2]),
        .O(\tmp_s_reg_2352[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_11 
       (.I0(tmp3_fu_1238_p2[1]),
        .I1(tmp4_cast_fu_1259_p1[1]),
        .O(\tmp_s_reg_2352[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_12 
       (.I0(tmp3_fu_1238_p2[0]),
        .I1(tmp4_cast_fu_1259_p1[0]),
        .O(\tmp_s_reg_2352[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_13 
       (.I0(p_Val2_46_reg_2322_reg_n_98),
        .I1(p_Val2_92_reg_2339_reg_n_98),
        .O(\tmp_s_reg_2352[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_14 
       (.I0(p_Val2_46_reg_2322_reg_n_99),
        .I1(p_Val2_92_reg_2339_reg_n_99),
        .O(\tmp_s_reg_2352[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_15 
       (.I0(p_Val2_46_reg_2322_reg_n_100),
        .I1(p_Val2_92_reg_2339_reg_n_100),
        .O(\tmp_s_reg_2352[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_16 
       (.I0(p_Val2_46_reg_2322_reg_n_101),
        .I1(p_Val2_92_reg_2339_reg_n_101),
        .O(\tmp_s_reg_2352[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_18 
       (.I0(p_Val2_46_reg_2322_reg_n_102),
        .I1(p_Val2_92_reg_2339_reg_n_102),
        .O(\tmp_s_reg_2352[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_19 
       (.I0(p_Val2_46_reg_2322_reg_n_103),
        .I1(p_Val2_92_reg_2339_reg_n_103),
        .O(\tmp_s_reg_2352[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_20 
       (.I0(p_Val2_46_reg_2322_reg_n_104),
        .I1(p_Val2_92_reg_2339_reg_n_104),
        .O(\tmp_s_reg_2352[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_21 
       (.I0(p_Val2_46_reg_2322_reg_n_105),
        .I1(p_Val2_92_reg_2339_reg_n_105),
        .O(\tmp_s_reg_2352[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_23 
       (.I0(p_Val2_47_reg_2327_reg_n_98),
        .I1(tmp5_fu_1243_p2[7]),
        .O(\tmp_s_reg_2352[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_24 
       (.I0(p_Val2_47_reg_2327_reg_n_99),
        .I1(tmp5_fu_1243_p2[6]),
        .O(\tmp_s_reg_2352[7]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_25 
       (.I0(p_Val2_47_reg_2327_reg_n_100),
        .I1(tmp5_fu_1243_p2[5]),
        .O(\tmp_s_reg_2352[7]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_26 
       (.I0(p_Val2_47_reg_2327_reg_n_101),
        .I1(tmp5_fu_1243_p2[4]),
        .O(\tmp_s_reg_2352[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_27 
       (.I0(p_Val2_47_reg_2327_reg_n_102),
        .I1(tmp5_fu_1243_p2[3]),
        .O(\tmp_s_reg_2352[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_28 
       (.I0(p_Val2_47_reg_2327_reg_n_103),
        .I1(tmp5_fu_1243_p2[2]),
        .O(\tmp_s_reg_2352[7]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_29 
       (.I0(p_Val2_47_reg_2327_reg_n_104),
        .I1(tmp5_fu_1243_p2[1]),
        .O(\tmp_s_reg_2352[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_30 
       (.I0(p_Val2_47_reg_2327_reg_n_105),
        .I1(tmp5_fu_1243_p2[0]),
        .O(\tmp_s_reg_2352[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_4 
       (.I0(tmp3_fu_1238_p2[7]),
        .I1(tmp4_cast_fu_1259_p1[7]),
        .O(\tmp_s_reg_2352[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_5 
       (.I0(tmp3_fu_1238_p2[6]),
        .I1(tmp4_cast_fu_1259_p1[6]),
        .O(\tmp_s_reg_2352[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_6 
       (.I0(tmp3_fu_1238_p2[5]),
        .I1(tmp4_cast_fu_1259_p1[5]),
        .O(\tmp_s_reg_2352[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_7 
       (.I0(tmp3_fu_1238_p2[4]),
        .I1(tmp4_cast_fu_1259_p1[4]),
        .O(\tmp_s_reg_2352[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_2352[7]_i_9 
       (.I0(tmp3_fu_1238_p2[3]),
        .I1(tmp4_cast_fu_1259_p1[3]),
        .O(\tmp_s_reg_2352[7]_i_9_n_0 ));
  FDRE \tmp_s_reg_2352_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[10]),
        .Q(tmp_s_reg_2352[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[11]),
        .Q(tmp_s_reg_2352[11]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_2352_reg[11]_i_1 
       (.CI(\tmp_s_reg_2352_reg[7]_i_1_n_0 ),
        .CO({\tmp_s_reg_2352_reg[11]_i_1_n_0 ,\tmp_s_reg_2352_reg[11]_i_1_n_1 ,\tmp_s_reg_2352_reg[11]_i_1_n_2 ,\tmp_s_reg_2352_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_fu_1238_p2[11:8]),
        .O(tmp_s_fu_1263_p2[11:8]),
        .S({\tmp_s_reg_2352[11]_i_3_n_0 ,\tmp_s_reg_2352[11]_i_4_n_0 ,\tmp_s_reg_2352[11]_i_5_n_0 ,\tmp_s_reg_2352[11]_i_6_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[11]_i_11 
       (.CI(\tmp_s_reg_2352_reg[7]_i_17_n_0 ),
        .CO({\tmp_s_reg_2352_reg[11]_i_11_n_0 ,\tmp_s_reg_2352_reg[11]_i_11_n_1 ,\tmp_s_reg_2352_reg[11]_i_11_n_2 ,\tmp_s_reg_2352_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_47_reg_2327_reg_n_94,p_Val2_47_reg_2327_reg_n_95,p_Val2_47_reg_2327_reg_n_96,p_Val2_47_reg_2327_reg_n_97}),
        .O(tmp4_cast_fu_1259_p1[11:8]),
        .S({\tmp_s_reg_2352[11]_i_12_n_0 ,\tmp_s_reg_2352[11]_i_13_n_0 ,\tmp_s_reg_2352[11]_i_14_n_0 ,\tmp_s_reg_2352[11]_i_15_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[11]_i_2 
       (.CI(\tmp_s_reg_2352_reg[7]_i_3_n_0 ),
        .CO({\tmp_s_reg_2352_reg[11]_i_2_n_0 ,\tmp_s_reg_2352_reg[11]_i_2_n_1 ,\tmp_s_reg_2352_reg[11]_i_2_n_2 ,\tmp_s_reg_2352_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_46_reg_2322_reg_n_94,p_Val2_46_reg_2322_reg_n_95,p_Val2_46_reg_2322_reg_n_96,p_Val2_46_reg_2322_reg_n_97}),
        .O(tmp3_fu_1238_p2[11:8]),
        .S({\tmp_s_reg_2352[11]_i_7_n_0 ,\tmp_s_reg_2352[11]_i_8_n_0 ,\tmp_s_reg_2352[11]_i_9_n_0 ,\tmp_s_reg_2352[11]_i_10_n_0 }));
  FDRE \tmp_s_reg_2352_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[12]),
        .Q(tmp_s_reg_2352[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[13]),
        .Q(tmp_s_reg_2352[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[14]),
        .Q(tmp_s_reg_2352[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[15]),
        .Q(tmp_s_reg_2352[15]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_2352_reg[15]_i_1 
       (.CI(\tmp_s_reg_2352_reg[11]_i_1_n_0 ),
        .CO({\tmp_s_reg_2352_reg[15]_i_1_n_0 ,\tmp_s_reg_2352_reg[15]_i_1_n_1 ,\tmp_s_reg_2352_reg[15]_i_1_n_2 ,\tmp_s_reg_2352_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_fu_1238_p2[15:12]),
        .O(tmp_s_fu_1263_p2[15:12]),
        .S({\tmp_s_reg_2352[15]_i_3_n_0 ,\tmp_s_reg_2352[15]_i_4_n_0 ,\tmp_s_reg_2352[15]_i_5_n_0 ,\tmp_s_reg_2352[15]_i_6_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[15]_i_2 
       (.CI(\tmp_s_reg_2352_reg[11]_i_2_n_0 ),
        .CO({\tmp_s_reg_2352_reg[15]_i_2_n_0 ,\tmp_s_reg_2352_reg[15]_i_2_n_1 ,\tmp_s_reg_2352_reg[15]_i_2_n_2 ,\tmp_s_reg_2352_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_2352[15]_i_7_n_0 ,p_Val2_46_reg_2322_reg_n_91,p_Val2_46_reg_2322_reg_n_92,p_Val2_46_reg_2322_reg_n_93}),
        .O(tmp3_fu_1238_p2[15:12]),
        .S({\tmp_s_reg_2352[15]_i_8_n_0 ,\tmp_s_reg_2352[15]_i_9_n_0 ,\tmp_s_reg_2352[15]_i_10_n_0 ,\tmp_s_reg_2352[15]_i_11_n_0 }));
  FDRE \tmp_s_reg_2352_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[16]),
        .Q(tmp_s_reg_2352[16]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[17]),
        .Q(tmp_s_reg_2352[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[18]),
        .Q(tmp_s_reg_2352[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[19]),
        .Q(tmp_s_reg_2352[19]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_1 
       (.CI(\tmp_s_reg_2352_reg[15]_i_1_n_0 ),
        .CO({\tmp_s_reg_2352_reg[19]_i_1_n_0 ,\tmp_s_reg_2352_reg[19]_i_1_n_1 ,\tmp_s_reg_2352_reg[19]_i_1_n_2 ,\tmp_s_reg_2352_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp3_fu_1238_p2[18],\tmp_s_reg_2352_reg[19]_i_2_n_2 ,tmp3_fu_1238_p2[17:16]}),
        .O(tmp_s_fu_1263_p2[19:16]),
        .S({\tmp_s_reg_2352[19]_i_3_n_0 ,\tmp_s_reg_2352[19]_i_4_n_0 ,\tmp_s_reg_2352[19]_i_5_n_0 ,\tmp_s_reg_2352[19]_i_6_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_15 
       (.CI(\tmp_s_reg_2352_reg[19]_i_22_n_0 ),
        .CO({\tmp_s_reg_2352_reg[19]_i_15_n_0 ,\tmp_s_reg_2352_reg[19]_i_15_n_1 ,\tmp_s_reg_2352_reg[19]_i_15_n_2 ,\tmp_s_reg_2352_reg[19]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_45_reg_2316_reg_n_94,p_Val2_45_reg_2316_reg_n_95,p_Val2_45_reg_2316_reg_n_96,p_Val2_45_reg_2316_reg_n_97}),
        .O(tmp5_fu_1243_p2[11:8]),
        .S({\tmp_s_reg_2352[19]_i_23_n_0 ,\tmp_s_reg_2352[19]_i_24_n_0 ,\tmp_s_reg_2352[19]_i_25_n_0 ,\tmp_s_reg_2352[19]_i_26_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_2 
       (.CI(\tmp_s_reg_2352_reg[19]_i_7_n_0 ),
        .CO({\NLW_tmp_s_reg_2352_reg[19]_i_2_CO_UNCONNECTED [3:2],\tmp_s_reg_2352_reg[19]_i_2_n_2 ,\NLW_tmp_s_reg_2352_reg[19]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp5_fu_1243_p2[15]}),
        .O({\NLW_tmp_s_reg_2352_reg[19]_i_2_O_UNCONNECTED [3:1],tmp4_cast_fu_1259_p1[16]}),
        .S({1'b0,1'b0,1'b1,\tmp_s_reg_2352[19]_i_9_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_21 
       (.CI(\tmp_s_reg_2352_reg[19]_i_8_n_0 ),
        .CO({\NLW_tmp_s_reg_2352_reg[19]_i_21_CO_UNCONNECTED [3:1],\tmp_s_reg_2352_reg[19]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_s_reg_2352_reg[19]_i_21_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_22 
       (.CI(\tmp_s_reg_2352_reg[19]_i_27_n_0 ),
        .CO({\tmp_s_reg_2352_reg[19]_i_22_n_0 ,\tmp_s_reg_2352_reg[19]_i_22_n_1 ,\tmp_s_reg_2352_reg[19]_i_22_n_2 ,\tmp_s_reg_2352_reg[19]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_45_reg_2316_reg_n_98,p_Val2_45_reg_2316_reg_n_99,p_Val2_45_reg_2316_reg_n_100,p_Val2_45_reg_2316_reg_n_101}),
        .O(tmp5_fu_1243_p2[7:4]),
        .S({\tmp_s_reg_2352[19]_i_28_n_0 ,\tmp_s_reg_2352[19]_i_29_n_0 ,\tmp_s_reg_2352[19]_i_30_n_0 ,\tmp_s_reg_2352[19]_i_31_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_27 
       (.CI(1'b0),
        .CO({\tmp_s_reg_2352_reg[19]_i_27_n_0 ,\tmp_s_reg_2352_reg[19]_i_27_n_1 ,\tmp_s_reg_2352_reg[19]_i_27_n_2 ,\tmp_s_reg_2352_reg[19]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_45_reg_2316_reg_n_102,p_Val2_45_reg_2316_reg_n_103,p_Val2_45_reg_2316_reg_n_104,p_Val2_45_reg_2316_reg_n_105}),
        .O(tmp5_fu_1243_p2[3:0]),
        .S({\tmp_s_reg_2352[19]_i_32_n_0 ,\tmp_s_reg_2352[19]_i_33_n_0 ,\tmp_s_reg_2352[19]_i_34_n_0 ,\tmp_s_reg_2352[19]_i_35_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_7 
       (.CI(\tmp_s_reg_2352_reg[11]_i_11_n_0 ),
        .CO({\tmp_s_reg_2352_reg[19]_i_7_n_0 ,\tmp_s_reg_2352_reg[19]_i_7_n_1 ,\tmp_s_reg_2352_reg[19]_i_7_n_2 ,\tmp_s_reg_2352_reg[19]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_2352[19]_i_10_n_0 ,p_Val2_47_reg_2327_reg_n_91,p_Val2_47_reg_2327_reg_n_92,p_Val2_47_reg_2327_reg_n_93}),
        .O(tmp4_cast_fu_1259_p1[15:12]),
        .S({\tmp_s_reg_2352[19]_i_11_n_0 ,\tmp_s_reg_2352[19]_i_12_n_0 ,\tmp_s_reg_2352[19]_i_13_n_0 ,\tmp_s_reg_2352[19]_i_14_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[19]_i_8 
       (.CI(\tmp_s_reg_2352_reg[19]_i_15_n_0 ),
        .CO({\tmp_s_reg_2352_reg[19]_i_8_n_0 ,\tmp_s_reg_2352_reg[19]_i_8_n_1 ,\tmp_s_reg_2352_reg[19]_i_8_n_2 ,\tmp_s_reg_2352_reg[19]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_2352[19]_i_16_n_0 ,p_Val2_45_reg_2316_reg_n_91,p_Val2_45_reg_2316_reg_n_92,p_Val2_45_reg_2316_reg_n_93}),
        .O(tmp5_fu_1243_p2[15:12]),
        .S({\tmp_s_reg_2352[19]_i_17_n_0 ,\tmp_s_reg_2352[19]_i_18_n_0 ,\tmp_s_reg_2352[19]_i_19_n_0 ,\tmp_s_reg_2352[19]_i_20_n_0 }));
  FDRE \tmp_s_reg_2352_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[20]),
        .Q(tmp_s_reg_2352[20]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_2352_reg[20]_i_1 
       (.CI(\tmp_s_reg_2352_reg[19]_i_1_n_0 ),
        .CO({\NLW_tmp_s_reg_2352_reg[20]_i_1_CO_UNCONNECTED [3:1],\tmp_s_reg_2352_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp3_fu_1238_p2[19]}),
        .O({\NLW_tmp_s_reg_2352_reg[20]_i_1_O_UNCONNECTED [3:2],tmp_s_fu_1263_p2[21:20]}),
        .S({1'b0,1'b0,\tmp_s_reg_2352[20]_i_3_n_0 ,\tmp_s_reg_2352[20]_i_4_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[20]_i_2 
       (.CI(\tmp_s_reg_2352_reg[15]_i_2_n_0 ),
        .CO({\tmp_s_reg_2352_reg[20]_i_2_n_0 ,\tmp_s_reg_2352_reg[20]_i_2_n_1 ,\tmp_s_reg_2352_reg[20]_i_2_n_2 ,\tmp_s_reg_2352_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_92_reg_2339_reg_n_87,p_Val2_92_reg_2339_reg_n_88,p_Val2_92_reg_2339_reg_n_89,p_Val2_92_reg_2339_reg_n_90}),
        .O(tmp3_fu_1238_p2[19:16]),
        .S({\tmp_s_reg_2352[20]_i_5_n_0 ,\tmp_s_reg_2352[20]_i_6_n_0 ,\tmp_s_reg_2352[20]_i_7_n_0 ,\tmp_s_reg_2352[20]_i_8_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[20]_i_9 
       (.CI(\tmp_s_reg_2352_reg[20]_i_2_n_0 ),
        .CO({\NLW_tmp_s_reg_2352_reg[20]_i_9_CO_UNCONNECTED [3:1],\tmp_s_reg_2352_reg[20]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Val2_92_reg_2339_reg_n_86}),
        .O({\NLW_tmp_s_reg_2352_reg[20]_i_9_O_UNCONNECTED [3:2],tmp3_fu_1238_p2[21:20]}),
        .S({1'b0,1'b0,\tmp_s_reg_2352[20]_i_10_n_0 ,\tmp_s_reg_2352[20]_i_11_n_0 }));
  FDRE \tmp_s_reg_2352_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[6]),
        .Q(tmp_s_reg_2352[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[7]),
        .Q(tmp_s_reg_2352[7]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_2352_reg[7]_i_1 
       (.CI(\tmp_s_reg_2352_reg[7]_i_2_n_0 ),
        .CO({\tmp_s_reg_2352_reg[7]_i_1_n_0 ,\tmp_s_reg_2352_reg[7]_i_1_n_1 ,\tmp_s_reg_2352_reg[7]_i_1_n_2 ,\tmp_s_reg_2352_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_fu_1238_p2[7:4]),
        .O({tmp_s_fu_1263_p2[7:6],\NLW_tmp_s_reg_2352_reg[7]_i_1_O_UNCONNECTED [1:0]}),
        .S({\tmp_s_reg_2352[7]_i_4_n_0 ,\tmp_s_reg_2352[7]_i_5_n_0 ,\tmp_s_reg_2352[7]_i_6_n_0 ,\tmp_s_reg_2352[7]_i_7_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[7]_i_17 
       (.CI(\tmp_s_reg_2352_reg[7]_i_22_n_0 ),
        .CO({\tmp_s_reg_2352_reg[7]_i_17_n_0 ,\tmp_s_reg_2352_reg[7]_i_17_n_1 ,\tmp_s_reg_2352_reg[7]_i_17_n_2 ,\tmp_s_reg_2352_reg[7]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_47_reg_2327_reg_n_98,p_Val2_47_reg_2327_reg_n_99,p_Val2_47_reg_2327_reg_n_100,p_Val2_47_reg_2327_reg_n_101}),
        .O(tmp4_cast_fu_1259_p1[7:4]),
        .S({\tmp_s_reg_2352[7]_i_23_n_0 ,\tmp_s_reg_2352[7]_i_24_n_0 ,\tmp_s_reg_2352[7]_i_25_n_0 ,\tmp_s_reg_2352[7]_i_26_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\tmp_s_reg_2352_reg[7]_i_2_n_0 ,\tmp_s_reg_2352_reg[7]_i_2_n_1 ,\tmp_s_reg_2352_reg[7]_i_2_n_2 ,\tmp_s_reg_2352_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_fu_1238_p2[3:0]),
        .O(\NLW_tmp_s_reg_2352_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_s_reg_2352[7]_i_9_n_0 ,\tmp_s_reg_2352[7]_i_10_n_0 ,\tmp_s_reg_2352[7]_i_11_n_0 ,\tmp_s_reg_2352[7]_i_12_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[7]_i_22 
       (.CI(1'b0),
        .CO({\tmp_s_reg_2352_reg[7]_i_22_n_0 ,\tmp_s_reg_2352_reg[7]_i_22_n_1 ,\tmp_s_reg_2352_reg[7]_i_22_n_2 ,\tmp_s_reg_2352_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_47_reg_2327_reg_n_102,p_Val2_47_reg_2327_reg_n_103,p_Val2_47_reg_2327_reg_n_104,p_Val2_47_reg_2327_reg_n_105}),
        .O(tmp4_cast_fu_1259_p1[3:0]),
        .S({\tmp_s_reg_2352[7]_i_27_n_0 ,\tmp_s_reg_2352[7]_i_28_n_0 ,\tmp_s_reg_2352[7]_i_29_n_0 ,\tmp_s_reg_2352[7]_i_30_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[7]_i_3 
       (.CI(\tmp_s_reg_2352_reg[7]_i_8_n_0 ),
        .CO({\tmp_s_reg_2352_reg[7]_i_3_n_0 ,\tmp_s_reg_2352_reg[7]_i_3_n_1 ,\tmp_s_reg_2352_reg[7]_i_3_n_2 ,\tmp_s_reg_2352_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_46_reg_2322_reg_n_98,p_Val2_46_reg_2322_reg_n_99,p_Val2_46_reg_2322_reg_n_100,p_Val2_46_reg_2322_reg_n_101}),
        .O(tmp3_fu_1238_p2[7:4]),
        .S({\tmp_s_reg_2352[7]_i_13_n_0 ,\tmp_s_reg_2352[7]_i_14_n_0 ,\tmp_s_reg_2352[7]_i_15_n_0 ,\tmp_s_reg_2352[7]_i_16_n_0 }));
  CARRY4 \tmp_s_reg_2352_reg[7]_i_8 
       (.CI(1'b0),
        .CO({\tmp_s_reg_2352_reg[7]_i_8_n_0 ,\tmp_s_reg_2352_reg[7]_i_8_n_1 ,\tmp_s_reg_2352_reg[7]_i_8_n_2 ,\tmp_s_reg_2352_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_46_reg_2322_reg_n_102,p_Val2_46_reg_2322_reg_n_103,p_Val2_46_reg_2322_reg_n_104,p_Val2_46_reg_2322_reg_n_105}),
        .O(tmp3_fu_1238_p2[3:0]),
        .S({\tmp_s_reg_2352[7]_i_18_n_0 ,\tmp_s_reg_2352[7]_i_19_n_0 ,\tmp_s_reg_2352[7]_i_20_n_0 ,\tmp_s_reg_2352[7]_i_21_n_0 }));
  FDRE \tmp_s_reg_2352_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[8]),
        .Q(tmp_s_reg_2352[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_2352_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_s_fu_1263_p2[9]),
        .Q(tmp_s_reg_2352[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdcud
   (PCOUT,
    ap_clk,
    kernel_patch_2_V,
    pixel_window_2_V,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]kernel_patch_2_V;
  input [7:0]pixel_window_2_V;
  input [16:0]P;

  wire [16:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]kernel_patch_2_V;
  wire [7:0]pixel_window_2_V;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdcud_DSP48_1 fp_sop_mac_muladdcud_DSP48_1_U
       (.P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .kernel_patch_2_V(kernel_patch_2_V),
        .pixel_window_2_V(pixel_window_2_V));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdcud_DSP48_1
   (PCOUT,
    ap_clk,
    kernel_patch_2_V,
    pixel_window_2_V,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]kernel_patch_2_V;
  input [7:0]pixel_window_2_V;
  input [16:0]P;

  wire [16:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]kernel_patch_2_V;
  wire [7:0]pixel_window_2_V;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_2_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V[7],kernel_patch_2_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdeOg
   (PCOUT,
    ap_clk,
    kernel_patch_4_V,
    pixel_window_4_V,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]kernel_patch_4_V;
  input [7:0]pixel_window_4_V;
  input [17:0]P;

  wire [17:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]kernel_patch_4_V;
  wire [7:0]pixel_window_4_V;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdeOg_DSP48_3 fp_sop_mac_muladdeOg_DSP48_3_U
       (.P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .kernel_patch_4_V(kernel_patch_4_V),
        .pixel_window_4_V(pixel_window_4_V));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdeOg_DSP48_3
   (PCOUT,
    ap_clk,
    kernel_patch_4_V,
    pixel_window_4_V,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]kernel_patch_4_V;
  input [7:0]pixel_window_4_V;
  input [17:0]P;

  wire [17:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]kernel_patch_4_V;
  wire [7:0]pixel_window_4_V;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_window_4_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V[7],kernel_patch_4_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdfYi
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdfYi_DSP48_4 fp_sop_mac_muladdfYi_DSP48_4_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdfYi_DSP48_4
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdg8j
   (PCOUT,
    ap_clk,
    B,
    A,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [18:0]P;

  wire [7:0]A;
  wire [7:0]B;
  wire [18:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdg8j_DSP48_5 fp_sop_mac_muladdg8j_DSP48_5_U
       (.A(A),
        .B(B),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdg8j_DSP48_5
   (PCOUT,
    ap_clk,
    B,
    A,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [18:0]P;

  wire [7:0]A;
  wire [7:0]B;
  wire [18:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P[18],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_DSP48_6_23 fp_sop_mac_muladdhbi_DSP48_6_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdhbi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_0
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_DSP48_6_22 fp_sop_mac_muladdhbi_DSP48_6_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdhbi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_1
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_DSP48_6 fp_sop_mac_muladdhbi_DSP48_6_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_DSP48_6
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdhbi_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_DSP48_6_22
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdhbi_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdhbi_DSP48_6_23
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdibs
   (PCOUT,
    ap_clk,
    B,
    A,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [19:0]P;

  wire [7:0]A;
  wire [7:0]B;
  wire [19:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdibs_DSP48_7 fp_sop_mac_muladdibs_DSP48_7_U
       (.A(A),
        .B(B),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdibs_DSP48_7
   (PCOUT,
    ap_clk,
    B,
    A,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [19:0]P;

  wire [7:0]A;
  wire [7:0]B;
  wire [19:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P[19],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_21 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_2
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_20 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_3
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_19 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_4
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_18 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_5
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_17 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_6
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_16 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_7
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8 fp_sop_mac_muladdjbC_DSP48_8_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_16
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_17
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_18
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_19
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_20
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdjbC_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdjbC_DSP48_8_21
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdkbM
   (PCOUT,
    ap_clk,
    B,
    A,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [20:0]P;

  wire [7:0]A;
  wire [7:0]B;
  wire [20:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdkbM_DSP48_9 fp_sop_mac_muladdkbM_DSP48_9_U
       (.A(A),
        .B(B),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdkbM_DSP48_9
   (PCOUT,
    ap_clk,
    B,
    A,
    P);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [20:0]P;

  wire [7:0]A;
  wire [7:0]B;
  wire [20:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_15 fp_sop_mac_muladdlbW_DSP48_10_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_10
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_12 fp_sop_mac_muladdlbW_DSP48_10_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_11
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10 fp_sop_mac_muladdlbW_DSP48_10_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_8
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_14 fp_sop_mac_muladdlbW_DSP48_10_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_9
   (PCOUT,
    ap_clk,
    B,
    A,
    p);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_13 fp_sop_mac_muladdlbW_DSP48_10_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_12
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_13
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_14
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fp_sop_mac_muladdlbW_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop_mac_muladdlbW_DSP48_10_15
   (PCOUT,
    ap_clk,
    B,
    A,
    p_0);
  output [47:0]PCOUT;
  input ap_clk;
  input [7:0]B;
  input [7:0]A;
  input [47:0]p_0;

  wire [7:0]A;
  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [47:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_0),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "top_fp_sop_0_0,fp_sop,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fp_sop,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (out_val_V_ap_vld,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    kernel_patch_0_V,
    kernel_patch_1_V,
    kernel_patch_2_V,
    kernel_patch_3_V,
    kernel_patch_4_V,
    kernel_patch_5_V,
    kernel_patch_6_V,
    kernel_patch_7_V,
    kernel_patch_8_V,
    kernel_patch_9_V,
    kernel_patch_10_V,
    kernel_patch_11_V,
    kernel_patch_12_V,
    kernel_patch_13_V,
    kernel_patch_14_V,
    kernel_patch_15_V,
    kernel_patch_16_V,
    kernel_patch_17_V,
    kernel_patch_18_V,
    kernel_patch_19_V,
    kernel_patch_20_V,
    kernel_patch_21_V,
    kernel_patch_22_V,
    kernel_patch_23_V,
    kernel_patch_24_V,
    kernel_patch_25_V,
    kernel_patch_26_V,
    kernel_patch_27_V,
    kernel_patch_28_V,
    kernel_patch_29_V,
    kernel_patch_30_V,
    kernel_patch_31_V,
    kernel_patch_32_V,
    kernel_patch_33_V,
    kernel_patch_34_V,
    kernel_patch_35_V,
    kernel_patch_36_V,
    kernel_patch_37_V,
    kernel_patch_38_V,
    kernel_patch_39_V,
    kernel_patch_40_V,
    kernel_patch_41_V,
    kernel_patch_42_V,
    kernel_patch_43_V,
    kernel_patch_44_V,
    kernel_patch_45_V,
    kernel_patch_46_V,
    kernel_patch_47_V,
    kernel_patch_48_V,
    pixel_window_0_V,
    pixel_window_1_V,
    pixel_window_2_V,
    pixel_window_3_V,
    pixel_window_4_V,
    pixel_window_5_V,
    pixel_window_6_V,
    pixel_window_7_V,
    pixel_window_8_V,
    pixel_window_9_V,
    pixel_window_10_V,
    pixel_window_11_V,
    pixel_window_12_V,
    pixel_window_13_V,
    pixel_window_14_V,
    pixel_window_15_V,
    pixel_window_16_V,
    pixel_window_17_V,
    pixel_window_18_V,
    pixel_window_19_V,
    pixel_window_20_V,
    pixel_window_21_V,
    pixel_window_22_V,
    pixel_window_23_V,
    pixel_window_24_V,
    pixel_window_25_V,
    pixel_window_26_V,
    pixel_window_27_V,
    pixel_window_28_V,
    pixel_window_29_V,
    pixel_window_30_V,
    pixel_window_31_V,
    pixel_window_32_V,
    pixel_window_33_V,
    pixel_window_34_V,
    pixel_window_35_V,
    pixel_window_36_V,
    pixel_window_37_V,
    pixel_window_38_V,
    pixel_window_39_V,
    pixel_window_40_V,
    pixel_window_41_V,
    pixel_window_42_V,
    pixel_window_43_V,
    pixel_window_44_V,
    pixel_window_45_V,
    pixel_window_46_V,
    pixel_window_47_V,
    pixel_window_48_V,
    out_val_V);
  output out_val_V_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_0_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_0_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_0_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_1_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_1_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_1_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_2_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_2_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_2_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_3_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_3_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_3_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_4_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_4_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_4_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_5_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_5_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_5_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_6_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_6_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_6_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_7_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_7_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_7_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_8_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_8_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_8_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_9_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_9_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_9_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_10_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_10_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_10_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_11_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_11_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_11_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_12_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_12_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_12_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_13_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_13_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_13_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_14_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_14_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_14_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_15_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_15_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_15_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_16_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_16_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_16_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_17_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_17_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_17_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_18_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_18_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_18_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_19_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_19_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_19_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_20_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_20_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_20_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_21_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_21_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_21_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_22_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_22_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_22_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_23_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_23_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_23_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_24_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_24_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_24_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_25_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_25_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_25_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_26_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_26_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_26_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_27_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_27_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_27_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_28_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_28_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_28_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_29_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_29_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_29_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_30_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_30_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_30_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_31_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_31_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_31_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_32_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_32_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_32_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_33_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_33_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_33_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_34_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_34_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_34_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_35_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_35_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_35_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_36_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_36_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_36_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_37_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_37_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_37_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_38_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_38_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_38_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_39_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_39_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_39_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_40_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_40_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_40_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_41_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_41_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_41_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_42_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_42_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_42_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_43_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_43_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_43_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_44_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_44_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_44_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_45_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_45_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_45_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_46_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_46_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_46_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_47_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_47_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_47_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 kernel_patch_48_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME kernel_patch_48_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [7:0]kernel_patch_48_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_0_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_0_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_0_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_1_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_1_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_1_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_2_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_2_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_2_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_3_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_3_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_3_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_4_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_4_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_4_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_5_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_5_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_5_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_6_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_6_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_6_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_7_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_7_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_7_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_8_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_8_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_8_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_9_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_9_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_9_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_10_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_10_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_10_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_11_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_11_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_11_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_12_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_12_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_12_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_13_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_13_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_13_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_14_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_14_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_14_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_15_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_15_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_15_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_16_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_16_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_16_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_17_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_17_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_17_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_18_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_18_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_18_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_19_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_19_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_19_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_20_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_20_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_20_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_21_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_21_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_21_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_22_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_22_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_22_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_23_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_23_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_23_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_24_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_24_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_24_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_25_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_25_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_25_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_26_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_26_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_26_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_27_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_27_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_27_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_28_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_28_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_28_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_29_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_29_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_29_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_30_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_30_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_30_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_31_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_31_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_31_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_32_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_32_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_32_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_33_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_33_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_33_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_34_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_34_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_34_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_35_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_35_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_35_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_36_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_36_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_36_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_37_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_37_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_37_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_38_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_38_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_38_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_39_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_39_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_39_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_40_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_40_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_40_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_41_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_41_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_41_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_42_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_42_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_42_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_43_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_43_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_43_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_44_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_44_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_44_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_45_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_45_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_45_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_46_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_46_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_46_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_47_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_47_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_47_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 pixel_window_48_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pixel_window_48_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [7:0]pixel_window_48_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_val_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_val_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [15:0]out_val_V;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]kernel_patch_0_V;
  wire [7:0]kernel_patch_10_V;
  wire [7:0]kernel_patch_11_V;
  wire [7:0]kernel_patch_12_V;
  wire [7:0]kernel_patch_13_V;
  wire [7:0]kernel_patch_14_V;
  wire [7:0]kernel_patch_15_V;
  wire [7:0]kernel_patch_16_V;
  wire [7:0]kernel_patch_17_V;
  wire [7:0]kernel_patch_18_V;
  wire [7:0]kernel_patch_19_V;
  wire [7:0]kernel_patch_1_V;
  wire [7:0]kernel_patch_20_V;
  wire [7:0]kernel_patch_21_V;
  wire [7:0]kernel_patch_22_V;
  wire [7:0]kernel_patch_23_V;
  wire [7:0]kernel_patch_24_V;
  wire [7:0]kernel_patch_25_V;
  wire [7:0]kernel_patch_26_V;
  wire [7:0]kernel_patch_27_V;
  wire [7:0]kernel_patch_28_V;
  wire [7:0]kernel_patch_29_V;
  wire [7:0]kernel_patch_2_V;
  wire [7:0]kernel_patch_30_V;
  wire [7:0]kernel_patch_31_V;
  wire [7:0]kernel_patch_32_V;
  wire [7:0]kernel_patch_33_V;
  wire [7:0]kernel_patch_34_V;
  wire [7:0]kernel_patch_35_V;
  wire [7:0]kernel_patch_36_V;
  wire [7:0]kernel_patch_37_V;
  wire [7:0]kernel_patch_38_V;
  wire [7:0]kernel_patch_39_V;
  wire [7:0]kernel_patch_3_V;
  wire [7:0]kernel_patch_40_V;
  wire [7:0]kernel_patch_41_V;
  wire [7:0]kernel_patch_42_V;
  wire [7:0]kernel_patch_43_V;
  wire [7:0]kernel_patch_44_V;
  wire [7:0]kernel_patch_45_V;
  wire [7:0]kernel_patch_46_V;
  wire [7:0]kernel_patch_47_V;
  wire [7:0]kernel_patch_48_V;
  wire [7:0]kernel_patch_4_V;
  wire [7:0]kernel_patch_5_V;
  wire [7:0]kernel_patch_6_V;
  wire [7:0]kernel_patch_7_V;
  wire [7:0]kernel_patch_8_V;
  wire [7:0]kernel_patch_9_V;
  wire [15:0]out_val_V;
  wire out_val_V_ap_vld;
  wire [7:0]pixel_window_0_V;
  wire [7:0]pixel_window_10_V;
  wire [7:0]pixel_window_11_V;
  wire [7:0]pixel_window_12_V;
  wire [7:0]pixel_window_13_V;
  wire [7:0]pixel_window_14_V;
  wire [7:0]pixel_window_15_V;
  wire [7:0]pixel_window_16_V;
  wire [7:0]pixel_window_17_V;
  wire [7:0]pixel_window_18_V;
  wire [7:0]pixel_window_19_V;
  wire [7:0]pixel_window_1_V;
  wire [7:0]pixel_window_20_V;
  wire [7:0]pixel_window_21_V;
  wire [7:0]pixel_window_22_V;
  wire [7:0]pixel_window_23_V;
  wire [7:0]pixel_window_24_V;
  wire [7:0]pixel_window_25_V;
  wire [7:0]pixel_window_26_V;
  wire [7:0]pixel_window_27_V;
  wire [7:0]pixel_window_28_V;
  wire [7:0]pixel_window_29_V;
  wire [7:0]pixel_window_2_V;
  wire [7:0]pixel_window_30_V;
  wire [7:0]pixel_window_31_V;
  wire [7:0]pixel_window_32_V;
  wire [7:0]pixel_window_33_V;
  wire [7:0]pixel_window_34_V;
  wire [7:0]pixel_window_35_V;
  wire [7:0]pixel_window_36_V;
  wire [7:0]pixel_window_37_V;
  wire [7:0]pixel_window_38_V;
  wire [7:0]pixel_window_39_V;
  wire [7:0]pixel_window_3_V;
  wire [7:0]pixel_window_40_V;
  wire [7:0]pixel_window_41_V;
  wire [7:0]pixel_window_42_V;
  wire [7:0]pixel_window_43_V;
  wire [7:0]pixel_window_44_V;
  wire [7:0]pixel_window_45_V;
  wire [7:0]pixel_window_46_V;
  wire [7:0]pixel_window_47_V;
  wire [7:0]pixel_window_48_V;
  wire [7:0]pixel_window_4_V;
  wire [7:0]pixel_window_5_V;
  wire [7:0]pixel_window_6_V;
  wire [7:0]pixel_window_7_V;
  wire [7:0]pixel_window_8_V;
  wire [7:0]pixel_window_9_V;

  (* ap_ST_fsm_pp0_stage0 = "1'b1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fp_sop inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .kernel_patch_0_V(kernel_patch_0_V),
        .kernel_patch_10_V(kernel_patch_10_V),
        .kernel_patch_11_V(kernel_patch_11_V),
        .kernel_patch_12_V(kernel_patch_12_V),
        .kernel_patch_13_V(kernel_patch_13_V),
        .kernel_patch_14_V(kernel_patch_14_V),
        .kernel_patch_15_V(kernel_patch_15_V),
        .kernel_patch_16_V(kernel_patch_16_V),
        .kernel_patch_17_V(kernel_patch_17_V),
        .kernel_patch_18_V(kernel_patch_18_V),
        .kernel_patch_19_V(kernel_patch_19_V),
        .kernel_patch_1_V(kernel_patch_1_V),
        .kernel_patch_20_V(kernel_patch_20_V),
        .kernel_patch_21_V(kernel_patch_21_V),
        .kernel_patch_22_V(kernel_patch_22_V),
        .kernel_patch_23_V(kernel_patch_23_V),
        .kernel_patch_24_V(kernel_patch_24_V),
        .kernel_patch_25_V(kernel_patch_25_V),
        .kernel_patch_26_V(kernel_patch_26_V),
        .kernel_patch_27_V(kernel_patch_27_V),
        .kernel_patch_28_V(kernel_patch_28_V),
        .kernel_patch_29_V(kernel_patch_29_V),
        .kernel_patch_2_V(kernel_patch_2_V),
        .kernel_patch_30_V(kernel_patch_30_V),
        .kernel_patch_31_V(kernel_patch_31_V),
        .kernel_patch_32_V(kernel_patch_32_V),
        .kernel_patch_33_V(kernel_patch_33_V),
        .kernel_patch_34_V(kernel_patch_34_V),
        .kernel_patch_35_V(kernel_patch_35_V),
        .kernel_patch_36_V(kernel_patch_36_V),
        .kernel_patch_37_V(kernel_patch_37_V),
        .kernel_patch_38_V(kernel_patch_38_V),
        .kernel_patch_39_V(kernel_patch_39_V),
        .kernel_patch_3_V(kernel_patch_3_V),
        .kernel_patch_40_V(kernel_patch_40_V),
        .kernel_patch_41_V(kernel_patch_41_V),
        .kernel_patch_42_V(kernel_patch_42_V),
        .kernel_patch_43_V(kernel_patch_43_V),
        .kernel_patch_44_V(kernel_patch_44_V),
        .kernel_patch_45_V(kernel_patch_45_V),
        .kernel_patch_46_V(kernel_patch_46_V),
        .kernel_patch_47_V(kernel_patch_47_V),
        .kernel_patch_48_V(kernel_patch_48_V),
        .kernel_patch_4_V(kernel_patch_4_V),
        .kernel_patch_5_V(kernel_patch_5_V),
        .kernel_patch_6_V(kernel_patch_6_V),
        .kernel_patch_7_V(kernel_patch_7_V),
        .kernel_patch_8_V(kernel_patch_8_V),
        .kernel_patch_9_V(kernel_patch_9_V),
        .out_val_V(out_val_V),
        .out_val_V_ap_vld(out_val_V_ap_vld),
        .pixel_window_0_V(pixel_window_0_V),
        .pixel_window_10_V(pixel_window_10_V),
        .pixel_window_11_V(pixel_window_11_V),
        .pixel_window_12_V(pixel_window_12_V),
        .pixel_window_13_V(pixel_window_13_V),
        .pixel_window_14_V(pixel_window_14_V),
        .pixel_window_15_V(pixel_window_15_V),
        .pixel_window_16_V(pixel_window_16_V),
        .pixel_window_17_V(pixel_window_17_V),
        .pixel_window_18_V(pixel_window_18_V),
        .pixel_window_19_V(pixel_window_19_V),
        .pixel_window_1_V(pixel_window_1_V),
        .pixel_window_20_V(pixel_window_20_V),
        .pixel_window_21_V(pixel_window_21_V),
        .pixel_window_22_V(pixel_window_22_V),
        .pixel_window_23_V(pixel_window_23_V),
        .pixel_window_24_V(pixel_window_24_V),
        .pixel_window_25_V(pixel_window_25_V),
        .pixel_window_26_V(pixel_window_26_V),
        .pixel_window_27_V(pixel_window_27_V),
        .pixel_window_28_V(pixel_window_28_V),
        .pixel_window_29_V(pixel_window_29_V),
        .pixel_window_2_V(pixel_window_2_V),
        .pixel_window_30_V(pixel_window_30_V),
        .pixel_window_31_V(pixel_window_31_V),
        .pixel_window_32_V(pixel_window_32_V),
        .pixel_window_33_V(pixel_window_33_V),
        .pixel_window_34_V(pixel_window_34_V),
        .pixel_window_35_V(pixel_window_35_V),
        .pixel_window_36_V(pixel_window_36_V),
        .pixel_window_37_V(pixel_window_37_V),
        .pixel_window_38_V(pixel_window_38_V),
        .pixel_window_39_V(pixel_window_39_V),
        .pixel_window_3_V(pixel_window_3_V),
        .pixel_window_40_V(pixel_window_40_V),
        .pixel_window_41_V(pixel_window_41_V),
        .pixel_window_42_V(pixel_window_42_V),
        .pixel_window_43_V(pixel_window_43_V),
        .pixel_window_44_V(pixel_window_44_V),
        .pixel_window_45_V(pixel_window_45_V),
        .pixel_window_46_V(pixel_window_46_V),
        .pixel_window_47_V(pixel_window_47_V),
        .pixel_window_48_V(pixel_window_48_V),
        .pixel_window_4_V(pixel_window_4_V),
        .pixel_window_5_V(pixel_window_5_V),
        .pixel_window_6_V(pixel_window_6_V),
        .pixel_window_7_V(pixel_window_7_V),
        .pixel_window_8_V(pixel_window_8_V),
        .pixel_window_9_V(pixel_window_9_V));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
