Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 2
Design : riscv_core
Version: O-2018.06-SP4
Date   : Tue Jun 16 01:21:13 2020
****************************************

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: debug_req_i
              (input port)
  Endpoint: instr_addr_o[20]
            (output port)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  debug_req_i (in)                                        0.00       0.00 f
  id_stage_i/debug_req_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.00 f
  id_stage_i/controller_i/debug_req_i (riscv_controller_FPU0)
                                                          0.00       0.00 f
  id_stage_i/controller_i/U9/ZN (OAI21_X2)                5.61       5.61 r
  id_stage_i/controller_i/pc_mux_o[1] (riscv_controller_FPU0)
                                                          0.00       5.61 r
  id_stage_i/pc_mux_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       5.61 r
  if_stage_i/pc_mux_i[1] (riscv_if_stage_2_32_0_1a110800)
                                                          0.00       5.61 r
  if_stage_i/U20/ZN (INV_X4)                              3.42       9.04 f
  if_stage_i/U24/ZN (NAND2_X1)                            5.21      14.25 r
  if_stage_i/U23/ZN (INV_X4)                              5.97      20.22 f
  if_stage_i/U232/ZN (AOI22_X1)                           5.45      25.67 r
  if_stage_i/U86/Z (AND2_X1)                              4.84      30.51 r
  if_stage_i/U96/ZN (NAND2_X1)                            2.53      33.04 f
  if_stage_i/prefetch_32.prefetch_buffer_i/addr_i[20] (riscv_prefetch_buffer)
                                                          0.00      33.04 f
  if_stage_i/prefetch_32.prefetch_buffer_i/U134/ZN (NAND2_X1)
                                                          2.18      35.22 r
  if_stage_i/prefetch_32.prefetch_buffer_i/U345/ZN (NAND2_X1)
                                                          2.79      38.01 f
  if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_o[20] (riscv_prefetch_buffer)
                                                          0.00      38.01 f
  if_stage_i/instr_addr_o[20] (riscv_if_stage_2_32_0_1a110800)
                                                          0.00      38.01 f
  instr_addr_o[20] (out)                                  0.00      38.01 f
  data arrival time                                                 38.01

  max_delay                                               5.00       5.00
  output external delay                                   0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                -38.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -33.01


  Startpoint: debug_req_i
              (input port)
  Endpoint: instr_addr_o[11]
            (output port)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  id_stage_i/debug_req_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.00 r
  id_stage_i/controller_i/debug_req_i (riscv_controller_FPU0)
                                                          0.00       0.00 r
  id_stage_i/controller_i/U9/ZN (OAI21_X2)                4.81       4.81 f
  id_stage_i/controller_i/pc_mux_o[1] (riscv_controller_FPU0)
                                                          0.00       4.81 f
  id_stage_i/pc_mux_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.81 f
  if_stage_i/pc_mux_i[1] (riscv_if_stage_2_32_0_1a110800)
                                                          0.00       4.81 f
  if_stage_i/U20/ZN (INV_X4)                              3.85       8.66 r
  if_stage_i/U24/ZN (NAND2_X1)                            5.91      14.57 f
  if_stage_i/U23/ZN (INV_X4)                              7.08      21.65 r
  if_stage_i/U178/ZN (AOI22_X1)                           4.82      26.47 f
  if_stage_i/U89/Z (AND2_X1)                              4.20      30.66 f
  if_stage_i/U91/ZN (NAND2_X1)                            2.11      32.78 r
  if_stage_i/prefetch_32.prefetch_buffer_i/addr_i[11] (riscv_prefetch_buffer)
                                                          0.00      32.78 r
  if_stage_i/prefetch_32.prefetch_buffer_i/U246/ZN (NAND2_X1)
                                                          3.66      36.44 f
  if_stage_i/prefetch_32.prefetch_buffer_i/U388/ZN (NAND2_X1)
                                                          1.57      38.01 r
  if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_o[11] (riscv_prefetch_buffer)
                                                          0.00      38.01 r
  if_stage_i/instr_addr_o[11] (riscv_if_stage_2_32_0_1a110800)
                                                          0.00      38.01 r
  instr_addr_o[11] (out)                                  0.00      38.01 r
  data arrival time                                                 38.01

  max_delay                                               5.00       5.00
  output external delay                                   0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                -38.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -33.01


1
