package riscvconsole.shell.artya7

import chisel3._
import chisel3.util._
import chisel3.experimental.{Analog, IO, attach}
import org.chipsalliance.cde.config.Parameters
import sifive.fpgashells.ip.xilinx.arty100tmig._

class ArtyA7Shell(implicit val p :Parameters) extends RawModule {

  // Clock & Reset
  val CLK100MHZ    = IO(Input(Clock()))
  val ck_rst       = IO(Input(Bool()))

  //-----------------------------------------------------------------------
  // Interface
  //-----------------------------------------------------------------------

  // Green LEDs
  val led          = IO(Vec(4, Analog(1.W)))

  // RGB LEDs, 3 pins each
  val led0_r       = IO(Analog(1.W))
  val led0_g       = IO(Analog(1.W))
  val led0_b       = IO(Analog(1.W))

  val led1_r       = IO(Analog(1.W))
  val led1_g       = IO(Analog(1.W))
  val led1_b       = IO(Analog(1.W))

  val led2_r       = IO(Analog(1.W))
  val led2_g       = IO(Analog(1.W))
  val led2_b       = IO(Analog(1.W))

  // Sliding switches
  val sw           = IO(Vec(4, Analog(1.W)))

  // Buttons. First 3 used as GPIO, the last is used as wakeup
  val btn          = IO(Vec(4, Analog(1.W)))

  // Dedicated QSPI interface
  val qspi_cs      = IO(Analog(1.W))
  val qspi_sck     = IO(Analog(1.W))
  val qspi_dq      = IO(Vec(4, Analog(1.W)))

  // UART0
  val uart_rxd_out = IO(Analog(1.W))
  val uart_txd_in  = IO(Analog(1.W))

  // JA (Used for more generic GPIOs)
  val ja           = IO(Vec(8, Analog(1.W)))

  // JB
  val jb           = IO(Vec(8, Analog(1.W)))

  // JC (used for additional debug/trace connection)
  val jc           = IO(Vec(8, Analog(1.W)))

  // JD (used for JTAG connection)
  val jd           = IO(Vec(8, Analog(1.W)))

  // ChipKit Digital I/O Pins
  val ck_io        = IO(Vec(20, Analog(1.W)))

  // ChipKit SPI
  val ck_miso      = IO(Analog(1.W))
  val ck_mosi      = IO(Analog(1.W))
  val ck_ss        = IO(Analog(1.W))
  val ck_sck       = IO(Analog(1.W))

  // DDR
  val ddr = IO(new Arty100TMIGIODDR(0x10000000L))
}
