<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: PWM_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M471M/R1/S BSP
   &#160;<span id="projectnumber">V3.00.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M471M/R1/S</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PWM_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a821a90c5e2b926e73501f62fd147c8ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a821a90c5e2b926e73501f62fd147c8ee">CTL0</a></td></tr>
<tr class="separator:a821a90c5e2b926e73501f62fd147c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8734edcbe0ca925823e087d1873822f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8734edcbe0ca925823e087d1873822f">CTL1</a></td></tr>
<tr class="separator:ac8734edcbe0ca925823e087d1873822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbf3397f7a4421a4797fabe4a05c188"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6bbf3397f7a4421a4797fabe4a05c188">SYNC</a></td></tr>
<tr class="separator:a6bbf3397f7a4421a4797fabe4a05c188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff966eb261a65b20691c93f06443a1a0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aff966eb261a65b20691c93f06443a1a0">SWSYNC</a></td></tr>
<tr class="separator:aff966eb261a65b20691c93f06443a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d6c901c2d03aebd097f6ddd5027abf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a26d6c901c2d03aebd097f6ddd5027abf">CLKSRC</a></td></tr>
<tr class="separator:a26d6c901c2d03aebd097f6ddd5027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a66830d3ba82cabd388a5296234b75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a45a66830d3ba82cabd388a5296234b75">CLKPSC0_1</a></td></tr>
<tr class="separator:a45a66830d3ba82cabd388a5296234b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924291c7424853566d0143c4f3720bf9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a924291c7424853566d0143c4f3720bf9">CLKPSC2_3</a></td></tr>
<tr class="separator:a924291c7424853566d0143c4f3720bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9b2e663c3c0aa2ab901db7c7889a29c6">CLKPSC4_5</a></td></tr>
<tr class="separator:a9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff9223b5a31e3a1d467e63bfd815a41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0ff9223b5a31e3a1d467e63bfd815a41">CNTEN</a></td></tr>
<tr class="separator:a0ff9223b5a31e3a1d467e63bfd815a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4007af1d755886a77159920ae02faae1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4007af1d755886a77159920ae02faae1">CNTCLR</a></td></tr>
<tr class="separator:a4007af1d755886a77159920ae02faae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba045f2e1488e37ed18ec38dae3eb71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#acba045f2e1488e37ed18ec38dae3eb71">LOAD</a></td></tr>
<tr class="separator:acba045f2e1488e37ed18ec38dae3eb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890369dafa7930438fc4b29cc94c5f9a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a890369dafa7930438fc4b29cc94c5f9a">RESERVE0</a> [1]</td></tr>
<tr class="separator:a890369dafa7930438fc4b29cc94c5f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202c954f8791685be52b3e3762c45981"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a202c954f8791685be52b3e3762c45981">PERIOD</a> [6]</td></tr>
<tr class="separator:a202c954f8791685be52b3e3762c45981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadfac033893f91a1b46bd8c52c2a5bf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#adadfac033893f91a1b46bd8c52c2a5bf">RESERVE1</a> [2]</td></tr>
<tr class="separator:adadfac033893f91a1b46bd8c52c2a5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864f66b5bd55e4c77eb26681f468939b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a864f66b5bd55e4c77eb26681f468939b">CMPDAT</a> [6]</td></tr>
<tr class="separator:a864f66b5bd55e4c77eb26681f468939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ebb713aaf1fe066fed2324053d1f90"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae3ebb713aaf1fe066fed2324053d1f90">RESERVE2</a> [2]</td></tr>
<tr class="separator:ae3ebb713aaf1fe066fed2324053d1f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50db6d60a967ced42553c6891afe96c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a50db6d60a967ced42553c6891afe96c5">DTCTL0_1</a></td></tr>
<tr class="separator:a50db6d60a967ced42553c6891afe96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c133caa64fc83eb3e27d1d2b64f229"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a05c133caa64fc83eb3e27d1d2b64f229">DTCTL2_3</a></td></tr>
<tr class="separator:a05c133caa64fc83eb3e27d1d2b64f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac85500ab02cff9a079daca62dc6badd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aac85500ab02cff9a079daca62dc6badd">DTCTL4_5</a></td></tr>
<tr class="separator:aac85500ab02cff9a079daca62dc6badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc828a484a790a0a379c26dbdc6635d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aadc828a484a790a0a379c26dbdc6635d">RESERVE3</a> [1]</td></tr>
<tr class="separator:aadc828a484a790a0a379c26dbdc6635d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a60f872bef683656908c02d93efaee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8a60f872bef683656908c02d93efaee">PHS0_1</a></td></tr>
<tr class="separator:ac8a60f872bef683656908c02d93efaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2b36f704ec8fede02d5a3820f8a1e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9b2b36f704ec8fede02d5a3820f8a1e5">PHS2_3</a></td></tr>
<tr class="separator:a9b2b36f704ec8fede02d5a3820f8a1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8fedadb86ec2b8197daddc04fa2647"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aff8fedadb86ec2b8197daddc04fa2647">PHS4_5</a></td></tr>
<tr class="separator:aff8fedadb86ec2b8197daddc04fa2647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dea99e506424343f8eee38d61569813"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a7dea99e506424343f8eee38d61569813">RESERVE4</a> [1]</td></tr>
<tr class="separator:a7dea99e506424343f8eee38d61569813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00dc00899d9865b98a341e81f2076a79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a00dc00899d9865b98a341e81f2076a79">CNT</a> [6]</td></tr>
<tr class="separator:a00dc00899d9865b98a341e81f2076a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ac43c96acc8d3bc4706519ca4b9cb5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a75ac43c96acc8d3bc4706519ca4b9cb5">RESERVE5</a> [2]</td></tr>
<tr class="separator:a75ac43c96acc8d3bc4706519ca4b9cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d456e4072779cc6aa5cceeff6a9ff20"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d456e4072779cc6aa5cceeff6a9ff20">WGCTL0</a></td></tr>
<tr class="separator:a3d456e4072779cc6aa5cceeff6a9ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a86ecc2b0af47fd6523fac5bfff8ac7d5">WGCTL1</a></td></tr>
<tr class="separator:a86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc91ba325591a97a296d44fc8289c42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5dc91ba325591a97a296d44fc8289c42">MSKEN</a></td></tr>
<tr class="separator:a5dc91ba325591a97a296d44fc8289c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8439097ba3a140a30780629ca61cda0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8439097ba3a140a30780629ca61cda0">MSK</a></td></tr>
<tr class="separator:ac8439097ba3a140a30780629ca61cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a4f97fbd78ae3b86d953cc3da35829"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab2a4f97fbd78ae3b86d953cc3da35829">BNF</a></td></tr>
<tr class="separator:ab2a4f97fbd78ae3b86d953cc3da35829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacef58982226833de1b5e20038e54bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aeacef58982226833de1b5e20038e54bd">FAILBRK</a></td></tr>
<tr class="separator:aeacef58982226833de1b5e20038e54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6e9eeb6b8f93088f3243893680d2b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aed6e9eeb6b8f93088f3243893680d2b2">BRKCTL0_1</a></td></tr>
<tr class="separator:aed6e9eeb6b8f93088f3243893680d2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab68dc8964e84f3ba77a6a1629a59d0b7">BRKCTL2_3</a></td></tr>
<tr class="separator:ab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5683fe577c4a1746d9f8c58c233eee6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af5683fe577c4a1746d9f8c58c233eee6">BRKCTL4_5</a></td></tr>
<tr class="separator:af5683fe577c4a1746d9f8c58c233eee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738ef7c37c381cac7b9caa2e7b213cbd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a738ef7c37c381cac7b9caa2e7b213cbd">POLCTL</a></td></tr>
<tr class="separator:a738ef7c37c381cac7b9caa2e7b213cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add72c2f40f9a86a1170a668d49e8d1de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#add72c2f40f9a86a1170a668d49e8d1de">POEN</a></td></tr>
<tr class="separator:add72c2f40f9a86a1170a668d49e8d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819451e5352edaf9bc71ef417fc0ece9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a819451e5352edaf9bc71ef417fc0ece9">SWBRK</a></td></tr>
<tr class="separator:a819451e5352edaf9bc71ef417fc0ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81295b1746685a75014c3e12f4e9b0f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a81295b1746685a75014c3e12f4e9b0f7">INTEN0</a></td></tr>
<tr class="separator:a81295b1746685a75014c3e12f4e9b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d4a93fadbc005cf8c56c8816b4f412"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a40d4a93fadbc005cf8c56c8816b4f412">INTEN1</a></td></tr>
<tr class="separator:a40d4a93fadbc005cf8c56c8816b4f412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41061229cc18a31f1af6b34efcbbf7d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a41061229cc18a31f1af6b34efcbbf7d2">INTSTS0</a></td></tr>
<tr class="separator:a41061229cc18a31f1af6b34efcbbf7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcc3e96ee7b50286d6bb90347ce006d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6fcc3e96ee7b50286d6bb90347ce006d">INTSTS1</a></td></tr>
<tr class="separator:a6fcc3e96ee7b50286d6bb90347ce006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce7bc11f4c82261fae0efd1cb37a95e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3ce7bc11f4c82261fae0efd1cb37a95e">IFA</a></td></tr>
<tr class="separator:a3ce7bc11f4c82261fae0efd1cb37a95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421420028d9bfaa7a0bcb0ec5e3e14bb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a421420028d9bfaa7a0bcb0ec5e3e14bb">RESERVE6</a> [1]</td></tr>
<tr class="separator:a421420028d9bfaa7a0bcb0ec5e3e14bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed3be66aa45650421034161a06bcbc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aeed3be66aa45650421034161a06bcbc2">EADCTS0</a></td></tr>
<tr class="separator:aeed3be66aa45650421034161a06bcbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a39ce5fbb63b3848d47b2dbd4fab0eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4a39ce5fbb63b3848d47b2dbd4fab0eb">EADCTS1</a></td></tr>
<tr class="separator:a4a39ce5fbb63b3848d47b2dbd4fab0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6315b003dc5d747627ddf326da95a09"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae6315b003dc5d747627ddf326da95a09">FTCMPDAT0_1</a></td></tr>
<tr class="separator:ae6315b003dc5d747627ddf326da95a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4073029a936990aecccc956ec2cb380e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4073029a936990aecccc956ec2cb380e">FTCMPDAT2_3</a></td></tr>
<tr class="separator:a4073029a936990aecccc956ec2cb380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161a452fdf756933395ee30c3b29a18f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a161a452fdf756933395ee30c3b29a18f">FTCMPDAT4_5</a></td></tr>
<tr class="separator:a161a452fdf756933395ee30c3b29a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8460b7800b01ec82466e4fec305e7832"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a8460b7800b01ec82466e4fec305e7832">RESERVE7</a> [1]</td></tr>
<tr class="separator:a8460b7800b01ec82466e4fec305e7832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb0d0c7fda73c11eea0e784c9c48d0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4eb0d0c7fda73c11eea0e784c9c48d0b">SSCTL</a></td></tr>
<tr class="separator:a4eb0d0c7fda73c11eea0e784c9c48d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fa75d821f2b991c735726da44333ef"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a02fa75d821f2b991c735726da44333ef">SSTRG</a></td></tr>
<tr class="separator:a02fa75d821f2b991c735726da44333ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a32235db30299adeb76ae165b64206"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a66a32235db30299adeb76ae165b64206">RESERVE8</a> [2]</td></tr>
<tr class="separator:a66a32235db30299adeb76ae165b64206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24a4984d3dce9abc590b7cad5900e48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae24a4984d3dce9abc590b7cad5900e48">STATUS</a></td></tr>
<tr class="separator:ae24a4984d3dce9abc590b7cad5900e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9cea86bae8020192c58ec9feec54e0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aae9cea86bae8020192c58ec9feec54e0">RESERVE9</a> [55]</td></tr>
<tr class="separator:aae9cea86bae8020192c58ec9feec54e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaace893922d71126f754f2d24966ade1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aaace893922d71126f754f2d24966ade1">CAPINEN</a></td></tr>
<tr class="separator:aaace893922d71126f754f2d24966ade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f46a75a6d281447f0944832bc249e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae6f46a75a6d281447f0944832bc249e7">CAPCTL</a></td></tr>
<tr class="separator:ae6f46a75a6d281447f0944832bc249e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6473ad99a80b36a98b3076d5396e6be3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6473ad99a80b36a98b3076d5396e6be3">CAPSTS</a></td></tr>
<tr class="separator:a6473ad99a80b36a98b3076d5396e6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe35889a69ad184c9f23baac4a12c437"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#afe35889a69ad184c9f23baac4a12c437">RCAPDAT0</a></td></tr>
<tr class="separator:afe35889a69ad184c9f23baac4a12c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e6b60f0c2684451ae1093ff679b322"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a69e6b60f0c2684451ae1093ff679b322">FCAPDAT0</a></td></tr>
<tr class="separator:a69e6b60f0c2684451ae1093ff679b322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2feccde3d97892891636b2edb7add6f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab2feccde3d97892891636b2edb7add6f">RCAPDAT1</a></td></tr>
<tr class="separator:ab2feccde3d97892891636b2edb7add6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9f54ed67a0de344d2c6e229bb62984"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5a9f54ed67a0de344d2c6e229bb62984">FCAPDAT1</a></td></tr>
<tr class="separator:a5a9f54ed67a0de344d2c6e229bb62984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a99233be49df8c19d560efc67d98cdb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3a99233be49df8c19d560efc67d98cdb">RCAPDAT2</a></td></tr>
<tr class="separator:a3a99233be49df8c19d560efc67d98cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387603298674ba86be0888064011898"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0387603298674ba86be0888064011898">FCAPDAT2</a></td></tr>
<tr class="separator:a0387603298674ba86be0888064011898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d5d7861fd3fffb3882fc40a531a4d3e">RCAPDAT3</a></td></tr>
<tr class="separator:a3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eae9cbc635515200cc6b8a2eeaed96a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2eae9cbc635515200cc6b8a2eeaed96a">FCAPDAT3</a></td></tr>
<tr class="separator:a2eae9cbc635515200cc6b8a2eeaed96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f95572cb243c4a5c68bd52e620376e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a71f95572cb243c4a5c68bd52e620376e">RCAPDAT4</a></td></tr>
<tr class="separator:a71f95572cb243c4a5c68bd52e620376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae47d1b57ef9ab854f70801b38e9e7cd1">FCAPDAT4</a></td></tr>
<tr class="separator:ae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140a33cdb94409cbdbf47a4b63018efd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a140a33cdb94409cbdbf47a4b63018efd">RCAPDAT5</a></td></tr>
<tr class="separator:a140a33cdb94409cbdbf47a4b63018efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6343a4665735a9e16d8ff6de01efbf7e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6343a4665735a9e16d8ff6de01efbf7e">FCAPDAT5</a></td></tr>
<tr class="separator:a6343a4665735a9e16d8ff6de01efbf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0949cb94807355ff5e93d3924bd3ef2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae0949cb94807355ff5e93d3924bd3ef2">PDMACTL</a></td></tr>
<tr class="separator:ae0949cb94807355ff5e93d3924bd3ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af672775f4c1aa1892d4a4c7bd26169ed"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af672775f4c1aa1892d4a4c7bd26169ed">PDMACAP0_1</a></td></tr>
<tr class="separator:af672775f4c1aa1892d4a4c7bd26169ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0194b1ab45c3eb952aedd0dc002a47"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9a0194b1ab45c3eb952aedd0dc002a47">PDMACAP2_3</a></td></tr>
<tr class="separator:a9a0194b1ab45c3eb952aedd0dc002a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acede5b517932ae388035ac7cbd29c613"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#acede5b517932ae388035ac7cbd29c613">PDMACAP4_5</a></td></tr>
<tr class="separator:acede5b517932ae388035ac7cbd29c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ffef1e6b45b1c3c4c51a2bc52b8578"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af3ffef1e6b45b1c3c4c51a2bc52b8578">RESERVE10</a> [1]</td></tr>
<tr class="separator:af3ffef1e6b45b1c3c4c51a2bc52b8578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada79982ad7c3aeffd775a871522dcf6b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ada79982ad7c3aeffd775a871522dcf6b">CAPIEN</a></td></tr>
<tr class="separator:ada79982ad7c3aeffd775a871522dcf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64670f0f479029c3b9fc68c27b78b49b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a64670f0f479029c3b9fc68c27b78b49b">CAPIF</a></td></tr>
<tr class="separator:a64670f0f479029c3b9fc68c27b78b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592a76ca36d9adf978af8e53e6f4d118"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a592a76ca36d9adf978af8e53e6f4d118">RESERVE11</a> [43]</td></tr>
<tr class="separator:a592a76ca36d9adf978af8e53e6f4d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ff1cbdfa3c98b6bfac4063ff8dc058"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a82ff1cbdfa3c98b6bfac4063ff8dc058">PBUF</a> [6]</td></tr>
<tr class="separator:a82ff1cbdfa3c98b6bfac4063ff8dc058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128a17ee4d9d6c72aed1d4d7f3c3be05"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a128a17ee4d9d6c72aed1d4d7f3c3be05">CMPBUF</a> [6]</td></tr>
<tr class="separator:a128a17ee4d9d6c72aed1d4d7f3c3be05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0add5d9f4d74f2571674a97331b92450"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0add5d9f4d74f2571674a97331b92450">RESERVE12</a> [3]</td></tr>
<tr class="separator:a0add5d9f4d74f2571674a97331b92450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9393a6cbdc0f7e1b858af525d03efe8b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9393a6cbdc0f7e1b858af525d03efe8b">FTCBUF0_1</a></td></tr>
<tr class="separator:a9393a6cbdc0f7e1b858af525d03efe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e8de30edf14b60e7b23574d5d5b9cd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aa8e8de30edf14b60e7b23574d5d5b9cd">FTCBUF2_3</a></td></tr>
<tr class="separator:aa8e8de30edf14b60e7b23574d5d5b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42225e69d0f12e7d475a7f87fbe266eb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a42225e69d0f12e7d475a7f87fbe266eb">FTCBUF4_5</a></td></tr>
<tr class="separator:a42225e69d0f12e7d475a7f87fbe266eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae25334ac3db427fbbd3518d84e476c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6ae25334ac3db427fbbd3518d84e476c">FTCI</a></td></tr>
<tr class="separator:a6ae25334ac3db427fbbd3518d84e476c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup PWM Pulse Width Modulation Controller(PWM)
Memory Mapped Structure for PWM Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l04495">4495</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab2a4f97fbd78ae3b86d953cc3da35829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a4f97fbd78ae3b86d953cc3da35829">&#9670;&nbsp;</a></span>BNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BNF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xC0 PWM Brake Noise Filter Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">BRK0NFEN  </td><td class="markdownTableBodyLeft">PWM Brake 0 Noise Filter Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM Brake 0 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM Brake 0 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:1]  </td><td class="markdownTableBodyCenter">BRK0NFSEL  </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Clock Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]  </td><td class="markdownTableBodyCenter">BRK0FCNT  </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Count   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake0 filter counter to count from 0 to BRK1FCNT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">BRK0PINV  </td><td class="markdownTableBodyLeft">Brake 0 Pin Inverse   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin PWMx_BRAKE0 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inverted state of pin PWMx_BRAKE10 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">BRK1NFEN  </td><td class="markdownTableBodyLeft">PWM Brake 1 Noise Filter Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM Brake 1 Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM Brake 1 Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:9]  </td><td class="markdownTableBodyCenter">BRK1NFSEL  </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Clock Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]  </td><td class="markdownTableBodyCenter">BRK1FCNT  </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Count   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake1 filter counter to count from 0 to BRK1FCNT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">BRK1PINV  </td><td class="markdownTableBodyLeft">Brake 1 Pin Inverse   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin PWMx_BRAKE1 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inverted state of pin PWMx_BRAKE1 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">BK0SRC  </td><td class="markdownTableBodyLeft">Brake 0 Pin Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM0 setting:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from PWM0_BRAKE0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from PWM1_BRAKE0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM1 setting:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from PWM1_BRAKE0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from PWM0_BRAKE0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">BK1SRC  </td><td class="markdownTableBodyLeft">Brake 1 Pin Source Select   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM0 setting:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from PWM0_BRAKE1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from PWM1_BRAKE1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM1 setting:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from PWM1_BRAKE1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from PWM0_BRAKE1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05820">5820</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aed6e9eeb6b8f93088f3243893680d2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6e9eeb6b8f93088f3243893680d2b2">&#9670;&nbsp;</a></span>BRKCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xC8 PWM Brake Edge Detect Control Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">BRKP0EEN  </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">BRKP1EEN  </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">SYSEBEN  </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">BRKP0LEN  </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]  </td><td class="markdownTableBodyCenter">BRKP1LEN  </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">SYSLBEN  </td><td class="markdownTableBodyLeft">Enable System Fail As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]  </td><td class="markdownTableBodyCenter">BRKAEVEN  </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Even Channel (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM even channel level-detect brake function not affect channel output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM even channel output tri-state when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM even channel output low level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM even channel output high level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]  </td><td class="markdownTableBodyCenter">BRKAODD  </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Odd Channel (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM odd channel level-detect brake function not affect channel output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM odd channel output tri-state when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM odd channel output low level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM odd channel output high level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05822">5822</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ab68dc8964e84f3ba77a6a1629a59d0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68dc8964e84f3ba77a6a1629a59d0b7">&#9670;&nbsp;</a></span>BRKCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xCC PWM Brake Edge Detect Control Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">BRKP0EEN  </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">BRKP1EEN  </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">SYSEBEN  </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">BRKP0LEN  </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]  </td><td class="markdownTableBodyCenter">BRKP1LEN  </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">SYSLBEN  </td><td class="markdownTableBodyLeft">Enable System Fail As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]  </td><td class="markdownTableBodyCenter">BRKAEVEN  </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Even Channel (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM even channel level-detect brake function not affect channel output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM even channel output tri-state when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM even channel output low level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM even channel output high level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]  </td><td class="markdownTableBodyCenter">BRKAODD  </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Odd Channel (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM odd channel level-detect brake function not affect channel output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM odd channel output tri-state when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM odd channel output low level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM odd channel output high level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05823">5823</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="af5683fe577c4a1746d9f8c58c233eee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5683fe577c4a1746d9f8c58c233eee6">&#9670;&nbsp;</a></span>BRKCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xD0 PWM Brake Edge Detect Control Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">BRKP0EEN  </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">BRKP1EEN  </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">SYSEBEN  </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">BRKP0LEN  </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]  </td><td class="markdownTableBodyCenter">BRKP1LEN  </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">SYSLBEN  </td><td class="markdownTableBodyLeft">Enable System Fail As Level-Detect Brake Source (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]  </td><td class="markdownTableBodyCenter">BRKAEVEN  </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Even Channel (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM even channel level-detect brake function not affect channel output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM even channel output tri-state when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM even channel output low level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM even channel output high level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]  </td><td class="markdownTableBodyCenter">BRKAODD  </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Odd Channel (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM odd channel level-detect brake function not affect channel output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM odd channel output tri-state when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM odd channel output low level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM odd channel output high level when level-detect brake happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05824">5824</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae6f46a75a6d281447f0944832bc249e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f46a75a6d281447f0944832bc249e7">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x204 PWM Capture Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CAPENn  </td><td class="markdownTableBodyLeft">Capture Function Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the PWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">CAPINVn  </td><td class="markdownTableBodyLeft">Capture Inverter Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]  </td><td class="markdownTableBodyCenter">RCRLDENn  </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]  </td><td class="markdownTableBodyCenter">FCRLDENn  </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05846">5846</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ada79982ad7c3aeffd775a871522dcf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada79982ad7c3aeffd775a871522dcf6b">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x250 PWM Capture Interrupt Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CAPRIENn  </td><td class="markdownTableBodyLeft">PWM Capture Rising Latch Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CINTENR corresponding channel CAPRIEN must be disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">CAPFIENn  </td><td class="markdownTableBodyLeft">PWM Capture Falling Latch Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CINTENR corresponding channel CAPFIEN must be disabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05865">5865</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a64670f0f479029c3b9fc68c27b78b49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64670f0f479029c3b9fc68c27b78b49b">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x254 PWM Capture Interrupt Flag Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CRLIFn  </td><td class="markdownTableBodyLeft">PWM Capture Rising Latch Interrupt Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear. Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CIFR corresponding channel CRLIF will cleared by hardware after PDMA transfer data.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">CFLIFn  </td><td class="markdownTableBodyLeft">PWM Capture Falling Latch Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear. Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CIFR corresponding channel CFLIF will cleared by hardware after PDMA transfer data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05866">5866</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aaace893922d71126f754f2d24966ade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaace893922d71126f754f2d24966ade1">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x200 PWM Capture Input Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CAPINENn  </td><td class="markdownTableBodyLeft">Capture Input Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Channel capture input path Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM channel capture function is always regarded as 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM Channel capture input path Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM channel capture function comes from correlative multifunction pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05845">5845</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6473ad99a80b36a98b3076d5396e6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6473ad99a80b36a98b3076d5396e6be3">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x208 PWM Capture Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CRLIFOVn  </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">CFLIFOVn  </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05847">5847</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a45a66830d3ba82cabd388a5296234b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a66830d3ba82cabd388a5296234b75">&#9670;&nbsp;</a></span>CLKPSC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x14 PWM Clock Pre-scale Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">CLKPSC  </td><td class="markdownTableBodyLeft">PWM Counter Clock Pre-Scale   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is decided by clock prescaler.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter clock prescaler.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is divided by (CLKPSC+ 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05795">5795</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a924291c7424853566d0143c4f3720bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924291c7424853566d0143c4f3720bf9">&#9670;&nbsp;</a></span>CLKPSC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x18 PWM Clock Pre-scale Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">CLKPSC  </td><td class="markdownTableBodyLeft">PWM Counter Clock Pre-Scale   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is decided by clock prescaler.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter clock prescaler.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is divided by (CLKPSC+ 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05796">5796</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a9b2e663c3c0aa2ab901db7c7889a29c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2e663c3c0aa2ab901db7c7889a29c6">&#9670;&nbsp;</a></span>CLKPSC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x1C PWM Clock Pre-scale Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">CLKPSC  </td><td class="markdownTableBodyLeft">PWM Counter Clock Pre-Scale   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is decided by clock prescaler.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter clock prescaler.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is divided by (CLKPSC+ 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05797">5797</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a26d6c901c2d03aebd097f6ddd5027abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d6c901c2d03aebd097f6ddd5027abf">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x10 PWM Clock Source Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]  </td><td class="markdownTableBodyCenter">ECLKSRC0  </td><td class="markdownTableBodyLeft">PWM_CH01 External Clock Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]  </td><td class="markdownTableBodyCenter">ECLKSRC2  </td><td class="markdownTableBodyLeft">PWM_CH23 External Clock Source Select   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]  </td><td class="markdownTableBodyCenter">ECLKSRC4  </td><td class="markdownTableBodyLeft">PWM_CH45 External Clock Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05794">5794</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a128a17ee4d9d6c72aed1d4d7f3c3be05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128a17ee4d9d6c72aed1d4d7f3c3be05">&#9670;&nbsp;</a></span>CMPBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x31C~0x330 PWM CMPDAT0~5 Buffer </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">CMPBUF  </td><td class="markdownTableBodyLeft">PWM Comparator Register Buffer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05869">5869</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a864f66b5bd55e4c77eb26681f468939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864f66b5bd55e4c77eb26681f468939b">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x50~0x64 PWM Comparator Register 0~5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">CMP  </td><td class="markdownTableBodyLeft">PWM Comparator Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMP use to compare with CNTR to generate PWM waveform, interrupt and trigger EADC.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In independent mode, CMPDAT0~5 denote as 6 independent PWM_CH0~5 compared point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In complementary mode, CMPDAT0, 2, 4 denote as first compared point, and CMPDAT1, 3, 5 denote as second compared point for the corresponding 3 complementary pairs PWM_CH0 and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05804">5804</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a00dc00899d9865b98a341e81f2076a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00dc00899d9865b98a341e81f2076a79">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x90~0xA4 PWM Counter Register 0~5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">CNT  </td><td class="markdownTableBodyLeft">PWM Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can monitor CNTR to know the current value in 16-bit period counter.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">DIRF  </td><td class="markdownTableBodyLeft">PWM Direction Indicator Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Counter is Down count.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Counter is UP count.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05814">5814</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a4007af1d755886a77159920ae02faae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4007af1d755886a77159920ae02faae1">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x24 PWM Clear Counter Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CNTCLRn  </td><td class="markdownTableBodyLeft">Clear PWM Counter Control Bit   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit PWM counter to 0000H.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05799">5799</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a0ff9223b5a31e3a1d467e63bfd815a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff9223b5a31e3a1d467e63bfd815a41">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x20 PWM Counter Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CNTENn  </td><td class="markdownTableBodyLeft">PWM Counter Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Counter and clock prescaler Stop Running.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM Counter and clock prescaler Start Running.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05798">5798</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a821a90c5e2b926e73501f62fd147c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821a90c5e2b926e73501f62fd147c8ee">&#9670;&nbsp;</a></span>CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x00 PWM Control Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CTRLDn  </td><td class="markdownTableBodyLeft">Center Re-Load   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">WINLDENn  </td><td class="markdownTableBodyLeft">Window Load Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to PWM_LOAD register and cleared by hardware after load success.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]  </td><td class="markdownTableBodyCenter">IMMLDENn  </td><td class="markdownTableBodyLeft">Immediately Load Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">GROUPEN  </td><td class="markdownTableBodyLeft">Group Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The output waveform of each PWM channel are independent.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Unify the PWM_CH2 and PWM_CH4 to output the same waveform as PWM_CH0 and unify the PWM_CH3 and PWM_CH5 to output the same waveform as PWM_CH1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]  </td><td class="markdownTableBodyCenter">DBGHALT  </td><td class="markdownTableBodyLeft">ICE Debug Mode Counter Halt (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If counter halt is enabled, PWM all counters will keep current value until exit ICE debug mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode counter halt disable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode counter halt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]  </td><td class="markdownTableBodyCenter">DBGTRIOFF  </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable (Write Protect)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects PWM output.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM pin will be forced as tri-state while ICE debug mode acknowledged.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM pin will keep output no matter ICE debug mode acknowledged or not.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05790">5790</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ac8734edcbe0ca925823e087d1873822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8734edcbe0ca925823e087d1873822f">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x04 PWM Control Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">CNTTYPEn  </td><td class="markdownTableBodyLeft">PWM Counter Behavior Type   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]  </td><td class="markdownTableBodyCenter">CNTMODEn  </td><td class="markdownTableBodyLeft">PWM Counter Mode   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]  </td><td class="markdownTableBodyCenter">OUTMODEn  </td><td class="markdownTableBodyLeft">PWM Output Mode   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">output mode of   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM independent mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM complementary mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in group function, these bits must all set to the same mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05791">5791</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a50db6d60a967ced42553c6891afe96c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50db6d60a967ced42553c6891afe96c5">&#9670;&nbsp;</a></span>DTCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x70 PWM Dead-Time Control Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">DTCNT  </td><td class="markdownTableBodyLeft">Dead-Time Counter (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">DTEN  </td><td class="markdownTableBodyLeft">Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary PWM is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">DTCKSEL  </td><td class="markdownTableBodyLeft">Dead-Time Clock Select (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM_CLK.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05806">5806</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a05c133caa64fc83eb3e27d1d2b64f229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c133caa64fc83eb3e27d1d2b64f229">&#9670;&nbsp;</a></span>DTCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x74 PWM Dead-Time Control Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">DTCNT  </td><td class="markdownTableBodyLeft">Dead-Time Counter (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">DTEN  </td><td class="markdownTableBodyLeft">Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary PWM is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">DTCKSEL  </td><td class="markdownTableBodyLeft">Dead-Time Clock Select (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM_CLK.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05807">5807</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aac85500ab02cff9a079daca62dc6badd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac85500ab02cff9a079daca62dc6badd">&#9670;&nbsp;</a></span>DTCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x78 PWM Dead-Time Control Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">DTCNT  </td><td class="markdownTableBodyLeft">Dead-Time Counter (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">DTEN  </td><td class="markdownTableBodyLeft">Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary PWM is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">DTCKSEL  </td><td class="markdownTableBodyLeft">Dead-Time Clock Select (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM_CLK.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05808">5808</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aeed3be66aa45650421034161a06bcbc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed3be66aa45650421034161a06bcbc2">&#9670;&nbsp;</a></span>EADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::EADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xF8 PWM Trigger EADC Source Select Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]  </td><td class="markdownTableBodyCenter">TRGSEL0  </td><td class="markdownTableBodyLeft">PWM_CH0 Trigger EADC Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH0 zero point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH0 period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH0 zero or period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH0 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH0 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH1 zero point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH1 period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH1 zero or period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH1 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH1 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">TRGEN0  </td><td class="markdownTableBodyLeft">PWM_CH0 Trigger EADC enable bit   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]  </td><td class="markdownTableBodyCenter">TRGSEL1  </td><td class="markdownTableBodyLeft">PWM_CH1 Trigger EADC Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH0 zero point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH0 period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH0 zero or period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH0 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH0 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH1 zero point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH1 period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH1 zero or period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH1 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH1 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">TRGEN1  </td><td class="markdownTableBodyLeft">PWM_CH1 Trigger EADC enable bit   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]  </td><td class="markdownTableBodyCenter">TRGSEL2  </td><td class="markdownTableBodyLeft">PWM_CH2 Trigger EADC Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH2 zero point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH2 period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH2 zero or period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH2 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH2 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH3 zero point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH3 period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH3 zero or period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH3 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH3 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">TRGEN2  </td><td class="markdownTableBodyLeft">PWM_CH2 Trigger EADC enable bit   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]  </td><td class="markdownTableBodyCenter">TRGSEL3  </td><td class="markdownTableBodyLeft">PWM_CH3 Trigger EADC Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH2 zero point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH2 period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH2 zero or period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH2 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH2 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH3 zero point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH3 period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH3 zero or period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH3 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH3 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]  </td><td class="markdownTableBodyCenter">TRGEN3  </td><td class="markdownTableBodyLeft">PWM_CH3 Trigger EADC enable bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05834">5834</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a4a39ce5fbb63b3848d47b2dbd4fab0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a39ce5fbb63b3848d47b2dbd4fab0eb">&#9670;&nbsp;</a></span>EADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::EADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xFC PWM Trigger EADC Source Select Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]  </td><td class="markdownTableBodyCenter">TRGSEL4  </td><td class="markdownTableBodyLeft">PWM_CH4 Trigger EADC Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH4 zero point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH4 period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH4 zero or period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH4 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH4 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH5 zero point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH5 period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH5 zero or period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH5 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH5 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">TRGEN4  </td><td class="markdownTableBodyLeft">PWM_CH4 Trigger EADC enable bit   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]  </td><td class="markdownTableBodyCenter">TRGSEL5  </td><td class="markdownTableBodyLeft">PWM_CH5 Trigger EADC Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH4 zero point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH4 period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH4 zero or period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH4 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH4 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH5 zero point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH5 period point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH5 zero or period point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH5 up-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH5 down-count CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">TRGEN5  </td><td class="markdownTableBodyLeft">PWM_CH5 Trigger EADC enable bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05835">5835</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aeacef58982226833de1b5e20038e54bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacef58982226833de1b5e20038e54bd">&#9670;&nbsp;</a></span>FAILBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FAILBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xC4 PWM System Fail Brake Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">CSSBRKEN  </td><td class="markdownTableBodyLeft">Clock Security System Detection Trigger PWM Brake Function 0 Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by CSS detection Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by CSS detection Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">BODBRKEN  </td><td class="markdownTableBodyLeft">Brown-Out Detection Trigger PWM Brake Function 0 Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by BOD Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by BOD Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">CORBRKEN  </td><td class="markdownTableBodyLeft">Core Lockup Detection Trigger PWM Brake Function 0 Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by Core lockup detection Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by Core lockup detection Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05821">5821</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a69e6b60f0c2684451ae1093ff679b322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e6b60f0c2684451ae1093ff679b322">&#9670;&nbsp;</a></span>FCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x210 PWM Falling Capture Data Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05849">5849</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a5a9f54ed67a0de344d2c6e229bb62984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9f54ed67a0de344d2c6e229bb62984">&#9670;&nbsp;</a></span>FCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x218 PWM Falling Capture Data Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05851">5851</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a0387603298674ba86be0888064011898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0387603298674ba86be0888064011898">&#9670;&nbsp;</a></span>FCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x220 PWM Falling Capture Data Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05853">5853</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a2eae9cbc635515200cc6b8a2eeaed96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eae9cbc635515200cc6b8a2eeaed96a">&#9670;&nbsp;</a></span>FCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x228 PWM Falling Capture Data Register 3 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05855">5855</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae47d1b57ef9ab854f70801b38e9e7cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47d1b57ef9ab854f70801b38e9e7cd1">&#9670;&nbsp;</a></span>FCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x230 PWM Falling Capture Data Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05857">5857</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6343a4665735a9e16d8ff6de01efbf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6343a4665735a9e16d8ff6de01efbf7e">&#9670;&nbsp;</a></span>FCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x238 PWM Falling Capture Data Register 5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05859">5859</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a9393a6cbdc0f7e1b858af525d03efe8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9393a6cbdc0f7e1b858af525d03efe8b">&#9670;&nbsp;</a></span>FTCBUF0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x340 PWM FTCMPDAT0_1 Buffer </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FTCMPBUF  </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Buffer (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05871">5871</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aa8e8de30edf14b60e7b23574d5d5b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e8de30edf14b60e7b23574d5d5b9cd">&#9670;&nbsp;</a></span>FTCBUF2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x344 PWM FTCMPDAT2_3 Buffer </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FTCMPBUF  </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Buffer (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05872">5872</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a42225e69d0f12e7d475a7f87fbe266eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42225e69d0f12e7d475a7f87fbe266eb">&#9670;&nbsp;</a></span>FTCBUF4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x348 PWM FTCMPDAT4_5 Buffer </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FTCMPBUF  </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Buffer (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05873">5873</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6ae25334ac3db427fbbd3518d84e476c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae25334ac3db427fbbd3518d84e476c">&#9670;&nbsp;</a></span>FTCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCI</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x34C PWM FTCMPDAT Indicator Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]  </td><td class="markdownTableBodyCenter">FTCMUn  </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Up Indicator   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to PERIODn and DIRF=1, software can write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]  </td><td class="markdownTableBodyCenter">FTCMDn  </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Down Indicator   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to PERIODn and DIRF=0, software can write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05874">5874</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae6315b003dc5d747627ddf326da95a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6315b003dc5d747627ddf326da95a09">&#9670;&nbsp;</a></span>FTCMPDAT0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x100 PWM Free Trigger Compare Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FTCMP  </td><td class="markdownTableBodyLeft">PWM Free Trigger Compare Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05836">5836</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a4073029a936990aecccc956ec2cb380e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4073029a936990aecccc956ec2cb380e">&#9670;&nbsp;</a></span>FTCMPDAT2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x104 PWM Free Trigger Compare Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FTCMP  </td><td class="markdownTableBodyLeft">PWM Free Trigger Compare Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05837">5837</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a161a452fdf756933395ee30c3b29a18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161a452fdf756933395ee30c3b29a18f">&#9670;&nbsp;</a></span>FTCMPDAT4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x108 PWM Free Trigger Compare Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">FTCMP  </td><td class="markdownTableBodyLeft">PWM Free Trigger Compare Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05838">5838</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a3ce7bc11f4c82261fae0efd1cb37a95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce7bc11f4c82261fae0efd1cb37a95e">&#9670;&nbsp;</a></span>IFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::IFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xF0 PWM Interrupt Flag Accumulator Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]  </td><td class="markdownTableBodyCenter">IFCNT0_1  </td><td class="markdownTableBodyLeft">PWM_CH0 And PWM_CH1 Interrupt Flag Counter   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of PWM_CH0 and PWM_CH1 period occurs to set bit IFAIF0_1 to request the PWM period interrupt.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM flag will be set in every IFCNT0_1 [3:0] times of PWM period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]  </td><td class="markdownTableBodyCenter">IFSEL0_1  </td><td class="markdownTableBodyLeft">PWM_CH0 And PWM_CH1 Interrupt Flag Accumulator Source Select   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = CNT equal to Zero in channel 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = CNT equal to PERIOD in channel 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = CNT equal to CMPU in channel 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = CNT equal to CMPD in channel 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = CNT equal to Zero in channel 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = CNT equal to PERIOD in channel 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = CNT equal to CMPU in channel 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = CNT equal to CMPD in channel 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">IFAEN0_1  </td><td class="markdownTableBodyLeft">PWM_CH0 And PWM_CH1 Interrupt Flag Accumulator Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_CH0 and PWM_CH1 interrupt flag accumulator disable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_CH0 and PWM_CH1 interrupt flag accumulator enable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]  </td><td class="markdownTableBodyCenter">IFCNT2_3  </td><td class="markdownTableBodyLeft">PWM_CH2 And PWM_CH3 Interrupt Flag Counter   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of PWM_CH2 and PWM_CH3 period occurs to set bit IFAIF2_3 to request the PWM period interrupt.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM flag will be set in every IFCNT2_3[3:0] times of PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:12]  </td><td class="markdownTableBodyCenter">IFSEL2_3  </td><td class="markdownTableBodyLeft">PWM_CH2 And PWM_CH3 Interrupt Flag Accumulator Source Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = CNT equal to Zero in channel 2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = CNT equal to PERIOD in channel 2.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = CNT equal to CMPU in channel 2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = CNT equal to CMPD in channel 2.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = CNT equal to Zero in channel 3.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = CNT equal to PERIOD in channel 3.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = CNT equal to CMPU in channel 3.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = CNT equal to CMPD in channel 3.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">IFAEN2_3  </td><td class="markdownTableBodyLeft">PWM_CH2 And PWM_CH3 Interrupt Flag Accumulator Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_CH2 and PWM_CH3 interrupt flag accumulator disable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_CH2 and PWM_CH3 interrupt flag accumulator enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]  </td><td class="markdownTableBodyCenter">IFCNT4_5  </td><td class="markdownTableBodyLeft">PWM_CH4 And PWM_CH5 Interrupt Flag Counter   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of PWM_CH4 and PWM_CH5 period occurs to set bit IFAIF4_5 to request the PWM period interrupt.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM flag will be set in every IFCNT4_5[3:0] times of PWM period.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22:20]  </td><td class="markdownTableBodyCenter">IFSEL4_5  </td><td class="markdownTableBodyLeft">PWM_CH4 And PWM_CH5 Interrupt Flag Accumulator Source Select   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = CNT equal to Zero in channel 4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = CNT equal to PERIOD in channel 4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = CNT equal to CMPU in channel 4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = CNT equal to CMPD in channel 4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = CNT equal to Zero in channel 5.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = CNT equal to PERIOD in channel 5.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = CNT equal to CMPU in channel 5.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = CNT equal to CMPD in channel 5.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">IFAEN4_5  </td><td class="markdownTableBodyLeft">PWM_CH4 And PWM_CH5 Interrupt Flag Accumulator Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_CH4 and PWM_CH5 interrupt flag accumulator disable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_CH4 and PWM_CH5 interrupt flag accumulator enable.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05832">5832</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a81295b1746685a75014c3e12f4e9b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81295b1746685a75014c3e12f4e9b0f7">&#9670;&nbsp;</a></span>INTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xE0 PWM Interrupt Enable Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">ZIENn  </td><td class="markdownTableBodyLeft">PWM Zero Point Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">IFAIEN0_1  </td><td class="markdownTableBodyLeft">PWM_CH0/1 Interrupt Flag Accumulator Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">PIENn  </td><td class="markdownTableBodyLeft">PWM Period Point Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">IFAIEN2_3  </td><td class="markdownTableBodyLeft">PWM_CH2/3 Interrupt Flag Accumulator Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]  </td><td class="markdownTableBodyCenter">CMPUIENn  </td><td class="markdownTableBodyLeft">PWM Compare Up Count Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">IFAIEN4_5  </td><td class="markdownTableBodyLeft">PWM_CH4/5 Interrupt Flag Accumulator Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]  </td><td class="markdownTableBodyCenter">CMPDIENn  </td><td class="markdownTableBodyLeft">PWM Compare Down Count Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05828">5828</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a40d4a93fadbc005cf8c56c8816b4f412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d4a93fadbc005cf8c56c8816b4f412">&#9670;&nbsp;</a></span>INTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xE4 PWM Interrupt Enable Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">BRKEIEN0_1  </td><td class="markdownTableBodyLeft">PWM Edge-Detect Brake Interrupt Enable For Channel0/1 (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel0/1 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel0/1 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">BRKEIEN2_3  </td><td class="markdownTableBodyLeft">PWM Edge-Detect Brake Interrupt Enable For Channel2/3 (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel2/3 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel2/3 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">BRKEIEN4_5  </td><td class="markdownTableBodyLeft">PWM Edge-Detect Brake Interrupt Enable For Channel4/5 (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel4/5 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel4/5 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">BRKLIEN0_1  </td><td class="markdownTableBodyLeft">PWM Level-Detect Brake Interrupt Enable For Channel0/1 (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel0/1 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel0/1 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">BRKLIEN2_3  </td><td class="markdownTableBodyLeft">PWM Level-Detect Brake Interrupt Enable For Channel2/3 (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel2/3 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel2/3 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">BRKLIEN4_5  </td><td class="markdownTableBodyLeft">PWM Level-Detect Brake Interrupt Enable For Channel4/5 (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel4/5 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel4/5 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05829">5829</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a41061229cc18a31f1af6b34efcbbf7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41061229cc18a31f1af6b34efcbbf7d2">&#9670;&nbsp;</a></span>INTSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xE8 PWM Interrupt Flag Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">ZIFn  </td><td class="markdownTableBodyLeft">PWM Zero Point Interrupt Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM counter reaches zero, software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">IFAIF0_1  </td><td class="markdownTableBodyLeft">PWM_CH0/1 Interrupt Flag Accumulator Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFSEL0_1 in PWM_IFA register, software can clear this bit by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">PIFn  </td><td class="markdownTableBodyLeft">PWM Period Point Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM counter reaches PWM_PERIODn, software can write 1 to clear this bit to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">IFAIF2_3  </td><td class="markdownTableBodyLeft">PWM_CH2/3 Interrupt Flag Accumulator Interrupt Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFSEL2_3 in PWM_IFA register, software can clear this bit by writing 1 to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]  </td><td class="markdownTableBodyCenter">CMPUIFn  </td><td class="markdownTableBodyLeft">PWM Compare Up Count Interrupt Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when PWM counter up count and reaches PWM_CMPDATn, software can clear this bit by writing 1 to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">IFAIF4_5  </td><td class="markdownTableBodyLeft">PWM_CH4/5 Interrupt Flag Accumulator Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFSEL4_5 in PWM_IFA register, software can clear this bit by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]  </td><td class="markdownTableBodyCenter">CMPDIFn  </td><td class="markdownTableBodyLeft">PWM Compare Down Count Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when PWM counter down count and reaches PWM_CMPDATn, software can clear this bit by writing 1 to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05830">5830</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6fcc3e96ee7b50286d6bb90347ce006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcc3e96ee7b50286d6bb90347ce006d">&#9670;&nbsp;</a></span>INTSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xEC PWM Interrupt Flag Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">BRKEIF0  </td><td class="markdownTableBodyLeft">PWM Channel0 Edge-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 edge-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">BRKEIF1  </td><td class="markdownTableBodyLeft">PWM Channel1 Edge-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 edge-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">BRKEIF2  </td><td class="markdownTableBodyLeft">PWM Channel2 Edge-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 edge-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">BRKEIF3  </td><td class="markdownTableBodyLeft">PWM Channel3 Edge-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 edge-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">BRKEIF4  </td><td class="markdownTableBodyLeft">PWM Channel4 Edge-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 edge-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">BRKEIF5  </td><td class="markdownTableBodyLeft">PWM Channel5 Edge-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 edge-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">BRKLIF0  </td><td class="markdownTableBodyLeft">PWM Channel0 Level-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 level-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 level-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">BRKLIF1  </td><td class="markdownTableBodyLeft">PWM Channel1 Level-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 level-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 level-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">BRKLIF2  </td><td class="markdownTableBodyLeft">PWM Channel2 Level-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 level-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 level-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]  </td><td class="markdownTableBodyCenter">BRKLIF3  </td><td class="markdownTableBodyLeft">PWM Channel3 Level-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 level-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 level-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">BRKLIF4  </td><td class="markdownTableBodyLeft">PWM Channel4 Level-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 level-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 level-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]  </td><td class="markdownTableBodyCenter">BRKLIF5  </td><td class="markdownTableBodyLeft">PWM Channel5 Level-Detect Brake Interrupt Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 level-detect brake event do not happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 level-detect brake event happened, this bit is set to 1, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">BRKESTS0  </td><td class="markdownTableBodyLeft">PWM Channel0 Edge-Detect Brake Status   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 edge-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel0 at brake state, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]  </td><td class="markdownTableBodyCenter">BRKESTS1  </td><td class="markdownTableBodyLeft">PWM Channel1 Edge-Detect Brake Status   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 edge-detect brake state is released.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel1 at brake state, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]  </td><td class="markdownTableBodyCenter">BRKESTS2  </td><td class="markdownTableBodyLeft">PWM Channel2 Edge-Detect Brake Status   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 edge-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel2 at brake state, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]  </td><td class="markdownTableBodyCenter">BRKESTS3  </td><td class="markdownTableBodyLeft">PWM Channel3 Edge-Detect Brake Status   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 edge-detect brake state is released.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel3 at brake state, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]  </td><td class="markdownTableBodyCenter">BRKESTS4  </td><td class="markdownTableBodyLeft">PWM Channel4 Edge-Detect Brake Status   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 edge-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel4 at brake state, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]  </td><td class="markdownTableBodyCenter">BRKESTS5  </td><td class="markdownTableBodyLeft">PWM Channel5 Edge-Detect Brake Status   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 edge-detect brake state is released.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel5 at brake state, writing 1 to clear.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]  </td><td class="markdownTableBodyCenter">BRKLSTS0  </td><td class="markdownTableBodyLeft">PWM Channel0 Level-Detect Brake Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 level-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel0 at brake state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]  </td><td class="markdownTableBodyCenter">BRKLSTS1  </td><td class="markdownTableBodyLeft">PWM Channel1 Level-Detect Brake Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 level-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel1 at brake state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]  </td><td class="markdownTableBodyCenter">BRKLSTS2  </td><td class="markdownTableBodyLeft">PWM Channel2 Level-Detect Brake Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 level-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel2 at brake state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]  </td><td class="markdownTableBodyCenter">BRKLSTS3  </td><td class="markdownTableBodyLeft">PWM Channel3 Level-Detect Brake Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 level-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel3 at brake state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]  </td><td class="markdownTableBodyCenter">BRKLSTS4  </td><td class="markdownTableBodyLeft">PWM Channel4 Level-Detect Brake Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 level-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel4 at brake state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]  </td><td class="markdownTableBodyCenter">BRKLSTS5  </td><td class="markdownTableBodyLeft">PWM Channel5 Level-Detect Brake Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 level-detect brake state is released.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel5 at brake state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05831">5831</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="acba045f2e1488e37ed18ec38dae3eb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba045f2e1488e37ed18ec38dae3eb71">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x28 PWM Load Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">LOADn  </td><td class="markdownTableBodyLeft">Re-Load PWM Comparator Register (CMPDAT) Control Bit   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current PWM period end.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(PWM_CTL0[13:8]) = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05800">5800</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ac8439097ba3a140a30780629ca61cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8439097ba3a140a30780629ca61cda0">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xBC PWM Mask Data Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">MSKDATn  </td><td class="markdownTableBodyLeft">PWM Mask Data Bit   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of PWMn output pin, if corresponding mask function is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to PWMn.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to PWMn.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05819">5819</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a5dc91ba325591a97a296d44fc8289c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc91ba325591a97a296d44fc8289c42">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xB8 PWM Mask Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">MSKENn  </td><td class="markdownTableBodyLeft">PWM Mask Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM output signal will be masked when this bit is enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding PWM channel n will output MSKDATn (PWM_MSK[5:0]) data.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output signal is non-masked.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output signal is masked and output MSKDATn data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05818">5818</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a82ff1cbdfa3c98b6bfac4063ff8dc058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ff1cbdfa3c98b6bfac4063ff8dc058">&#9670;&nbsp;</a></span>PBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x304~0x318 PWM PERIOD0~5 Buffer </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">PBUF  </td><td class="markdownTableBodyLeft">PWM Period Register Buffer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as PERIOD active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05868">5868</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="af672775f4c1aa1892d4a4c7bd26169ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af672775f4c1aa1892d4a4c7bd26169ed">&#9670;&nbsp;</a></span>PDMACAP0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x240 PWM Capture Channel 01 PDMA Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">CAPBUF  </td><td class="markdownTableBodyLeft">PWM Capture PDMA Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05861">5861</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a9a0194b1ab45c3eb952aedd0dc002a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0194b1ab45c3eb952aedd0dc002a47">&#9670;&nbsp;</a></span>PDMACAP2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x244 PWM Capture Channel 23 PDMA Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">CAPBUF  </td><td class="markdownTableBodyLeft">PWM Capture PDMA Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05862">5862</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="acede5b517932ae388035ac7cbd29c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acede5b517932ae388035ac7cbd29c613">&#9670;&nbsp;</a></span>PDMACAP4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x248 PWM Capture Channel 45 PDMA Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">CAPBUF  </td><td class="markdownTableBodyLeft">PWM Capture PDMA Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05863">5863</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae0949cb94807355ff5e93d3924bd3ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0949cb94807355ff5e93d3924bd3ef2">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x23C PWM PDMA Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">CHEN0_1  </td><td class="markdownTableBodyLeft">Channel 0/1 PDMA Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 0/1 PDMA function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 0/1 PDMA function Enabled for the channel 0/1 captured data and transfer to memory.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]  </td><td class="markdownTableBodyCenter">CAPMOD0_1  </td><td class="markdownTableBodyLeft">Select PWM_RCAPDAT0/1 Or PWM_FCAPDAT0/1 To Do PDMA Transfer   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM_RCAPDAT0/1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM_FCAPDAT0/1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both PWM_RCAPDAT0/1 and PWM_FCAPDAT0/1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">CAPORD0_1  </td><td class="markdownTableBodyLeft">Capture Channel 0/1 Rising/Falling Order   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the PWM_RCAPDAT0/1 or PWM_FCAPDAT0/1 is the first captured data transferred to memory through PDMA when CAPMOD0_1 = 11.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_FCAPDAT0/1 is the first captured data to memory.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_RCAPDAT0/1 is the first captured data to memory.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">CHSEL0_1  </td><td class="markdownTableBodyLeft">Select Channel 0/1 To Do PDMA Transfer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">CHEN2_3  </td><td class="markdownTableBodyLeft">Channel 2/3 PDMA Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 2/3 PDMA function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 2/3 PDMA function Enabled for the channel 2/3 captured data and transfer to memory.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:9]  </td><td class="markdownTableBodyCenter">CAPMOD2_3  </td><td class="markdownTableBodyLeft">Select PWM_RCAPDAT2/3 Or PWM_FCAODAT2/3 To Do PDMA Transfer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM_RCAPDAT2/3.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM_FCAPDAT2/3.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both PWM_RCAPDAT2/3 and PWM_FCAPDAT2/3.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]  </td><td class="markdownTableBodyCenter">CAPORD2_3  </td><td class="markdownTableBodyLeft">Capture Channel 2/3 Rising/Falling Order   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the PWM_RCAPDAT2/3 or PWM_FCAPDAT2/3 is the first captured data transferred to memory through PDMA when CAPMOD2_3 = 11.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_FCAPDAT2/3 is the first captured data to memory.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_RCAPDAT2/3 is the first captured data to memory.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">CHSEL2_3  </td><td class="markdownTableBodyLeft">Select Channel 2/3 To Do PDMA Transfer   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel2.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel3.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">CHEN4_5  </td><td class="markdownTableBodyLeft">Channel 4/5 PDMA Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 4/5 PDMA function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 4/5 PDMA function Enabled for the channel 4/5 captured data and transfer to memory.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18:17]  </td><td class="markdownTableBodyCenter">CAPMOD4_5  </td><td class="markdownTableBodyLeft">Select PWM_RCAPDAT4/5 Or PWM_FCAPDAT4/5 To Do PDMA Transfer   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM_RCAPDAT4/5.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM_FCAPDAT4/5.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both PWM_RCAPDAT4/5 and PWM_FCAPDAT4/5.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]  </td><td class="markdownTableBodyCenter">CAPORD4_5  </td><td class="markdownTableBodyLeft">Capture Channel 4/5 Rising/Falling Order   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the PWM_RCAPDAT4/5 or PWM_FCAPDAT4/5 is the first captured data transferred to memory through PDMA when CAPMOD4_5 = 11.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_FCAPDAT4/5 is the first captured data to memory.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_RCAPDAT4/5 is the first captured data to memory.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]  </td><td class="markdownTableBodyCenter">CHSEL4_5  </td><td class="markdownTableBodyLeft">Select Channel 4/5 To Do PDMA Transfer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05860">5860</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a202c954f8791685be52b3e3762c45981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202c954f8791685be52b3e3762c45981">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PERIOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x30~0x44 PWM Period Register 0~5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">PERIOD  </td><td class="markdownTableBodyLeft">PWM Period Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Count mode: In this mode, PWM counter counts from 0 to PERIOD, and restarts from 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Down-Count mode: In this mode, PWM counter counts from PERIOD to 0, and restarts from PERIOD.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM period time = (PERIOD+1) * PWM_CLK period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Down-Count mode: In this mode, PWM counter counts from 0 to PERIOD, then decrements to 0 and repeats again.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM period time = 2 * PERIOD * PWM_CLK period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05802">5802</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ac8a60f872bef683656908c02d93efaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a60f872bef683656908c02d93efaee">&#9670;&nbsp;</a></span>PHS0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x80 PWM Counter Phase Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">PHS  </td><td class="markdownTableBodyLeft">PWM Synchronous Start Phase Bits   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05810">5810</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a9b2b36f704ec8fede02d5a3820f8a1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2b36f704ec8fede02d5a3820f8a1e5">&#9670;&nbsp;</a></span>PHS2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x84 PWM Counter Phase Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">PHS  </td><td class="markdownTableBodyLeft">PWM Synchronous Start Phase Bits   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05811">5811</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aff8fedadb86ec2b8197daddc04fa2647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8fedadb86ec2b8197daddc04fa2647">&#9670;&nbsp;</a></span>PHS4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x88 PWM Counter Phase Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">PHS  </td><td class="markdownTableBodyLeft">PWM Synchronous Start Phase Bits   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05812">5812</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="add72c2f40f9a86a1170a668d49e8d1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add72c2f40f9a86a1170a668d49e8d1de">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xD8 PWM Output Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">POENn  </td><td class="markdownTableBodyLeft">PWM Pin Output Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM pin at tri-state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM pin in output mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05826">5826</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a738ef7c37c381cac7b9caa2e7b213cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738ef7c37c381cac7b9caa2e7b213cbd">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xD4 PWM Pin Polar Inverse Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">PINVn  </td><td class="markdownTableBodyLeft">PWM PIN Polar Inverse Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of PWM output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output polar inverse Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output polar inverse Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05825">5825</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="afe35889a69ad184c9f23baac4a12c437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe35889a69ad184c9f23baac4a12c437">&#9670;&nbsp;</a></span>RCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x20C PWM Rising Capture Data Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05848">5848</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ab2feccde3d97892891636b2edb7add6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2feccde3d97892891636b2edb7add6f">&#9670;&nbsp;</a></span>RCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x214 PWM Rising Capture Data Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05850">5850</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a3a99233be49df8c19d560efc67d98cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a99233be49df8c19d560efc67d98cdb">&#9670;&nbsp;</a></span>RCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x21C PWM Rising Capture Data Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05852">5852</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a3d5d7861fd3fffb3882fc40a531a4d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5d7861fd3fffb3882fc40a531a4d3e">&#9670;&nbsp;</a></span>RCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x224 PWM Rising Capture Data Register 3 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05854">5854</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a71f95572cb243c4a5c68bd52e620376e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f95572cb243c4a5c68bd52e620376e">&#9670;&nbsp;</a></span>RCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x22C PWM Rising Capture Data Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05856">5856</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a140a33cdb94409cbdbf47a4b63018efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140a33cdb94409cbdbf47a4b63018efd">&#9670;&nbsp;</a></span>RCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x234 PWM Rising Capture Data Register 5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05858">5858</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a890369dafa7930438fc4b29cc94c5f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890369dafa7930438fc4b29cc94c5f9a">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05801">5801</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="adadfac033893f91a1b46bd8c52c2a5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadfac033893f91a1b46bd8c52c2a5bf">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05803">5803</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="af3ffef1e6b45b1c3c4c51a2bc52b8578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ffef1e6b45b1c3c4c51a2bc52b8578">&#9670;&nbsp;</a></span>RESERVE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE10[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05864">5864</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a592a76ca36d9adf978af8e53e6f4d118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592a76ca36d9adf978af8e53e6f4d118">&#9670;&nbsp;</a></span>RESERVE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE11[43]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05867">5867</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a0add5d9f4d74f2571674a97331b92450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0add5d9f4d74f2571674a97331b92450">&#9670;&nbsp;</a></span>RESERVE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05870">5870</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae3ebb713aaf1fe066fed2324053d1f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ebb713aaf1fe066fed2324053d1f90">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05805">5805</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aadc828a484a790a0a379c26dbdc6635d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc828a484a790a0a379c26dbdc6635d">&#9670;&nbsp;</a></span>RESERVE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05809">5809</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a7dea99e506424343f8eee38d61569813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dea99e506424343f8eee38d61569813">&#9670;&nbsp;</a></span>RESERVE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05813">5813</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a75ac43c96acc8d3bc4706519ca4b9cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ac43c96acc8d3bc4706519ca4b9cb5">&#9670;&nbsp;</a></span>RESERVE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05815">5815</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a421420028d9bfaa7a0bcb0ec5e3e14bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421420028d9bfaa7a0bcb0ec5e3e14bb">&#9670;&nbsp;</a></span>RESERVE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::RESERVE6[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05833">5833</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a8460b7800b01ec82466e4fec305e7832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8460b7800b01ec82466e4fec305e7832">&#9670;&nbsp;</a></span>RESERVE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05839">5839</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a66a32235db30299adeb76ae165b64206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a32235db30299adeb76ae165b64206">&#9670;&nbsp;</a></span>RESERVE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE8[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05842">5842</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aae9cea86bae8020192c58ec9feec54e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9cea86bae8020192c58ec9feec54e0">&#9670;&nbsp;</a></span>RESERVE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE9[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05844">5844</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a4eb0d0c7fda73c11eea0e784c9c48d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb0d0c7fda73c11eea0e784c9c48d0b">&#9670;&nbsp;</a></span>SSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x110 PWM Synchronous Start Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">SSENn  </td><td class="markdownTableBodyLeft">PWM Synchronous Start Function Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the PWM counter enable register (PWM_CNTEN) can be enabled by writing PWM synchronous start trigger bit (CNTSEN).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM synchronous start function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM synchronous start function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05840">5840</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a02fa75d821f2b991c735726da44333ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02fa75d821f2b991c735726da44333ef">&#9670;&nbsp;</a></span>SSTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SSTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x114 PWM Synchronous Start Trigger Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">CNTSEN  </td><td class="markdownTableBodyLeft">PWM Counter Synchronous Start Enable (Write Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PMW counter synchronous enable function is used to make selected PWM channels (include PWM0_CHx and PWM1_CHx) start counting at the same time.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing this bit to 1 will also set the counter enable bit (CNTENn, n denotes channel 0 to 5) if correlated PWM channel counter synchronous start function is enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only present in PWM0_BA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05841">5841</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae24a4984d3dce9abc590b7cad5900e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24a4984d3dce9abc590b7cad5900e48">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x120 PWM Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]  </td><td class="markdownTableBodyCenter">CNTMAXFn  </td><td class="markdownTableBodyLeft">Time-Base Counter Equal To 0xFFFF Latched Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]  </td><td class="markdownTableBodyCenter">SYNCINFn  </td><td class="markdownTableBodyLeft">Input Synchronization Latched Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no SYNC_IN event has occurred.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an SYNC_IN event has occurred, software can write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]  </td><td class="markdownTableBodyCenter">ADCTRGFn  </td><td class="markdownTableBodyLeft">EADC Start Of Conversion Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05843">5843</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a819451e5352edaf9bc71ef417fc0ece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819451e5352edaf9bc71ef417fc0ece9">&#9670;&nbsp;</a></span>SWBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xDC PWM Software Brake Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]  </td><td class="markdownTableBodyCenter">BRKETRGn  </td><td class="markdownTableBodyLeft">PWM Edge Brake Software Trigger (Write Only) (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM pair n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger edge brake, and set BRKEIFn to 1 in PWM_INTSTS1 register.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]  </td><td class="markdownTableBodyCenter">BRKLTRGn  </td><td class="markdownTableBodyLeft">PWM Level Brake Software Trigger (Write Only) (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM pair n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in PWM_INTSTS1 register.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05827">5827</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="aff966eb261a65b20691c93f06443a1a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff966eb261a65b20691c93f06443a1a0">&#9670;&nbsp;</a></span>SWSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x0C PWM Software Control Synchronization Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]  </td><td class="markdownTableBodyCenter">SWSYNCn  </td><td class="markdownTableBodyLeft">Software SYNC Function   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SINSRCn (PWM_SYNC[13:8]) is selected to 0, SYNC_OUT source is come from SYNC_IN or this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05793">5793</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6bbf3397f7a4421a4797fabe4a05c188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbf3397f7a4421a4797fabe4a05c188">&#9670;&nbsp;</a></span>SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x08 PWM Synchronization Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]  </td><td class="markdownTableBodyCenter">PHSENn  </td><td class="markdownTableBodyLeft">SYNC Phase Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM counter disable to load PHS value.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM counter enable to load PHS value.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]  </td><td class="markdownTableBodyCenter">SINSRCn  </td><td class="markdownTableBodyLeft">PWM_SYNC_IN Source Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Synchronize source from SYNC_IN or SWSYNC.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Counter equal to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Counter equal to PWM_CMPDATm, m denotes 1, 3, 5.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SYNC_OUT will not be generated.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">SNFLTEN  </td><td class="markdownTableBodyLeft">PWM_SYNC_IN Noise Filter Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of input pin PWM_SYNC_IN is Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of input pin PWM_SYNC_IN is Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:17]  </td><td class="markdownTableBodyCenter">SFLTCSEL  </td><td class="markdownTableBodyLeft">SYNC Edge Detector Filter Clock Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]  </td><td class="markdownTableBodyCenter">SFLTCNT  </td><td class="markdownTableBodyLeft">SYNC Edge Detector Filter Count   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the counter number of edge detector.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">SINPINV  </td><td class="markdownTableBodyLeft">SYNC Input Pin Inverse   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin SYNC is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inverted state of pin SYNC is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[26:24]  </td><td class="markdownTableBodyCenter">PHSDIRn  </td><td class="markdownTableBodyLeft">PWM Phase Direction Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Control PWM counter count decrement after synchronizing.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Control PWM counter count increment after synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05792">5792</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a3d456e4072779cc6aa5cceeff6a9ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d456e4072779cc6aa5cceeff6a9ff20">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xB0 PWM Generation Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">ZPCTLn  </td><td class="markdownTableBodyLeft">PWM Zero Point Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM zero point output Low.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM zero point output High.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM zero point output Toggle.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter count to zero.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:16]  </td><td class="markdownTableBodyCenter">PRDPCTLn  </td><td class="markdownTableBodyLeft">PWM Period (Center) Point Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM period (center) point output Low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM period (center) point output High.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM period (center) point output Toggle.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter count to (PERIODn+1).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when PWM counter operating in up-down counter type.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05816">5816</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a86ecc2b0af47fd6523fac5bfff8ac7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ecc2b0af47fd6523fac5bfff8ac7d5">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xB4 PWM Generation Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">CMPUCTLn  </td><td class="markdownTableBodyLeft">PWM Compare Up Point Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM compare up point output Low.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM compare up point output High.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM compare up point output Toggle.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter up count to CMPDAT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:16]  </td><td class="markdownTableBodyCenter">CMPDCTLn  </td><td class="markdownTableBodyLeft">PWM Compare Down Point Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM compare down point output Low.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM compare down point output High.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM compare down point output Toggle.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter down count to CMPDAT.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l05817">5817</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M471M_R1_S/Include/<a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 6 2020 17:24:15 for M471M/R1/S BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
