# decoder-encoder
Design 2:4 Decoder, 3:8 Decoder and 8:3 Priority encoder using  Verilog case or casex or casez construct.
