<<<<<<< HEAD
# Structural 16:1 MUX

This project implements a 16-to-1 multiplexer using structural modeling in Verilog.

## Module Hierarchy
- `mux_2to1.v`: Base 2:1 multiplexer
- `mux_4to1.v`: Built using 2:1 muxes
- `mux_16to1.v`: Final 16:1 MUX using 4:1 muxes

## Testbench
- `testbench.v`: Tests all select lines and inputs

## Simulation
```bash
 iverilog -o mux16to1.vvp mux16to1.v mux4to1.v mux2to1.v mux16to1_tb.v
vvp mux16to1.vvp
 gtkwave mux16to1_tb.vcd
=======
# Structural 16:1 MUX

This project implements a 16-to-1 multiplexer using structural modeling in Verilog.

## Module Hierarchy
- `mux_2to1.v`: Base 2:1 multiplexer
- `mux_4to1.v`: Built using 2:1 muxes
- `mux_16to1.v`: Final 16:1 MUX using 4:1 muxes

## Testbench
- `testbench.v`: Tests all select lines and inputs

## Simulation
```bash
 iverilog -o mux16to1.vvp mux16to1.v mux4to1.v mux2to1.v mux16to1_tb.v
vvp mux16to1.vvp
 gtkwave mux16to1_tb.vcd
>>>>>>> d5771bfc649faa2ad63436b77cef34935263306d
