Release  - netgen G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Reading design sec_func.ngd ...
  Flattening design ...
  Flattening design completed.
  Specializing design ...
Adding the appropriate PHYSONLY signals to the appropriate simprims.
  Specializing design completed.
  Preping physical only global signals ...
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist sec_func_translate.vhd ...
Total memory usage is 68400 kilobytes
