#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov  3 08:33:09 2023
# Process ID: 7656
# Current directory: E:/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9140 E:\Lab5\Lab5.xpr
# Log file: E:/Lab5/vivado.log
# Journal file: E:/Lab5\vivado.jou
# Running On: DESKTOP-D7UP832, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 12, Host memory: 33489 MB
#-----------------------------------------------------------
start_gui
open_project E:/Lab5/Lab5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.766 ; gain = 350.375
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Lab5/Lab5.gen/sources_1/bd/Lab5/hdl/Lab5_wrapper.v] -no_script -reset -force -quiet
remove_files  E:/Lab5/Lab5.gen/sources_1/bd/Lab5/hdl/Lab5_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/Lab5.bd}
Reading block design file <E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/Lab5.bd>...
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:InstMem:1.0 - InstMem_0
Adding component instance block -- xilinx.com:module_ref:PCAdder:1.0 - PCAdder_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:control:1.0 - control_0
Adding component instance block -- xilinx.com:module_ref:sign_ext:1.0 - sign_ext_0
Adding component instance block -- xilinx.com:module_ref:RegDstMux:1.0 - RegDstMux_0
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:alu_control:1.0 - alu_control_0
Adding component instance block -- xilinx.com:module_ref:ALUSrcMux:1.0 - ALUSrcMux_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <Lab5> from block design file <E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/Lab5.bd>
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets control_0_RegWrite]
delete_bd_objs [get_bd_nets control_0_RegDst]
delete_bd_objs [get_bd_nets control_0_ALUSrc]
delete_bd_objs [get_bd_nets control_0_ALUOp]
open_bd_design {E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/Lab5.bd}
update_module_reference Lab5_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/Lab5.bd'
INFO: [IP_Flow 19-3420] Updated Lab5_control_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'MemRead'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'MemToReg'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'MemWrite'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Lab5_control_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Lab5_control_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:\Lab5\Lab5.srcs\sources_1\bd\Lab5\Lab5.bd> 
Wrote  : <E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/ui/bd_3ba108a8.ui> 
update_module_reference Lab5_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/Lab5.bd'
INFO: [IP_Flow 19-3420] Updated Lab5_control_0_0 to use current project options
Wrote  : <E:\Lab5\Lab5.srcs\sources_1\bd\Lab5\Lab5.bd> 
Wrote  : <E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/ui/bd_3ba108a8.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1832.234 ; gain = 0.418
add_files -norecurse -scan_for_includes E:/DataMem.vhd
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1842.340 ; gain = 0.000
import_files -norecurse E:/DataMem.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference DataMem DataMem_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {3226 -172} [get_bd_ports DOut]
set_property location {3137 -87} [get_bd_ports DOut]
delete_bd_objs [get_bd_nets alu_0_ALUout]
delete_bd_objs [get_bd_nets alu_0_Carryout]
delete_bd_objs [get_bd_nets alu_0_Overflow]
delete_bd_objs [get_bd_nets alu_0_Zero]
add_files -norecurse -scan_for_includes E:/WriteBackMux.vhd
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1842.340 ; gain = 0.000
import_files -norecurse E:/WriteBackMux.vhd
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <E:\Lab5\Lab5.srcs\sources_1\bd\Lab5\Lab5.bd> 
Wrote  : <E:/Lab5/Lab5.srcs/sources_1/bd/Lab5/ui/bd_3ba108a8.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 09:06:03 2023...
