{"vcs1":{"timestamp_begin":1682334805.233626906, "rt":0.73, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1682334806.001226801, "rt":1.40, "ut":0.21, "st":0.29}}
{"link":{"timestamp_begin":1682334807.426071839, "rt":2.31, "ut":0.07, "st":1.60}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682334804.928605224}
{"VCS_COMP_START_TIME": 1682334804.928605224}
{"VCS_COMP_END_TIME": 1682334810.618739002}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338380}}
{"stitch_vcselab": {"peak_mem": 238988}}
