;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Control : 
  module Control : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, MemWrite : UInt<1>, Branch : UInt<1>, MemRead : UInt<1>, RegWrite : UInt<1>, MemToReg : UInt<1>, ALU_op : UInt<3>, operand_A_sel : UInt<2>, operand_B_sel : UInt<1>, Extend_sel : UInt<2>, Next_PC_select : UInt<2>}
    
    node _T = eq(io.opcode, UInt<2>("h03")) @[Control.scala 21:20]
    when _T : @[Control.scala 21:37]
      io.MemWrite <= UInt<1>("h01") @[Control.scala 22:21]
      io.Branch <= UInt<1>("h01") @[Control.scala 23:19]
      io.MemRead <= UInt<1>("h01") @[Control.scala 24:20]
      io.RegWrite <= UInt<1>("h01") @[Control.scala 25:21]
      io.MemToReg <= UInt<1>("h01") @[Control.scala 26:21]
      io.ALU_op <= UInt<3>("h04") @[Control.scala 27:19]
      io.operand_A_sel <= UInt<1>("h00") @[Control.scala 28:26]
      io.operand_B_sel <= UInt<1>("h01") @[Control.scala 29:26]
      io.Extend_sel <= UInt<1>("h00") @[Control.scala 30:23]
      io.Next_PC_select <= UInt<1>("h00") @[Control.scala 31:27]
      skip @[Control.scala 21:37]
    else : @[Control.scala 33:172]
      node _T_1 = eq(io.opcode, UInt<4>("h0f")) @[Control.scala 33:26]
      node _T_2 = eq(io.opcode, UInt<5>("h017")) @[Control.scala 33:58]
      node _T_3 = or(_T_1, _T_2) @[Control.scala 33:44]
      node _T_4 = eq(io.opcode, UInt<5>("h01b")) @[Control.scala 33:90]
      node _T_5 = or(_T_3, _T_4) @[Control.scala 33:76]
      node _T_6 = eq(io.opcode, UInt<6>("h03b")) @[Control.scala 33:122]
      node _T_7 = or(_T_5, _T_6) @[Control.scala 33:108]
      node _T_8 = eq(io.opcode, UInt<7>("h073")) @[Control.scala 33:154]
      node _T_9 = or(_T_7, _T_8) @[Control.scala 33:140]
      when _T_9 : @[Control.scala 33:172]
        io.MemWrite <= UInt<1>("h00") @[Control.scala 34:21]
        io.Branch <= UInt<1>("h00") @[Control.scala 35:19]
        io.MemRead <= UInt<1>("h00") @[Control.scala 36:20]
        io.RegWrite <= UInt<1>("h00") @[Control.scala 37:21]
        io.MemToReg <= UInt<1>("h00") @[Control.scala 38:21]
        io.ALU_op <= UInt<3>("h07") @[Control.scala 39:19]
        io.operand_A_sel <= UInt<1>("h00") @[Control.scala 40:26]
        io.operand_B_sel <= UInt<1>("h00") @[Control.scala 41:26]
        io.Extend_sel <= UInt<1>("h00") @[Control.scala 42:23]
        io.Next_PC_select <= UInt<1>("h00") @[Control.scala 43:27]
        skip @[Control.scala 33:172]
      else : @[Control.scala 46:42]
        node _T_10 = eq(io.opcode, UInt<5>("h013")) @[Control.scala 46:25]
        when _T_10 : @[Control.scala 46:42]
          io.MemWrite <= UInt<1>("h00") @[Control.scala 47:21]
          io.Branch <= UInt<1>("h00") @[Control.scala 48:19]
          io.MemRead <= UInt<1>("h00") @[Control.scala 49:20]
          io.RegWrite <= UInt<1>("h01") @[Control.scala 50:21]
          io.MemToReg <= UInt<1>("h00") @[Control.scala 51:21]
          io.ALU_op <= UInt<1>("h01") @[Control.scala 52:19]
          io.operand_A_sel <= UInt<1>("h00") @[Control.scala 53:26]
          io.operand_B_sel <= UInt<1>("h01") @[Control.scala 54:26]
          io.Extend_sel <= UInt<1>("h00") @[Control.scala 55:23]
          io.Next_PC_select <= UInt<1>("h00") @[Control.scala 56:27]
          skip @[Control.scala 46:42]
        else : @[Control.scala 58:42]
          node _T_11 = eq(io.opcode, UInt<6>("h023")) @[Control.scala 58:25]
          when _T_11 : @[Control.scala 58:42]
            io.MemWrite <= UInt<1>("h01") @[Control.scala 59:21]
            io.Branch <= UInt<1>("h00") @[Control.scala 60:19]
            io.MemRead <= UInt<1>("h00") @[Control.scala 61:20]
            io.RegWrite <= UInt<1>("h00") @[Control.scala 62:21]
            io.MemToReg <= UInt<1>("h00") @[Control.scala 63:21]
            io.ALU_op <= UInt<3>("h05") @[Control.scala 64:19]
            io.operand_A_sel <= UInt<1>("h00") @[Control.scala 65:26]
            io.operand_B_sel <= UInt<1>("h01") @[Control.scala 66:26]
            io.Extend_sel <= UInt<2>("h02") @[Control.scala 67:23]
            io.Next_PC_select <= UInt<1>("h00") @[Control.scala 68:27]
            skip @[Control.scala 58:42]
          else : @[Control.scala 70:42]
            node _T_12 = eq(io.opcode, UInt<6>("h033")) @[Control.scala 70:25]
            when _T_12 : @[Control.scala 70:42]
              io.MemWrite <= UInt<1>("h00") @[Control.scala 71:21]
              io.Branch <= UInt<1>("h00") @[Control.scala 72:19]
              io.MemRead <= UInt<1>("h00") @[Control.scala 73:20]
              io.RegWrite <= UInt<1>("h01") @[Control.scala 74:21]
              io.MemToReg <= UInt<1>("h00") @[Control.scala 75:21]
              io.ALU_op <= UInt<1>("h00") @[Control.scala 76:19]
              io.operand_A_sel <= UInt<1>("h00") @[Control.scala 77:26]
              io.operand_B_sel <= UInt<1>("h00") @[Control.scala 78:26]
              io.Extend_sel <= UInt<1>("h00") @[Control.scala 79:23]
              io.Next_PC_select <= UInt<1>("h00") @[Control.scala 80:27]
              skip @[Control.scala 70:42]
            else : @[Control.scala 82:42]
              node _T_13 = eq(io.opcode, UInt<6>("h037")) @[Control.scala 82:25]
              when _T_13 : @[Control.scala 82:42]
                io.MemWrite <= UInt<1>("h00") @[Control.scala 83:21]
                io.Branch <= UInt<1>("h00") @[Control.scala 84:19]
                io.MemRead <= UInt<1>("h00") @[Control.scala 86:20]
                io.RegWrite <= UInt<1>("h01") @[Control.scala 87:21]
                io.MemToReg <= UInt<1>("h00") @[Control.scala 88:21]
                io.ALU_op <= UInt<3>("h06") @[Control.scala 89:19]
                io.operand_A_sel <= UInt<2>("h03") @[Control.scala 90:26]
                io.operand_B_sel <= UInt<1>("h01") @[Control.scala 91:26]
                io.Extend_sel <= UInt<1>("h01") @[Control.scala 93:23]
                io.Next_PC_select <= UInt<1>("h00") @[Control.scala 95:27]
                skip @[Control.scala 82:42]
              else : @[Control.scala 97:42]
                node _T_14 = eq(io.opcode, UInt<7>("h063")) @[Control.scala 97:25]
                when _T_14 : @[Control.scala 97:42]
                  io.MemWrite <= UInt<1>("h00") @[Control.scala 98:21]
                  io.Branch <= UInt<1>("h01") @[Control.scala 99:19]
                  io.MemRead <= UInt<1>("h00") @[Control.scala 100:20]
                  io.RegWrite <= UInt<1>("h00") @[Control.scala 101:21]
                  io.MemToReg <= UInt<1>("h00") @[Control.scala 102:21]
                  io.ALU_op <= UInt<2>("h02") @[Control.scala 103:19]
                  io.operand_A_sel <= UInt<1>("h00") @[Control.scala 104:26]
                  io.operand_B_sel <= UInt<1>("h01") @[Control.scala 105:26]
                  io.Extend_sel <= UInt<1>("h00") @[Control.scala 106:23]
                  io.Next_PC_select <= UInt<1>("h01") @[Control.scala 107:27]
                  skip @[Control.scala 97:42]
                else : @[Control.scala 109:42]
                  node _T_15 = eq(io.opcode, UInt<7>("h067")) @[Control.scala 109:25]
                  when _T_15 : @[Control.scala 109:42]
                    io.MemWrite <= UInt<1>("h00") @[Control.scala 110:21]
                    io.Branch <= UInt<1>("h00") @[Control.scala 111:19]
                    io.MemRead <= UInt<1>("h00") @[Control.scala 112:20]
                    io.RegWrite <= UInt<1>("h01") @[Control.scala 113:21]
                    io.MemToReg <= UInt<1>("h00") @[Control.scala 114:21]
                    io.ALU_op <= UInt<2>("h03") @[Control.scala 115:19]
                    io.operand_A_sel <= UInt<2>("h02") @[Control.scala 116:26]
                    io.operand_B_sel <= UInt<1>("h00") @[Control.scala 117:26]
                    io.Extend_sel <= UInt<1>("h00") @[Control.scala 118:23]
                    io.Next_PC_select <= UInt<2>("h03") @[Control.scala 119:27]
                    skip @[Control.scala 109:42]
                  else : @[Control.scala 121:42]
                    node _T_16 = eq(io.opcode, UInt<7>("h06f")) @[Control.scala 121:25]
                    when _T_16 : @[Control.scala 121:42]
                      io.MemWrite <= UInt<1>("h00") @[Control.scala 122:21]
                      io.Branch <= UInt<1>("h00") @[Control.scala 123:19]
                      io.MemRead <= UInt<1>("h00") @[Control.scala 124:20]
                      io.RegWrite <= UInt<1>("h01") @[Control.scala 125:21]
                      io.MemToReg <= UInt<1>("h00") @[Control.scala 126:21]
                      io.ALU_op <= UInt<2>("h03") @[Control.scala 127:19]
                      io.operand_A_sel <= UInt<2>("h02") @[Control.scala 128:26]
                      io.operand_B_sel <= UInt<1>("h00") @[Control.scala 129:26]
                      io.Extend_sel <= UInt<1>("h00") @[Control.scala 130:23]
                      io.Next_PC_select <= UInt<1>("h01") @[Control.scala 132:27]
                      skip @[Control.scala 121:42]
                    else : @[Control.scala 134:15]
                      io.MemWrite is invalid @[Control.scala 135:21]
                      io.Branch is invalid @[Control.scala 136:19]
                      io.MemRead is invalid @[Control.scala 137:20]
                      io.RegWrite is invalid @[Control.scala 138:21]
                      io.MemToReg is invalid @[Control.scala 139:21]
                      io.ALU_op is invalid @[Control.scala 140:19]
                      io.operand_A_sel is invalid @[Control.scala 141:26]
                      io.operand_B_sel is invalid @[Control.scala 142:26]
                      io.Extend_sel is invalid @[Control.scala 143:23]
                      io.Next_PC_select is invalid @[Control.scala 144:27]
                      skip @[Control.scala 134:15]
    
