// Decode GEMV: y[N] = x[K] @ W^T, where W is [N, K] row-major (i.e. [out, in] —
// the GGUF-native linear layout). One warp computes one output row n: the warp
// streams W[n, :] (K contiguous bf16 → fully coalesced across lanes) and dots it
// with x (staged in shared memory). This replaces the M=1 tiled GEMM, which
// wasted ~16x of its threads on the empty batch dimension at decode time.
//
// Output is bf16 (projections) or fp32 (router / LM-head logits) via the OutT
// template. Portable CUDA — sm_89 .. sm_120/sm_121.

#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <cuda_fp8.h>
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include "sparkinfer/kernels/qtype.h"
#endif
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include <cuda_runtime.h>
#endif

namespace sparkinfer {
namespace kernels {

static constexpr int GEMV_WPB = 8;   // warps (output rows) per block

__device__ __forceinline__ void gemv_write(float* p, float v) { *p = v; }
__device__ __forceinline__ void gemv_write(__nv_bfloat16* p, float v) { *p = __float2bfloat16(v); }

template <typename OutT>
__global__ void gemv_kernel(const __nv_bfloat16* __restrict__ x,
                            const __nv_bfloat16* __restrict__ W,
                            OutT* __restrict__ y, int N, int K) {
    extern __shared__ float s_x[];                 // K floats
    for (int i = threadIdx.x; i < K; i += blockDim.x) s_x[i] = __bfloat162float(x[i]);
    __syncthreads();

    const int warp = threadIdx.x / 32, lane = threadIdx.x % 32;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    // 128-bit coalesced loads: each lane pulls a uint4 = 8 bf16 of the weight row.
    const uint4* row4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
    const int n4 = K / 8;
    float acc = 0.f;
    for (int i = lane; i < n4; i += 32) {
        uint4 v = row4[i];
        const __nv_bfloat162* h2 = reinterpret_cast<const __nv_bfloat162*>(&v);
        const int base = i * 8;
        #pragma unroll
        for (int j = 0; j < 4; j++) {
            float2 f = __bfloat1622float2(h2[j]);
            acc += f.x * s_x[base + 2*j] + f.y * s_x[base + 2*j + 1];
        }
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_kernel<__nv_bfloat16>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_kernel<float>(const __nv_bfloat16*, const __nv_bfloat16*, float*, int, int);
#endif
// split-K bf16 GEMV for small N (the router projection: N = n_experts). One-warp-per-row leaves
// the GPU idle at N=128, so the read runs far below the bandwidth roofline. S warps cooperate per
// output row (each sums a 1/S stride of the K reduction, S-way shared reduce). The activation is
// read straight from L2 (no shared staging + __syncthreads, which dominates at this size). RPB =
// GEMV_WPB/S rows per block. Faithful: only the fp reduction order changes.
template <typename OutT, int S>
__global__ void gemv_f32_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                   const __nv_bfloat16* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const uint4* row4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const uint4* x4 = reinterpret_cast<const uint4*>(x);
        const int n4 = K / 8;                          // 8 bf16 per uint4
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            uint4 wv = row4[i], xv = x4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                float2 wf = __bfloat1622float2(wh[j]), xf = __bfloat1622float2(xh[j]);
                acc += wf.x * xf.x + wf.y * xf.y;
            }
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = 0.f;
        #pragma unroll
        for (int s = 0; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<float, 4>(const __nv_bfloat16*, const __nv_bfloat16*, float*, int, int);
#endif
// bf16-output split-K instantiations for the dense projection GEMV (launch_gemv occupancy path).
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<__nv_bfloat16, 2>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<__nv_bfloat16, 4>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<__nv_bfloat16, 8>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif

// Compact verification supplies up to four activation rows for the same matrix.
// Preserve the split-K reduction independently for each row while sharing every
// weight packet across those row accumulators.
template <typename OutT, int S, int M>
__global__ void gemv_bf16_rows_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                         const __nv_bfloat16* __restrict__ W,
                                         OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float part[M][RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc[M];
#pragma unroll
    for (int r = 0; r < M; ++r) acc[r] = 0.f;
    if (n < N) {
        const uint4* w4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const int n4 = K / 8;
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            const uint4 wv = w4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            float2 wf[4];
#pragma unroll
            for (int j = 0; j < 4; ++j) wf[j] = __bfloat1622float2(wh[j]);
#pragma unroll
            for (int r = 0; r < M; ++r) {
                const uint4 xv = reinterpret_cast<const uint4*>(x + (size_t)r * K)[i];
                const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
#pragma unroll
                for (int j = 0; j < 4; ++j) {
                    const float2 xf = __bfloat1622float2(xh[j]);
                    acc[r] += wf[j].x * xf.x + wf[j].y * xf.y;
                }
            }
        }
#pragma unroll
        for (int r = 0; r < M; ++r)
#pragma unroll
            for (int d = 16; d > 0; d >>= 1)
                acc[r] += __shfl_xor_sync(0xffffffff, acc[r], d);
        if (lane == 0)
#pragma unroll
            for (int r = 0; r < M; ++r) part[r][row_local][split] = acc[r];
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
#pragma unroll
        for (int r = 0; r < M; ++r) {
            float out = 0.f;
#pragma unroll
            for (int s = 0; s < S; ++s) out += part[r][row_local][s];
            gemv_write(y + (size_t)r * N + n, out);
        }
    }
}

#ifndef _MSC_VER

// Two independent weight matrices sharing one activation block, in a single launch. The DFlash
// verify issues a stack of tiny row-GEMVs per layer (ssm_alpha and ssm_beta produce v_heads
// outputs each from the same xn); at ~2 us apiece across 30 GDN layers that is almost entirely
// launch and graph-node dependency latency rather than work. Mapping the concatenated output rows
// onto one grid leaves every row's split-K traversal, warp reduction and ordered split sum exactly
// as gemv_bf16_rows_sk_kernel computes them, so each output is bit-identical.
template <typename OutT, int S, int M>
__global__ void gemv_bf16_rows_sk2_kernel(const __nv_bfloat16* __restrict__ x,
                                         const __nv_bfloat16* __restrict__ W0,
                                         const __nv_bfloat16* __restrict__ W1,
                                         OutT* __restrict__ y0, OutT* __restrict__ y1,
                                         int N0, int N1, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float part[M][RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n_all = blockIdx.x * RPB + row_local;
    const bool second = n_all >= N0;
    const __nv_bfloat16* W = second ? W1 : W0;
    OutT* y = second ? y1 : y0;
    const int n = second ? n_all - N0 : n_all;
    const int N = second ? N1 : N0;
    const bool live = n_all < N0 + N1;
    float acc[M];
#pragma unroll
    for (int r = 0; r < M; ++r) acc[r] = 0.f;
    if (live) {
        const uint4* w4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const int n4 = K / 8;
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            const uint4 wv = w4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            float2 wf[4];
#pragma unroll
            for (int j = 0; j < 4; ++j) wf[j] = __bfloat1622float2(wh[j]);
#pragma unroll
            for (int r = 0; r < M; ++r) {
                const uint4 xv = reinterpret_cast<const uint4*>(x + (size_t)r * K)[i];
                const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
#pragma unroll
                for (int j = 0; j < 4; ++j) {
                    const float2 xf = __bfloat1622float2(xh[j]);
                    acc[r] += wf[j].x * xf.x + wf[j].y * xf.y;
                }
            }
        }
#pragma unroll
        for (int r = 0; r < M; ++r)
#pragma unroll
            for (int d = 16; d > 0; d >>= 1)
                acc[r] += __shfl_xor_sync(0xffffffff, acc[r], d);
        if (lane == 0)
#pragma unroll
            for (int r = 0; r < M; ++r) part[r][row_local][split] = acc[r];
    }
    __syncthreads();
    if (live && split == 0 && lane == 0) {
#pragma unroll
        for (int r = 0; r < M; ++r) {
            float out = 0.f;
#pragma unroll
            for (int s = 0; s < S; ++s) out += part[r][row_local][s];
            gemv_write(y + (size_t)r * N + n, out);
        }
    }
}

#define SI_INST_GEMV_ROWS(T, S, M) template __global__ void gemv_bf16_rows_sk_kernel<T, S, M>(const __nv_bfloat16*, const __nv_bfloat16*, T*, int, int)
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 1); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 2);
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 3); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 4);
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 5); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 6);
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 7); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 8);
SI_INST_GEMV_ROWS(float, 4, 1); SI_INST_GEMV_ROWS(float, 4, 2);
SI_INST_GEMV_ROWS(float, 4, 3); SI_INST_GEMV_ROWS(float, 4, 4);
SI_INST_GEMV_ROWS(float, 4, 5); SI_INST_GEMV_ROWS(float, 4, 6);
SI_INST_GEMV_ROWS(float, 4, 7); SI_INST_GEMV_ROWS(float, 4, 8);
#undef SI_INST_GEMV_ROWS
#endif
// ---- quantized on-read GEMV (W = GGUF-native Q4_K/Q6_K [N,K]) -----------------
// Dequantizes each 256-block in registers and dots with a full-precision (fp32)
// activation — reads the quantized weight bytes (~4x less than bf16) with NO int8
// activation, so the result matches the bf16-weight GEMV up to dequant order and
// token-match is preserved. k-quant decoders are the byte-exact ones validated in
// dequant_gguf.cu / expert_ffn_q4k.cu. One warp per output row. K % 256 == 0.
__device__ __forceinline__ float gq_h2f(const unsigned char* p) {
    __half h; *((unsigned short*)&h) = *(const unsigned short*)p; return __half2float(h);
}
__device__ __forceinline__ void gq_scale_min(int j, const unsigned char* q, int* d, int* m) {
    if (j < 4) { *d = q[j] & 63; *m = q[j + 4] & 63; }
    else { *d = (q[j + 4] & 0xF) | ((q[j - 4] >> 6) << 4);
           *m = (q[j + 4] >> 4)  | ((q[j]     >> 6) << 4); }
}
__device__ __forceinline__ int gq_block_bytes(int t) { return t == 14 ? 210 : 144; }

template <typename OutT>
__global__ void gemv_q_kernel(const __nv_bfloat16* __restrict__ x,
                              const unsigned char* __restrict__ W,
                              OutT* __restrict__ y, int N, int K, int wtype) {
    extern __shared__ float s_x[];                 // K floats
    for (int i = threadIdx.x; i < K; i += blockDim.x) s_x[i] = __bfloat162float(x[i]);
    __syncthreads();

    const int warp = threadIdx.x / 32, lane = threadIdx.x % 32;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const int nblk = K / 256, bb = gq_block_bytes(wtype);
    const unsigned char* base = W + (size_t)n * nblk * bb;
    float acc = 0.f;
    // dequant in registers and FMA straight against the activation — no shared
    // round-trip, one warp-reduce at the end. Reads the quantized row coalesced.
    for (int blk = 0; blk < nblk; blk++) {
        const unsigned char* b = base + (size_t)blk * bb;
        const float* sx = s_x + blk * 256;
        if (wtype == 14) {   // Q6_K
            const unsigned char* ql = b; const unsigned char* qh = b + 128;
            const signed char* sc = (const signed char*)(b + 192); float d = gq_h2f(b + 208);
            #pragma unroll
            for (int nn = 0; nn < 2; nn++) {
                const unsigned char* qln = ql + nn*64; const unsigned char* qhn = qh + nn*32; const signed char* scn = sc + nn*8;
                int is = lane / 16;
                int q1 = (int)((qln[lane]    & 0xF) | (((qhn[lane] >> 0) & 3) << 4)) - 32;
                int q2 = (int)((qln[lane+32] & 0xF) | (((qhn[lane] >> 2) & 3) << 4)) - 32;
                int q3 = (int)((qln[lane]    >> 4)  | (((qhn[lane] >> 4) & 3) << 4)) - 32;
                int q4 = (int)((qln[lane+32] >> 4)  | (((qhn[lane] >> 6) & 3) << 4)) - 32;
                acc += d * scn[is+0] * q1 * sx[nn*128 + lane];
                acc += d * scn[is+2] * q2 * sx[nn*128 + lane + 32];
                acc += d * scn[is+4] * q3 * sx[nn*128 + lane + 64];
                acc += d * scn[is+6] * q4 * sx[nn*128 + lane + 96];
            }
        } else {             // Q4_K
            float d = gq_h2f(b), dmin = gq_h2f(b + 2);
            const unsigned char* sc = b + 4; const unsigned char* qs = b + 16;
            #pragma unroll
            for (int g = 0; g < 4; g++) {
                int s1, m1, s2, m2;
                gq_scale_min(2*g, sc, &s1, &m1); gq_scale_min(2*g+1, sc, &s2, &m2);
                float d1 = d*s1, mm1 = dmin*m1, d2 = d*s2, mm2 = dmin*m2;
                unsigned char qb = qs[g*32 + lane];
                acc += (d1 * (qb & 0xF) - mm1) * sx[g*64 + lane];
                acc += (d2 * (qb >> 4)  - mm2) * sx[g*64 + 32 + lane];
            }
        }
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_q_kernel<__nv_bfloat16>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q_kernel<float>(const __nv_bfloat16*, const unsigned char*, float*, int, int, int);
#endif
// ---- Q8_0 on-read GEMV (W = Q8_0 [N,K]) ------------------------------------
// Q8_0 block = 34 B / 32 values: one fp16 scale d, then 32 signed int8.
// Dequant-on-read (d*int8) dotted with the fp32 activation — reads the int8
// weight bytes (~2x less than bf16) with NO shared-memory staging. The activation
// x[K] is read straight from L2/L1 (no smem + __syncthreads overhead), making
// this kernel latency-competitive for moderate K where smem staging would dominate.
// One warp per output row (lane j owns value j of each block). K % 32 == 0.
template <typename OutT>
__global__ void gemv_q80_kernel(const __nv_bfloat16* __restrict__ x,
                                const unsigned char* __restrict__ W,
                                OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x / 32, lane = threadIdx.x & 31;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const int nblk = K / 32;                        // Q8_0: 32 values / block
    const unsigned char* base = W + (size_t)n * nblk * 34;
    float acc = 0.f;
    for (int blk = 0; blk < nblk; blk++) {
        const unsigned char* b = base + (size_t)blk * 34;
        const float d = gq_h2f(b);                  // fp16 block scale
        const signed char q = reinterpret_cast<const signed char*>(b + 2)[lane];
        acc += d * (float)q * __bfloat162float(x[blk * 32 + lane]);
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_q80_kernel<__nv_bfloat16>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_kernel<float>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
// split-K Q8_0 GEMV: S warps cooperate per output row, each summing a 1/S stride
// of the K reduction. Same occupancy lever as the bf16 split-K kernel (gemv_f32_sk_kernel)
// but reads Q8_0 int8 weights (2x less than bf16). Each lane processes 8 blocks per
// inner iteration (same amortized throughput as bf16's uint4-per-iteration). No smem
// staging for x -- x is read straight from L2 coalesced per warp. RPB = GEMV_WPB/S.
template <typename OutT, int S>
__global__ void gemv_q80_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                    const unsigned char* __restrict__ W,
                                    OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const int nblk = K / 32;
        const unsigned char* base = W + (size_t)n * nblk * 34;
        const int n_my = (nblk - split + S - 1) / S;    // blocks assigned to this split
        const int ngroups = n_my >> 3;                    // full groups of 8
        // Groups of 8 blocks — same amortised iteration count as bf16 uint4 path
        for (int g = 0; g < ngroups; g++) {
            const int blk0 = split + g * (8 * S);
            #pragma unroll
            for (int b = 0; b < 8; b++) {
                const int blk = blk0 + b * S;
                const unsigned char* bb = base + (size_t)blk * 34;
                const float d = gq_h2f(bb);
                const signed char q = reinterpret_cast<const signed char*>(bb + 2)[lane];
                acc += d * (float)q * __bfloat162float(x[blk * 32 + lane]);
            }
        }
        // Tail: any remaining blocks (< 8)
        #pragma unroll
        for (int b = ngroups * 8; b < n_my; b++) {
            const int blk = split + b * S;
            const unsigned char* bb = base + (size_t)blk * 34;
            const float d = gq_h2f(bb);
            const signed char q = reinterpret_cast<const signed char*>(bb + 2)[lane];
            acc += d * (float)q * __bfloat162float(x[blk * 32 + lane]);
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = s_part[row_local][0];
        #pragma unroll
        for (int s = 1; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<__nv_bfloat16, 2>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<__nv_bfloat16, 4>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<__nv_bfloat16, 8>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<float, 2>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<float, 4>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<float, 8>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif

// ---- compressed-tensors FP8 (E4M3) on-read GEMV --------------------------------
// Packed payload: [bf16 scale[N] | e4m3 W[N*K]]. Each weight is rounded to
// bf16(float(e4m3)*scale) before the dot -- the same store launch_ct_dequant_fp8
// writes -- so this is a bandwidth-halved stand-in for keep_bf16 + launch_gemv.
// Split-K occupancy matches the Q8_0 / bf16 paths.
__device__ __forceinline__ float si_fp8_deq(const __nv_fp8_e4m3* row, int k, float scale) {
    return __bfloat162float(__float2bfloat16(float(row[k]) * scale));
}

template <typename OutT, int S>
__global__ void gemv_fp8_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                   const void* __restrict__ packed,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const float s = __bfloat162float(reinterpret_cast<const __nv_bfloat16*>(packed)[n]);
        const __nv_fp8_e4m3* row = reinterpret_cast<const __nv_fp8_e4m3*>(
            reinterpret_cast<const char*>(packed) + (size_t)N * 2) + (size_t)n * (size_t)K;
        // Same K-association as gemv_f32_sk_kernel (8-wide uint4 chunks) so the
        // fp32 reduction matches keep_bf16 + launch_gemv up to the on-read dequant.
        const int n8 = K >> 3;
        const uint4* x4 = reinterpret_cast<const uint4*>(x);
        for (int i = split * 32 + lane; i < n8; i += S * 32) {
            const uint4 xv = x4[i];
            const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
            const int base = i * 8;
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                const float2 xf = __bfloat1622float2(xh[j]);
                acc += si_fp8_deq(row, base + 2 * j, s) * xf.x
                    +  si_fp8_deq(row, base + 2 * j + 1, s) * xf.y;
            }
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = s_part[row_local][0];
        #pragma unroll
        for (int t = 1; t < S; t++) o += s_part[row_local][t];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 2>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 4>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 8>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif

template <typename OutT>
__global__ void gemv_fp8_kernel(const __nv_bfloat16* __restrict__ x,
                                const void* __restrict__ packed,
                                OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x / 32, lane = threadIdx.x & 31;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const float s = __bfloat162float(reinterpret_cast<const __nv_bfloat16*>(packed)[n]);
    const __nv_fp8_e4m3* row = reinterpret_cast<const __nv_fp8_e4m3*>(
        reinterpret_cast<const char*>(packed) + (size_t)N * 2) + (size_t)n * (size_t)K;
    float acc = 0.f;
    for (int k = lane; k < K; k += 32)
        acc += si_fp8_deq(row, k, s) * __bfloat162float(x[k]);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_fp8_kernel<__nv_bfloat16>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif

// ---- compressed-tensors NVFP4 (E2M1 + UE4M3 block-16 + F32 global) on-read GEMV --
// Payload: [256 B header | ue4m3 scale[N*(K/16)] | packed u8[N*(K/2)]].
// One scale group = 16 weights = 8 packed bytes. LUTs stay in registers --
// __constant__ + cudaMemcpyToSymbol is unsafe from this static lib's .so link.
// E2M1 nibble -> float, by arithmetic rather than table lookup.
//
// The table form (`const float t[16]` indexed by the nibble) does NOT stay in registers: the index
// is a runtime value, so nvcc must place the array in LOCAL memory and every decode becomes a
// local-memory load -- 16 of them per 16-weight group, per lane, on top of the 8 bytes of weight
// the group actually reads. That is what held gemv_nvfp4_sk_kernel to 21-46% of this part's
// bandwidth while the Q4_K dp4a GEMVs beside it run at 86-89%.
//
// e2m1 is s|ee|m with magnitude (e ? 2^(e-1) * (1 + m/2) : m/2). Doubling it makes every value an
// integer -- {0,1,2,3,4,6,8,12} -- reachable as `e ? ((2+m) << (e-1)) : m`, so the decode is a
// handful of integer ops and one int->float convert, with no memory touched at all.
//
// Bit-identical to the table: the doubled magnitude and the compensating 0.5 are both exact in
// binary floating point, so (2*mag) * (0.5*s) rounds to exactly what mag * s did. Nibble 8 still
// yields -0.0f.
__device__ __forceinline__ float si_e2m1_x2(unsigned nibble) {
    const unsigned n = nibble & 15u;
    // The eight doubled magnitudes {0,1,2,3,4,6,8,12} are all < 16, so the whole table fits in the
    // nibbles of one 32-bit literal and the lookup is a shift and a mask -- an immediate operand,
    // not memory. (0xC8643210: nibble i, counting from the LSB, is magnitude i.) This replaces the
    // exponent reconstruction, which needed a select and cost roughly half again as many ops.
    const unsigned mag = (0xC8643210u >> ((n & 7u) << 2)) & 15u;
    // graft the sign bit on rather than branching, so nibble 8 keeps its -0.0f
    return __int_as_float(__float_as_int(__uint2float_rn(mag)) | ((n & 8u) << 28));
}
// Unsigned E4M3 group scale -> float, by assembling the fp32 bits.
//
// The ldexpf form costs a branch plus two library calls per 16-weight group. For e>0,
// (8+m) * 2^(e-10) == (1 + m/8) * 2^(e-7), which is exactly an fp32 with exponent field e+120 and
// mantissa m<<20 -- pure integer work. e==0 stays on the multiply (m * 2^-9); it is the rare
// subnormal leg and keeping it explicit avoids special-casing the bit pattern.
__device__ __forceinline__ float si_ue4m3(unsigned b) {
    const unsigned e = (b >> 3) & 15u, m = b & 7u;
    if (e == 0) return (float)m * (1.f / 512.f);          // 2^-9, exact
    return __int_as_float((int)(((e + 120u) << 23) | (m << 20)));
}
__device__ __forceinline__ float si_nvfp4_group_dot(const unsigned char* packed8,
                                                    unsigned char scale, float inv_g,
                                                    const __nv_bfloat16* x16) {
    // si_e2m1_x2 returns twice the weight, so halve the scale here -- both are exact in binary
    // floating point, and the product rounds to what (weight * s) did.
    //
    // The scale stays folded into every term rather than being applied once to the group's dot
    // product. Hoisting it saves 16 fp32 multiplies per group and is 22% faster, but it is NOT
    // equivalent here: measured against this same build with only that change, top1 fell to 0.9849
    // and KL(main||pr) rose to 0.162 nats over 199 positions -- past the 0.99/0.01 gate. These are
    // the Gated-DeltaNet in-projections, and its near-1 decay amplifies a last-ulp difference along
    // the sequence (the same sensitivity prefill_gemm_fp8.cu's header documents). Do not re-try it.
    const float s = si_ue4m3(scale) * inv_g * 0.5f;
    // Left as two 4-byte loads: a uint2 would halve the load count but needs 8-byte alignment,
    // which the row base only happens to have for these shapes (K/16 a multiple of 8), not in
    // general. The warp reads the same 256 contiguous bytes either way.
    const unsigned int p0 = __ldg(reinterpret_cast<const unsigned int*>(packed8));
    const unsigned int p1 = __ldg(reinterpret_cast<const unsigned int*>(packed8 + 4));
    const __nv_bfloat162* x2 = reinterpret_cast<const __nv_bfloat162*>(x16);
    float acc = 0.f;
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p0 >> (8 * i)) & 255u;
        const float2 xf = __bfloat1622float2(x2[i]);
        acc += (si_e2m1_x2(b & 15u) * s) * xf.x + (si_e2m1_x2(b >> 4) * s) * xf.y;
    }
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p1 >> (8 * i)) & 255u;
        const float2 xf = __bfloat1622float2(x2[i + 4]);
        acc += (si_e2m1_x2(b & 15u) * s) * xf.x + (si_e2m1_x2(b >> 4) * s) * xf.y;
    }
    return acc;
}
// Same dot product, same order, fewer load instructions.
//
// Lane l of a warp owns group split*32+l, so the 16 activations a lane needs start 32 B after its
// neighbour's, and nvcc cannot widen the eight __nv_bfloat162 reads on its own -- the pointer is
// only known 4-byte aligned. Confirmed in SASS: 40 LDG.E per unrolled iteration on the old form,
// 4 LDG.E.128 + 8 LDG.E.64 + 8 LDG.E on this one. The bf16 GEMV beside it (gemv_f32_sk_kernel)
// has always read x through uint4 for the same reason.
//
// Worth +0.7% decode@16k, and worth knowing that that is ALL it is worth: the kernel is not
// load-issue bound, it is close to its bandwidth. Widening the loads moved the S=4 instantiation
// 15.91 -> 15.42 us/call (-3.0%) and the S=2 one not at all.
//
// Bit-identical: the same 16 halves reach the same 16 terms in the same order. The only
// requirement is 16-byte alignment of x + g*16, i.e. of x itself -- the launcher checks it.
__device__ __forceinline__ float si_nvfp4_group_dot_xv(const unsigned char* packed8,
                                                       unsigned char scale, float inv_g,
                                                       const __nv_bfloat16* x16) {
    const float s = si_ue4m3(scale) * inv_g * 0.5f;
    const unsigned int p0 = __ldg(reinterpret_cast<const unsigned int*>(packed8));
    const unsigned int p1 = __ldg(reinterpret_cast<const unsigned int*>(packed8 + 4));
    // A union, not a __nv_bfloat162 array with a uint4 store punned onto it: that array is only
    // 4-byte aligned, so the 16-byte store into it is undefined the moment nvcc spills it to local
    // memory. It does, and the result is a decode that is NONDETERMINISTIC run to run -- 2 distinct
    // continuations over 4 runs from the same build and the same ids, where main gives 1 over 4.
    // The union's alignment comes from its widest member, so the vector access is well-defined.
    union { uint4 v[2]; __nv_bfloat162 h[8]; } xu;
    xu.v[0] = *reinterpret_cast<const uint4*>(x16);
    xu.v[1] = *reinterpret_cast<const uint4*>(x16 + 8);
    const __nv_bfloat162* xr = xu.h;
    float acc = 0.f;
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p0 >> (8 * i)) & 255u;
        const float2 xf = __bfloat1622float2(xr[i]);
        acc += (si_e2m1_x2(b & 15u) * s) * xf.x + (si_e2m1_x2(b >> 4) * s) * xf.y;
    }
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p1 >> (8 * i)) & 255u;
        const float2 xf = __bfloat1622float2(xr[i + 4]);
        acc += (si_e2m1_x2(b & 15u) * s) * xf.x + (si_e2m1_x2(b >> 4) * s) * xf.y;
    }
    return acc;
}

// One block's worth of the NVFP4 split-K GEMV, lifted out of the kernel so the fused GDN launch
// below can reuse it verbatim -- byte for byte the body gemv_nvfp4_sk_kernel had, so the fused
// path and the separate path cannot drift.
//
// MEASURED DEAD END, recorded so it is not re-tried: carrying R>1 output rows per warp off one
// activation load. Every row of this GEMV re-reads all of x, so at one row per warp the kernel
// streams N*K*2 bytes of activation against N*K*0.5625 of weight -- 3.56 bytes of x per byte of
// weight, where gate_up_mmvq2_qwen_kernel next door pays 1.0 because its block carries the gate
// row and the up row off a single q8_1 read. Amortising x over R rows takes 3.56 to 1.78 (R=2)
// and 0.89 (R=4) and is monotonically WORSE end to end: 89.00 / 88.26 / 87.68 tok/s for
// R = 1 / 2 / 4. The activation is not what binds -- it is a 10 KB working set that stays in L1,
// and R>1 only costs registers and occupancy.
//
// The load WIDTH was worth a little: 4-byte x loads -> 16-byte (XVEC) is 40 LDG.E -> 4 LDG.E.128
// + 8 LDG.E.64 + 8 LDG.E in SASS, and +0.7% end to end. That cuts instructions, not traffic.
template <typename OutT, int S, bool XVEC>
__device__ __forceinline__ void si_nvfp4_sk_block(const __nv_bfloat16* __restrict__ x,
                                                  const void* __restrict__ packed,
                                                  OutT* __restrict__ y, int N, int K, int blk) {
    constexpr int RPB = GEMV_WPB / S;
    // Declared here, not passed in: routing it through a float* costs the compiler the static
    // address and measured -0.53% decode@16k against main on the standalone kernel alone.
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blk * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
        const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
        const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
        const unsigned char* srow = sf + (size_t)n * (size_t)(K >> 4);
        const unsigned char* prow = w + (size_t)n * (size_t)(K >> 1);
        const int ng = K >> 4;
        for (int g = split * 32 + lane; g < ng; g += S * 32)
            acc += XVEC ? si_nvfp4_group_dot_xv(prow + (size_t)g * 8, srow[g], inv_g, x + g * 16)
                        : si_nvfp4_group_dot(prow + (size_t)g * 8, srow[g], inv_g, x + g * 16);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = s_part[row_local][0];
        #pragma unroll
        for (int t = 1; t < S; t++) o += s_part[row_local][t];
        gemv_write(y + n, o);
    }
}

// Same, for a plain bf16 [N,K] row -- the body of gemv_f32_sk_kernel, so alpha/beta keep their
// own reduction when they ride along in the fused launch.
template <typename OutT, int S>
__device__ __forceinline__ void si_bf16_sk_block(const __nv_bfloat16* __restrict__ x,
                                                 const __nv_bfloat16* __restrict__ W,
                                                 OutT* __restrict__ y, int N, int K, int blk) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blk * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const uint4* row4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const uint4* x4 = reinterpret_cast<const uint4*>(x);
        const int n4 = K / 8;
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            uint4 wv = row4[i], xv = x4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                float2 wf = __bfloat1622float2(wh[j]), xf = __bfloat1622float2(xh[j]);
                acc += wf.x * xf.x + wf.y * xf.y;
            }
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = 0.f;
        #pragma unroll
        for (int s = 0; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}

template <typename OutT, int S, bool XVEC>
__global__ void gemv_nvfp4_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                     const void* __restrict__ packed,
                                     OutT* __restrict__ y, int N, int K) {
    si_nvfp4_sk_block<OutT, S, XVEC>(x, packed, y, N, K, blockIdx.x);
}
#ifndef _MSC_VER
#define SI_NVFP4_SK_INST(SS, XX) \
    template __global__ void gemv_nvfp4_sk_kernel<__nv_bfloat16, SS, XX>( \
        const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int)
SI_NVFP4_SK_INST(2, false); SI_NVFP4_SK_INST(4, false); SI_NVFP4_SK_INST(8, false);
SI_NVFP4_SK_INST(2, true);  SI_NVFP4_SK_INST(4, true);  SI_NVFP4_SK_INST(8, true);
#undef SI_NVFP4_SK_INST
#endif

// ---- fused Gated-DeltaNet decode pre-projections, NVFP4 checkpoint ------------------
// A GDN layer projects xn four ways -- qkv and z from NVFP4 weights, alpha and beta from bf16 --
// and on this checkpoint that was four launches. The Q4_K checkpoint has had
// si_gdn_quad_mmvq_q4k_kernel for exactly this shape since the quad landed; the NVFP4 arm never
// got the equivalent, which is the same kind of gap #863 closed in flash-decode: a missing
// instantiation, not slow code.
//
// The two small ones are what it costs. alpha and beta are [48, K]: 48 blocks on a 170-SM GPU,
// 491 KB read at ~98 GB/s, 4.98 us apiece against 15.94 us for z, which reads 36x more. Together
// they are 0.478 ms of a 12.0 ms token -- 4.0% -- for 1% of the bytes. Concatenating the four row
// spaces into one grid lets those 96 blocks ride along with qkv's 2560, where they cost nothing.
//
// Bit-exact by construction: a block keeps its own tensor's split factor and row mapping, so
// every output row sums exactly the terms it summed before, in the same order. The split factors
// stay runtime values (a uniform branch per block, not divergence) so one instantiation covers
// every shape the launcher would otherwise have dispatched separately.
template <bool XVEC>
__global__ void si_gdn_quad_nvfp4_kernel(const __nv_bfloat16* __restrict__ x,
                                         const void* __restrict__ w_qkv,
                                         const void* __restrict__ w_z,
                                         const __nv_bfloat16* __restrict__ w_a,
                                         const __nv_bfloat16* __restrict__ w_b,
                                         __nv_bfloat16* __restrict__ y_qkv,
                                         __nv_bfloat16* __restrict__ y_z,
                                         __nv_bfloat16* __restrict__ y_a,
                                         __nv_bfloat16* __restrict__ y_b,
                                         int n_qkv, int n_z, int n_ab, int K,
                                         int s_qkv, int s_z, int g_qkv, int g_z, int g_ab) {
    const int b = blockIdx.x;
    if (b < g_qkv) {
        switch (s_qkv) {
            case 2:  si_nvfp4_sk_block<__nv_bfloat16, 2, XVEC>(x, w_qkv, y_qkv, n_qkv, K, b); break;
            case 4:  si_nvfp4_sk_block<__nv_bfloat16, 4, XVEC>(x, w_qkv, y_qkv, n_qkv, K, b); break;
            default: si_nvfp4_sk_block<__nv_bfloat16, 8, XVEC>(x, w_qkv, y_qkv, n_qkv, K, b); break;
        }
    } else if (b < g_qkv + g_z) {
        const int bl = b - g_qkv;
        switch (s_z) {
            case 2:  si_nvfp4_sk_block<__nv_bfloat16, 2, XVEC>(x, w_z, y_z, n_z, K, bl); break;
            case 4:  si_nvfp4_sk_block<__nv_bfloat16, 4, XVEC>(x, w_z, y_z, n_z, K, bl); break;
            default: si_nvfp4_sk_block<__nv_bfloat16, 8, XVEC>(x, w_z, y_z, n_z, K, bl); break;
        }
    } else if (b < g_qkv + g_z + g_ab) {
        si_bf16_sk_block<__nv_bfloat16, 8>(x, w_a, y_a, n_ab, K, b - g_qkv - g_z);
    } else {
        si_bf16_sk_block<__nv_bfloat16, 8>(x, w_b, y_b, n_ab, K, b - g_qkv - g_z - g_ab);
    }
}
#ifndef _MSC_VER
#define SI_GDN_QUAD_FP4_INST(XX) \
    template __global__ void si_gdn_quad_nvfp4_kernel<XX>(const __nv_bfloat16*, const void*, \
        const void*, const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, \
        __nv_bfloat16*, __nv_bfloat16*, int, int, int, int, int, int, int, int, int)
SI_GDN_QUAD_FP4_INST(false); SI_GDN_QUAD_FP4_INST(true);
#undef SI_GDN_QUAD_FP4_INST
#endif

template <typename OutT>
__global__ void gemv_nvfp4_kernel(const __nv_bfloat16* __restrict__ x,
                                  const void* __restrict__ packed,
                                  OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x / 32, lane = threadIdx.x & 31;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
    const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
    const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
    const unsigned char* srow = sf + (size_t)n * (size_t)(K >> 4);
    const unsigned char* prow = w + (size_t)n * (size_t)(K >> 1);
    float acc = 0.f;
    const int ng = K >> 4;
    for (int g = lane; g < ng; g += 32)
        acc += si_nvfp4_group_dot(prow + (size_t)g * 8, srow[g], inv_g, x + g * 16);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_nvfp4_kernel<__nv_bfloat16>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif
// ---- faithful llama.cpp int8 MMVQ for a dense Q4_K [N,K] GEMV --------------------
// Quantizes the activation to Q8_1 (int8 + per-32 scale + sum) once per token, then
// dp4a's the Q4_K weight nibbles against it — the same vec_dot_q4_K_q8_1 math llama.cpp
// uses, so the output converges to llama's (no top-1 regression vs the int8 reference).
// Q4_K only (ggml type 12); the launcher keeps Q6_K on the fp path. One warp per row.
template <typename OutT>
__global__ void gemv_q_dp4a_kernel(const __nv_bfloat16* __restrict__ x,
                                   const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    extern __shared__ char smemq[];
    float* s_xd = reinterpret_cast<float*>(smemq);        // [K/32]
    float* s_xs = s_xd + (K >> 5);                         // [K/32]
    signed char* s_xq8 = reinterpret_cast<signed char*>(s_xs + (K >> 5));  // [K]
    const int warpId = threadIdx.x >> 5, lane = threadIdx.x & 31, nsb = K >> 5;

    for (int b = warpId; b < nsb; b += GEMV_WPB) {        // activation -> Q8_1
        float xv = __bfloat162float(x[b * 32 + lane]);
        float a = fabsf(xv);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
        float d = a / 127.0f;                                  // faithful to llama Q8_1:
        int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);        // roundf(xi/d), not rn(xi*inv)
        s_xq8[b * 32 + lane] = (signed char)qi;
        int sm = qi;
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) sm += __shfl_xor_sync(0xffffffffu, sm, m);
        if (lane == 0) { s_xd[b] = d; s_xs[b] = d * (float)sm; }
    }
    __syncthreads();

    const int n = blockIdx.x * GEMV_WPB + warpId;
    if (n >= N) return;
    const unsigned char* base = W + (size_t)n * (K >> 8) * 144;   // Q4_K: K/256 blocks * 144 B
    float acc = 0.f;
    for (int sb = lane; sb < nsb; sb += 32) {
        const int super = sb >> 3, sib = sb & 7;
        const int* aint = reinterpret_cast<const int*>(s_xq8 + (sb << 5));
        const float xd = s_xd[sb], xs = s_xs[sb];
        const unsigned char* blk = base + (size_t)super * 144;
        float d = gq_h2f(blk), dmin = gq_h2f(blk + 2);
        int scd, scm; gq_scale_min(sib, blk + 4, &scd, &scm);
        const int* q = reinterpret_cast<const int*>(blk + 16 + (sib >> 1) * 32);
        const bool hi = sib & 1;
        int sumi = 0;
        #pragma unroll
        for (int k = 0; k < 8; k++) {
            int w = hi ? ((q[k] >> 4) & 0x0F0F0F0F) : (q[k] & 0x0F0F0F0F);
            sumi = __dp4a(w, aint[k], sumi);
        }
        acc += d * (float)scd * xd * (float)sumi - dmin * (float)scm * xs;
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_q_dp4a_kernel<__nv_bfloat16>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q_dp4a_kernel<float>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
// ---- pre-quantized activation Q8_1 + dp4a GEMV (kills per-block re-quantization) --
// gemv_q_dp4a_kernel re-quantizes the SAME activation to Q8_1 in EVERY block (256x for
// a 2048-row projection). When several GEMVs share an activation (Q/K/V all read xn) it
// is also re-done per GEMV. quantize_q8_1_kernel does it ONCE to a small global buffer;
// gemv_q4k_dp4a_pq_kernel then reads the pre-quantized int8 (L2-resident) and runs the
// IDENTICAL dp4a — same Q8_1 values, so the output is BIT-EXACT vs the in-kernel path.
__global__ void quantize_q8_1_kernel(const __nv_bfloat16* __restrict__ x,
                                     signed char* __restrict__ q8, float* __restrict__ ad,
                                     float* __restrict__ as, int K) {
    const int warpId = threadIdx.x >> 5, lane = threadIdx.x & 31, nsb = K >> 5;
    const int nwarp = blockDim.x >> 5;
    for (int b = warpId; b < nsb; b += nwarp) {
        float xv = __bfloat162float(x[b * 32 + lane]);
        float a = fabsf(xv);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
        float d = a / 127.0f;
        int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);
        q8[b * 32 + lane] = (signed char)qi;
        int sm = qi;
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) sm += __shfl_xor_sync(0xffffffffu, sm, m);
        if (lane == 0) { ad[b] = d; as[b] = d * (float)sm; }
    }
}

template <typename OutT>
__global__ void gemv_q4k_dp4a_pq_kernel(const signed char* __restrict__ q8,
                                        const float* __restrict__ ad, const float* __restrict__ as,
                                        const unsigned char* __restrict__ W,
                                        OutT* __restrict__ y, int N, int K) {
    const int warpId = threadIdx.x >> 5, lane = threadIdx.x & 31, nsb = K >> 5;
    const int n = blockIdx.x * GEMV_WPB + warpId;
    if (n >= N) return;
    const unsigned char* base = W + (size_t)n * (K >> 8) * 144;   // Q4_K: K/256 blocks * 144 B
    float acc = 0.f;
    for (int sb = lane; sb < nsb; sb += 32) {
        const int super = sb >> 3, sib = sb & 7;
        const int* aint = reinterpret_cast<const int*>(q8 + (sb << 5));   // pre-quantized (global, L2)
        const float xd = ad[sb], xs = as[sb];
        const unsigned char* blk = base + (size_t)super * 144;
        float d = gq_h2f(blk), dmin = gq_h2f(blk + 2);
        int scd, scm; gq_scale_min(sib, blk + 4, &scd, &scm);
        const int* q = reinterpret_cast<const int*>(blk + 16 + (sib >> 1) * 32);
        const bool hi = sib & 1;
        int sumi = 0;
        #pragma unroll
        for (int k = 0; k < 8; k++) {
            int w = hi ? ((q[k] >> 4) & 0x0F0F0F0F) : (q[k] & 0x0F0F0F0F);
            sumi = __dp4a(w, aint[k], sumi);
        }
        acc += d * (float)scd * xd * (float)sumi - dmin * (float)scm * xs;
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_pq_kernel<__nv_bfloat16>(const signed char*, const float*, const float*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_pq_kernel<float>(const signed char*, const float*, const float*, const unsigned char*, float*, int, int);
#endif
// ---- split-K variant of the pre-quantized dp4a GEMV (occupancy lever) -------------
// ncu: the one-warp-per-row dp4a GEMV is occupancy-bound (~47%) — a 4096-row projection
// is only 4096 warps, under-filling the GPU. S warps cooperate per output row (each does
// 1/S of the K-blocks), then an S-way shared reduce. S=2 doubles the warps in flight ->
// fills the SMs. Bit-exact (same dp4a, only the partial-sum split changes). One block =
// RPB rows x S warps.
template <typename OutT>
__global__ void gemv_q4k_dp4a_sk_kernel(const signed char* __restrict__ q8,
                                        const float* __restrict__ ad, const float* __restrict__ as,
                                        const unsigned char* __restrict__ W,
                                        OutT* __restrict__ y, int N, int K) {
    constexpr int S = 2, RPB = GEMV_WPB / S;          // splits/row, rows/block
    __shared__ float s_part[RPB][S];
    const int lane = threadIdx.x & 31, warpId = threadIdx.x >> 5;
    const int row_local = warpId / S, split = warpId % S;
    const int n = blockIdx.x * RPB + row_local;
    const int nsb = K >> 5;
    float acc = 0.f;
    if (n < N) {
        const unsigned char* base = W + (size_t)n * (K >> 8) * 144;
        for (int sb = split * 32 + lane; sb < nsb; sb += S * 32) {     // this warp's K-slice
            const int super = sb >> 3, sib = sb & 7;
            const int* aint = reinterpret_cast<const int*>(q8 + (sb << 5));
            const float xd = ad[sb], xs = as[sb];
            const unsigned char* blk = base + (size_t)super * 144;
            float d = gq_h2f(blk), dmin = gq_h2f(blk + 2);
            int scd, scm; gq_scale_min(sib, blk + 4, &scd, &scm);
            const int* q = reinterpret_cast<const int*>(blk + 16 + (sib >> 1) * 32);
            const bool hi = sib & 1;
            int sumi = 0;
            #pragma unroll
            for (int k = 0; k < 8; k++) {
                int w = hi ? ((q[k] >> 4) & 0x0F0F0F0F) : (q[k] & 0x0F0F0F0F);
                sumi = __dp4a(w, aint[k], sumi);
            }
            acc += d * (float)scd * xd * (float)sumi - dmin * (float)scm * xs;
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = 0.f;
        #pragma unroll
        for (int s = 0; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}

#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_sk_kernel<__nv_bfloat16>(const signed char*, const float*, const float*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_sk_kernel<float>(const signed char*, const float*, const float*, const unsigned char*, float*, int, int);
#endif
// ===== faithful llama.cpp Q4_K mul_mat_vec_q port (block_q8_1 activation + vec_dot) =====
// Replicates ggml-cuda's mmvq exactly for decode (ncols=1): nwarps=4 cooperate on one row,
// vdr=2 ints/thread (16 threads/superblock), block_q8_1 interleaved activation, and llama's
// per-lane cross-warp reduction. Tests whether llama's holistic kernel beats our split-K.
struct si_block_q8_1 { __half2 ds; signed char qs[32]; };               // 36 B / 32 values
struct si_block_q4_K { __half2 dm; unsigned char scales[12]; unsigned char qs[128]; };  // 144 B / 256

__global__ void si_quantize_q8_1_blocks(const __nv_bfloat16* __restrict__ x,
                                        si_block_q8_1* __restrict__ y, int K) {
    const int warpsPB = blockDim.x >> 5, ib = blockIdx.x * warpsPB + (threadIdx.x >> 5);
    const int lane = threadIdx.x & 31;
    if (ib >= (K >> 5)) return;
    float xv = __bfloat162float(x[ib * 32 + lane]), a = fabsf(xv);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
    float d = a / 127.0f;
    int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);
    y[ib].qs[lane] = (signed char)qi;
    int s = qi;
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) s += __shfl_xor_sync(0xffffffffu, s, m);
    if (lane == 0) y[ib].ds = __floats2half2_rn(d, d * (float)s);
}

// Row-batched form: grid.y selects the activation row. The DFlash draft head quantizes its
// proposal rows before the multi-row MMVQ; as separate launches those are tiny kernels (8 CTAs
// each) whose launch latency dominates their runtime. Per-row arithmetic is unchanged.
__global__ void si_quantize_q8_1_rows(const __nv_bfloat16* __restrict__ x,
                                      si_block_q8_1* __restrict__ y, int K, int x_stride) {
    const int warpsPB = blockDim.x >> 5, ib = blockIdx.x * warpsPB + (threadIdx.x >> 5);
    const int lane = threadIdx.x & 31;
    if (ib >= (K >> 5)) return;
    const __nv_bfloat16* xr = x + (size_t)blockIdx.y * x_stride;
    si_block_q8_1* yr = y + (size_t)blockIdx.y * (K >> 5);
    float xv = __bfloat162float(xr[ib * 32 + lane]), a = fabsf(xv);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
    float d = a / 127.0f;
    int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);
    yr[ib].qs[lane] = (signed char)qi;
    int s = qi;
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) s += __shfl_xor_sync(0xffffffffu, s, m);
    if (lane == 0) yr[ib].ds = __floats2half2_rn(d, d * (float)s);
}

__device__ __forceinline__ float si_vec_dot_q4_K(const si_block_q4_K* bq4,
                                                 const si_block_q8_1* bq8_1, int iqs) {
    int v[2], u[4]; float d8[2];
    const int bq8_offset = 2 * ((iqs / 2) / 4);
    const int* q4 = (const int*)(bq4->qs + 16 * bq8_offset + 4 * ((iqs / 2) % 4));
    v[0] = q4[0]; v[1] = q4[4];
    const unsigned short* scales = (const unsigned short*)bq4->scales;
    unsigned short aux[2]; const int j = bq8_offset / 2;
    if (j < 2) { aux[0] = scales[j] & 0x3f3f; aux[1] = scales[j + 2] & 0x3f3f; }
    else { aux[0] = ((scales[j + 2] >> 0) & 0x0f0f) | ((scales[j - 2] & 0xc0c0) >> 2);
           aux[1] = ((scales[j + 2] >> 4) & 0x0f0f) | ((scales[j]     & 0xc0c0) >> 2); }
    const unsigned char* sc = (const unsigned char*)aux; const unsigned char* m = sc + 2;
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        const si_block_q8_1* bq8i = bq8_1 + bq8_offset + i;
        d8[i] = __low2float(bq8i->ds);
        const int* q8 = (const int*)bq8i->qs + ((iqs / 2) % 4);
        u[2 * i] = q8[0]; u[2 * i + 1] = q8[4];
    }
    float sumf_d = 0.0f, sumf_m = 0.0f;
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        const int v0i = (v[0] >> (4 * i)) & 0x0F0F0F0F, v1i = (v[1] >> (4 * i)) & 0x0F0F0F0F;
        const int dot1 = __dp4a(v1i, u[2 * i + 1], __dp4a(v0i, u[2 * i], 0));
        const int dot2 = __dp4a(0x01010101, u[2 * i + 1], __dp4a(0x01010101, u[2 * i], 0));
        sumf_d += d8[i] * (dot1 * sc[i]);
        sumf_m += d8[i] * (dot2 * m[i]);
    }
    float2 dm4f = __half22float2(bq4->dm);
    return dm4f.x * sumf_d - dm4f.y * sumf_m;
}

// Row-batched twin of si_vec_dot_q4_K: decode the Q4_K weight packet once (4-bit nibble
// split, 6-bit scale/min unpack, superblock d/dmin) and reuse it across up to R activation
// rows. The single-row helper redoes all of that per row, which is what makes the compact
// verifier's projections ALU-bound at block width rather than bandwidth-bound: the weight
// bytes are read once for the whole block, but the decode cost was paid M times. Each row still
// evaluates the same two dp4a pairs, in the same i order, and accumulates into its own
// float — identical operation sequence, so results are bit-identical per row.
// Decoded Q4_K weight packet: the nibble split, the 6-bit scale/min pair and the superblock
// d/dmin, i.e. everything in si_vec_dot_q4_K that depends only on the WEIGHT.
struct si_q4k_packet {
    int v0i[2], v1i[2];
    unsigned short aux[2];
    float2 dm4f;
};

__device__ __forceinline__ si_q4k_packet si_q4k_decode(const si_block_q4_K* __restrict__ bq4,
                                                      int bq8_offset, int qoff) {
    si_q4k_packet p;
    const int* q4 = (const int*)(bq4->qs + 16 * bq8_offset + 4 * qoff);
    const int v0 = q4[0], v1 = q4[4];
    const unsigned short* scales = (const unsigned short*)bq4->scales;
    const int j = bq8_offset / 2;
    if (j < 2) { p.aux[0] = scales[j] & 0x3f3f; p.aux[1] = scales[j + 2] & 0x3f3f; }
    else { p.aux[0] = ((scales[j + 2] >> 0) & 0x0f0f) | ((scales[j - 2] & 0xc0c0) >> 2);
           p.aux[1] = ((scales[j + 2] >> 4) & 0x0f0f) | ((scales[j]     & 0xc0c0) >> 2); }
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        p.v0i[i] = (v0 >> (4 * i)) & 0x0F0F0F0F;
        p.v1i[i] = (v1 >> (4 * i)) & 0x0F0F0F0F;
    }
    p.dm4f = __half22float2(bq4->dm);
    return p;
}

// Row-batched twin of si_vec_dot_q4_K over OROWS weight rows x R activation rows.
//
// Two different redundancies are removed here, and neither changes any row's arithmetic:
//   * the WEIGHT decode is hoisted out of the activation-row loop (si_vec_dot_q4_K redoes it per
//     row, which is what made the compact verifier's projections ALU-bound at block width even
//     though the weight bytes are read once for the whole block);
//   * the ACTIVATION-only term dp4a(0x01010101, u, ...) — a plain sum of eight quantized bytes —
//     is shared across the OROWS weight rows this CTA owns. Every output row otherwise recomputes
//     it identically, so per (weight row, activation row) the dp4a count drops from 8 to 4 + 4/OROWS.
// Each row still evaluates the same two dp4a pairs in the same i order and accumulates into its own
// float, so results stay bit-identical per row.
template <int OROWS, int R>
__device__ __forceinline__ void si_vec_dot_q4_K_tiled(
        const si_block_q4_K* __restrict__ bq4, size_t wstride, int orows,
        const si_block_q8_1* __restrict__ bq8_1, int iqs, int astride, int rows,
        float (&acc)[OROWS][R]) {
    const int bq8_offset = 2 * ((iqs / 2) / 4);
    const int qoff = (iqs / 2) % 4;
    si_q4k_packet pk[OROWS];
    #pragma unroll
    for (int o = 0; o < OROWS; o++)
        if (o < orows) pk[o] = si_q4k_decode(bq4 + wstride * o, bq8_offset, qoff);
    #pragma unroll
    for (int r = 0; r < R; r++) {
        if (r < rows) {
            const si_block_q8_1* base = bq8_1 + (size_t)r * astride + bq8_offset;
            int u0[2], u1[2], dot2[2];
            float d8[2];
            #pragma unroll
            for (int i = 0; i < 2; i++) {
                const si_block_q8_1* bq8i = base + i;
                d8[i] = __low2float(bq8i->ds);
                const int* q8 = (const int*)bq8i->qs + qoff;
                u0[i] = q8[0]; u1[i] = q8[4];
                dot2[i] = __dp4a(0x01010101, u1[i], __dp4a(0x01010101, u0[i], 0));
            }
            #pragma unroll
            for (int o = 0; o < OROWS; o++) {
                if (o >= orows) continue;
                const unsigned char* sc = (const unsigned char*)pk[o].aux;
                const unsigned char* mn = sc + 2;
                float sumf_d = 0.0f, sumf_m = 0.0f;
                #pragma unroll
                for (int i = 0; i < 2; i++) {
                    const int dot1 = __dp4a(pk[o].v1i[i], u1[i], __dp4a(pk[o].v0i[i], u0[i], 0));
                    sumf_d += d8[i] * (dot1 * sc[i]);
                    sumf_m += d8[i] * (dot2[i] * mn[i]);
                }
                acc[o][r] += pk[o].dm4f.x * sumf_d - pk[o].dm4f.y * sumf_m;
            }
        }
    }
}

template <typename OutT>
__global__ void si_mmvq_q4k_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * (K >> 8) * 144);
    const int blocks_per_row = K >> 8;                       // 256-weight superblocks
    const int blocks_per_iter = vdr * NW * WS / qi;          // = 8
    float tmp = 0.0f;
    for (int kbx = tid / (qi / vdr); kbx < blocks_per_row; kbx += blocks_per_iter) {
        const int kby = kbx * 8;                             // q8_1 blocks per superblock = 8
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kernel<__nv_bfloat16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kernel<float>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
// ---- faithful llama.cpp Q8_0 x Q8_1 dp4a mmvq (weights stay int8, no bf16 expansion) ----
// Q8_0 blocks are 34 B (2-byte aligned only); read via explicit byte offsets like Q6_K.
__device__ __forceinline__ float si_q80_h2f(const unsigned char* p) {
    __half h; *reinterpret_cast<unsigned short*>(&h) = *reinterpret_cast<const unsigned short*>(p);
    return __half2float(h);
}
__device__ __forceinline__ int si_q80_get_int_b2(const unsigned char* p, int i32) {
    const unsigned short* u = reinterpret_cast<const unsigned short*>(p);
    return (int)u[2 * i32] | ((int)u[2 * i32 + 1] << 16);
}
__device__ __forceinline__ float si_vec_dot_q8_0_mmvq(const unsigned char* bw, const si_block_q8_1* ba) {
    const float dw = si_q80_h2f(bw);
    const int* a = reinterpret_cast<const int*>(ba->qs);
    int sumi = 0;
    #pragma unroll
    for (int i = 0; i < 8; i++) sumi = __dp4a(si_q80_get_int_b2(bw + 2, i), a[i], sumi);
    return dw * __low2float(ba->ds) * (float)sumi;
}
template <typename OutT>
__global__ void si_mmvq_q80_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const int nb = K >> 5;
    const unsigned char* w_row = W + (size_t)row * nb * 34;
    float tmp = 0.0f;
    for (int kb = tid; kb < nb; kb += NW * WS)
        tmp += si_vec_dot_q8_0_mmvq(w_row + (size_t)kb * 34, vy + kb);
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kernel<__nv_bfloat16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kernel<float>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int NBLOCKS>
__global__ void si_mmvq_q80_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                          OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const unsigned char* w_row = W + (size_t)row * NBLOCKS * 34;
    float tmp = 0.0f;
    #pragma unroll
    for (int kb = tid; kb < NBLOCKS; kb += NW * WS)
        tmp += si_vec_dot_q8_0_mmvq(w_row + (size_t)kb * 34, vy + kb);
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 64>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 128>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 160>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 192>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<float, 64>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<float, 128>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
template <typename OutT, int NBLOCKS, int MMAX>
__global__ void si_mmvq_q80_rows_exact_kernel(const si_block_q8_1* __restrict__ q,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int M, int N) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    if (row >= N) return;
    const unsigned char* w_row = W + (size_t)row * NBLOCKS * 34;
    float tmp[MMAX];
    #pragma unroll
    for (int m = 0; m < MMAX; m++) tmp[m] = 0.f;
    #pragma unroll
    for (int kb = tid; kb < NBLOCKS; kb += NW * WS) {
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (m < M)
                tmp[m] += si_vec_dot_q8_0_mmvq(w_row + (size_t)kb * 34,
                                               q + (size_t)m * NBLOCKS + kb);
        }
    }
    __shared__ float partial[MMAX][NW - 1][WS];
    if (warp > 0) {
        #pragma unroll
        for (int m = 0; m < MMAX; m++) if (m < M) partial[m][warp - 1][lane] = tmp[m];
    }
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int m = 0; m < MMAX; m++) {
        if (m >= M) break;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp[m] += partial[m][l][lane];
        #pragma unroll
        for (int s = 16; s > 0; s >>= 1) tmp[m] += __shfl_xor_sync(0xffffffff, tmp[m], s);
        if (lane == 0) gemv_write(y + (size_t)m * N + row, tmp[m]);
    }
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 64, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 128, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 16, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 16, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 64, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 128, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 64, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 128, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 16, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 16, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 64, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 128, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q4k_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                          OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

// Two Q4_K matrices against ONE shared Q8_1 activation in a single launch. The body below is
// character-for-character si_mmvq_q4k_kfixed_kernel's; only which (W, y) a block addresses changes,
// so every output row is produced by the identical dot/reduction order and the result is
// bit-identical to two separate launches.
//
// Muse Glimmer projects attn_q and attn_gate as two separate Q4_K tensors back-to-back on the SAME
// stream (they are not interleaved at load, unlike every other arch here), so merging them removes
// one graph node per layer AND doubles the launch from 9.2 MB to 18.4 MB, which sits meaningfully
// higher on this card's bandwidth-vs-transfer-size curve. Note this deliberately does NOT touch K/V,
// which QKVSTREAM runs concurrently on side streams -- folding those in removes real overlap and
// measured -0.13% when tried.
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q4k_kfixed2_kernel(const si_block_q8_1* __restrict__ vy,
                                           const unsigned char* __restrict__ W0,
                                           const unsigned char* __restrict__ W1,
                                           OutT* __restrict__ y0, OutT* __restrict__ y1, int N0) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const bool second = (blockIdx.x >= (unsigned)N0);
    const int row = second ? (int)blockIdx.x - N0 : (int)blockIdx.x;
    const unsigned char* W = second ? W1 : W0;
    OutT* y = second ? y1 : y0;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed2_kernel<__nv_bfloat16, 26>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, int);
#endif

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
// Muse Glimmer hidden = 6656 -> 26 superblocks. Same loop and same reduction as the generic
// kernel, so the result is bit-identical; only the trip count becomes a compile-time constant.
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 26>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
// Qwen3.8-27B hidden = 5120 -> 20 superblocks. Same loop/reduction as the generic kernel.
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 20>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<float, 20>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
// Short-row Q4_K MMVQ for exact target verification. The thread-to-fragment mapping and the
// two-stage four-warp reduction are identical to si_mmvq_q4k_kfixed_kernel. Each CTA owns one
// weight row and evaluates up to four activation rows before eviction, turning repeated HBM
// reads into intra-CTA cache hits without changing any per-row floating-point association.
// Weight rows per CTA for the row-batched Q4_K MMVQ.
#define SI_Q4K_OROWS 2

// OROWS weight rows per CTA. The thread -> (superblock, sub-block) mapping, the two-stage
// four-warp reduction and each row's accumulation order are untouched; owning more than one
// weight row only lets the CTA share the activation loads and the activation-only dp4a term.
template <typename OutT, int NSUPER, int MMAX, int OROWS>
__global__ void si_mmvq_q4k_rows_exact_kernel(const si_block_q8_1* __restrict__ q,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int M, int N) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    constexpr int QPR = NSUPER * 8;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row0 = blockIdx.x * OROWS;
    if (row0 >= N) return;
    const int orows = (N - row0 < OROWS) ? (N - row0) : OROWS;
    const si_block_q4_K* x_row = reinterpret_cast<const si_block_q4_K*>(
        W + (size_t)row0 * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp[OROWS][MMAX];
    #pragma unroll
    for (int o = 0; o < OROWS; o++)
        #pragma unroll
        for (int m = 0; m < MMAX; m++) tmp[o][m] = 0.f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kqs = vdr * (tid % (qi / vdr));
        si_vec_dot_q4_K_tiled<OROWS, MMAX>(x_row + kbx, (size_t)NSUPER, orows,
                                           q + kbx * 8, kqs, QPR, M, tmp);
    }
    __shared__ float partial[OROWS][MMAX][NW - 1][WS];
    if (warp > 0) {
        #pragma unroll
        for (int o = 0; o < OROWS; o++)
            #pragma unroll
            for (int m = 0; m < MMAX; m++)
                if (o < orows && m < M) partial[o][m][warp - 1][lane] = tmp[o][m];
    }
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int o = 0; o < OROWS; o++) {
        if (o >= orows) break;
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (m >= M) break;
            #pragma unroll
            for (int l = 0; l < NW - 1; l++) tmp[o][m] += partial[o][m][l][lane];
            #pragma unroll
            for (int s = 16; s > 0; s >>= 1) tmp[o][m] += __shfl_xor_sync(0xffffffff, tmp[o][m], s);
            if (lane == 0) gemv_write(y + (size_t)m * N + row0 + o, tmp[o][m]);
        }
    }
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 8, 8, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 16, 8, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 8, 8, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 16, 8, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 8, 6, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 16, 6, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 8, 6, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 16, 6, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
// One block per row index: warps 0-3 -> qkv[row], warps 4-7 -> z[row], keeping vy hot
// in L2 across both when row < min(n_qkv, n_z). Grid = max(n_qkv, n_z).
template <int NSUPER>
__global__ void si_mmvq_gdn_qkv_z_pack2_kernel(const si_block_q8_1* __restrict__ vy,
                                               const unsigned char* __restrict__ qkv_w,
                                               const unsigned char* __restrict__ z_w,
                                               __nv_bfloat16* __restrict__ qkv_out,
                                               __nv_bfloat16* __restrict__ z_out,
                                               int n_qkv, int n_z) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5;
    const int sub = warp & 3;
    const int row = blockIdx.x;
    const int tid4 = sub * WS + lane;
    const int kbx0 = tid4 >> 4;
    const int kqs = 2 * (tid4 & 15);
    float tmp = 0.f;
    if (warp < 4) {
        if (row >= n_qkv) return;
        const si_block_q4_K* x_row = (const si_block_q4_K*)(qkv_w + (size_t)row * NSUPER * 144);
        #pragma unroll
        for (int kbx = kbx0; kbx < NSUPER; kbx += 8)
            tmp += si_vec_dot_q4_K(x_row + kbx, vy + (size_t)kbx * 8, kqs);
        __shared__ float tq[NW - 1][WS];
        if (sub > 0) tq[sub - 1][lane] = tmp;
        __syncthreads();
        if (sub > 0) return;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp += tq[l][lane];
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
        if (lane == 0) gemv_write(qkv_out + row, tmp);
    } else {
        if (row >= n_z) return;
        const si_block_q4_K* x_row = (const si_block_q4_K*)(z_w + (size_t)row * NSUPER * 144);
        #pragma unroll
        for (int kbx = kbx0; kbx < NSUPER; kbx += 8)
            tmp += si_vec_dot_q4_K(x_row + kbx, vy + (size_t)kbx * 8, kqs);
        __shared__ float tz[NW - 1][WS];
        if (sub > 0) tz[sub - 1][lane] = tmp;
        __syncthreads();
        if (sub > 0) return;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp += tz[l][lane];
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
        if (lane == 0) gemv_write(z_out + row, tmp);
    }
}

#ifndef _MSC_VER
template __global__ void si_mmvq_gdn_qkv_z_pack2_kernel<8>(const si_block_q8_1*, const unsigned char*,
                                                          const unsigned char*, __nv_bfloat16*,
                                                          __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_gdn_qkv_z_pack2_kernel<20>(const si_block_q8_1*, const unsigned char*,
                                                          const unsigned char*, __nv_bfloat16*,
                                                          __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_gdn_qkv_z_pack2_kernel<16>(const si_block_q8_1*, const unsigned char*,
                                                          const unsigned char*, __nv_bfloat16*,
                                                          __nv_bfloat16*, int, int);
#endif
// Shared-expert gate scalar: Q4_K mmvq (K=2048, N=1) + sigmoid in one launch.
template <int NSUPER>
__global__ void si_mmvq_q4k_sigmoid_kernel(const si_block_q8_1* __restrict__ vy,
                                           const unsigned char* __restrict__ W,
                                           float* __restrict__ out) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) out[0] = 1.0f / (1.0f + __expf(-tmp));
}

// GDN decode: four Q4_K projections (wqkv, wqkv_gate, ssm_alpha, ssm_beta) from one block_q8_1
// activation in a single grid — one launch instead of four, better aq81 L2 reuse. K=2048 only.
template <typename OutT, int NSUPER>
__global__ void si_gdn_quad_mmvq_q4k_kernel(
    const si_block_q8_1* __restrict__ vy,
    const unsigned char* __restrict__ W0, const unsigned char* __restrict__ W1,
    const unsigned char* __restrict__ W2, const unsigned char* __restrict__ W3,
    OutT* __restrict__ y0, OutT* __restrict__ y1, OutT* __restrict__ y2, OutT* __restrict__ y3,
    int N0, int N1, int N2, int N3) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const int n01 = N0 + N1, n012 = n01 + N2;
    const int total = n012 + N3;
    if (row >= total) return;
    const unsigned char* W;
    OutT* y;
    int lrow;
    if (row < N0)       { W = W0; y = y0; lrow = row; }
    else if (row < n01) { W = W1; y = y1; lrow = row - N0; }
    else if (row < n012){ W = W2; y = y2; lrow = row - n01; }
    else                { W = W3; y = y3; lrow = row - n012; }
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)lrow * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + lrow, tmp);
}
#ifndef _MSC_VER
template __global__ void si_gdn_quad_mmvq_q4k_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*,
    __nv_bfloat16*, __nv_bfloat16*, int, int, int, int);
#endif
// Dual-row Q4_K mmvq: 8 warps/block (4 warps cooperate per row, 2 rows/block).
// Layout differs from pack2 (warps 0-3 vs 4-7 per row-pair). Halves launch count for large N.
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q4k_dualrow_kernel(const si_block_q8_1* __restrict__ vy,
                                             const unsigned char* __restrict__ W,
                                             OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int half = warp >> 2, wsub = warp & 3;
    const int row = blockIdx.x * 2 + half;
    if (row >= N) return;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    // Per-row striping must match kfixed (tid 0..127 within the 4 cooperating warps), not the
    // full 8-warp block tid — otherwise the upper warps skip kbx 0..7 for NSUPER=16 (K=4096).
    const int row_tid = wsub * WS + lane;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = row_tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (row_tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float s_acc[2][NW - 1][WS];
    if (wsub > 0) s_acc[half][wsub - 1][lane] = tmp;
    __syncthreads();
    if (wsub > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += s_acc[half][l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
// Full-attn decode: Q+K+V Q4_K projections from one block_q8_1 activation in one grid.
template <typename OutT, int NSUPER>
__global__ void si_attn_qkv_mmvq_q4k_kernel(
    const si_block_q8_1* __restrict__ vy,
    const unsigned char* __restrict__ Wq, const unsigned char* __restrict__ Wk,
    const unsigned char* __restrict__ Wv,
    OutT* __restrict__ yq, OutT* __restrict__ yk, OutT* __restrict__ yv,
    int Nq, int Nk, int Nv) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const int nq = Nq, nk = Nq + Nk;
    const int total = nk + Nv;
    if (row >= total) return;
    const unsigned char* W;
    OutT* y;
    int lrow;
    if (row < nq)       { W = Wq; y = yq; lrow = row; }
    else if (row < nk)  { W = Wk; y = yk; lrow = row - Nq; }
    else                { W = Wv; y = yv; lrow = row - nk; }
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)lrow * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + lrow, tmp);
}
#ifndef _MSC_VER
template __global__ void si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, int, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, int, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 20>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, int, int, int);
#endif
// ===== faithful llama Q6_K mmvq for the fp32-path GEMVs (attn-V upgrades + LM head) =====
// Same 4-warp-per-row structure as the Q4_K mmvq, with vec_dot_q6_K_q8_1 (coalesced
// ql/qh int loads + __vsubss4 reconstruct + dp4a). Mirrors the #65 MoE-down dot.
__device__ __forceinline__ int si_get_int_b2(const void* x, int i32) {
    const unsigned short* x16 = reinterpret_cast<const unsigned short*>(x);
    return (int)x16[2 * i32] | ((int)x16[2 * i32 + 1] << 16);
}
__device__ __forceinline__ float si_vec_dot_q6_K(const unsigned char* __restrict__ bq6,
                                                 const si_block_q8_1* __restrict__ bq8, int iqs) {
    const signed char* scales = reinterpret_cast<const signed char*>(bq6 + 192);
    const float d = gq_h2f(bq6 + 208);
    const int bq8_offset   = 4 * (iqs / 16) + (iqs % 16) / 8;
    const int scale_offset = 8 * (iqs / 16) + (iqs % 16) / 4;
    const int vh_shift     = 2 * ((iqs % 16) / 8);
    const int vl = si_get_int_b2(bq6, iqs);
    const int vh = si_get_int_b2(bq6 + 128, 8 * (iqs / 16) + (iqs % 8)) >> vh_shift;
    const signed char* sc = scales + scale_offset;
    float sumf = 0.f;
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        const si_block_q8_1* b8 = bq8 + bq8_offset + 2 * i;
        const int u = reinterpret_cast<const int*>(b8->qs)[iqs % 8];
        const float d8 = __low2float(b8->ds);
        const int vil = (vl >> (4 * i)) & 0x0F0F0F0F;
        const int vih = ((vh >> (4 * i)) << 4) & 0x30303030;
        const int vi  = __vsubss4((vil | vih), 0x20202020);
        sumf += d8 * (__dp4a(vi, u, 0) * (int)sc[4 * i]);
    }
    return d * sumf;
}

template <typename OutT>
__global__ void si_mmvq_q6k_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const unsigned char* x_row = W + (size_t)row * (K >> 8) * 210;   // Q6_K: 210 B / 256-superblock
    const int blocks_per_row = K >> 8;
    const int blocks_per_iter = vdr * NW * WS / qi;                  // = 4
    float tmp = 0.0f;
    for (int kbx = tid / (qi / vdr); kbx < blocks_per_row; kbx += blocks_per_iter) {
        const int kby = kbx * 8;                                    // q8_1 blocks per superblock
        const int kqs = vdr * (tid % (qi / vdr));                   // = lane
        tmp += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kernel<__nv_bfloat16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kernel<float>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q6k_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                          OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif

// Exact short-row Q6_K counterpart to si_mmvq_q4k_rows_exact_kernel. Four warps retain the
// decode kernel's fragment ownership and two-stage reduction for every activation row, while the
// CTA keeps the shared weight row hot across up to four verifier candidates.
template <typename OutT, int NSUPER, int MMAX>
__global__ void si_mmvq_q6k_rows_exact_kernel(const si_block_q8_1* __restrict__ q,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int M, int N) {
    constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
    constexpr int QPR = NSUPER * 8;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    if (row >= N) return;
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp[MMAX];
    #pragma unroll
    for (int m = 0; m < MMAX; m++) tmp[m] = 0.f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kqs = vdr * (tid % (qi / vdr));
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (m < M)
                tmp[m] += si_vec_dot_q6_K(x_row + (size_t)kbx * 210,
                                           q + (size_t)m * QPR + kbx * 8, kqs);
        }
    }
    __shared__ float partial[MMAX][NW - 1][WS];
    if (warp > 0) {
        #pragma unroll
        for (int m = 0; m < MMAX; m++) if (m < M) partial[m][warp - 1][lane] = tmp[m];
    }
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int m = 0; m < MMAX; m++) {
        if (m >= M) break;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp[m] += partial[m][l][lane];
        #pragma unroll
        for (int s = 16; s > 0; s >>= 1) tmp[m] += __shfl_xor_sync(0xffffffff, tmp[m], s);
        if (lane == 0) gemv_write(y + (size_t)m * N + row, tmp[m]);
    }
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 8, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 16, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 8, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 16, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 8, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 16, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 8, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 16, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
// 1-warp-per-row Q6_K dp4a GEMV: keeps the fp32 gemv_q block structure (GEMV_WPB rows/block,
// well-occupied for large N like the LM head's 151936 rows) but dp4a instead of fp32 dequant.
// The 4-warp si_mmvq is right for small-N rows (attn-V); this is right for the huge LM head.
template <typename OutT, int WPB>
__global__ void gemv_q6k_dp4a_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                     OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const unsigned char* x_row = W + (size_t)row * (K >> 8) * 210;
    const int nsuper = K >> 8;
    float acc = 0.f;
    for (int kbx = 0; kbx < nsuper; kbx++)
        acc += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + (size_t)kbx * 8, lane);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + row, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kernel<float, 32>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int WPB, int NSUPER>
__global__ void gemv_q6k_dp4a_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                            OutT* __restrict__ y, int N) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    float acc = 0.f;
    #pragma unroll
    for (int kbx = 0; kbx < NSUPER; kbx++)
        acc += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + (size_t)kbx * 8, lane);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + row, acc);
}

// Multi-row (M activations, one shared weight) Q6_K MMVQ. The DFlash draft head projects B block
// tokens against the SAME lm_head; issuing B separate GEMVs re-read the whole vocab weight B times
// (~416 MB per read at V=248k,K=2048 — far past L2, so it is real HBM traffic). Here each warp owns
// one output row and walks its weight superblocks ONCE, accumulating all M dot products, so the
// weight streams from HBM a single time and the M reuses hit L1. y is [M, N] row-major.
// Multi-row Q4_K MMVQ for the DFlash draft head. Same idea as the Q6_K multi-row kernel below,
// but against the Q4_K copy of the LM head the target already keeps: 248k x 2048 is ~280 MB in
// Q4_K versus ~417 MB in Q6_K, and that kernel already runs near HBM peak, so the bytes ARE the
// runtime. One warp owns an output row and walks its super-blocks once; the weight-side work
// (nibble extraction, the 6-bit scale/min unpack, and the block dm) is hoisted out of the row
// loop so each extra activation row costs only its two dp4a's. Draft-only, so the Q4_K rounding
// can shift proposals but never the emitted tokens.
template <typename OutT, int WPB, int NSUPER, int MMAX, int MFIXED = 0>
__global__ void si_mmvq_q4k_multirow_kernel(const si_block_q8_1* __restrict__ vy,
                                            const unsigned char* __restrict__ W,
                                            OutT* __restrict__ y, int N, int M) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    constexpr int QPR = NSUPER * 8;               // si_block_q8_1 blocks per activation row
    for (int row = blockIdx.x * WPB + warp; row < N; row += gridDim.x * WPB) {
        const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
        float acc[MMAX];
        #pragma unroll
        for (int m = 0; m < MMAX; m++) acc[m] = 0.f;
        // 32 lanes cover the NSUPER*16 (super-block, iqs) pairs.
        for (int p = lane; p < NSUPER * 16; p += 32) {
            const int kbx = p >> 4, half = p & 15;
            const si_block_q4_K* bq4 = x_row + kbx;
            const int bq8_offset = 2 * (half / 4);
            const int* q4 = (const int*)(bq4->qs + 16 * bq8_offset + 4 * (half % 4));
            const int v0 = q4[0], v1 = q4[4];
            const unsigned short* scales = (const unsigned short*)bq4->scales;
            unsigned short aux[2]; const int j = bq8_offset / 2;
            if (j < 2) { aux[0] = scales[j] & 0x3f3f; aux[1] = scales[j + 2] & 0x3f3f; }
            else { aux[0] = ((scales[j + 2] >> 0) & 0x0f0f) | ((scales[j - 2] & 0xc0c0) >> 2);
                   aux[1] = ((scales[j + 2] >> 4) & 0x0f0f) | ((scales[j]     & 0xc0c0) >> 2); }
            const unsigned char* sc = (const unsigned char*)aux;
            const unsigned char* mn = sc + 2;
            const float2 dm4f = __half22float2(bq4->dm);
            #pragma unroll
            for (int m = 0; m < (MFIXED ? MFIXED : M); m++) {
                const si_block_q8_1* b8 = vy + (size_t)m * QPR + kbx * 8 + bq8_offset;
                float sumf_d = 0.0f, sumf_m = 0.0f;
                #pragma unroll
                for (int i = 0; i < 2; i++) {
                    const float d8 = __low2float(b8[i].ds);
                    const int* q8 = (const int*)b8[i].qs + (half % 4);
                    const int u0 = q8[0], u1 = q8[4];
                    const int v0i = (v0 >> (4 * i)) & 0x0F0F0F0F;
                    const int v1i = (v1 >> (4 * i)) & 0x0F0F0F0F;
                    const int dot1 = __dp4a(v1i, u1, __dp4a(v0i, u0, 0));
                    const int dot2 = __dp4a(0x01010101, u1, __dp4a(0x01010101, u0, 0));
                    sumf_d += d8 * (dot1 * sc[i]);
                    sumf_m += d8 * (dot2 * mn[i]);
                }
                acc[m] += dm4f.x * sumf_d - dm4f.y * sumf_m;
            }
        }
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (MFIXED == 0 && m >= M) break;
            float a = acc[m];
            #pragma unroll
            for (int s = 16; s > 0; s >>= 1) a += __shfl_xor_sync(0xffffffff, a, s);
            if (lane == 0) gemv_write(y + (size_t)m * N + row, a);
        }
    }
}

template <int M>
__global__ void gemv_i8_q81_multirow_kernel(
        const si_block_q8_1* __restrict__ x, const signed char* __restrict__ W,
        const float* __restrict__ sw, float* __restrict__ y, int N, int K) {
    constexpr int WPB = 16;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const int nb = K >> 5;
    const int* wi = reinterpret_cast<const int*>(W + (size_t)row * K);
    float acc[M];
#pragma unroll
    for (int m = 0; m < M; ++m) acc[m] = 0.f;
    for (int b = lane; b < nb; b += 32) {
        const int* wb = wi + b * 8;
#pragma unroll
        for (int m = 0; m < M; ++m) {
            const si_block_q8_1* a = x + (size_t)m * nb + b;
            const int* ai = reinterpret_cast<const int*>(a->qs);
            int dot = 0;
#pragma unroll
            for (int j = 0; j < 8; ++j) dot = __dp4a(wb[j], ai[j], dot);
            acc[m] += (float)dot * __low2float(a->ds);
        }
    }
    const float ws = sw[row];
#pragma unroll
    for (int m = 0; m < M; ++m) {
#pragma unroll
        for (int d = 16; d > 0; d >>= 1) acc[m] += __shfl_xor_sync(0xffffffffu, acc[m], d);
        if (lane == 0) y[(size_t)m * N + row] = acc[m] * ws;
    }
}

__global__ void pack_i8_rows_i4_kernel(const signed char* __restrict__ src,
                                       const float* __restrict__ ss,
                                       unsigned char* __restrict__ dst,
                                       float* __restrict__ ds, int rows, int K) {
    const int row = blockIdx.x;
    if (row >= rows) return;
    if (threadIdx.x == 0) ds[row] = ss[row] * (127.f / 7.f);
    const signed char* s = src + (size_t)row * K;
    unsigned char* d = dst + (size_t)row * (K >> 1);
    const int nb = K >> 5;
    for (int p = threadIdx.x; p < nb * 16; p += blockDim.x) {
        const int b = p >> 4, i = p & 15;
        int lo = __float2int_rn((float)s[b * 32 + i] * (7.f / 127.f));
        int hi = __float2int_rn((float)s[b * 32 + i + 16] * (7.f / 127.f));
        lo = max(-7, min(7, lo));
        hi = max(-7, min(7, hi));
        d[b * 16 + i] = (unsigned char)((lo & 15) | ((hi & 15) << 4));
    }
}

template <int M>
__global__ void gemv_i4_q81_multirow_kernel(
        const si_block_q8_1* __restrict__ x, const unsigned char* __restrict__ W,
        const float* __restrict__ sw, float* __restrict__ y, int N, int K) {
    constexpr int WPB = 16;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const int nb = K >> 5;
    const int* wi = reinterpret_cast<const int*>(W + (size_t)row * (K >> 1));
    float acc[M];
#pragma unroll
    for (int m = 0; m < M; ++m) acc[m] = 0.f;
    for (int b = lane; b < nb; b += 32) {
        const int* wb = wi + b * 4;
#pragma unroll
        for (int m = 0; m < M; ++m) {
            const si_block_q8_1* a = x + (size_t)m * nb + b;
            const int* ai = reinterpret_cast<const int*>(a->qs);
            int dot = 0;
#pragma unroll
            for (int j = 0; j < 4; ++j) {
                const int p = wb[j];
                int lo = p & 0x0f0f0f0f;
                int hi = (p >> 4) & 0x0f0f0f0f;
                // Per-byte 4-bit sign extension: (n ^ 8) - 8 must be evaluated in each
                // byte lane INDEPENDENTLY. A scalar 32-bit subtract is not that: every
                // byte holding a negative weight has (n ^ 8) < 8, so the lane
                // underflows and BORROWS from the next-higher byte, silently
                // decrementing its neighbour's decoded weight (and chaining when the
                // neighbour goes negative too). __vsubss4 subtracts per byte with
                // saturation — which never engages here, since (n ^ 8) - 8 is always
                // in [-8, 7] — the same idiom the Q6_K reconstructions in this file
                // already use.
                lo = __vsubss4(lo ^ 0x08080808, 0x08080808);
                hi = __vsubss4(hi ^ 0x08080808, 0x08080808);
                dot = __dp4a(lo, ai[j], dot);
                dot = __dp4a(hi, ai[j + 4], dot);
            }
            acc[m] += (float)dot * __low2float(a->ds);
        }
    }
    const float ws = sw[row];
#pragma unroll
    for (int m = 0; m < M; ++m) {
#pragma unroll
        for (int d = 16; d > 0; d >>= 1) acc[m] += __shfl_xor_sync(0xffffffffu, acc[m], d);
        if (lane == 0) y[(size_t)m * N + row] = acc[m] * ws;
    }
}

template <typename OutT, int WPB, int NSUPER, int MMAX, int MFIXED = 0>
__global__ void gemv_q6k_dp4a_multirow_kernel(const si_block_q8_1* __restrict__ vy,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int N, int M) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    // Grid-stride over output rows so the launcher can CAP the grid. This is the DFlash draft's
    // largest kernel by far (a 248k-row vocabulary is 15520 CTAs of 512 threads) and it runs
    // concurrently with a target verify forward on another stream. At full width it occupies the
    // whole GPU and stalls that forward's long chain of small dependent kernels; the draft has a
    // ~1.9 ms window to fit ~0.9 ms of work into, so trading draft width for less interference is
    // free until the draft stops fitting.
    for (int row = blockIdx.x * WPB + warp; row < N; row += gridDim.x * WPB) {
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    constexpr int QPR = NSUPER * 8;            // si_block_q8_1 blocks per activation row
    float acc[MMAX];
    #pragma unroll
    for (int m = 0; m < MMAX; m++) acc[m] = 0.f;
    #pragma unroll
    for (int kbx = 0; kbx < NSUPER; kbx++) {
        const unsigned char* wblk = x_row + (size_t)kbx * 210;
        // Hoist the weight-side work out of the M loop: the 6-bit unpack, the super-block scale
        // and d depend only on the weight, so calling si_vec_dot_q6_K per activation row redid
        // all of it M times. Unpack once here, then each row costs just two dp4a's.
        const signed char* scales = reinterpret_cast<const signed char*>(wblk + 192);
        const float wd = gq_h2f(wblk + 208);
        const int bq8_offset   = 4 * (lane / 16) + (lane % 16) / 8;
        const int scale_offset = 8 * (lane / 16) + (lane % 16) / 4;
        const int vh_shift     = 2 * ((lane % 16) / 8);
        const int vl = si_get_int_b2(wblk, lane);
        const int vh = si_get_int_b2(wblk + 128, 8 * (lane / 16) + (lane % 8)) >> vh_shift;
        const signed char* sc = scales + scale_offset;
        int vi[2], scv[2];
        #pragma unroll
        for (int i = 0; i < 2; i++) {
            const int vil = (vl >> (4 * i)) & 0x0F0F0F0F;
            const int vih = ((vh >> (4 * i)) << 4) & 0x30303030;
            vi[i]  = __vsubss4((vil | vih), 0x20202020);
            scv[i] = (int)sc[4 * i];
        }
        const si_block_q8_1* a0 = vy + (size_t)kbx * 8;
        #pragma unroll
        for (int m = 0; m < (MFIXED ? MFIXED : M); m++) {
            const si_block_q8_1* row = a0 + (size_t)m * QPR;
            float sumf = 0.f;
            #pragma unroll
            for (int i = 0; i < 2; i++) {
                const si_block_q8_1* b8 = row + bq8_offset + 2 * i;
                const int u = reinterpret_cast<const int*>(b8->qs)[lane % 8];
                sumf += __low2float(b8->ds) * (__dp4a(vi[i], u, 0) * scv[i]);
            }
            acc[m] += wd * sumf;
        }
    }
    #pragma unroll
    for (int m = 0; m < (MFIXED ? MFIXED : M); m++) {
        float a = acc[m];
        #pragma unroll
        for (int s = 16; s > 0; s >>= 1) a += __shfl_xor_sync(0xffffffff, a, s);
        if (lane == 0) gemv_write(y + (size_t)m * N + row, a);
    }
    }
}

#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kfixed_kernel<float, 8, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kfixed_kernel<float, 16, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include "sparkinfer/kernels/gemm.h"
#include <cstdlib>

void launch_qwen36_sigmoid_scalar(const void* x_bf16, float* out_f32, cudaStream_t stream);

// int8 dp4a for Q4_K GEMVs (faithful to llama.cpp's mul_mat_vec_q). Default ON —
// ~27% faster decode than the fp32-dequant path and still clears the accuracy gate
// (top1 0.97, KL 0.15 vs llama.cpp). Set SPARKINFER_MMVQ=0 to fall back to fp32.
static bool gemv_mmvq() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_MMVQ"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}

// split-K occupancy for the bf16-output dense GEMV. This path serves every Q8_0-decoded projection
// weight (the Gated-DeltaNet attn_qkv/attn_gate/ssm_out on the 30 linear layers, the full-attn
// attn_q/k/v/o, and the shared-expert gate/up/down GEMVs) -- collectively the largest slice of
// Qwen3.6 decode. One-warp-per-row launches only N warps: a 2048-row projection under-fills the 170
// SMs, and even the 8192-row in-projection sits at ~75% occupancy, so decode there runs below the
// roofline. S warps then cooperate on each output row (each sums a 1/S stride of the K reduction,
// S-way shared reduce), multiplying the warps in flight to ~16384 to fill the SMs -- the same
// occupancy lever main already uses for the f32 router GEMV (gemv_f32_sk_kernel), extended to the
// bf16 projections. Only the fp32 reduction order changes, so it is self-consistent with the
// one-warp path (no top-1 regression). SPARKINFER_GEMV_SK=0 restores the one-warp kernel. K % 8 == 0.
static int gemv_bf16_splitk() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_GEMV_SK"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
void launch_gemv(const void* x, const void* W, void* y, int N, int K, cudaStream_t stream) {
    // pick the smallest split S so N*S ~ 16384 warps fill the SMs (larger S = more reduction
    // overhead). N < 16384 covers every Qwen3.6 launch_gemv site (projections top out at 8192 rows);
    // huge-N callers already saturate the grid and keep the one-warp path.
    if (gemv_bf16_splitk() && (K & 7) == 0 && N < 16384) {
        const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
        const auto* Wp = reinterpret_cast<const __nv_bfloat16*>(W);
        auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
        if (N >= 8192) {          // S=2  -> up to 16384 warps
            constexpr int S = 2, RPB = GEMV_WPB / S;
            gemv_f32_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
        } else if (N >= 4096) {   // S=4
            constexpr int S = 4, RPB = GEMV_WPB / S;
            gemv_f32_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
        } else {                  // S=8  (small projections: shared-expert / k,v / ssm_out)
            constexpr int S = 8, RPB = GEMV_WPB / S;
            gemv_f32_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
        }
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const __nv_bfloat16*>(W),
        reinterpret_cast<__nv_bfloat16*>(y), N, K);
}

// Fused GEMV + sigmoid for N=1 (shared-expert gate scalar). Delegates to the
// faithful split-k launch_gemv + bf16-rounded sigmoid_scalar path.
void launch_gemv_sigmoid(const void* x, const void* W, void* scratch_bf16, float* y, int K,
                         cudaStream_t stream) {
    launch_gemv(x, W, scratch_bf16, 1, K, stream);
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
    launch_qwen36_sigmoid_scalar(scratch_bf16, y, stream);
#endif
}

// split-K occupancy for the f32-output bf16 GEMV. Default ON: at decode this path serves the
// router projection (N = n_experts is tiny), where one-warp-per-row idles the GPU.
// SPARKINFER_ROUTER_SK=0 restores the plain one-warp-per-row kernel. Needs K a multiple of 8.
static int gemv_f32_splitk() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_ROUTER_SK"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
void launch_gemv_f32(const void* x, const void* W, float* y, int N, int K, cudaStream_t stream) {
    if (gemv_f32_splitk() && (K & 7) == 0) {
        constexpr int S = 4, RPB = GEMV_WPB / S;
        dim3 grid((N + RPB - 1) / RPB);
        gemv_f32_sk_kernel<float, S><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const __nv_bfloat16*>(W), y, N, K);
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_kernel<float><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const __nv_bfloat16*>(W), y, N, K);
}

template <typename T, int S>
static bool launch_gemv_rows_t(const void* x, const void* W, T* y,
                               int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1 || (K & 7)) return false;
    constexpr int RPB = GEMV_WPB / S;
    dim3 grid((N + RPB - 1) / RPB);
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    const auto* wp = reinterpret_cast<const __nv_bfloat16*>(W);
    if (M == 1) gemv_bf16_rows_sk_kernel<T, S, 1><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 2) gemv_bf16_rows_sk_kernel<T, S, 2><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 3) gemv_bf16_rows_sk_kernel<T, S, 3><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 4) gemv_bf16_rows_sk_kernel<T, S, 4><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 5) gemv_bf16_rows_sk_kernel<T, S, 5><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 6) gemv_bf16_rows_sk_kernel<T, S, 6><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 7) gemv_bf16_rows_sk_kernel<T, S, 7><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else gemv_bf16_rows_sk_kernel<T, S, 8><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    return true;
}

bool launch_gemv_rows(const void* x, const void* W, void* y,
                      int M, int N, int K, cudaStream_t stream) {
    return launch_gemv_rows_t<__nv_bfloat16, 8>(x, W,
        reinterpret_cast<__nv_bfloat16*>(y), M, N, K, stream);
}
bool launch_gemv_rows2(const void* x, const void* W0, const void* W1, void* y0, void* y1,
                       int M, int N0, int N1, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N0 < 1 || N1 < 1 || (K & 7)) return false;
#ifdef _MSC_VER
    // gemv_bf16_rows_sk2_kernel is compiled out under MSVC (see #ifndef _MSC_VER above).
    // Two single-matrix launches are bit-identical to the fused path — just two grids.
    return launch_gemv_rows(x, W0, y0, M, N0, K, stream) &&
           launch_gemv_rows(x, W1, y1, M, N1, K, stream);
#else
    constexpr int S = 8, RPB = GEMV_WPB / S;
    dim3 grid((N0 + N1 + RPB - 1) / RPB);
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    const auto* w0 = reinterpret_cast<const __nv_bfloat16*>(W0);
    const auto* w1 = reinterpret_cast<const __nv_bfloat16*>(W1);
    auto* o0 = reinterpret_cast<__nv_bfloat16*>(y0);
    auto* o1 = reinterpret_cast<__nv_bfloat16*>(y1);
#define SI_GEMV_ROWS2(MM) gemv_bf16_rows_sk2_kernel<__nv_bfloat16, S, MM>\
    <<<grid, GEMV_WPB * 32, 0, stream>>>(xp, w0, w1, o0, o1, N0, N1, K)
    switch (M) {
        case 1: SI_GEMV_ROWS2(1); break;  case 2: SI_GEMV_ROWS2(2); break;
        case 3: SI_GEMV_ROWS2(3); break;  case 4: SI_GEMV_ROWS2(4); break;
        case 5: SI_GEMV_ROWS2(5); break;  case 6: SI_GEMV_ROWS2(6); break;
        case 7: SI_GEMV_ROWS2(7); break;  default: SI_GEMV_ROWS2(8); break;
    }
#undef SI_GEMV_ROWS2
    return true;
#endif
}
bool launch_gemv_rows_f32(const void* x, const void* W, float* y,
                          int M, int N, int K, cudaStream_t stream) {
    return launch_gemv_rows_t<float, 4>(x, W, y, M, N, K, stream);
}

void launch_gemv_fp8(const void* x, const void* W, void* y, int N, int K, cudaStream_t stream) {
    if (!x || !W || !y || N < 1 || K < 1) return;
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    if (gemv_bf16_splitk() && (K & 7) == 0 && N < 16384) {
        if (N >= 8192) {
            constexpr int S = 2, RPB = GEMV_WPB / S;
            gemv_fp8_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
        } else if (N >= 4096) {
            constexpr int S = 4, RPB = GEMV_WPB / S;
            gemv_fp8_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
        } else {
            constexpr int S = 8, RPB = GEMV_WPB / S;
            gemv_fp8_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
        }
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_fp8_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
}

// x is a cudaMalloc'd activation buffer everywhere this is called, so the 16-byte path is the
// one that runs; the check is what makes that a fact rather than an assumption.
// SPARKINFER_NVFP4_XVEC=0 selects the 4-byte loads instead (same results, A/B in one binary).
static int nvfp4_xvec() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_NVFP4_XVEC"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
// The split factor this shape gets, kept in one place so the fused launch below picks the same
// one the standalone launch would have.
static inline int nvfp4_split_for(int N) { return N >= 8192 ? 2 : (N >= 4096 ? 4 : 8); }


void launch_gemv_nvfp4(const void* x, const void* W, void* y, int N, int K, cudaStream_t stream) {
    if (!x || !W || !y || N < 1 || K < 1 || (K & 15)) return;
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    const bool xv = nvfp4_xvec() && ((reinterpret_cast<size_t>(x) & 15u) == 0);
    if (gemv_bf16_splitk()) {
        const int S = nvfp4_split_for(N);
        const int RPB = GEMV_WPB / S;
        const dim3 grid((N + RPB - 1) / RPB);
        #define SI_NVFP4_SK_LAUNCH(SS)                                                          \
            do { if (xv) gemv_nvfp4_sk_kernel<__nv_bfloat16, SS, true>                          \
                             <<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);             \
                 else    gemv_nvfp4_sk_kernel<__nv_bfloat16, SS, false>                         \
                             <<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); } while (0)
        if (S == 2)      SI_NVFP4_SK_LAUNCH(2);
        else if (S == 4) SI_NVFP4_SK_LAUNCH(4);
        else             SI_NVFP4_SK_LAUNCH(8);
        #undef SI_NVFP4_SK_LAUNCH
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_nvfp4_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
}

bool gdn_quad_nvfp4_available(int n_qkv, int n_z, int n_ab, int K) {
    static int on = -1;
    if (on < 0) { const char* e = getenv("SPARKINFER_GDN_NVFP4_FUSE"); on = (e && e[0] == '0') ? 0 : 1; }
    // n_ab < 4096 is not cosmetic: the alpha/beta range is laid out one row per block, which is
    // only what launch_gemv would have picked while its own N keeps it on S=8. Above that the
    // separate launches are the ones that stay faithful, so decline and let them run.
    return on && gemv_bf16_splitk() && n_qkv > 0 && n_z > 0 && n_ab > 0 && n_ab < 4096 &&
           K > 0 && (K & 15) == 0 && (K & 7) == 0;
}

void launch_gdn_quad_nvfp4(const void* x, const void* w_qkv, const void* w_z,
                           const void* w_a, const void* w_b,
                           void* y_qkv, void* y_z, void* y_a, void* y_b,
                           int n_qkv, int n_z, int n_ab, int K, cudaStream_t stream) {
    if (!x || !w_qkv || !w_z || !w_a || !w_b) return;
    const int s_qkv = nvfp4_split_for(n_qkv), s_z = nvfp4_split_for(n_z);
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    const bool xv = nvfp4_xvec() && ((reinterpret_cast<size_t>(x) & 15u) == 0);
    const int g_qkv = (n_qkv + GEMV_WPB / s_qkv - 1) / (GEMV_WPB / s_qkv);
    const int g_z   = (n_z   + GEMV_WPB / s_z   - 1) / (GEMV_WPB / s_z);
    const int g_ab  = n_ab;                          // alpha/beta take S=8, i.e. one row per block
    const dim3 grid(g_qkv + g_z + 2 * g_ab);
    #define SI_GDN_QUAD_FP4_GO(XX)                                                              \
        si_gdn_quad_nvfp4_kernel<XX><<<grid, GEMV_WPB * 32, 0, stream>>>(                       \
            xp, w_qkv, w_z, reinterpret_cast<const __nv_bfloat16*>(w_a),                        \
            reinterpret_cast<const __nv_bfloat16*>(w_b),                                        \
            reinterpret_cast<__nv_bfloat16*>(y_qkv), reinterpret_cast<__nv_bfloat16*>(y_z),     \
            reinterpret_cast<__nv_bfloat16*>(y_a), reinterpret_cast<__nv_bfloat16*>(y_b),       \
            n_qkv, n_z, n_ab, K, s_qkv, s_z, g_qkv, g_z, g_ab)
    if (xv) SI_GDN_QUAD_FP4_GO(true);
    else    SI_GDN_QUAD_FP4_GO(false);
    #undef SI_GDN_QUAD_FP4_GO
}

void launch_gemv_q(const void* x, const void* W, int wtype, void* y, int N, int K, cudaStream_t stream) {
    if (wtype == SI_QTYPE_FP8) { launch_gemv_fp8(x, W, y, N, K, stream); return; }
    if (wtype == SI_QTYPE_NVFP4) { launch_gemv_nvfp4(x, W, y, N, K, stream); return; }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    if (gemv_mmvq() && wtype == 12) {   // faithful int8 dp4a (Q4_K)
        size_t sm = 2 * (size_t)(K >> 5) * sizeof(float) + (size_t)K;
        gemv_q_dp4a_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, sm, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K);
    } else if (wtype == 8) {            // Q8_0: split-K (fill GPU) or 1-warp
        if (gemv_bf16_splitk() && N < 16384) {
            const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
            const auto* Wp = reinterpret_cast<const unsigned char*>(W);
            auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
            if (N >= 8192) {
                constexpr int S = 2, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
            } else if (N >= 4096) {
                constexpr int S = 4, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
            } else {
                constexpr int S = 8, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
            }
            return;
        }
        gemv_q80_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K);
    } else {
        gemv_q_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K, wtype);
    }
}
void launch_gemv_q_f32(const void* x, const void* W, int wtype, float* y, int N, int K, cudaStream_t stream) {
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    if (gemv_mmvq() && wtype == 12) {
        size_t sm = 2 * (size_t)(K >> 5) * sizeof(float) + (size_t)K;
        gemv_q_dp4a_kernel<float><<<grid, GEMV_WPB * 32, sm, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else if (wtype == 8) {            // Q8_0: split-K (fill GPU) or 1-warp
        if (gemv_bf16_splitk() && N < 16384) {
            const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
            const auto* Wp = reinterpret_cast<const unsigned char*>(W);
            if (N >= 8192) {
                constexpr int S = 2, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<float, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, y, N, K);
            } else if (N >= 4096) {
                constexpr int S = 4, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<float, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, y, N, K);
            } else {
                constexpr int S = 8, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<float, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, y, N, K);
            }
            return;
        }
        gemv_q80_kernel<float><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else {
        gemv_q_kernel<float><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W), y, N, K, wtype);
    }
}

// Quantize an activation x[K] to Q8_1 once (q8[K] int8, ad[K/32] scales, as[K/32] = d*sum).
void launch_quantize_q8_1(const void* x, void* q8, float* ad, float* as, int K, cudaStream_t stream) {
    quantize_q8_1_kernel<<<1, 256, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<signed char*>(q8), ad, as, K);
}
// SPARKINFER_GEMVSK=0 -> plain one-warp-per-row pre-quantized GEMV (default uses split-K
// for occupancy: S=2 warps/row fills the GPU on the small attn projections).
static bool gemv_sk() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_GEMVSK"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
// Q4_K dp4a GEMV against a pre-quantized activation (no per-block re-quant). bf16/f32 out.
void launch_gemv_q_dp4a_pq(const void* q8, const float* ad, const float* as, const void* W,
                           void* y, int N, int K, cudaStream_t stream) {
    if (gemv_sk()) {   // split-K: S=2 warps/row (measured optimum; 4-warp/fine-grained was slower)
        constexpr int RPB = GEMV_WPB / 2;
        dim3 grid((N + RPB - 1) / RPB);
        gemv_q4k_dp4a_sk_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K);
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_q4k_dp4a_pq_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(
        reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W),
        reinterpret_cast<__nv_bfloat16*>(y), N, K);
}
void launch_gemv_q_dp4a_pq_f32(const void* q8, const float* ad, const float* as, const void* W,
                               float* y, int N, int K, cudaStream_t stream) {
    if (gemv_sk()) {   // split-K: S=2 warps/row (measured optimum)
        constexpr int RPB = GEMV_WPB / 2;
        dim3 grid((N + RPB - 1) / RPB);
        gemv_q4k_dp4a_sk_kernel<float><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W), y, N, K);
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_q4k_dp4a_pq_kernel<float><<<grid, GEMV_WPB * 32, 0, stream>>>(
        reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W), y, N, K);
}

// ---- L2 weight prefetch ----
// Decode is DRAM-bound (~86% bus utilization measured on a 5090), and the missing ~14% is time
// the bus sits idle while a latency-bound kernel runs. The worst offender is the Muse Glimmer
// sandwich-norm tail: two single-CTA reductions per layer, ~3.4 us each, during which 169 of 170
// SMs and the entire memory bus do nothing. This kernel fills that window by pulling the leading
// slice of the weight matrix the NEXT big GEMV will stream into L2, so those bytes are already
// resident when it starts. Pure `prefetch.global.L2` -- no data reaches registers, nothing is
// written, so it cannot perturb any result. The arithmetic downstream is bit-identical; only
// where a byte is served from changes.
__global__ void si_l2_prefetch_kernel(const char* __restrict__ p, size_t bytes) {
    size_t i = ((size_t)blockIdx.x * blockDim.x + threadIdx.x) << 7;   // one 128 B line per thread
    const size_t stride = (size_t)gridDim.x * blockDim.x << 7;
    for (; i < bytes; i += stride)
        asm volatile("prefetch.global.L2 [%0];" :: "l"(p + i));
}

// `prefetch.global.L2` is only a hint and the hardware may drop it under memory pressure -- which
// is exactly the regime this runs in. This variant issues real 16 B loads instead, so the fill is
// guaranteed; the accumulator is sunk behind a condition that never holds, which keeps the loads
// from being dead-code-eliminated without ever storing anything.
__device__ unsigned si_l2_pf_sink;
__global__ void si_l2_load_kernel(const uint4* __restrict__ p, size_t n16) {
    size_t i = (size_t)blockIdx.x * blockDim.x + threadIdx.x;
    const size_t stride = (size_t)gridDim.x * blockDim.x;
    unsigned acc = 0;
    for (; i < n16; i += stride) {
        const uint4 v = __ldg(p + i);
        acc ^= v.x ^ v.y ^ v.z ^ v.w;
    }
    if (acc == 0xFFFFFFFFu && n16 == 0) si_l2_pf_sink = acc;   // never taken
}

void launch_l2_prefetch(const void* p, size_t bytes, cudaStream_t stream) {
    if (!p || !bytes) return;
    static int mode = -1;
    if (mode < 0) { const char* e = getenv("SPARKINFER_MG_L2PF_MODE"); mode = e ? atoi(e) : 0; }
    if (mode == 1) {
        const size_t n16 = bytes >> 4;
        const int threads = 256;
        const int blocks = (int)((n16 + threads - 1) / threads < 512 ? (n16 + threads - 1) / threads : 512);
        si_l2_load_kernel<<<blocks, threads, 0, stream>>>(
            reinterpret_cast<const uint4*>(p), n16);
        return;
    }
    const size_t lines = (bytes + 127) >> 7;
    const int threads = 256;
    // Cap the grid so the prefetch never crowds out the latency-bound kernel it overlaps: 512 CTAs
    // is already ~3x what it takes to saturate the bus, and leaves the single-CTA tail its SM.
    const int blocks = (int)((lines + threads - 1) / threads < 512 ? (lines + threads - 1) / threads : 512);
    si_l2_prefetch_kernel<<<blocks, threads, 0, stream>>>(
        reinterpret_cast<const char*>(p), bytes);
}

// ---- faithful llama.cpp Q4_K mmvq launchers ----
size_t llama_q8_1_bytes(int K) { return (size_t)(K >> 5) * sizeof(si_block_q8_1); }  // 36 B / 32 vals
void launch_quantize_q8_1_blocks(const void* x, void* y, int K, cudaStream_t stream) {
    const int nb = K >> 5, warpsPB = 8;
    dim3 grid((nb + warpsPB - 1) / warpsPB);
    si_quantize_q8_1_blocks<<<grid, warpsPB * 32, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<si_block_q8_1*>(y), K);
}
void launch_quantize_q8_1_rows(const void* x, void* y, int K, int rows, int x_stride,
                               cudaStream_t stream) {
    if (rows <= 0) return;
    const int nb = K >> 5, warpsPB = 8;
    dim3 grid((nb + warpsPB - 1) / warpsPB, rows);
    si_quantize_q8_1_rows<<<grid, warpsPB * 32, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<si_block_q8_1*>(y), K, x_stride);
}
static int mmvq_dualrow() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_MMVQ2"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
bool launch_mmvq_q4k_kfixed2(const void* q81, const void* W0, const void* W1,
                             void* y0, void* y1, int N0, int N1, int K, cudaStream_t stream) {
    if (K != 6656 || N0 <= 0 || N1 <= 0) return false;   // Muse Glimmer's hidden size only
    si_mmvq_q4k_kfixed2_kernel<__nv_bfloat16, 26><<<N0 + N1, 4 * 32, 0, stream>>>(
        reinterpret_cast<const si_block_q8_1*>(q81),
        reinterpret_cast<const unsigned char*>(W0), reinterpret_cast<const unsigned char*>(W1),
        reinterpret_cast<__nv_bfloat16*>(y0), reinterpret_cast<__nv_bfloat16*>(y1), N0);
    return true;
}

void launch_mmvq_q4k(const void* q81, const void* W, void* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    __nv_bfloat16* out = reinterpret_cast<__nv_bfloat16*>(y);
    // Dual-row validated for Qwen3.6 (K=2048); K=4096 row_tid fix lands but accuracy still sub-kfixed.
    const int dual = mmvq_dualrow() && K == 2048 && N >= 512;
    if (dual)
        si_mmvq_q4k_dualrow_kernel<__nv_bfloat16, 8><<<(N + 1) / 2, 8 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 2048) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 4096) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 16><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    // Muse Glimmer's hidden size. Its q/gate/k/v projections were the only hot GEMVs left on the
    // runtime-K kernel, measured at 1042 GB/s against 1374 GB/s for the K=4096 kfixed o_proj
    // sitting next to them in the same layer.
    else if (K == 6656) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 26><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 5120) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 20><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else                si_mmvq_q4k_kernel<__nv_bfloat16><<<N, 4 * 32, 0, stream>>>(q, w, out, N, K);
}
void launch_mmvq_gdn_qkv_z_pack2(const void* q81, const void* qkv_w, const void* z_w,
                                 void* qkv_out, void* z_out, int n_qkv, int n_z, int K,
                                 cudaStream_t stream) {
    const int grid = n_qkv > n_z ? n_qkv : n_z;
    if (grid <= 0) return;
    if (K == 4096) {
        si_mmvq_gdn_qkv_z_pack2_kernel<16><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81),
            reinterpret_cast<const unsigned char*>(qkv_w),
            reinterpret_cast<const unsigned char*>(z_w),
            reinterpret_cast<__nv_bfloat16*>(qkv_out),
            reinterpret_cast<__nv_bfloat16*>(z_out),
            n_qkv, n_z);
    } else if (K == 5120) {
        si_mmvq_gdn_qkv_z_pack2_kernel<20><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81),
            reinterpret_cast<const unsigned char*>(qkv_w),
            reinterpret_cast<const unsigned char*>(z_w),
            reinterpret_cast<__nv_bfloat16*>(qkv_out),
            reinterpret_cast<__nv_bfloat16*>(z_out),
            n_qkv, n_z);
    } else {
        si_mmvq_gdn_qkv_z_pack2_kernel<8><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81),
            reinterpret_cast<const unsigned char*>(qkv_w),
            reinterpret_cast<const unsigned char*>(z_w),
            reinterpret_cast<__nv_bfloat16*>(qkv_out),
            reinterpret_cast<__nv_bfloat16*>(z_out),
            n_qkv, n_z);
    }
}
void launch_mmvq_q4k_sigmoid(const void* q81, const void* W, float* out, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    if (K == 2048)      si_mmvq_q4k_sigmoid_kernel<8><<<1, 4 * 32, 0, stream>>>(q, w, out);
    else if (K == 4096) si_mmvq_q4k_sigmoid_kernel<16><<<1, 4 * 32, 0, stream>>>(q, w, out);
}
void launch_mmvq_q4k_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    const int dual = mmvq_dualrow() && K == 2048 && N >= 512;
    if (dual)
        si_mmvq_q4k_dualrow_kernel<float, 8><<<(N + 1) / 2, 8 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 2048)      si_mmvq_q4k_kfixed_kernel<float, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 4096) si_mmvq_q4k_kfixed_kernel<float, 16><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 5120) si_mmvq_q4k_kfixed_kernel<float, 20><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else                si_mmvq_q4k_kernel<float><<<N, 4 * 32, 0, stream>>>(q, w, y, N, K);
}
bool launch_mmvq_q4k_rows(const void* q81, const void* W, void* y,
                          int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1 || (K != 2048 && K != 4096)) return false;
    // Dispatch the tightest instantiated row width: MMAX bounds tmp[]/partial[] and the
    // number of predicated row bodies, so a 6-row block should not pay an 8-row footprint.
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    auto* out = reinterpret_cast<__nv_bfloat16*>(y);
    if (K == 2048) {
        if (M <= 6) si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 8, 6, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, out, M, N);
        else        si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 8, 8, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, out, M, N);
    } else {
        if (M <= 6) si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 16, 6, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, out, M, N);
        else        si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 16, 8, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, out, M, N);
    }
    return true;
}
bool launch_mmvq_q6k_rows(const void* q81, const void* W, void* y,
                          int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1 || (K != 2048 && K != 4096)) return false;
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    auto* out = reinterpret_cast<__nv_bfloat16*>(y);
    if (K == 2048) {
        if (M <= 6) si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 8, 6><<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);
        else        si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 8, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);
    } else {
        if (M <= 6) si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 16, 6><<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);
        else        si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 16, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);
    }
    return true;
}
bool launch_mmvq_q80_rows(const void* q81, const void* W, void* y,
                          int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1 || (K != 512 && K != 2048 && K != 4096)) return false;
    // The 6-row instantiations already exist (and the Q4_K launcher below picks them); this one
    // always asked for the 8-row body, so a 6-row block ran two predicated rows of tmp[]/partial[]
    // and the reduction over them for nothing.
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    auto* out = reinterpret_cast<__nv_bfloat16*>(y);
#define SI_Q80_ROWS(NSUP) do {                                                      \
        if (M <= 6) si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, NSUP, 6>           \
                        <<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);                \
        else        si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, NSUP, 8>           \
                        <<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);                \
    } while (0)
    if (K == 512)       SI_Q80_ROWS(16);
    else if (K == 2048) SI_Q80_ROWS(64);
    else                SI_Q80_ROWS(128);
#undef SI_Q80_ROWS
    return true;
}
bool launch_mmvq_rows(int qtype, const void* q81, const void* W, void* y,
                      int M, int N, int K, cudaStream_t stream) {
    if (qtype == 12) return launch_mmvq_q4k_rows(q81, W, y, M, N, K, stream);
    if (qtype == 14) return launch_mmvq_q6k_rows(q81, W, y, M, N, K, stream);
    if (qtype == 8)  return launch_mmvq_q80_rows(q81, W, y, M, N, K, stream);
    return false;
}
bool launch_mmvq_rows_f32(int qtype, const void* q81, const void* W, float* y,
                          int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1) return false;
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    if (qtype == 12 && (K == 2048 || K == 4096)) {
        if (K == 2048) {
            if (M <= 6) si_mmvq_q4k_rows_exact_kernel<float, 8, 6, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, y, M, N);
            else        si_mmvq_q4k_rows_exact_kernel<float, 8, 8, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, y, M, N);
        } else {
            if (M <= 6) si_mmvq_q4k_rows_exact_kernel<float, 16, 6, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, y, M, N);
            else        si_mmvq_q4k_rows_exact_kernel<float, 16, 8, SI_Q4K_OROWS><<<(N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS, 4 * 32, 0, stream>>>(q, w, y, M, N);
        }
        return true;
    }
    if (qtype == 14 && (K == 2048 || K == 4096)) {
        if (K == 2048)
            si_mmvq_q6k_rows_exact_kernel<float, 8, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        else
            si_mmvq_q6k_rows_exact_kernel<float, 16, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        return true;
    }
    if (qtype == 8 && (K == 512 || K == 2048 || K == 4096)) {
        if (K == 512)
            si_mmvq_q80_rows_exact_kernel<float, 16, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        else if (K == 2048)
            si_mmvq_q80_rows_exact_kernel<float, 64, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        else
            si_mmvq_q80_rows_exact_kernel<float, 128, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        return true;
    }
    return false;
}
void launch_mmvq_q80(const void* q81, const void* W, void* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    __nv_bfloat16* out = reinterpret_cast<__nv_bfloat16*>(y);
    if (K == 2048)      si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 64><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 4096) si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 128><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 5120) si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 160><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 6144) si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 192><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else                si_mmvq_q80_kernel<__nv_bfloat16><<<N, 4 * 32, 0, stream>>>(q, w, out, N, K);
}
void launch_mmvq_q80_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    if (K == 2048)      si_mmvq_q80_kfixed_kernel<float, 64><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 4096) si_mmvq_q80_kfixed_kernel<float, 128><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else                si_mmvq_q80_kernel<float><<<N, 4 * 32, 0, stream>>>(q, w, y, N, K);
}
void launch_mmvq_q6k(const void* q81, const void* W, void* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    __nv_bfloat16* out = reinterpret_cast<__nv_bfloat16*>(y);
    if (K == 2048)      si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 4096) si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 16><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else                si_mmvq_q6k_kernel<__nv_bfloat16><<<N, 4 * 32, 0, stream>>>(q, w, out, N, K);
}
void launch_mmvq_q6k_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    if (K == 2048)      si_mmvq_q6k_kfixed_kernel<float, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 4096) si_mmvq_q6k_kfixed_kernel<float, 16><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else                si_mmvq_q6k_kernel<float><<<N, 4 * 32, 0, stream>>>(q, w, y, N, K);
}
// M activation rows against one shared Q6_K weight. q81 is M contiguous llama_q8_1_bytes(K)
// activation rows; y is [M, N] fp32. Returns false when the shape is unsupported (caller loops).
bool launch_gemv_q4k_dp4a_multirow_f32(const void* q81, const void* W, float* y,
                                       int N, int K, int M, cudaStream_t stream) {
    if (K != 2048 || M < 1 || M > 16) return false;   // draft head shape (H=2048, B<=16)
    static const int cap = []{
        if (const char* e = getenv("SPARKINFER_DFLASH_HEAD_CTAS")) return atoi(e);
        int sm = 0, dev = 0;
        if (cudaGetDevice(&dev) != cudaSuccess ||
            cudaDeviceGetAttribute(&sm, cudaDevAttrMultiProcessorCount, dev) != cudaSuccess)
            return 0;
        return 0;
    }();
    int nblk = (N + 15) / 16;
    if (cap > 0 && nblk > cap) nblk = cap;
    dim3 grid(nblk);
    auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    auto* w = reinterpret_cast<const unsigned char*>(W);
    if (M == 3) si_mmvq_q4k_multirow_kernel<float, 16, 8, 3, 3><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M);
    else if (M == 6) si_mmvq_q4k_multirow_kernel<float, 16, 8, 6, 6><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M);
    else si_mmvq_q4k_multirow_kernel<float, 16, 8, 16><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M);
    return true;
}

bool launch_gemv_i8_q81_multirow_f32(const void* q81, const signed char* W,
                                     const float* sw, float* y,
                                     int N, int K, int M, cudaStream_t stream) {
    if (!q81 || !W || !sw || !y || K != 2048 || M < 1 || M > 8) return false;
    dim3 grid((N + 15) / 16);
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (M == 3) gemv_i8_q81_multirow_kernel<3><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 4) gemv_i8_q81_multirow_kernel<4><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 5) gemv_i8_q81_multirow_kernel<5><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 6) gemv_i8_q81_multirow_kernel<6><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 7) gemv_i8_q81_multirow_kernel<7><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 8) gemv_i8_q81_multirow_kernel<8><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else return false;
    return true;
}

void launch_pack_i8_rows_i4(const signed char* W_i8, const float* scale_i8,
                            unsigned char* W_i4, float* scale_i4,
                            int rows, int K, cudaStream_t stream) {
    pack_i8_rows_i4_kernel<<<rows, 256, 0, stream>>>(
        W_i8, scale_i8, W_i4, scale_i4, rows, K);
}

bool launch_gemv_i4_q81_multirow_f32(const void* q81, const unsigned char* W,
                                     const float* sw, float* y,
                                     int N, int K, int M, cudaStream_t stream) {
    // M up to 8: the draft scores kProposalDepth rows, and depth 7 -- the widest window
    // dflash_verify_short_run accepts -- needs 7. Without those instantiations this returned false
    // and the caller fell back to a per-token full-vocab GEMV loop over the whole block_size=16,
    // which measured 3.80 ms against this kernel's 0.20.
    if (!q81 || !W || !sw || !y || K != 2048 || M < 3 || M > 8) return false;
    dim3 grid((N + 15) / 16);
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (M == 3) gemv_i4_q81_multirow_kernel<3><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 4) gemv_i4_q81_multirow_kernel<4><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 5) gemv_i4_q81_multirow_kernel<5><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 6) gemv_i4_q81_multirow_kernel<6><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 7) gemv_i4_q81_multirow_kernel<7><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else gemv_i4_q81_multirow_kernel<8><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    return true;
}

bool launch_gemv_q6k_dp4a_multirow_f32(const void* q81, const void* W, float* y,
                                       int N, int K, int M, cudaStream_t stream) {
    if (K != 2048 || M < 1 || M > 16) return false;   // draft head shape (H=2048, B<=16)
    // Cap the grid so the draft head leaves SM slots for the target verify forward it runs
    // concurrently with (the kernel grid-strides, so a capped grid still covers every row).
    // Default: half the SMs. The kernel grid-strides, so a capped grid still covers every row —
    // it just stops the draft head from occupying the whole GPU while a target verify forward
    // runs concurrently on another stream. Measured peak on an RTX 5090 (170 SMs) is exactly
    // SM/2 = 85; both wider (170/340/full) and narrower (56/40/28) are worse.
    static const int cap = []{
        if (const char* e = getenv("SPARKINFER_DFLASH_HEAD_CTAS")) return atoi(e);
        int sm = 0, dev = 0;
        if (cudaGetDevice(&dev) != cudaSuccess ||
            cudaDeviceGetAttribute(&sm, cudaDevAttrMultiProcessorCount, dev) != cudaSuccess)
            return 0;
        return sm > 1 ? sm / 2 : 0;
    }();
    int nblk = (N + 15) / 16;
    if (cap > 0 && nblk > cap) nblk = cap;
    dim3 grid(nblk);
    if (M == 3) {
        gemv_q6k_dp4a_multirow_kernel<float, 16, 8, 3, 3><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, M);
    } else if (M == 15) {
        gemv_q6k_dp4a_multirow_kernel<float, 16, 8, 16, 15><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, M);
    } else {
        gemv_q6k_dp4a_multirow_kernel<float, 16, 8, 16><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, M);
    }
    return true;
}

void launch_gemv_q6k_dp4a_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    static int wpb = -1;
    if (wpb < 0) {
        const char* e = getenv("SPARKINFER_Q6K_WPB");
        wpb = e ? atoi(e) : 16;
        if (!(wpb == 8 || wpb == 16 || wpb == 32)) wpb = 16;
    }
    if (K == 2048 && wpb == 16) {
        dim3 grid((N + 15) / 16);
        gemv_q6k_dp4a_kfixed_kernel<float, 16, 8><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N);
    } else if (K == 2048 && wpb == 8) {
        dim3 grid((N + 7) / 8);
        gemv_q6k_dp4a_kfixed_kernel<float, 8, 8><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N);
    } else if (wpb == 32) {
        dim3 grid((N + 31) / 32);
        gemv_q6k_dp4a_kernel<float, 32><<<grid, 32 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else if (wpb == 16) {
        dim3 grid((N + 15) / 16);
        gemv_q6k_dp4a_kernel<float, 16><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else {
        dim3 grid((N + 7) / 8);
        gemv_q6k_dp4a_kernel<float, 8><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, K);
    }
}
void launch_gdn_quad_mmvq_q4k(const void* q81,
    const void* W0, const void* W1, const void* W2, const void* W3,
    void* y0, void* y1, void* y2, void* y3,
    int N0, int N1, int N2, int N3, int K, cudaStream_t stream) {
    const int total = N0 + N1 + N2 + N3;
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (K == 2048)
        si_gdn_quad_mmvq_q4k_kernel<__nv_bfloat16, 8><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(W0), reinterpret_cast<const unsigned char*>(W1),
            reinterpret_cast<const unsigned char*>(W2), reinterpret_cast<const unsigned char*>(W3),
            reinterpret_cast<__nv_bfloat16*>(y0), reinterpret_cast<__nv_bfloat16*>(y1),
            reinterpret_cast<__nv_bfloat16*>(y2), reinterpret_cast<__nv_bfloat16*>(y3),
            N0, N1, N2, N3);
    else {
        launch_mmvq_q4k(q81, W0, y0, N0, K, stream);
        launch_mmvq_q4k(q81, W1, y1, N1, K, stream);
        launch_mmvq_q4k(q81, W2, y2, N2, K, stream);
        launch_mmvq_q4k(q81, W3, y3, N3, K, stream);
    }
}
void launch_attn_qkv_mmvq_q4k(const void* q81,
    const void* Wq, const void* Wk, const void* Wv,
    void* yq, void* yk, void* yv,
    int Nq, int Nk, int Nv, int K, cudaStream_t stream) {
    const int total = Nq + Nk + Nv;
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (K == 2048)
        si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 8><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(Wq), reinterpret_cast<const unsigned char*>(Wk),
            reinterpret_cast<const unsigned char*>(Wv),
            reinterpret_cast<__nv_bfloat16*>(yq), reinterpret_cast<__nv_bfloat16*>(yk),
            reinterpret_cast<__nv_bfloat16*>(yv), Nq, Nk, Nv);
    else if (K == 4096)
        si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 16><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(Wq), reinterpret_cast<const unsigned char*>(Wk),
            reinterpret_cast<const unsigned char*>(Wv),
            reinterpret_cast<__nv_bfloat16*>(yq), reinterpret_cast<__nv_bfloat16*>(yk),
            reinterpret_cast<__nv_bfloat16*>(yv), Nq, Nk, Nv);
    else if (K == 5120)
        si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 20><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(Wq), reinterpret_cast<const unsigned char*>(Wk),
            reinterpret_cast<const unsigned char*>(Wv),
            reinterpret_cast<__nv_bfloat16*>(yq), reinterpret_cast<__nv_bfloat16*>(yk),
            reinterpret_cast<__nv_bfloat16*>(yv), Nq, Nk, Nv);
    else {
        launch_mmvq_q4k(q81, Wq, yq, Nq, K, stream);
        launch_mmvq_q4k(q81, Wk, yk, Nk, K, stream);
        launch_mmvq_q4k(q81, Wv, yv, Nv, K, stream);
    }
}
#endif

} // namespace kernels
} // namespace sparkinfer
