

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:49:15 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     407|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     407|     152|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_293_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln17_2_fu_313_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln17_fu_284_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_1_fu_319_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln17_fu_278_p2        |      icmp|   0|  0|  12|           4|           4|
    |select_ln17_fu_325_p3      |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  71|          27|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5            |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul_load   |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem_load  |   9|          2|    4|          8|
    |i_fu_100                        |   9|          2|    4|          8|
    |mem_blk_n_R                     |   9|          2|    1|          2|
    |phi_mul_fu_96                   |   9|          2|    8|         16|
    |phi_urem_fu_92                  |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  81|         18|   35|         70|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arg1_r_1_10_fu_144       |  32|   0|   32|          0|
    |arg1_r_1_11_fu_148       |  32|   0|   32|          0|
    |arg1_r_1_1_fu_108        |  32|   0|   32|          0|
    |arg1_r_1_2_fu_112        |  32|   0|   32|          0|
    |arg1_r_1_3_fu_116        |  32|   0|   32|          0|
    |arg1_r_1_4_fu_120        |  32|   0|   32|          0|
    |arg1_r_1_5_fu_124        |  32|   0|   32|          0|
    |arg1_r_1_6_fu_128        |  32|   0|   32|          0|
    |arg1_r_1_7_fu_132        |  32|   0|   32|          0|
    |arg1_r_1_8_fu_136        |  32|   0|   32|          0|
    |arg1_r_1_9_fu_140        |  32|   0|   32|          0|
    |arg1_r_1_fu_104          |  32|   0|   32|          0|
    |i_fu_100                 |   4|   0|    4|          0|
    |phi_mul_fu_96            |   8|   0|    8|          0|
    |phi_urem_fu_92           |   4|   0|    4|          0|
    |trunc_ln17_reg_557       |   2|   0|    2|          0|
    |trunc_ln1_reg_561        |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 407|   0|  407|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|m_axi_mem_AWVALID          |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY          |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR           |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN            |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST          |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS            |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION         |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA            |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB            |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID              |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID          |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY          |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR           |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN            |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST          |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT           |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS            |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION         |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA            |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID              |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM         |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP            |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP            |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID              |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER            |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln17                  |   in|   62|     ap_none|                                      sext_ln17|        scalar|
|arg1_r_3_2_020_out         |  out|   32|      ap_vld|                             arg1_r_3_2_020_out|       pointer|
|arg1_r_3_2_020_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_3_2_020_out|       pointer|
|arg1_r_2_2_019_out         |  out|   32|      ap_vld|                             arg1_r_2_2_019_out|       pointer|
|arg1_r_2_2_019_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_2_2_019_out|       pointer|
|arg1_r_1_2_018_out         |  out|   32|      ap_vld|                             arg1_r_1_2_018_out|       pointer|
|arg1_r_1_2_018_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_1_2_018_out|       pointer|
|arg1_r_0_2_017_out         |  out|   32|      ap_vld|                             arg1_r_0_2_017_out|       pointer|
|arg1_r_0_2_017_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_0_2_017_out|       pointer|
|arg1_r_3_1_016_out         |  out|   32|      ap_vld|                             arg1_r_3_1_016_out|       pointer|
|arg1_r_3_1_016_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_3_1_016_out|       pointer|
|arg1_r_2_1_015_out         |  out|   32|      ap_vld|                             arg1_r_2_1_015_out|       pointer|
|arg1_r_2_1_015_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_2_1_015_out|       pointer|
|arg1_r_1_1_014_out         |  out|   32|      ap_vld|                             arg1_r_1_1_014_out|       pointer|
|arg1_r_1_1_014_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_1_1_014_out|       pointer|
|arg1_r_0_1_013_out         |  out|   32|      ap_vld|                             arg1_r_0_1_013_out|       pointer|
|arg1_r_0_1_013_out_ap_vld  |  out|    1|      ap_vld|                             arg1_r_0_1_013_out|       pointer|
|arg1_r_3_010_out           |  out|   32|      ap_vld|                               arg1_r_3_010_out|       pointer|
|arg1_r_3_010_out_ap_vld    |  out|    1|      ap_vld|                               arg1_r_3_010_out|       pointer|
|arg1_r_2_07_out            |  out|   32|      ap_vld|                                arg1_r_2_07_out|       pointer|
|arg1_r_2_07_out_ap_vld     |  out|    1|      ap_vld|                                arg1_r_2_07_out|       pointer|
|arg1_r_1_04_out            |  out|   32|      ap_vld|                                arg1_r_1_04_out|       pointer|
|arg1_r_1_04_out_ap_vld     |  out|    1|      ap_vld|                                arg1_r_1_04_out|       pointer|
|arg1_r_0_01_out            |  out|   32|      ap_vld|                                arg1_r_0_01_out|       pointer|
|arg1_r_0_01_out_ap_vld     |  out|    1|      ap_vld|                                arg1_r_0_01_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_1 = alloca i32 1"   --->   Operation 8 'alloca' 'arg1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'arg1_r_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_1_2 = alloca i32 1"   --->   Operation 10 'alloca' 'arg1_r_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_3 = alloca i32 1"   --->   Operation 11 'alloca' 'arg1_r_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_1_4 = alloca i32 1"   --->   Operation 12 'alloca' 'arg1_r_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_5 = alloca i32 1"   --->   Operation 13 'alloca' 'arg1_r_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_1_6 = alloca i32 1"   --->   Operation 14 'alloca' 'arg1_r_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_7 = alloca i32 1"   --->   Operation 15 'alloca' 'arg1_r_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_8 = alloca i32 1"   --->   Operation 16 'alloca' 'arg1_r_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_9 = alloca i32 1"   --->   Operation 17 'alloca' 'arg1_r_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_10 = alloca i32 1"   --->   Operation 18 'alloca' 'arg1_r_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_1_11 = alloca i32 1"   --->   Operation 19 'alloca' 'arg1_r_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln17"   --->   Operation 20 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i62 %sext_ln17_read"   --->   Operation 21 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%phi_urem_load = load i4 %phi_urem" [d3.cpp:17]   --->   Operation 27 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [d3.cpp:17]   --->   Operation 28 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17_cast" [d3.cpp:17]   --->   Operation 30 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln17 = icmp_eq  i4 %i_5, i4 10" [d3.cpp:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %i_5, i4 1" [d3.cpp:17]   --->   Operation 33 'add' 'add_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %VITIS_LOOP_23_1.exitStub" [d3.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul" [d3.cpp:17]   --->   Operation 35 'load' 'phi_mul_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln17_1 = add i8 %phi_mul_load, i8 22" [d3.cpp:17]   --->   Operation 36 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i4 %phi_urem_load" [d3.cpp:17]   --->   Operation 37 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul_load, i32 6, i32 7" [d3.cpp:19]   --->   Operation 38 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln17, void %arrayidx2.case.2, i2 0, void %arrayidx2.case.0, i2 1, void %arrayidx2.case.1" [d3.cpp:19]   --->   Operation 39 'switch' 'switch_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch63, i2 0, void %arrayidx2.case.1.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.1.arrayidx2.exit_crit_edge5, i2 2, void %branch62" [d3.cpp:19]   --->   Operation 40 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1)> <Delay = 0.73>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch31, i2 0, void %arrayidx2.case.0.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.0.arrayidx2.exit_crit_edge6, i2 2, void %branch30" [d3.cpp:19]   --->   Operation 41 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0)> <Delay = 0.73>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch95, i2 0, void %arrayidx2.case.2.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.2.arrayidx2.exit_crit_edge4, i2 2, void %branch94" [d3.cpp:19]   --->   Operation 42 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.73>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln17_2 = add i4 %phi_urem_load, i4 1" [d3.cpp:17]   --->   Operation 43 'add' 'add_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln17_1 = icmp_ult  i4 %add_ln17_2, i4 3" [d3.cpp:17]   --->   Operation 44 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.39ns)   --->   "%select_ln17 = select i1 %icmp_ln17_1, i4 %add_ln17_2, i4 0" [d3.cpp:17]   --->   Operation 45 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %i" [d3.cpp:17]   --->   Operation 46 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln17 = store i8 %add_ln17_1, i8 %phi_mul" [d3.cpp:17]   --->   Operation 47 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %select_ln17, i4 %phi_urem" [d3.cpp:17]   --->   Operation 48 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [d3.cpp:17]   --->   Operation 49 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_1_load = load i32 %arg1_r_1"   --->   Operation 77 'load' 'arg1_r_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_1_1_load = load i32 %arg1_r_1_1"   --->   Operation 78 'load' 'arg1_r_1_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_1_2_load = load i32 %arg1_r_1_2"   --->   Operation 79 'load' 'arg1_r_1_2_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_1_3_load = load i32 %arg1_r_1_3"   --->   Operation 80 'load' 'arg1_r_1_3_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_1_4_load = load i32 %arg1_r_1_4"   --->   Operation 81 'load' 'arg1_r_1_4_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_1_5_load = load i32 %arg1_r_1_5"   --->   Operation 82 'load' 'arg1_r_1_5_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_1_6_load = load i32 %arg1_r_1_6"   --->   Operation 83 'load' 'arg1_r_1_6_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_1_7_load = load i32 %arg1_r_1_7"   --->   Operation 84 'load' 'arg1_r_1_7_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_1_8_load = load i32 %arg1_r_1_8"   --->   Operation 85 'load' 'arg1_r_1_8_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_9_load = load i32 %arg1_r_1_9"   --->   Operation 86 'load' 'arg1_r_1_9_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_1_10_load = load i32 %arg1_r_1_10"   --->   Operation 87 'load' 'arg1_r_1_10_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_1_11_load = load i32 %arg1_r_1_11"   --->   Operation 88 'load' 'arg1_r_1_11_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_2_020_out, i32 %arg1_r_1_11_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_2_019_out, i32 %arg1_r_1_10_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_2_018_out, i32 %arg1_r_1_9_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_2_017_out, i32 %arg1_r_1_8_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_1_016_out, i32 %arg1_r_1_7_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_1_015_out, i32 %arg1_r_1_6_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_1_014_out, i32 %arg1_r_1_5_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_1_013_out, i32 %arg1_r_1_4_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_010_out, i32 %arg1_r_1_3_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_07_out, i32 %arg1_r_1_2_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_04_out, i32 %arg1_r_1_1_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_01_out, i32 %arg1_r_1_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:17]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [d3.cpp:17]   --->   Operation 51 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (7.30ns)   --->   "%arg1_r_1_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr" [d3.cpp:19]   --->   Operation 52 'read' 'arg1_r_1_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_6" [d3.cpp:19]   --->   Operation 53 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 54 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_5" [d3.cpp:19]   --->   Operation 55 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 56 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_4" [d3.cpp:19]   --->   Operation 57 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 58 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_7" [d3.cpp:19]   --->   Operation 59 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 60 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_2" [d3.cpp:19]   --->   Operation 61 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 62 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_1" [d3.cpp:19]   --->   Operation 63 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 64 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1" [d3.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 66 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_3" [d3.cpp:19]   --->   Operation 67 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_10" [d3.cpp:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_9" [d3.cpp:19]   --->   Operation 71 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 72 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_8" [d3.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 74 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_11" [d3.cpp:19]   --->   Operation 75 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_2_020_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_2_019_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_2_018_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_2_017_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_3_1_016_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_1_015_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_1_014_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_1_013_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_3_010_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_07_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca           ) [ 010]
phi_mul                (alloca           ) [ 010]
i                      (alloca           ) [ 010]
arg1_r_1               (alloca           ) [ 011]
arg1_r_1_1             (alloca           ) [ 011]
arg1_r_1_2             (alloca           ) [ 011]
arg1_r_1_3             (alloca           ) [ 011]
arg1_r_1_4             (alloca           ) [ 011]
arg1_r_1_5             (alloca           ) [ 011]
arg1_r_1_6             (alloca           ) [ 011]
arg1_r_1_7             (alloca           ) [ 011]
arg1_r_1_8             (alloca           ) [ 011]
arg1_r_1_9             (alloca           ) [ 011]
arg1_r_1_10            (alloca           ) [ 011]
arg1_r_1_11            (alloca           ) [ 011]
sext_ln17_read         (read             ) [ 000]
sext_ln17_cast         (sext             ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
phi_urem_load          (load             ) [ 000]
i_5                    (load             ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln17              (icmp             ) [ 010]
add_ln17               (add              ) [ 000]
br_ln17                (br               ) [ 000]
phi_mul_load           (load             ) [ 000]
add_ln17_1             (add              ) [ 000]
trunc_ln17             (trunc            ) [ 011]
trunc_ln1              (partselect       ) [ 011]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
add_ln17_2             (add              ) [ 000]
icmp_ln17_1            (icmp             ) [ 000]
select_ln17            (select           ) [ 000]
store_ln17             (store            ) [ 000]
store_ln17             (store            ) [ 000]
store_ln17             (store            ) [ 000]
br_ln17                (br               ) [ 000]
speclooptripcount_ln17 (speclooptripcount) [ 000]
specloopname_ln17      (specloopname     ) [ 000]
arg1_r_1_13            (read             ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
arg1_r_1_load          (load             ) [ 000]
arg1_r_1_1_load        (load             ) [ 000]
arg1_r_1_2_load        (load             ) [ 000]
arg1_r_1_3_load        (load             ) [ 000]
arg1_r_1_4_load        (load             ) [ 000]
arg1_r_1_5_load        (load             ) [ 000]
arg1_r_1_6_load        (load             ) [ 000]
arg1_r_1_7_load        (load             ) [ 000]
arg1_r_1_8_load        (load             ) [ 000]
arg1_r_1_9_load        (load             ) [ 000]
arg1_r_1_10_load       (load             ) [ 000]
arg1_r_1_11_load       (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_3_2_020_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_2_020_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_2_2_019_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_019_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_2_018_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_018_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_0_2_017_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_017_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_3_1_016_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_1_016_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_1_015_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_015_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_1_014_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_014_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_0_1_013_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_013_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_3_010_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_010_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_2_07_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_04_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_0_01_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="phi_urem_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_1_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_1_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_1_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_1_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_1_5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_1_6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_1_7_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_1_8_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_8/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_1_9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_9/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_1_10_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_10/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_1_11_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_11/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln17_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="62" slack="0"/>
<pin id="154" dir="0" index="1" bw="62" slack="0"/>
<pin id="155" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_1_13_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_13/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln0_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln0_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln0_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln0_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln0_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln0_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln0_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln0_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln0_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln0_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln0_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln17_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="62" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="phi_urem_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_5_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mem_addr_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln17_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln17_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="phi_mul_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln17_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln17_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="4" slack="0"/>
<pin id="308" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln17_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln17_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln17_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln17_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln17_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln17_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln19_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln19_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln19_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln19_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln19_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln19_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln19_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln19_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln19_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln19_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln19_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln19_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="arg1_r_1_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_load/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="arg1_r_1_1_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_1_load/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="arg1_r_1_2_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_2_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="arg1_r_1_3_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_3_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="arg1_r_1_4_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_4_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="arg1_r_1_5_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_5_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="arg1_r_1_6_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_6_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="arg1_r_1_7_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_7_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="arg1_r_1_8_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_8_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="arg1_r_1_9_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_9_load/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="arg1_r_1_10_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_10_load/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="arg1_r_1_11_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_11_load/1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="phi_urem_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="463" class="1005" name="phi_mul_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="470" class="1005" name="i_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="477" class="1005" name="arg1_r_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="arg1_r_1_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="arg1_r_1_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="arg1_r_1_3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="arg1_r_1_4_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_4 "/>
</bind>
</comp>

<comp id="507" class="1005" name="arg1_r_1_5_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_5 "/>
</bind>
</comp>

<comp id="513" class="1005" name="arg1_r_1_6_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_6 "/>
</bind>
</comp>

<comp id="519" class="1005" name="arg1_r_1_7_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_7 "/>
</bind>
</comp>

<comp id="525" class="1005" name="arg1_r_1_8_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_8 "/>
</bind>
</comp>

<comp id="531" class="1005" name="arg1_r_1_9_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_9 "/>
</bind>
</comp>

<comp id="537" class="1005" name="arg1_r_1_10_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_10 "/>
</bind>
</comp>

<comp id="543" class="1005" name="arg1_r_1_11_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_11 "/>
</bind>
</comp>

<comp id="549" class="1005" name="mem_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln17_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="1"/>
<pin id="559" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="561" class="1005" name="trunc_ln1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="1"/>
<pin id="563" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="88" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="90" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="90" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="90" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="90" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="90" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="90" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="90" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="90" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="90" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="152" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="247" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="269" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="266" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="290" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="266" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="284" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="293" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="325" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="158" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="158" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="158" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="158" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="158" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="158" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="158" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="158" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="158" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="158" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="158" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="158" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="459"><net_src comp="92" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="466"><net_src comp="96" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="473"><net_src comp="100" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="480"><net_src comp="104" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="486"><net_src comp="108" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="492"><net_src comp="112" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="498"><net_src comp="116" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="504"><net_src comp="120" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="510"><net_src comp="124" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="516"><net_src comp="128" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="522"><net_src comp="132" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="528"><net_src comp="136" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="534"><net_src comp="140" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="540"><net_src comp="144" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="546"><net_src comp="148" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="552"><net_src comp="272" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="560"><net_src comp="299" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="303" pin="4"/><net_sink comp="561" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: arg1_r_3_2_020_out | {1 }
	Port: arg1_r_2_2_019_out | {1 }
	Port: arg1_r_1_2_018_out | {1 }
	Port: arg1_r_0_2_017_out | {1 }
	Port: arg1_r_3_1_016_out | {1 }
	Port: arg1_r_2_1_015_out | {1 }
	Port: arg1_r_1_1_014_out | {1 }
	Port: arg1_r_0_1_013_out | {1 }
	Port: arg1_r_3_010_out | {1 }
	Port: arg1_r_2_07_out | {1 }
	Port: arg1_r_1_04_out | {1 }
	Port: arg1_r_0_01_out | {1 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : mem | {2 }
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : sext_ln17 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		i_5 : 1
		mem_addr : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		phi_mul_load : 1
		add_ln17_1 : 2
		trunc_ln17 : 2
		trunc_ln1 : 2
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		add_ln17_2 : 2
		icmp_ln17_1 : 3
		select_ln17 : 4
		store_ln17 : 3
		store_ln17 : 3
		store_ln17 : 5
		arg1_r_1_load : 1
		arg1_r_1_1_load : 1
		arg1_r_1_2_load : 1
		arg1_r_1_3_load : 1
		arg1_r_1_4_load : 1
		arg1_r_1_5_load : 1
		arg1_r_1_6_load : 1
		arg1_r_1_7_load : 1
		arg1_r_1_8_load : 1
		arg1_r_1_9_load : 1
		arg1_r_1_10_load : 1
		arg1_r_1_11_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln17_fu_284      |    0    |    12   |
|    add   |      add_ln17_1_fu_293     |    0    |    15   |
|          |      add_ln17_2_fu_313     |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln17_fu_278      |    0    |    12   |
|          |     icmp_ln17_1_fu_319     |    0    |    12   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln17_fu_325     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln17_read_read_fu_152 |    0    |    0    |
|          |   arg1_r_1_13_read_fu_158  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_163   |    0    |    0    |
|          |   write_ln0_write_fu_170   |    0    |    0    |
|          |   write_ln0_write_fu_177   |    0    |    0    |
|          |   write_ln0_write_fu_184   |    0    |    0    |
|          |   write_ln0_write_fu_191   |    0    |    0    |
|   write  |   write_ln0_write_fu_198   |    0    |    0    |
|          |   write_ln0_write_fu_205   |    0    |    0    |
|          |   write_ln0_write_fu_212   |    0    |    0    |
|          |   write_ln0_write_fu_219   |    0    |    0    |
|          |   write_ln0_write_fu_226   |    0    |    0    |
|          |   write_ln0_write_fu_233   |    0    |    0    |
|          |   write_ln0_write_fu_240   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln17_cast_fu_247   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln17_fu_299     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln1_fu_303      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    67   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|arg1_r_1_10_reg_537|   32   |
|arg1_r_1_11_reg_543|   32   |
| arg1_r_1_1_reg_483|   32   |
| arg1_r_1_2_reg_489|   32   |
| arg1_r_1_3_reg_495|   32   |
| arg1_r_1_4_reg_501|   32   |
| arg1_r_1_5_reg_507|   32   |
| arg1_r_1_6_reg_513|   32   |
| arg1_r_1_7_reg_519|   32   |
| arg1_r_1_8_reg_525|   32   |
| arg1_r_1_9_reg_531|   32   |
|  arg1_r_1_reg_477 |   32   |
|     i_reg_470     |    4   |
|  mem_addr_reg_549 |   32   |
|  phi_mul_reg_463  |    8   |
|  phi_urem_reg_456 |    4   |
| trunc_ln17_reg_557|    2   |
| trunc_ln1_reg_561 |    2   |
+-------------------+--------+
|       Total       |   436  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   436  |    -   |
+-----------+--------+--------+
|   Total   |   436  |   67   |
+-----------+--------+--------+
