{
  "Top": "mparam",
  "RtlTop": "mparam",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "indata": {
      "index": "0",
      "type": {"dataType": "ap_uint"}
    },
    "out1data": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ethdata",
        "portRef": "TDATA",
        "structImpl": "interface",
        "dataPack": true,
        "fields": {
          "ethsmac": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "ethdmac": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "ethertype": {
            "order": "2",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out2data": {
      "index": "2",
      "type": {"dataType": "ap_uint"}
    },
    "state_out": {
      "index": "3",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "state_out_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.2",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "2",
    "Uncertainty": "0.4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.200 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mparam",
    "Version": "1.0",
    "DisplayName": "Mparam",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/mparam.cpp"],
    "Vhdl": ["impl\/vhdl\/mparam.vhd"],
    "Verilog": ["impl\/verilog\/mparam.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/ssaraswathy\/Documents\/ORAN_Uplane\/Uplane_without_Compression\/Simulation_design\/Looping_design\/ORAN_INTEG_1\/hls_src\/U_plane_src\/5_mplane_hls_ip\/solution1\/.autopilot\/db\/mparam.design.xml",
    "DebugDir": "\/home\/ssaraswathy\/Documents\/ORAN_Uplane\/Uplane_without_Compression\/Simulation_design\/Looping_design\/ORAN_INTEG_1\/hls_src\/U_plane_src\/5_mplane_hls_ip\/solution1\/.debug",
    "ProtoInst": ["\/home\/ssaraswathy\/Documents\/ORAN_Uplane\/Uplane_without_Compression\/Simulation_design\/Looping_design\/ORAN_INTEG_1\/hls_src\/U_plane_src\/5_mplane_hls_ip\/solution1\/.debug\/mparam.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "indata_V_V out1data_V out2data_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "indata_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "indata_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "out1data_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out1data_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "112",
          "Fields": {
            "ethsmac": {
              "Type": "integer unsigned",
              "Width": "48"
            },
            "ethdmac": {
              "Type": "integer unsigned",
              "Width": "48"
            },
            "ethertype": {
              "Type": "integer unsigned",
              "Width": "16"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "112"}
    },
    "out2data_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out2data_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "state_out_V": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "state_out_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "indata_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "indata_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "indata_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out1data_V_TDATA": {
      "dir": "out",
      "width": "112"
    },
    "out1data_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out1data_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out2data_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out2data_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out2data_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "state_out_V": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mparam"},
    "Info": {"mparam": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mparam": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.40",
          "Estimate": "0.721"
        },
        "Area": {
          "FF": "499",
          "LUT": "175",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mparam",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-21 15:56:32 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
