; ModuleID = '_build/combined.bc'
source_filename = "llvm-link"
target datalayout = "e-m:e-p:64:64-p10:8:8-p20:8:8-i64:64-n32:64-S128-ni:1:10:20"
target triple = "wasm64-unknown-unknown"

%"fmt::rt::Argument<'_>" = type { %"fmt::rt::ArgumentType<'_>" }
%"fmt::rt::ArgumentType<'_>" = type { [1 x i64], ptr }
%"fmt::rt::Placeholder" = type { %"fmt::rt::Count", %"fmt::rt::Count", i64, i32, i32, i8, [7 x i8] }
%"fmt::rt::Count" = type { i64, [1 x i64] }
%"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>" = type { [3 x i64] }
%"num::fmt::Part<'_>" = type { i16, [11 x i16] }

@alloc_7f9c85bec0e4835824fd7e31e9f78d53 = private unnamed_addr constant <{ [50 x i8] }> <{ [50 x i8] c"const-eval error: cannot use f32::to_bits on a NaN" }>, align 1
@alloc_9c2b260423053dd4ccc8c8c6c443dc6a = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_7f9c85bec0e4835824fd7e31e9f78d53, [8 x i8] c"2\00\00\00\00\00\00\00" }>, align 8
@alloc_bf0d8f7663a23d46aa65d6d91d498092 = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/f32.rs" }>, align 1
@alloc_9ce060037b327dcf26f6dafb405c3ac6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_bf0d8f7663a23d46aa65d6d91d498092, [16 x i8] c"q\00\00\00\00\00\00\00q\04\00\00\15\00\00\00" }>, align 8
@alloc_d4a0cd36019613fbd137ab67c417918e = private unnamed_addr constant <{ [63 x i8] }> <{ [63 x i8] c"const-eval error: cannot use f32::to_bits on a subnormal number" }>, align 1
@alloc_693b4df8aef5b0d5523977d6c482e262 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d4a0cd36019613fbd137ab67c417918e, [8 x i8] c"?\00\00\00\00\00\00\00" }>, align 8
@alloc_2b0581709026830e6c9e2dfad8408082 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_bf0d8f7663a23d46aa65d6d91d498092, [16 x i8] c"q\00\00\00\00\00\00\00t\04\00\00\15\00\00\00" }>, align 8
@alloc_a4752c15c69635bdf5cc5f1bf316ff20 = private unnamed_addr constant <{ [50 x i8] }> <{ [50 x i8] c"const-eval error: cannot use f32::from_bits on NaN" }>, align 1
@alloc_45041901b878362ffe5ba77386215605 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_a4752c15c69635bdf5cc5f1bf316ff20, [8 x i8] c"2\00\00\00\00\00\00\00" }>, align 8
@alloc_e6ecbb7df881cdfefdc1279ae706c1e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_bf0d8f7663a23d46aa65d6d91d498092, [16 x i8] c"q\00\00\00\00\00\00\00\CF\04\00\00\15\00\00\00" }>, align 8
@alloc_434df338cc90e7431fbc2511e307f297 = private unnamed_addr constant <{ [65 x i8] }> <{ [65 x i8] c"const-eval error: cannot use f32::from_bits on a subnormal number" }>, align 1
@alloc_811db1c29da0f08c075841b5cab97c31 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_434df338cc90e7431fbc2511e307f297, [8 x i8] c"A\00\00\00\00\00\00\00" }>, align 8
@alloc_8314bee42ee32c42a3238dd28422831d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_bf0d8f7663a23d46aa65d6d91d498092, [16 x i8] c"q\00\00\00\00\00\00\00\CC\04\00\00\15\00\00\00" }>, align 8
@alloc_580cfa125b9980dad2ca845370771ac5 = private unnamed_addr constant <{ [50 x i8] }> <{ [50 x i8] c"const-eval error: cannot use f64::to_bits on a NaN" }>, align 1
@alloc_1ede65a3a64252342ee8dedfdd1da737 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_580cfa125b9980dad2ca845370771ac5, [8 x i8] c"2\00\00\00\00\00\00\00" }>, align 8
@alloc_a9ca587efee0e36a0ebf0f831a114124 = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/f64.rs" }>, align 1
@alloc_7ef223a955e9b2d914df6d00a714d26f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a9ca587efee0e36a0ebf0f831a114124, [16 x i8] c"q\00\00\00\00\00\00\00j\04\00\00\15\00\00\00" }>, align 8
@alloc_385a5da8d643ab928ba79eb12679c82e = private unnamed_addr constant <{ [63 x i8] }> <{ [63 x i8] c"const-eval error: cannot use f64::to_bits on a subnormal number" }>, align 1
@alloc_7bfa47dd015e842c632e9a9cea5516e7 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_385a5da8d643ab928ba79eb12679c82e, [8 x i8] c"?\00\00\00\00\00\00\00" }>, align 8
@alloc_d04cecb527462d4e7a556d282c1b801d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a9ca587efee0e36a0ebf0f831a114124, [16 x i8] c"q\00\00\00\00\00\00\00m\04\00\00\15\00\00\00" }>, align 8
@alloc_2674147dcc3110399da22cdceee938cb = private unnamed_addr constant <{ [50 x i8] }> <{ [50 x i8] c"const-eval error: cannot use f64::from_bits on NaN" }>, align 1
@alloc_ed6fa095d62a95d1539d65b1c1b5c9ad = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2674147dcc3110399da22cdceee938cb, [8 x i8] c"2\00\00\00\00\00\00\00" }>, align 8
@alloc_ee284678bdc7ff4b63266d993392697f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a9ca587efee0e36a0ebf0f831a114124, [16 x i8] c"q\00\00\00\00\00\00\00\CD\04\00\00\15\00\00\00" }>, align 8
@alloc_e484367a4159e8244a54d5b3a762fcc2 = private unnamed_addr constant <{ [65 x i8] }> <{ [65 x i8] c"const-eval error: cannot use f64::from_bits on a subnormal number" }>, align 1
@alloc_71d6e7127844a5111d23e258e48adf2f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e484367a4159e8244a54d5b3a762fcc2, [8 x i8] c"A\00\00\00\00\00\00\00" }>, align 8
@alloc_61e0b1dc74b0efd23c3c7be791ff617d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a9ca587efee0e36a0ebf0f831a114124, [16 x i8] c"q\00\00\00\00\00\00\00\CA\04\00\00\15\00\00\00" }>, align 8
@alloc_6f36c261d8a63f70298778401aaaa7d1 = private unnamed_addr constant <{ [124 x i8] }> <{ [124 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/dec2flt/common.rs" }>, align 1
@alloc_964669ef21d4f8adbec69e4c39c44337 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6f36c261d8a63f70298778401aaaa7d1, [16 x i8] c"|\00\00\00\00\00\00\00\18\00\00\00\0D\00\00\00" }>, align 8
@alloc_5bb379dfd591ae08e964de2ed4dfe4cb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6f36c261d8a63f70298778401aaaa7d1, [16 x i8] c"|\00\00\00\00\00\00\00\1E\00\00\00\0D\00\00\00" }>, align 8
@alloc_4fdb55c933ee750c4a62b6913f3661dd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6f36c261d8a63f70298778401aaaa7d1, [16 x i8] c"|\00\00\00\00\00\00\00\1E\00\00\00\13\00\00\00" }>, align 8
@alloc_4827322597e85e9ee6952edd379b4f64 = private unnamed_addr constant <{ [125 x i8] }> <{ [125 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/dec2flt/decimal.rs" }>, align 1
@alloc_af11f5bf36fb10f96b34f1cf808c7315 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00Q\00\00\00'\00\00\00" }>, align 8
@alloc_705eac37d8b46eb7579a8e6a48f090a8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00}\00\00\00\13\00\00\00" }>, align 8
@alloc_662d9eb78827665e7e88ee100d47de5b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00\A1\00\00\00 \00\00\00" }>, align 8
@alloc_b28b0f698ce61834a3dd85977d52a71b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00\B8\00\00\00%\00\00\00" }>, align 8
@alloc_54ee063c7b9bab3c6c088f529d383204 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00\E5\00\00\00\15\00\00\00" }>, align 8
@alloc_5f4fbca1f54597931a20bfbe1c3c2cec = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00\E7\00\00\00\13\00\00\00" }>, align 8
@alloc_addac4e2d7492d13cabd09fbde01bee1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00\EF\00\00\00\18\00\00\00" }>, align 8
@0 = private unnamed_addr constant <{ [130 x i8] }> <{ [130 x i8] c"\00\00\00\08\01\08\03\08\06\10\09\10\0D\10\12\18\17\18\1D\18$ + 3 < F(P([(g0s0\800\8E8\9C8\AB8\BB8\CC@\DD@\EF@\02I\15I)I>QSQiQ\80Q\98Y\B0Y\C9Y\E3a\FDa\18b4jPjmj\8Bj\AAr\C9r\E9r\0A{+{M{p\83\93\83\B7\83\DC\83\02\8C(\8CO\8Cw\94\9F\94\C8\94\F2\9C\1C\05\1C\05\1C\05\1C\05" }>, align 2
@alloc_d7ec44f19ea56ef80e4eaea5eac3f49e = private unnamed_addr constant <{ [1308 x i8] }> <{ [1308 x i8] c"\05\02\05\01\02\05\06\02\05\03\01\02\05\01\05\06\02\05\07\08\01\02\05\03\09\00\06\02\05\01\09\05\03\01\02\05\09\07\06\05\06\02\05\04\08\08\02\08\01\02\05\02\04\04\01\04\00\06\02\05\01\02\02\00\07\00\03\01\02\05\06\01\00\03\05\01\05\06\02\05\03\00\05\01\07\05\07\08\01\02\05\01\05\02\05\08\07\08\09\00\06\02\05\07\06\02\09\03\09\04\05\03\01\02\05\03\08\01\04\06\09\07\02\06\05\06\02\05\01\09\00\07\03\04\08\06\03\02\08\01\02\05\09\05\03\06\07\04\03\01\06\04\00\06\02\05\04\07\06\08\03\07\01\05\08\02\00\03\01\02\05\02\03\08\04\01\08\05\07\09\01\00\01\05\06\02\05\01\01\09\02\00\09\02\08\09\05\05\00\07\08\01\02\05\05\09\06\00\04\06\04\04\07\07\05\03\09\00\06\02\05\02\09\08\00\02\03\02\02\03\08\07\06\09\05\03\01\02\05\01\04\09\00\01\01\06\01\01\09\03\08\04\07\06\05\06\02\05\07\04\05\00\05\08\00\05\09\06\09\02\03\08\02\08\01\02\05\03\07\02\05\02\09\00\02\09\08\04\06\01\09\01\04\00\06\02\05\01\08\06\02\06\04\05\01\04\09\02\03\00\09\05\07\00\03\01\02\05\09\03\01\03\02\02\05\07\04\06\01\05\04\07\08\05\01\05\06\02\05\04\06\05\06\06\01\02\08\07\03\00\07\07\03\09\02\05\07\08\01\02\05\02\03\02\08\03\00\06\04\03\06\05\03\08\06\09\06\02\08\09\00\06\02\05\01\01\06\04\01\05\03\02\01\08\02\06\09\03\04\08\01\04\04\05\03\01\02\05\05\08\02\00\07\06\06\00\09\01\03\04\06\07\04\00\07\02\02\06\05\06\02\05\02\09\01\00\03\08\03\00\04\05\06\07\03\03\07\00\03\06\01\03\02\08\01\02\05\01\04\05\05\01\09\01\05\02\02\08\03\06\06\08\05\01\08\00\06\06\04\00\06\02\05\07\02\07\05\09\05\07\06\01\04\01\08\03\04\02\05\09\00\03\03\02\00\03\01\02\05\03\06\03\07\09\07\08\08\00\07\00\09\01\07\01\02\09\05\01\06\06\00\01\05\06\02\05\01\08\01\08\09\08\09\04\00\03\05\04\05\08\05\06\04\07\05\08\03\00\00\07\08\01\02\05\09\00\09\04\09\04\07\00\01\07\07\02\09\02\08\02\03\07\09\01\05\00\03\09\00\06\02\05\04\05\04\07\04\07\03\05\00\08\08\06\04\06\04\01\01\08\09\05\07\05\01\09\05\03\01\02\05\02\02\07\03\07\03\06\07\05\04\04\03\02\03\02\00\05\09\04\07\08\07\05\09\07\06\05\06\02\05\01\01\03\06\08\06\08\03\07\07\02\01\06\01\06\00\02\09\07\03\09\03\07\09\08\08\02\08\01\02\05\05\06\08\04\03\04\01\08\08\06\00\08\00\08\00\01\04\08\06\09\06\08\09\09\04\01\04\00\06\02\05\02\08\04\02\01\07\00\09\04\03\00\04\00\04\00\00\07\04\03\04\08\04\04\09\07\00\07\00\03\01\02\05\01\04\02\01\00\08\05\04\07\01\05\02\00\02\00\00\03\07\01\07\04\02\02\04\08\05\03\05\01\05\06\02\05\07\01\00\05\04\02\07\03\05\07\06\00\01\00\00\01\08\05\08\07\01\01\02\04\02\06\07\05\07\08\01\02\05\03\05\05\02\07\01\03\06\07\08\08\00\00\05\00\00\09\02\09\03\05\05\06\02\01\03\03\07\08\09\00\06\02\05\01\07\07\06\03\05\06\08\03\09\04\00\00\02\05\00\04\06\04\06\07\07\08\01\00\06\06\08\09\04\05\03\01\02\05\08\08\08\01\07\08\04\01\09\07\00\00\01\02\05\02\03\02\03\03\08\09\00\05\03\03\04\04\07\02\06\05\06\02\05\04\04\04\00\08\09\02\00\09\08\05\00\00\06\02\06\01\06\01\06\09\04\05\02\06\06\07\02\03\06\03\02\08\01\02\05\02\02\02\00\04\04\06\00\04\09\02\05\00\03\01\03\00\08\00\08\04\07\02\06\03\03\03\06\01\08\01\06\04\00\06\02\05\01\01\01\00\02\02\03\00\02\04\06\02\05\01\05\06\05\04\00\04\02\03\06\03\01\06\06\08\00\09\00\08\02\00\03\01\02\05\05\05\05\01\01\01\05\01\02\03\01\02\05\07\08\02\07\00\02\01\01\08\01\05\08\03\04\00\04\05\04\01\00\01\05\06\02\05\02\07\07\05\05\05\07\05\06\01\05\06\02\08\09\01\03\05\01\00\05\09\00\07\09\01\07\00\02\02\07\00\05\00\07\08\01\02\05\01\03\08\07\07\07\08\07\08\00\07\08\01\04\04\05\06\07\05\05\02\09\05\03\09\05\08\05\01\01\03\05\02\05\03\09\00\06\02\05\06\09\03\08\08\09\03\09\00\03\09\00\07\02\02\08\03\07\07\06\04\07\06\09\07\09\02\05\05\06\07\06\02\06\09\05\03\01\02\05\03\04\06\09\04\04\06\09\05\01\09\05\03\06\01\04\01\08\08\08\02\03\08\04\08\09\06\02\07\08\03\08\01\03\04\07\06\05\06\02\05\01\07\03\04\07\02\03\04\07\05\09\07\06\08\00\07\00\09\04\04\01\01\09\02\04\04\08\01\03\09\01\09\00\06\07\03\08\02\08\01\02\05\08\06\07\03\06\01\07\03\07\09\08\08\04\00\03\05\04\07\02\00\05\09\06\02\02\04\00\06\09\05\09\05\03\03\06\09\01\04\00\06\02\05" }>, align 1
@alloc_df7e0564e121382427edf5e1b2037024 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00Y\01\00\00\1B\00\00\00" }>, align 8
@alloc_fe626a61b1d848af0bb42d0f826c14af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4827322597e85e9ee6952edd379b4f64, [16 x i8] c"}\00\00\00\00\00\00\00]\01\00\00\13\00\00\00" }>, align 8
@1 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"\00\03\06\09\0D\10\13\17\1A\1D!$'+.158;" }>, align 1
@2 = private unnamed_addr constant <{ [64 x i8] }> <{ [64 x i8] c"\00\00\80?\00\00 A\00\00\C8B\00\00zD\00@\1CF\00P\C3G\00$tI\80\96\18K \BC\BEL(knN\F9\02\15P\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00" }>, align 4
@3 = private unnamed_addr constant <{ [256 x i8] }> <{ [256 x i8] c"\00\00\00\00\00\00\F0?\00\00\00\00\00\00$@\00\00\00\00\00\00Y@\00\00\00\00\00@\8F@\00\00\00\00\00\88\C3@\00\00\00\00\00j\F8@\00\00\00\00\80\84.A\00\00\00\00\D0\12cA\00\00\00\00\84\D7\97A\00\00\00\00e\CD\CDA\00\00\00 _\A0\02B\00\00\00\E8vH7B\00\00\00\A2\94\1AmB\00\00@\E5\9C0\A2B\00\00\90\1E\C4\BC\D6B\00\004&\F5k\0CC\00\80\E07y\C3AC\00\A0\D8\85W4vC\00\C8Ngm\C1\ABC\00=\91`\E4X\E1C@\8C\B5x\1D\AF\15DP\EF\E2\D6\E4\1AKD\92\D5M\06\CF\F0\80D\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00" }>, align 8
@alloc_2a4d0dc68ed88cc29f695de287cdeefa = private unnamed_addr constant <{ [124 x i8] }> <{ [124 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/dec2flt/lemire.rs" }>, align 1
@alloc_35148ed6c7b43f88e0f3bebbfb02deaa = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2a4d0dc68ed88cc29f695de287cdeefa, [16 x i8] c"|\00\00\00\00\00\00\00\96\00\00\00\16\00\00\00" }>, align 8
@4 = private unnamed_addr constant <{ [128 x i8] }> <{ [128 x i8] c"\01\00\00\00\00\00\00\00\0A\00\00\00\00\00\00\00d\00\00\00\00\00\00\00\E8\03\00\00\00\00\00\00\10'\00\00\00\00\00\00\A0\86\01\00\00\00\00\00@B\0F\00\00\00\00\00\80\96\98\00\00\00\00\00\00\E1\F5\05\00\00\00\00\00\CA\9A;\00\00\00\00\00\E4\0BT\02\00\00\00\00\E8vH\17\00\00\00\00\10\A5\D4\E8\00\00\00\00\A0rN\18\09\00\00\00@z\10\F3Z\00\00\00\80\C6\A4~\8D\03\00" }>, align 8
@alloc_9688758660dd5ce12e378a3406138327 = private unnamed_addr constant <{ [123 x i8] }> <{ [123 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/dec2flt/parse.rs" }>, align 1
@alloc_2bf6a2ad9ae8740b3f03dbd7ebddcc9d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_9688758660dd5ce12e378a3406138327, [16 x i8] c"{\00\00\00\00\00\00\00$\00\00\00\13\00\00\00" }>, align 8
@alloc_e873ba9dc2d7dee98cd15f79ba0703c3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_9688758660dd5ce12e378a3406138327, [16 x i8] c"{\00\00\00\00\00\00\00\AF\00\00\00\13\00\00\00" }>, align 8
@alloc_5a9fc3a985c53716860b99bd30ab67d1 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"cannot parse float from empty string" }>, align 1
@alloc_daada04787e8fdd3808aeb6c6c60d6f6 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"invalid float literal" }>, align 1
@alloc_eca9850602140c2e22d4e5bc956111a9 = private unnamed_addr constant <{ [121 x i8] }> <{ [121 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/dec2flt/mod.rs" }>, align 1
@alloc_472f36ef6ba0dd0bae9688535dcfcf6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_eca9850602140c2e22d4e5bc956111a9, [16 x i8] c"y\00\00\00\00\00\00\00\F1\00\00\00\0F\00\00\00" }>, align 8
@alloc_96b6e088809901f66c415b6d7636fb41 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"assertion failed: edelta >= 0" }>, align 1
@alloc_68f10fcf559d06c9f0cfc87d6cd3189a = private unnamed_addr constant <{ [119 x i8] }> <{ [119 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/diy_float.rs" }>, align 1
@alloc_3929e2bce206e01203758dd3afbe02ab = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_68f10fcf559d06c9f0cfc87d6cd3189a, [16 x i8] c"w\00\00\00\00\00\00\00L\00\00\00\09\00\00\00" }>, align 8
@alloc_80e594e417623fa877539176cf15d047 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_68f10fcf559d06c9f0cfc87d6cd3189a, [16 x i8] c"w\00\00\00\00\00\00\00N\00\00\00\09\00\00\00" }>, align 8
@_ZN4core3num7flt2dec8strategy6dragon8TWOPOW1017hcb479bbb75b2ad2dE = internal unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"\02\00\00\00\14\00\00\00\C8\00\00\00\D0\07\00\00 N\00\00@\0D\03\00\80\84\1E\00\00-1\01\00\C2\EB\0B\00\945w" }>, align 4
@_ZN4core3num7flt2dec8strategy6dragon9POW10TO1617h306de2f520b34711E = internal constant <{ [8 x i8] }> <{ [8 x i8] c"\00\00\C1o\F2\86#\00" }>, align 4
@_ZN4core3num7flt2dec8strategy6dragon9POW10TO3217h6deaaf1a1de4f065E = internal constant <{ [16 x i8] }> <{ [16 x i8] c"\00\00\00\00\81\EF\AC\85[Am-\EE\04\00\00" }>, align 4
@_ZN4core3num7flt2dec8strategy6dragon9POW10TO6417hdaf3d66781644f3cE = internal constant <{ [28 x i8] }> <{ [28 x i8] c"\00\00\00\00\00\00\00\00\01\1Fj\BFd\ED8n\ED\97\A7\DA\F4\F9?\E9\03O\18\00" }>, align 4
@_ZN4core3num7flt2dec8strategy6dragon10POW10TO12817h9dc62f1c40cc3977E = internal constant <{ [56 x i8] }> <{ [56 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01>\95.\09\99\DF\03\FD8\15\0F/\E4t#\EC\F5\CF\D3\08\DC\04\C4\DA\B0\CD\BC\19\7F3\A6\03&\1F\E9N\02\00\00" }>, align 4
@_ZN4core3num7flt2dec8strategy6dragon10POW10TO25617h699994208bdbd6a4E = internal constant <{ [108 x i8] }> <{ [108 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01|.\98[\87\D3\BEr\9F\D9\D8\87/\15\12\C6P\DEkpnJ\CF\0F\D8\95\D5nq\B2&\B0f\C6\AD$6\15\1DZ\D3B<\0ET\FFc\C0sU\CC\17\EF\F9e\F2(\BCU\F7\C7\DC\80\DC\EDn\F4\CE\EF\DC_\F7S\05\00" }>, align 4
@alloc_3df44f283fd6a70e1bbcbda5b2d9af87 = private unnamed_addr constant <{ [133 x i8] }> <{ [133 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/flt2dec/strategy/dragon.rs" }>, align 1
@alloc_c409a38eb575aa546cabd2a6f0425ac8 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"assertion failed: d.mant > 0" }>, align 1
@alloc_5cc1eb1caffbf827f90c9e6e75ccc76a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00u\00\00\00\05\00\00\00" }>, align 8
@alloc_dad2d05688d54952968b46c5ac62bf81 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"assertion failed: d.minus > 0" }>, align 1
@alloc_26dbfe68dd0a79aafdf2bf6d406c347e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00v\00\00\00\05\00\00\00" }>, align 8
@alloc_e907cf7f2c3d0506ab2e9c56f723841f = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"assertion failed: d.plus > 0" }>, align 1
@alloc_9da16fd820ef9daf69ed937a50242cb5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00w\00\00\00\05\00\00\00" }>, align 8
@alloc_b4d8a7e23661e4b0ba3ffdc9c3b5b80b = private unnamed_addr constant <{ [54 x i8] }> <{ [54 x i8] c"assertion failed: d.mant.checked_add(d.plus).is_some()" }>, align 1
@alloc_fbe16a257ddb53da0cee8b925e53100f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00x\00\00\00\05\00\00\00" }>, align 8
@alloc_21d39b6f321ea2fcbb67d5e2a3e533eb = private unnamed_addr constant <{ [55 x i8] }> <{ [55 x i8] c"assertion failed: d.mant.checked_sub(d.minus).is_some()" }>, align 1
@alloc_33fc8b4b738427d15c71b10d5292c8b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00y\00\00\00\05\00\00\00" }>, align 8
@alloc_0bc0b5856a47707b2fef25d0f63b892f = private unnamed_addr constant <{ [45 x i8] }> <{ [45 x i8] c"assertion failed: buf.len() >= MAX_SIG_DIGITS" }>, align 1
@alloc_0f241ddd48314a55f59fb809947e8aad = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00z\00\00\00\05\00\00\00" }>, align 8
@alloc_674ef302d495cc7f3c0e726df86c8355 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\C1\00\00\00\09\00\00\00" }>, align 8
@alloc_db6ef9ce821b2917b42acbad27131e7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\F9\00\00\00W\00\00\00" }>, align 8
@alloc_a031f378c48cb8ce155234921dc39a5b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\FA\00\00\00\0D\00\00\00" }>, align 8
@alloc_008e6e4083b00b41b779d984666c7f6d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\01\01\00\006\00\00\00" }>, align 8
@alloc_d0af3a6c9258bd60065e3a8b721ae73d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\0A\01\00\00\05\00\00\00" }>, align 8
@alloc_1ef3c5a7e3b2f14ca87e38ceb841f892 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\0B\01\00\00\05\00\00\00" }>, align 8
@alloc_b7b6d01bb96402a26f4ec6fc309ebb0e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\0C\01\00\00\05\00\00\00" }>, align 8
@alloc_88c91d0c4d3f1ceef6b4260919c0de04 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\0D\01\00\00\05\00\00\00" }>, align 8
@alloc_b98476f062a5f068bd3b5e86b58e4237 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\0E\01\00\00\05\00\00\00" }>, align 8
@alloc_8821998f047ca62cad40e6bc4e4d87c4 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"\01" }>, align 1
@alloc_914b2c69d7eca30497b9feaf15ac92f1 = private unnamed_addr constant <{ [1 x i8] }> zeroinitializer, align 1
@alloc_92ced5dfcfb0f2fc1d23fe89434b65a7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00q\01\00\00$\00\00\00" }>, align 8
@alloc_ad80618beeaaee25f41921bb4639e1c0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00v\01\00\00W\00\00\00" }>, align 8
@alloc_af213fbe1f8b667663cab07c5828e36a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00\83\01\00\006\00\00\00" }>, align 8
@alloc_2a61ef805957958b13a8191de1982b44 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00e\01\00\00\0D\00\00\00" }>, align 8
@alloc_e23d7dd1a46a59eb5b914f7613ceae0c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00K\01\00\00\22\00\00\00" }>, align 8
@alloc_9bb74939b23cd8de660b1dfbc3b73792 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3df44f283fd6a70e1bbcbda5b2d9af87, [16 x i8] c"\85\00\00\00\00\00\00\00O\01\00\00I\00\00\00" }>, align 8
@_ZN4core3num7flt2dec8strategy5grisu12CACHED_POW1017habfd8047efd24b90E = dso_local local_unnamed_addr constant <{ [1296 x i8] }> <{ [1296 x i8] c"\DFE\1A=\03\CF\1A\E6\C1\FB\CC\FE\00\00\00\00\CA\C6\9A\C7\17\FEp\AB\DC\FB\D4\FE\00\00\00\00O\DC\BC\BE\FC\B1w\FF\F6\FB\DC\FE\00\00\00\00\0C\D6kA\EF\91V\BE\11\FC\E4\FE\00\00\00\00<\FC\7F\90\AD\1F\D0\8D,\FC\EC\FE\00\00\00\00\83\9AU1(\\Q\D3F\FC\F4\FE\00\00\00\00\B5\C9\A6\AD\8F\ACq\9Da\FC\FC\FE\00\00\00\00\CB\8B\EE#w\22\9C\EA{\FC\04\FF\00\00\00\00mSx@\91I\CC\AE\96\FC\0C\FF\00\00\00\00W\CE\B6]y\12<\82\B1\FC\14\FF\00\00\00\007V\FBM6\94\10\C2\CB\FC\1C\FF\00\00\00\00O\98H8o\EA\96\90\E6\FC$\FF\00\00\00\00\C7:\82%\CB\85t\D7\00\FD,\FF\00\00\00\00\F4\97\BF\97\CD\CF\86\A0\1B\FD4\FF\00\00\00\00\E5\AC*\17\98\0A4\EF5\FD<\FF\00\00\00\00\8E\B25*\FBg8\B2P\FDD\FF\00\00\00\00;?\C6\D2\DF\D4\C8\84k\FDL\FF\00\00\00\00\BA\CD\D3\1A'D\DD\C5\85\FDT\FF\00\00\00\00\96\C9%\BB\CE\9Fk\93\A0\FD\\\FF\00\00\00\00\84\A5b}$l\AC\DB\BA\FDd\FF\00\00\00\00\F6\DA_\0DXf\AB\A3\D5\FDl\FF\00\00\00\00&\F1\C3\DE\93\F8\E2\F3\EF\FDt\FF\00\00\00\00\B8\80\FF\AA\A8\AD\B5\B5\0A\FE|\FF\00\00\00\00\8BJ|l\05_b\87%\FE\84\FF\00\00\00\00S0\C14`\FF\BC\C9?\FE\8C\FF\00\00\00\00U&\BA\91\8C\85N\96Z\FE\94\FF\00\00\00\00\BD~)p$w\F9\DFt\FE\9C\FF\00\00\00\00\8F\B8\E5\B8\9F\BD\DF\A6\8F\FE\A4\FF\00\00\00\00\94}t\88\CF_\A9\F8\A9\FE\AC\FF\00\00\00\00\CF\9B\A8\8F\93pD\B9\C4\FE\B4\FF\00\00\00\00k\15\0F\BF\F8\F0\08\8A\DF\FE\BC\FF\00\00\00\00\B611eU%\B0\CD\F9\FE\C4\FF\00\00\00\00\AC\7F{\D0\C6\E2?\99\14\FF\CC\FF\00\00\00\00\06;+*\C4\10\\\E4.\FF\D4\FF\00\00\00\00\D3\92si\99$$\AAI\FF\DC\FF\00\00\00\00\0E\CA\00\83\F2\B5\87\FDc\FF\E4\FF\00\00\00\00\EB\1A\11\92d\08\E5\BC~\FF\EC\FF\00\00\00\00\CC\88Po\09\CC\BC\8C\99\FF\F4\FF\00\00\00\00,e\19\E2X\17\B7\D1\B3\FF\FC\FF\00\00\00\00\00\00\00\00\00\00@\9C\CE\FF\04\00\00\00\00\00\00\00\00\00\10\A5\D4\E8\E8\FF\0C\00\00\00\00\00\00\00b\AC\C5\EBx\AD\03\00\14\00\00\00\00\00\84\09\94\F8x9?\81\1E\00\1C\00\00\00\00\00\B3\15\07\C9{\CE\97\C08\00$\00\00\00\00\00p\\\EA{\CE2~\8FS\00,\00\00\00\00\00h\80\E9\AB\A48\D2\D5m\004\00\00\00\00\00E\22\9A\17&'O\9F\88\00<\00\00\00\00\00'\FB\C4\D41\A2c\ED\A2\00D\00\00\00\00\00\A8\AD\C8\8C8e\DE\B0\BD\00L\00\00\00\00\00\DBe\AB\1A\8E\08\C7\83\D8\00T\00\00\00\00\00\9A\1DqB\F9\1D]\C4\F2\00\\\00\00\00\00\00X\E7\1B\A6,iM\92\0D\01d\00\00\00\00\00\EA\8Dp\1Ad\EE\01\DA'\01l\00\00\00\00\00Jw\EF\9A\99\A3m\A2B\01t\00\00\00\00\00\85k}\B4{x\09\F2\\\01|\00\00\00\00\00w\18\DDy\A1\E4T\B4w\01\84\00\00\00\00\00\C2\C5\9B[\92\86[\86\92\01\8C\00\00\00\00\00=]\96\C8\C5S5\C8\AC\01\94\00\00\00\00\00\B3\A0\97\FA\\\B4*\95\C7\01\9C\00\00\00\00\00\E3_\A0\99\BD\9FF\DE\E1\01\A4\00\00\00\00\00%\8C9\DB4\C2\9B\A5\FC\01\AC\00\00\00\00\00\\\9F\98\A3r\9A\C6\F6\16\02\B4\00\00\00\00\00\CE\BE\E9TS\BF\DC\B71\02\BC\00\00\00\00\00\E2A\22\F2\17\F3\FC\88L\02\C4\00\00\00\00\00\A5x\\\D3\9B\CE \CCf\02\CC\00\00\00\00\00\DFS!{\F3Z\16\98\81\02\D4\00\00\00\00\00:0\1F\97\DC\B5\A0\E2\9B\02\DC\00\00\00\00\00\96\B3\E3\\S\D1\D9\A8\B6\02\E4\00\00\00\00\00<D\A7\A4\D9|\9B\FB\D0\02\EC\00\00\00\00\00\10D\A4\A7LLv\BB\EB\02\F4\00\00\00\00\00\1A\9C@\B6\EF\8E\AB\8B\06\03\FC\00\00\00\00\00,\84W\A6\10\EF\1F\D0 \03\04\01\00\00\00\00)1\91\E9\E5\A4\10\9B;\03\0C\01\00\00\00\00\9D\0C\9C\A1\FB\9B\10\E7U\03\14\01\00\00\00\00)\F4;b\D9 (\ACp\03\1C\01\00\00\00\00\85\CF\A7z^KD\80\8B\03$\01\00\00\00\00-\DD\AC\03@\E4!\BF\A5\03,\01\00\00\00\00\8F\FFD^/\9Cg\8E\C0\034\01\00\00\00\00A\B8\8C\9C\9D\173\D4\DA\03<\01\00\00\00\00\A9\1B\E3\B4\92\DB\19\9E\F5\03D\01\00\00\00\00\D9w\DF\BAn\BF\96\EB\0F\04L\01\00\00\00\00" }>, align 8
@alloc_309a1e8999600dd6be4e4517c0ff6756 = private unnamed_addr constant <{ [132 x i8] }> <{ [132 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/flt2dec/strategy/grisu.rs" }>, align 1
@alloc_8da4cfc057000f84a5d40d5f2d2dba03 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00}\00\00\00\15\00\00\00" }>, align 8
@alloc_0ed4241cbcc506705c607e8269190e1d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\A9\00\00\00\05\00\00\00" }>, align 8
@alloc_70099913ae72143d3e87f6588458aa00 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\AA\00\00\00\05\00\00\00" }>, align 8
@alloc_0a273f631148aeb0eaf53f35df7ea817 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\AB\00\00\00\05\00\00\00" }>, align 8
@alloc_1d9c1ecd669a9f61c30ccfefcd5c88b2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\AC\00\00\00\05\00\00\00" }>, align 8
@alloc_32dbe0e078e628f9c51945b0dcb4ec72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\AD\00\00\00\05\00\00\00" }>, align 8
@alloc_76dfd48a23fb119df1fb2e5e9eff2bdb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\AE\00\00\00\05\00\00\00" }>, align 8
@alloc_cccc358e79aacda60c6422597935870f = private unnamed_addr constant <{ [45 x i8] }> <{ [45 x i8] c"assertion failed: d.mant + d.plus < (1 << 61)" }>, align 1
@alloc_c89557152ef384c14c0d38061d78b600 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\AF\00\00\00\05\00\00\00" }>, align 8
@alloc_37fe7639a1dc87f4dcc22d0f139e4f75 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\0A\01\00\00\11\00\00\00" }>, align 8
@alloc_48261b1611ecede33c0c92b7875df618 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\0D\01\00\00\09\00\00\00" }>, align 8
@alloc_242194fb484f2721f76102e90b8c3c64 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00@\01\00\00\09\00\00\00" }>, align 8
@alloc_3ad850dde8d2543d685480069c661ba9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00G\01\00\00E\00\00\00" }>, align 8
@alloc_3f52c91c2fd9f42bb7f467062c554056 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\16\01\00\00E\00\00\00" }>, align 8
@alloc_ca9d4653b40d82b40dfc1398082ed3f4 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"assertion failed: !buf.is_empty()" }>, align 1
@alloc_246a68f6a9bf93dc301681ea990d929a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00n\01\00\00\09\00\00\00" }>, align 8
@alloc_2ae68d457b73ab8493014da7c13e4977 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\DC\01\00\00\05\00\00\00" }>, align 8
@alloc_295e16bf3f60d74bdb1a1f10bf7ac331 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"assertion failed: d.mant < (1 << 61)" }>, align 1
@alloc_4d8756c46a726bd01827bb64d12235ad = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\DD\01\00\00\05\00\00\00" }>, align 8
@5 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"\01\00\00\00\0A\00\00\00d\00\00\00\E8\03\00\00\10'\00\00\A0\86\01\00@B\0F\00\80\96\98\00\00\E1\F5\05\00\CA\9A;" }>, align 4
@alloc_49c8994ccd61608fdae67202430eadfe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\003\02\00\00\11\00\00\00" }>, align 8
@alloc_0b6449ec51c50d9d2b94eaf61f5580c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\006\02\00\00\09\00\00\00" }>, align 8
@alloc_a371507e15caeb03ef0e3b36d136aac9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00l\02\00\00\09\00\00\00" }>, align 8
@alloc_b424ca81a227609c9662a20e23317651 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\DE\01\00\00\05\00\00\00" }>, align 8
@alloc_9be83a8e13570a8d0ed62e86accab553 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\E3\02\00\00N\00\00\00" }>, align 8
@alloc_81da641b4d19c6db653d7a6f9b1dd6f5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\EF\02\00\00J\00\00\00" }>, align 8
@alloc_9feb6241535bcb50163c0a91d24674bb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_309a1e8999600dd6be4e4517c0ff6756, [16 x i8] c"\84\00\00\00\00\00\00\00\CC\02\00\00J\00\00\00" }>, align 8
@alloc_5195e31dfe5a2b2276eeacd7066b4291 = private unnamed_addr constant <{ [121 x i8] }> <{ [121 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/flt2dec/mod.rs" }>, align 1
@alloc_d22d7a1d98bc2fa22510d3a67590eba0 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"assertion failed: buf[0] > b'0'" }>, align 1
@alloc_f7d9a06852df98c613fc30b93d4f9d0c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\BD\00\00\00\05\00\00\00" }>, align 8
@alloc_70fb27be1cc3d418779153a69d1fd1de = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c"assertion failed: parts.len() >= 4" }>, align 1
@alloc_bd18d1e9365208c6152ecc6adc2b1e7c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\BE\00\00\00\05\00\00\00" }>, align 8
@alloc_0f52f98e9fa44caf6668aeb0b1c94ca5 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"." }>, align 1
@alloc_19fc8a077f7b1dd5dd455aa49212969e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\E1\00\00\008\00\00\00" }>, align 8
@alloc_56b92abae5c87f18f837a9b2ee1659aa = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0." }>, align 1
@alloc_c43820b6611c26250a40e6b4fd4eae79 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\BC\00\00\00\05\00\00\00" }>, align 8
@alloc_52d2cee8fa66a2af777430a9d99fb2d2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\0C\01\00\00\05\00\00\00" }>, align 8
@alloc_66ebf8aad3a2977e71055354e0514bbc = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c"assertion failed: parts.len() >= 6" }>, align 1
@alloc_394b6eecb7f679e3ce8b4c6b8e38ab66 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\0D\01\00\00\05\00\00\00" }>, align 8
@alloc_3967fab90e308ff55f79d60d61030a62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\16\01\00\008\00\00\00" }>, align 8
@alloc_c1fa64f4e819a506b7859bc956f830ca = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"e" }>, align 1
@alloc_c92bab2dec2582f45f478f51a76e64ac = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"E" }>, align 1
@alloc_f9bc894b0ffc7d53cb08367551f5e4a7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"e-" }>, align 1
@alloc_67f6e8fa0092f83290ab6f2828a97087 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"E-" }>, align 1
@alloc_e3403077f857e25366219e2179712008 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\0B\01\00\00\05\00\00\00" }>, align 8
@alloc_3bb2650aa074fcfb8c10a9c40791bfbc = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"-" }>, align 1
@alloc_88439313272f114aafb8d5d45088d925 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"+" }>, align 1
@alloc_f4c0ac4aa0876a7dfbc0c9fb3bfc3258 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00i\01\00\00\05\00\00\00" }>, align 8
@alloc_eb6a02a0c2f3d49914d10620e2883978 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00j\01\00\00\05\00\00\00" }>, align 8
@alloc_6dc902770b3728786f1603e430305586 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"NaN" }>, align 1
@alloc_6c433d3c07b7c6453f8a17b49b46c496 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"inf" }>, align 1
@alloc_dda1ee2b88b89b9cdac753eef7988035 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"0" }>, align 1
@alloc_6272ab11ef71758f53122e0d231c53e1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\B4\01\00\00\05\00\00\00" }>, align 8
@alloc_313b659ee9cd4a8bca6b8b1b213f8814 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\B5\01\00\00\05\00\00\00" }>, align 8
@alloc_01a14d5a494fc4efaf9c22ca423f1867 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"assertion failed: dec_bounds.0 <= dec_bounds.1" }>, align 1
@alloc_416af99c00bc31ee7f515963d36a74fe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\B6\01\00\00\05\00\00\00" }>, align 8
@alloc_bb4834bcf17433df7246633d7e9ec4c0 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"0e0" }>, align 1
@alloc_c37b0fec0162c102a8af4e529a7ba22b = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"0E0" }>, align 1
@alloc_808c084a6bedf4ea53944e458624b1cc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\10\02\00\00\05\00\00\00" }>, align 8
@alloc_d9b104aa62ebf5c32480a41eec877503 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"assertion failed: ndigits > 0" }>, align 1
@alloc_3586b249c39192d15cfd38294ef5a11f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\11\02\00\00\05\00\00\00" }>, align 8
@alloc_1f06cf0730f7e279ded177f1c30ff6a3 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"e0" }>, align 1
@alloc_23b514e982326b62c490bda33406c0a0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"E0" }>, align 1
@alloc_d6a4652d79721ef02808efe19f997d0f = private unnamed_addr constant <{ [61 x i8] }> <{ [61 x i8] c"assertion failed: buf.len() >= ndigits || buf.len() >= maxlen" }>, align 1
@alloc_ba862bf5fc2b453d4674e76de400b2ca = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\006\02\00\00\0D\00\00\00" }>, align 8
@alloc_9cefcaacba6254380a1a91a7822d412c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\009\02\00\00<\00\00\00" }>, align 8
@alloc_277ad8952ec8833856dc9f4dd99d06aa = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00[\02\00\00\05\00\00\00" }>, align 8
@alloc_3a4326b7258a32f31b14bf8e84a074e3 = private unnamed_addr constant <{ [37 x i8] }> <{ [37 x i8] c"assertion failed: buf.len() >= maxlen" }>, align 1
@alloc_fc2edf17f3dbe6f2aeed0f392bae5ede = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\7F\02\00\00\0D\00\00\00" }>, align 8
@alloc_f0ce75b7daaff4e6a2d2eaa77c20ec86 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5195e31dfe5a2b2276eeacd7066b4291, [16 x i8] c"y\00\00\00\00\00\00\00\85\02\00\00<\00\00\00" }>, align 8
@alloc_3c0f33fc356b10b2a9b4796875d09779 = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/fmt.rs" }>, align 1
@alloc_63fea60f69591f3a3f71caea2273dba8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\002\00\00\00&\00\00\00" }>, align 8
@alloc_da3d9da20069dd536c19712c3960cc1a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\007\00\00\00!\00\00\00" }>, align 8
@alloc_8d1a7972c5fbc9f45ca3b0ea9a0e6434 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\00=\00\00\00\18\00\00\00" }>, align 8
@alloc_4b4a0835b1e855c60eb1b85df2523c7f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\00=\00\00\00&\00\00\00" }>, align 8
@alloc_5eb508005193a34b540928216bfe9f53 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\00c\00\00\00\0C\00\00\00" }>, align 8
@alloc_b0811e9eb54f567c55f1ae5f4c878990 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\00c\00\00\00 \00\00\00" }>, align 8
@alloc_25f106618c5b4f24a712c0cc2fac4ac5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3c0f33fc356b10b2a9b4796875d09779, [16 x i8] c"q\00\00\00\00\00\00\00g\00\00\00*\00\00\00" }>, align 8
@alloc_9dee83ea5582b9ec5b4a46a1bb11a9af = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"out of range integral type conversion attempted" }>, align 1
@alloc_846067d0882ee37794f95511f0c814f6 = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c"cannot parse integer from empty string" }>, align 1
@alloc_5a21d8f340b8d98a7d0a3b8ac73c0cac = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"invalid digit found in string" }>, align 1
@alloc_6123d35c5f0d0e74905e1d895726fe07 = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c"number too large to fit in target type" }>, align 1
@alloc_78096fa035826a35dc3bf26af6626542 = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c"number too small to fit in target type" }>, align 1
@alloc_006be5479f8ca81c0a699de7247c03b1 = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c"number would be zero for non-zero type" }>, align 1
@alloc_2bba3a9e2926c8d8326e6062fbf6d000 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"argument of integer logarithm must be positive" }>, align 1
@alloc_b69f7e82c913681ee37b85c7e230716c = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2bba3a9e2926c8d8326e6062fbf6d000, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_7eec19d3416e3575f65ca3f5643d5a84 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"attempt to add with overflow" }>, align 1
@alloc_4bc86246c974efa1b2fe3c313f7ad45b = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_7eec19d3416e3575f65ca3f5643d5a84, [8 x i8] c"\1C\00\00\00\00\00\00\00" }>, align 8
@alloc_4668a6a56031a745778990d4b3d270b1 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"attempt to subtract with overflow" }>, align 1
@alloc_8e08b6342816b7833945ba3643875757 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_4668a6a56031a745778990d4b3d270b1, [8 x i8] c"!\00\00\00\00\00\00\00" }>, align 8
@alloc_1482d7dc779f3e37c63e31d28eda18b3 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"attempt to multiply with overflow" }>, align 1
@alloc_52049cc1db438122c924fa30809efc85 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_1482d7dc779f3e37c63e31d28eda18b3, [8 x i8] c"!\00\00\00\00\00\00\00" }>, align 8
@alloc_53373e7bf1672ead70cfd13856444d77 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"attempt to divide with overflow" }>, align 1
@alloc_b041811f39d2ecd4cc241c597675070f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_53373e7bf1672ead70cfd13856444d77, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_599e5fadb23840e5c6ed2947a419eefa = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"attempt to calculate the remainder with overflow" }>, align 1
@alloc_077bb3c1f45593e28b6719c6ddb80431 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_599e5fadb23840e5c6ed2947a419eefa, [8 x i8] c"0\00\00\00\00\00\00\00" }>, align 8
@alloc_5eef71d104abe15a086a0c4d44c034c3 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"attempt to negate with overflow" }>, align 1
@alloc_aacb10a519688455f52fdf3b3c1930c0 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_5eef71d104abe15a086a0c4d44c034c3, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_53b7c2e50e2cec3eca67f872cc62c959 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"attempt to shift right with overflow" }>, align 1
@alloc_8c023836852a747169de7a6faab27e1a = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_53b7c2e50e2cec3eca67f872cc62c959, [8 x i8] c"$\00\00\00\00\00\00\00" }>, align 8
@alloc_9f8e76db6a71f2507809208910629059 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"attempt to shift left with overflow" }>, align 1
@alloc_493bf43fb5563c84a1740604f632a446 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_9f8e76db6a71f2507809208910629059, [8 x i8] c"#\00\00\00\00\00\00\00" }>, align 8
@alloc_acc07c27ef6f2792acb7f325aa57b22e = private unnamed_addr constant <{ [51 x i8] }> <{ [51 x i8] c"from_str_radix_int: must lie in the range `[2, 36]`" }>, align 1
@alloc_9c0f3f0bc74d16b6efbd51b4562f2e38 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_acc07c27ef6f2792acb7f325aa57b22e, [8 x i8] c"3\00\00\00\00\00\00\00" }>, align 8
@alloc_b622c3be6eecd51f6fcba62140bcdc7f = private unnamed_addr constant <{ [60 x i8] }> <{ [60 x i8] c"from_str_radix_int: must lie in the range `[2, 36]` - found " }>, align 1
@alloc_d81bfac4353fac6d355b96e6e3c01fca = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_b622c3be6eecd51f6fcba62140bcdc7f, [8 x i8] c"<\00\00\00\00\00\00\00" }>, align 8
@alloc_e58ee6f9ae9af55f9e0c07569f67c528 = private unnamed_addr constant <{ [122 x i8] }> <{ [122 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/mem/maybe_uninit.rs" }>, align 1
@alloc_9d6159ae46ac15724d69f242996f6727 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e58ee6f9ae9af55f9e0c07569f67c528, [16 x i8] c"z\00\00\00\00\00\00\00,\04\00\00\0E\00\00\00" }>, align 8
@alloc_c44480ea18c6f73082398dc8463e1d47 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c" (1 << " }>, align 1
@alloc_9e3f62b0e6490cc45676dc85f910c2d0 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_420f18a71a13306f2e1417d123ec3ab0 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr @alloc_c44480ea18c6f73082398dc8463e1d47, [8 x i8] c"\07\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_16b904f64f1d82ec04a9032c7f3bdf55 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Request" }>, align 1
@alloc_07656b3a0de61ce5c628545e169e4a19 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c".." }>, align 1
@alloc_5b045408385ad7c4e3ee698a70eafaea = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_07656b3a0de61ce5c628545e169e4a19, [8 x i8] c"\02\00\00\00\00\00\00\00" }>, align 8
@alloc_d26aedab12deb72fc81845f912a02fd7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Any" }>, align 1
@6 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"0123456789abcdef" }>, align 1
@alloc_31bd250988912c267f9d9d12e18529e3 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"EscapeDefault" }>, align 1
@alloc_a0268f573fc142a35b4a9d59c73ea959 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"BorrowError" }>, align 1
@alloc_c0920de098eef8429cbedbdf07f52a21 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"already mutably borrowed" }>, align 1
@alloc_82b20ed3e82704631525108ade6fdcc0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"BorrowMutError" }>, align 1
@alloc_2f00c1cd56099612434176773c401d19 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"already borrowed" }>, align 1
@alloc_fde0a8850aa7df7b58bfcbdf1080f47c = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"already borrowed: " }>, align 1
@alloc_70895e547f73f0034385b943d0cae1b5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_fde0a8850aa7df7b58bfcbdf1080f47c, [8 x i8] c"\12\00\00\00\00\00\00\00" }>, align 8
@alloc_3c6263deed5268cfda1eb730ccabbb91 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"already mutably borrowed: " }>, align 1
@alloc_2758da23e108e10e7b3cec157c6702c8 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_3c6263deed5268cfda1eb730ccabbb91, [8 x i8] c"\1A\00\00\00\00\00\00\00" }>, align 8
@alloc_fa2c1ef78bf2a35b5e3b6c1888f98496 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"cannot parse char from empty string" }>, align 1
@alloc_fc8ef69163df68eb9281f7c45931efc1 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"too many characters in string" }>, align 1
@alloc_ac142714f3f44a54ac81ef239fe0d942 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"converted integer out of range for `char`" }>, align 1
@alloc_7110b3879965a970bea36ce3545dff9c = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"unpaired surrogate found: " }>, align 1
@alloc_12b66b2648bb1ea953a5119b2b7cae16 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_7110b3879965a970bea36ce3545dff9c, [8 x i8] c"\1A\00\00\00\00\00\00\00" }>, align 8
@alloc_12a74e5cad85d95769738a68ddcbedbf = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"to_digit: radix is too high (maximum 36)" }>, align 1
@alloc_04bc4679429b8d302f58b2e3b25a87e5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_12a74e5cad85d95769738a68ddcbedbf, [8 x i8] c"(\00\00\00\00\00\00\00" }>, align 8
@alloc_5fcab322735970ea26c612259733e7e8 = private unnamed_addr constant <{ [118 x i8] }> <{ [118 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/char/methods.rs" }>, align 1
@alloc_246633c48efab06d5f847a2c05f4cf4b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5fcab322735970ea26c612259733e7e8, [16 x i8] c"v\00\00\00\00\00\00\00\7F\01\00\00\0D\00\00\00" }>, align 8
@alloc_3f8d513e850bd523909efffe41de2319 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_5fcab322735970ea26c612259733e7e8, [16 x i8] c"v\00\00\00\00\00\00\00\05\07\00\00\0D\00\00\00" }>, align 8
@alloc_51f9078532ad68d9e586f7ca1258b17e = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"unicode code point out of range" }>, align 1
@alloc_3bf47d319e7947910f2d36b4cfe3a73b = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"data provided contains an interior nul byte" }>, align 1
@alloc_3412ac35c3cedf13fa8186649587ae51 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"data provided is not nul terminated" }>, align 1
@alloc_3e7ac571998173021eedf1f0da1c3b94 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"data provided does not contain a nul" }>, align 1
@alloc_5b4225057250e5c4a55432a8f01629bd = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_3e7ac571998173021eedf1f0da1c3b94, [8 x i8] c"$\00\00\00\00\00\00\00" }>, align 8
@alloc_cf46f026acc4d198a9acedc9bd1a66b2 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"\22" }>, align 1
@alloc_498afbfac74e9b1c20767da8d8b1710f = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_cf46f026acc4d198a9acedc9bd1a66b2, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_cf46f026acc4d198a9acedc9bd1a66b2, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_65beb22f2cfa5105aaa9080ae099b5c4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c" at byte pos " }>, align 1
@alloc_688b14b8240cc022cf79f1106afe98af = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_65beb22f2cfa5105aaa9080ae099b5c4, [8 x i8] c"\0D\00\00\00\00\00\00\00" }>, align 8
@alloc_e2c52bbfdf9a09789bdab2170f30798d = private unnamed_addr constant <{ [115 x i8] }> <{ [115 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/ffi/c_str.rs" }>, align 1
@alloc_ff14e37f6f1aba9443ac1cb2670a5d52 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e2c52bbfdf9a09789bdab2170f30798d, [16 x i8] c"s\00\00\00\00\00\00\00\B6\01\00\00*\00\00\00" }>, align 8
@alloc_2b2242bb776b122973b9892a8e89963f = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"input contained interior nul" }>, align 1
@alloc_fe77e9314670a6c4f712372a2be1a0e6 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2b2242bb776b122973b9892a8e89963f, [8 x i8] c"\1C\00\00\00\00\00\00\00" }>, align 8
@alloc_17297149f079dab8dc84db54ea19215c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e2c52bbfdf9a09789bdab2170f30798d, [16 x i8] c"s\00\00\00\00\00\00\00\BC\01\00\00\11\00\00\00" }>, align 8
@alloc_cd31ffb74b6dab701e1dff5e32035277 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"input was not nul-terminated" }>, align 1
@alloc_0d994d973b90751b8b54367d0666a1b4 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_cd31ffb74b6dab701e1dff5e32035277, [8 x i8] c"\1C\00\00\00\00\00\00\00" }>, align 8
@alloc_2c20a4bad35729a56253510643193b80 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e2c52bbfdf9a09789bdab2170f30798d, [16 x i8] c"s\00\00\00\00\00\00\00\B6\01\00\00\0D\00\00\00" }>, align 8
@alloc_0d83d512045009917eaea8323c5886f0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"c_void" }>, align 1
@alloc_c6bdb47b2ef0f07a1af161faadc8be94 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"va_list* " }>, align 1
@alloc_58d80f4af7151d5e99f7271d76f97abc = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_c6bdb47b2ef0f07a1af161faadc8be94, [8 x i8] c"\09\00\00\00\00\00\00\00" }>, align 8
@alloc_de92a5963e219667ac59970c386c8f06 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"BorrowedBuf" }>, align 1
@alloc_d224c7368796ed9f6be9efdb0f22409e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"init" }>, align 1
@vtable.0 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE" }>, align 8
@alloc_c3b593fa9eefbf432fdbc5e57f13461f = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"filled" }>, align 1
@alloc_9289ded3b2949af6e077cc5350cabde9 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"capacity" }>, align 1
@alloc_68ea1ac39efd9c5a4b2436ccb22bdf92 = private unnamed_addr constant <{ [124 x i8] }> <{ [124 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/net/display_buffer.rs" }>, align 1
@alloc_87e917d96d17db0ec31309bf3a4283ea = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_68ea1ac39efd9c5a4b2436ccb22bdf92, [16 x i8] c"|\00\00\00\00\00\00\00\16\00\00\00A\00\00\00" }>, align 8
@alloc_b94448d803ba50a4074915dbcee04a23 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_4406bf2ec596428d84e77a34433f6a1f = private unnamed_addr constant <{ [117 x i8] }> <{ [117 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/net/ip_addr.rs" }>, align 1
@alloc_2d1f68e291d19e74ef7a657def2dbcc2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4406bf2ec596428d84e77a34433f6a1f, [16 x i8] c"u\00\00\00\00\00\00\002\04\00\00T\00\00\00" }>, align 8
@alloc_b99730e73100e73a81f4fbfe74b3821d = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer }>, align 8
@alloc_dc17645a2a1a3913dfed860b9d9a8de1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4406bf2ec596428d84e77a34433f6a1f, [16 x i8] c"u\00\00\00\00\00\00\00\CF\07\00\00%\00\00\00" }>, align 8
@alloc_dd0cf38e1da5b702246ce1559579b9d4 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"::ffff:" }>, align 1
@alloc_7a086ee6a1eaafcc05d1120af6861a9a = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_dd0cf38e1da5b702246ce1559579b9d4, [8 x i8] c"\07\00\00\00\00\00\00\00" }>, align 8
@alloc_3557bfbb4689b9d5c9708bbad2d86c27 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4406bf2ec596428d84e77a34433f6a1f, [16 x i8] c"u\00\00\00\00\00\00\00\C3\07\00\00.\00\00\00" }>, align 8
@alloc_0078f96ecbe246c9d8cda3cf01c437ac = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"::" }>, align 1
@alloc_6d5ec4fbfc5ea3f4e4afe9e74fdf4320 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4406bf2ec596428d84e77a34433f6a1f, [16 x i8] c"u\00\00\00\00\00\00\00\C5\07\00\00.\00\00\00" }>, align 8
@alloc_e123d77479c0512aaa878e55bab703e8 = private unnamed_addr constant <{ [116 x i8] }> <{ [116 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/net/parser.rs" }>, align 1
@alloc_7cf7fb1b4d5f910351ac35c8a2d6854d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e123d77479c0512aaa878e55bab703e8, [16 x i8] c"t\00\00\00\00\00\00\00\CB\00\00\00\19\00\00\00" }>, align 8
@alloc_e838c2f8eb4e7f8544cef533464f3c87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e123d77479c0512aaa878e55bab703e8, [16 x i8] c"t\00\00\00\00\00\00\00\CC\00\00\00\19\00\00\00" }>, align 8
@alloc_a108faab95a5cdc1ec6806cfdcb8faba = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e123d77479c0512aaa878e55bab703e8, [16 x i8] c"t\00\00\00\00\00\00\00\F3\00\00\00:\00\00\00" }>, align 8
@alloc_bbca8edea298eaea151eb630ddabbfc1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e123d77479c0512aaa878e55bab703e8, [16 x i8] c"t\00\00\00\00\00\00\00\F6\00\00\00\11\00\00\00" }>, align 8
@alloc_f8af65c890e3dada976225b178f2a7f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e123d77479c0512aaa878e55bab703e8, [16 x i8] c"t\00\00\00\00\00\00\00\F6\00\00\00;\00\00\00" }>, align 8
@alloc_a3d0afa8ce5c8c1755905254c9fbcf63 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e123d77479c0512aaa878e55bab703e8, [16 x i8] c"t\00\00\00\00\00\00\00\F6\00\00\00&\00\00\00" }>, align 8
@alloc_21036db913c880142ffe99c9eb22f1a0 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"invalid IP address syntax" }>, align 1
@alloc_6d469c85c0407cd7843e475fa590e354 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"invalid IPv4 address syntax" }>, align 1
@alloc_256a44fe660a9e29374c5e955649c7b2 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"invalid IPv6 address syntax" }>, align 1
@alloc_2e64f5dd1ce1eec3c0204298785766e8 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"invalid socket address syntax" }>, align 1
@alloc_d4d26497399c1856bb2fbe4e0464c6d6 = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c"invalid IPv4 socket address syntax" }>, align 1
@alloc_7624ccbb902409d50c276bca66ad9068 = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c"invalid IPv6 socket address syntax" }>, align 1
@alloc_3b8c95b91c663a5a9387bddd44e7b465 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c":" }>, align 1
@alloc_53bbcdd97572d2c3c09f92b4c4bff4ad = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr @alloc_3b8c95b91c663a5a9387bddd44e7b465, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_94d11b2c9309da7a6597dde5af920de0 = private unnamed_addr constant <{ [121 x i8] }> <{ [121 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/net/socket_addr.rs" }>, align 1
@alloc_c57f0234f45d8b45b8710b0d758c6ee7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_94d11b2c9309da7a6597dde5af920de0, [16 x i8] c"y\00\00\00\00\00\00\00V\02\00\00:\00\00\00" }>, align 8
@alloc_036636151bab3754536335311c8d3ab8 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"[" }>, align 1
@alloc_25ce291bbb6eb3228db0e4869bccc670 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"]:" }>, align 1
@alloc_05b86cd6d3cf22525094b23d3e69c2b2 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_036636151bab3754536335311c8d3ab8, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_25ce291bbb6eb3228db0e4869bccc670, [8 x i8] c"\02\00\00\00\00\00\00\00" }>, align 8
@alloc_2be9c730310a4b826f0d624377ff08d4 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"%" }>, align 1
@alloc_a7490ae59103269ee0f7aecccaebe262 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_036636151bab3754536335311c8d3ab8, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_2be9c730310a4b826f0d624377ff08d4, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_25ce291bbb6eb3228db0e4869bccc670, [8 x i8] c"\02\00\00\00\00\00\00\00" }>, align 8
@alloc_3f0692c007db6b473fbacfb932ad2b99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_94d11b2c9309da7a6597dde5af920de0, [16 x i8] c"y\00\00\00\00\00\00\00x\02\00\00\0E\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@alloc_a00d8faf20e1b4436ce5584ec6ff9c46 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr @alloc_3b8c95b91c663a5a9387bddd44e7b465, [8 x i8] c"\01\00\00\00\00\00\00\00", ptr @alloc_3b8c95b91c663a5a9387bddd44e7b465, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@vtable.1 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h912ffe685d9a75a9E", [16 x i8] c"\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN36_$LT$T$u20$as$u20$core..any..Any$GT$7type_id17h3117c18defda5582E" }>, align 8
@alloc_87a02883f6528808543095da7acc5263 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"panicked at " }>, align 1
@alloc_49a1e817e911805af64bbc7efb390101 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"\0A" }>, align 1
@alloc_067b9ba80f785321fc2fb5155852c197 = private unnamed_addr constant <{ [115 x i8] }> <{ [115 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/panicking.rs" }>, align 1
@alloc_4ec681149f22b50227929d0e8ed148ca = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_067b9ba80f785321fc2fb5155852c197, [16 x i8] c"s\00\00\00\00\00\00\00\DB\00\00\00\05\00\00\00" }>, align 8
@alloc_bfe1651f82b039ff06379be7b7129e12 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_067b9ba80f785321fc2fb5155852c197, [16 x i8] c"s\00\00\00\00\00\00\00\E3\00\00\00\05\00\00\00" }>, align 8
@alloc_476509aa7047bd805d630c6546685797 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"explicit panic" }>, align 1
@alloc_54d8f1acec65f1280ef08958d98e8978 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_476509aa7047bd805d630c6546685797, [8 x i8] c"\0E\00\00\00\00\00\00\00" }>, align 8
@alloc_f2f9606e9b82d75e874d06d9df29097e = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"index out of bounds: the len is " }>, align 1
@alloc_76d890ba989561702f9019a9fadb3c27 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c" but the index is " }>, align 1
@alloc_3dfe0df6d4bab4d97eb8472abb9a649f = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_f2f9606e9b82d75e874d06d9df29097e, [8 x i8] c" \00\00\00\00\00\00\00", ptr @alloc_76d890ba989561702f9019a9fadb3c27, [8 x i8] c"\12\00\00\00\00\00\00\00" }>, align 8
@alloc_78297a7969b9c308e7b345781e10492e = private unnamed_addr constant <{ [62 x i8] }> <{ [62 x i8] c"misaligned pointer dereference: address must be a multiple of " }>, align 1
@alloc_e2c732ace28cbd2658df00288a3f7024 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c" but is " }>, align 1
@alloc_d258f99e2e3d1c9f2a0f0da07427bce5 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_78297a7969b9c308e7b345781e10492e, [8 x i8] c">\00\00\00\00\00\00\00", ptr @alloc_e2c732ace28cbd2658df00288a3f7024, [8 x i8] c"\08\00\00\00\00\00\00\00" }>, align 8
@alloc_6272adc2c29b515132bd8f11d13c7a32 = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c"panic in a function that cannot unwind" }>, align 1
@alloc_989469a1be49c9ef33179733cce6a26f = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"panic in a destructor during cleanup" }>, align 1
@alloc_21c9b2e22576edf7d5667a91a9e8c326 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_067b9ba80f785321fc2fb5155852c197, [16 x i8] c"s\00\00\00\00\00\00\00K\01\00\00\09\00\00\00" }>, align 8
@vtable.2 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf9c3dac293253c22E" }>, align 8
@vtable.3 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfadaa0306efb218bE" }>, align 8
@alloc_afe773f6aac346e81183863a42d1bf80 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"==" }>, align 1
@alloc_0052d85ea4a4ba787769bf683e9f0575 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"!=" }>, align 1
@alloc_cf04f28336c1420ddcf7f6488de62f68 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"matches" }>, align 1
@alloc_322a4a2d5f38205d9fdc8f598b5b112b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"assertion `left " }>, align 1
@alloc_1193fb21a9dc82f2449f0fe7499465db = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c" right` failed\0A  left: " }>, align 1
@alloc_36157bf2388d7d54c3f5b008d87393c3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"\0A right: " }>, align 1
@alloc_b47e81501020f96ad87aa5b7091b422a = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_322a4a2d5f38205d9fdc8f598b5b112b, [8 x i8] c"\10\00\00\00\00\00\00\00", ptr @alloc_1193fb21a9dc82f2449f0fe7499465db, [8 x i8] c"\17\00\00\00\00\00\00\00", ptr @alloc_36157bf2388d7d54c3f5b008d87393c3, [8 x i8] c"\09\00\00\00\00\00\00\00" }>, align 8
@alloc_b121e94a007b71a66178f33c0af0f574 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c" right` failed: " }>, align 1
@alloc_c7cb5265cf6b7690dfbe771fdc9c0f18 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"\0A  left: " }>, align 1
@alloc_4fbdc750fd813b0d1a3dc477ce996ad5 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_322a4a2d5f38205d9fdc8f598b5b112b, [8 x i8] c"\10\00\00\00\00\00\00\00", ptr @alloc_b121e94a007b71a66178f33c0af0f574, [8 x i8] c"\10\00\00\00\00\00\00\00", ptr @alloc_c7cb5265cf6b7690dfbe771fdc9c0f18, [8 x i8] c"\09\00\00\00\00\00\00\00", ptr @alloc_36157bf2388d7d54c3f5b008d87393c3, [8 x i8] c"\09\00\00\00\00\00\00\00" }>, align 8
@vtable.4 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h912ffe685d9a75a9E", [16 x i8] c"\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN70_$LT$core..num..error..TryFromIntError$u20$as$u20$core..fmt..Debug$GT$3fmt17h12d200579ed93558E" }>, align 8
@alloc_00ae4b301f7fab8ac9617c03fcbd7274 = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Result::unwrap()` on an `Err` value" }>, align 1
@vtable.5 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h912ffe685d9a75a9E", [16 x i8] c"\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN53_$LT$core..fmt..Error$u20$as$u20$core..fmt..Debug$GT$3fmt17h64199e53e78c0bceE" }>, align 8
@alloc_556e4180596b5b612bb6ed6c0cbb55e1 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c": " }>, align 1
@alloc_7fd13544aa69fcb3281c2adb95eede52 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr @alloc_556e4180596b5b612bb6ed6c0cbb55e1, [8 x i8] c"\02\00\00\00\00\00\00\00" }>, align 8
@vtable.6 = private unnamed_addr constant <{ ptr, [16 x i8], ptr, ptr, ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17hc3e5d5b2d0df035bE", ptr @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$10write_char17hb93fe0e791c6ac6fE", ptr @_ZN4core3fmt5Write9write_fmt17hb9a70d232c497d5fE }>, align 8
@alloc_7926774156b504d85a3c261767c6333c = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"    " }>, align 1
@alloc_d489acd672653f243aa3180bf673d856 = private unnamed_addr constant <{ [118 x i8] }> <{ [118 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs" }>, align 1
@alloc_fe2ddbdc622a788f5416063d1e8d8ad4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" { " }>, align 1
@alloc_94b00be069aafad82a2c6df764237b82 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c", " }>, align 1
@alloc_3690db001d3db01550bdb6f3f450de28 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" {\0A" }>, align 1
@alloc_f7ac0c356c6ac6fcd03badb685e09ca2 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c",\0A" }>, align 1
@alloc_2a41d197430b5718602f5a4b07cec1e9 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c" { .. }" }>, align 1
@alloc_6fd3f1445b2cb93ab0d7e55a0fdfdba7 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c", .. }" }>, align 1
@alloc_728838405157ade182bcf16dd908fd61 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"..\0A" }>, align 1
@alloc_fcd552ca5ffc948e1053f652f94fed71 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"}" }>, align 1
@alloc_047fb90e55f5a12b86403e3ea891a5bd = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c" }" }>, align 1
@alloc_1ff25e6ad58d770003043bae3c4113bf = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"(" }>, align 1
@alloc_8159f4b9039299ef4f45ddaf1f2d3679 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"(\0A" }>, align 1
@alloc_41a776d8d06dc2b9b0480e88fa257ffe = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"," }>, align 1
@alloc_387c6006141796f3ecab55b2882927cf = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"{" }>, align 1
@vtable.7 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$char$GT$17h831a7dcf8d4f8ef2E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$char$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c354d6923d9b1d1E" }>, align 8
@alloc_7a6887ef0f93938f57a4bb958cf80311 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"]" }>, align 1
@alloc_c83121ebba85ebd5242854fb33c83e1e = private unnamed_addr constant <{ [70 x i8] }> <{ [70 x i8] c"attempted to begin a new map entry without completing the previous one" }>, align 1
@alloc_c8f97b818585c4f0f94554ef9e4df495 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_c83121ebba85ebd5242854fb33c83e1e, [8 x i8] c"F\00\00\00\00\00\00\00" }>, align 8
@alloc_b6c04e9759bd3f12bd8d29682e5fa77f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d489acd672653f243aa3180bf673d856, [16 x i8] c"v\00\00\00\00\00\00\00L\03\00\00\0D\00\00\00" }>, align 8
@alloc_b4781b1d76860d1f188d5e281b275480 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"attempted to format a map value before its key" }>, align 1
@alloc_ea597f3fac8083fa5c821cdc80e4405a = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_b4781b1d76860d1f188d5e281b275480, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_7825cff91c6bf1a709f2a20ad5c43933 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d489acd672653f243aa3180bf673d856, [16 x i8] c"v\00\00\00\00\00\00\00\98\03\00\00\0D\00\00\00" }>, align 8
@alloc_5338abe13af61ea65602e09baa87e387 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"attempted to finish a map with a partial entry" }>, align 1
@alloc_5963d0ce782f730ad6746d3c147847a2 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_5338abe13af61ea65602e09baa87e387, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_a9ee0da9d56aca0230f104fcc76e365c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d489acd672653f243aa3180bf673d856, [16 x i8] c"v\00\00\00\00\00\00\00\EE\03\00\00\0D\00\00\00" }>, align 8
@alloc_331803609e07127b3e34d22206f3a261 = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs" }>, align 1
@alloc_c343b8efa201113477588aa769aac035 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00i\00\00\00\17\00\00\00" }>, align 8
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3f5e304b2d3feb2147d7ca807297437a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0o" }>, align 1
@alloc_27d35d5cbe30361bd1ed04847fdae817 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0b" }>, align 1
@alloc_7ef6fe6e5749e409bd35c794f395407d = private unnamed_addr constant <{ [200 x i8] }> <{ [200 x i8] c"00010203040506070809101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899" }>, align 1
@alloc_484ae41b37ec6b08ab889de1db6668da = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"assertion failed: *curr > 19" }>, align 1
@alloc_7f3dd7550b4a5e875f4788b684096720 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\EF\01\00\00\05\00\00\00" }>, align 8
@vtable.8 = private unnamed_addr constant <{ ptr, [16 x i8], ptr, ptr, ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf36d77e8fbff1eb2E", ptr @_ZN4core3fmt5Write10write_char17h6ae42f3e2f49af15E, ptr @_ZN4core3fmt5Write9write_fmt17hb521256a80b280e5E }>, align 8
@vtable.9 = private unnamed_addr constant <{ ptr, [16 x i8], ptr, ptr, ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf71b1a9c8a47d6d7E", ptr @_ZN4core3fmt5Write10write_char17h9ab0b1888bd8c3e8E, ptr @_ZN4core3fmt5Write9write_fmt17hbaaeac3449620566E }>, align 8
@vtable.a = private unnamed_addr constant <{ ptr, [16 x i8], ptr, ptr, ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c" \00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h41a624e8c8ebf355E", ptr @_ZN4core3fmt5Write10write_char17h5cef81bee4b3b85dE, ptr @_ZN4core3fmt5Write9write_fmt17hd3abcf8b6a9dfd9dE }>, align 8
@vtable.b = private unnamed_addr constant <{ ptr, [16 x i8], ptr, ptr, ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"H\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h9d35921db5e323cfE", ptr @_ZN4core3fmt5Write10write_char17h2a4270a505582924E, ptr @_ZN4core3fmt5Write9write_fmt17h4b0b552826a0a68fE }>, align 8
@alloc_53e975aad8bd75b1f251cb7f5e699ffe = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_4441c7fdad186998e494c23f85bd2444 = private unnamed_addr constant <{ [64 x i8] }> <{ [64 x i8] c"0000000000000000000000000000000000000000000000000000000000000000" }>, align 1
@alloc_faf767b007f5fc2ebe52cd42ff71bfcd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_53e975aad8bd75b1f251cb7f5e699ffe, [16 x i8] c"q\00\00\00\00\00\00\00\1F\06\00\003\00\00\00" }>, align 8
@alloc_3e96769c90ef625bfb2fb2a02069f49b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_53e975aad8bd75b1f251cb7f5e699ffe, [16 x i8] c"q\00\00\00\00\00\00\00%\06\00\00\1F\00\00\00" }>, align 8
@alloc_8cc9771c593c09bf0b4d3c0a2a067094 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_53e975aad8bd75b1f251cb7f5e699ffe, [16 x i8] c"q\00\00\00\00\00\00\00+\06\00\001\00\00\00" }>, align 8
@alloc_7b5251559826f7f3688ee985cdbee90b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_53e975aad8bd75b1f251cb7f5e699ffe, [16 x i8] c"q\00\00\00\00\00\00\00\18\08\00\00\09\00\00\00" }>, align 8
@vtable.c = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E" }>, align 8
@alloc_5c8abd5f8a5c53182d28cd9de0eb470b = private unnamed_addr constant <{ [45 x i8] }> <{ [45 x i8] c"an error occurred when formatting an argument" }>, align 1
@alloc_6f4357e3a3c9006d5d6d935934a9de54 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"false" }>, align 1
@alloc_c9ee9951a160df092319190fa06505e4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"true" }>, align 1
@alloc_323fb9249ad3bc749fe0ba9b00424d49 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_53e975aad8bd75b1f251cb7f5e699ffe, [16 x i8] c"q\00\00\00\00\00\00\00r\09\00\00\1A\00\00\00" }>, align 8
@alloc_dfae38f68687da5143c2b76f67054b4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_53e975aad8bd75b1f251cb7f5e699ffe, [16 x i8] c"q\00\00\00\00\00\00\00k\09\00\00\22\00\00\00" }>, align 8
@alloc_ae6dc619079e3c3b08144a35532ecff7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"()" }>, align 1
@alloc_923f4c0f342735b8d08346c658619177 = private unnamed_addr constant <{ [118 x i8] }> <{ [118 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/memchr.rs" }>, align 1
@alloc_f5a64b68cd6aef1ef71ca725545b3411 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_923f4c0f342735b8d08346c658619177, [16 x i8] c"v\00\00\00\00\00\00\00\83\00\00\00\1E\00\00\00" }>, align 8
@alloc_abcfbe0539ce6b71a626e08b620860b1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_923f4c0f342735b8d08346c658619177, [16 x i8] c"v\00\00\00\00\00\00\00\9F\00\00\00\09\00\00\00" }>, align 8
@alloc_3f91696f212e68c1fc78d9cb99e91333 = private unnamed_addr constant <{ [117 x i8] }> <{ [117 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/ascii.rs" }>, align 1
@alloc_1e773fe499908f7c32aa57be6dacd9af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3f91696f212e68c1fc78d9cb99e91333, [16 x i8] c"u\00\00\00\00\00\00\00\1C\01\00\00\1F\00\00\00" }>, align 8
@alloc_407df2e731f8ad5a5a81a86483774a52 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"EscapeAscii" }>, align 1
@alloc_ca2b6d3ff23b0b5542777133f134856e = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"range start index " }>, align 1
@alloc_fb74db3d201377a9dd0e36c6ec75e038 = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c" out of range for slice of length " }>, align 1
@alloc_9bc074060be13edfb8b292784c5cc33c = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_ca2b6d3ff23b0b5542777133f134856e, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_fb74db3d201377a9dd0e36c6ec75e038, [8 x i8] c"\22\00\00\00\00\00\00\00" }>, align 8
@alloc_9e8ed4e8c885beca485f50b5512cf3a9 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"range end index " }>, align 1
@alloc_88b5e50ee8fa803bd7ed181721e5f3ab = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_9e8ed4e8c885beca485f50b5512cf3a9, [8 x i8] c"\10\00\00\00\00\00\00\00", ptr @alloc_fb74db3d201377a9dd0e36c6ec75e038, [8 x i8] c"\22\00\00\00\00\00\00\00" }>, align 8
@alloc_a2b263a28e0bca0e5cf06a07d81a8e48 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"slice index starts at " }>, align 1
@alloc_80b2e6904e50f175535e103f0524b285 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c" but ends at " }>, align 1
@alloc_d0c968ac9dd71bf5bd2649c64a3c50b0 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_a2b263a28e0bca0e5cf06a07d81a8e48, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_80b2e6904e50f175535e103f0524b285, [8 x i8] c"\0D\00\00\00\00\00\00\00" }>, align 8
@alloc_36956676dbd2dd83fdb4cb5e4fd1b6e3 = private unnamed_addr constant <{ [49 x i8] }> <{ [49 x i8] c"attempted to index slice from after maximum usize" }>, align 1
@alloc_3fc2d87db636f1ec9e90b96798eefb4a = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_36956676dbd2dd83fdb4cb5e4fd1b6e3, [8 x i8] c"1\00\00\00\00\00\00\00" }>, align 8
@alloc_9ba04442c0c373d9e55b3388d2e91d71 = private unnamed_addr constant <{ [44 x i8] }> <{ [44 x i8] c"attempted to index slice up to maximum usize" }>, align 1
@alloc_2032db77c4ad5ee471b3a9f1eb8115e7 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_9ba04442c0c373d9e55b3388d2e91d71, [8 x i8] c",\00\00\00\00\00\00\00" }>, align 8
@alloc_76ad27ebe96b78b9bc84db408f536acd = private unnamed_addr constant <{ [117 x i8] }> <{ [117 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs" }>, align 1
@alloc_29ab7f43c0b33d101c327bbc36465053 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_76ad27ebe96b78b9bc84db408f536acd, [16 x i8] c"u\00\00\00\00\00\00\00C\03\00\004\00\00\00" }>, align 8
@alloc_0327cdac0711f8906a0222656ec77ce0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_76ad27ebe96b78b9bc84db408f536acd, [16 x i8] c"u\00\00\00\00\00\00\00J\03\00\002\00\00\00" }>, align 8
@alloc_d1084648e479974e70c9329824bf76f9 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"mid > len" }>, align 1
@alloc_2b3e40161faa82f936e1f97ea2aea002 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d1084648e479974e70c9329824bf76f9, [8 x i8] c"\09\00\00\00\00\00\00\00" }>, align 8
@alloc_9f1057d3f64b0ff05af053773831c00c = private unnamed_addr constant <{ [115 x i8] }> <{ [115 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs" }>, align 1
@alloc_fc1313f871493a65a1656643a905118d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_9f1057d3f64b0ff05af053773831c00c, [16 x i8] c"s\00\00\00\00\00\00\00\1F\0A\00\00\22\00\00\00" }>, align 8
@alloc_e443f7a799a4ff3268299a508f71a223 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"source slice length (" }>, align 1
@alloc_6d2c668f3df633c7fffc5d27094d56f2 = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c") does not match destination slice length (" }>, align 1
@alloc_746ad2b47093932362da5599e864a4db = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e443f7a799a4ff3268299a508f71a223, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_6d2c668f3df633c7fffc5d27094d56f2, [8 x i8] c"+\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_deedd3d300897306490156b7c8cc8ea2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_9f1057d3f64b0ff05af053773831c00c, [16 x i8] c"s\00\00\00\00\00\00\00\02\0F\00\00%\00\00\00" }>, align 8
@alloc_4d7ae4dde117f9f47ff5ce045cd9ae1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"invalid utf-8 sequence of " }>, align 1
@alloc_8c0c81b1c8875d07e1adfd6fac1b3be5 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c" bytes from index " }>, align 1
@alloc_25f3ddda6503ae814af42402dc2bc576 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_4d7ae4dde117f9f47ff5ce045cd9ae1e, [8 x i8] c"\1A\00\00\00\00\00\00\00", ptr @alloc_8c0c81b1c8875d07e1adfd6fac1b3be5, [8 x i8] c"\12\00\00\00\00\00\00\00" }>, align 8
@alloc_4b944fa0aa9271d33c0432af1fd89bbc = private unnamed_addr constant <{ [42 x i8] }> <{ [42 x i8] c"incomplete utf-8 byte sequence from index " }>, align 1
@alloc_3af40e7c7b447a321ae012cf0564018a = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_4b944fa0aa9271d33c0432af1fd89bbc, [8 x i8] c"*\00\00\00\00\00\00\00" }>, align 8
@alloc_adbfa84d8560e6941998e74cdaefd3a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"provided string was not `true` or `false`" }>, align 1
@alloc_28df60624ae6e3ea298472360224020d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Chars(" }>, align 1
@alloc_a45dcd51a388da6ab291554bd7e7c8d5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_28df60624ae6e3ea298472360224020d, [8 x i8] c"\06\00\00\00\00\00\00\00" }>, align 8
@alloc_9759fcc418d9d326d61922c8d99c7fc3 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_987cf409ad3f5a11584dd3eebd087c40 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"EncodeUtf16" }>, align 1
@alloc_c2f09ade746c22349ab29557db3930d9 = private unnamed_addr constant <{ [42 x i8] }> <{ [42 x i8] c"attempted to index str up to maximum usize" }>, align 1
@alloc_9a2fa0c4db5c649e8f6dca7a732c0c54 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_c2f09ade746c22349ab29557db3930d9, [8 x i8] c"*\00\00\00\00\00\00\00" }>, align 8
@alloc_db51a71a1b6b25b4224d4dc5277f93e7 = private unnamed_addr constant <{ [256 x i8] }> <{ [256 x i8] c"\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\04\04\04\04\04\00\00\00\00\00\00\00\00\00\00\00" }>, align 1
@alloc_e3461786b04c788f25ca69d71992346c = private unnamed_addr constant <{ [117 x i8] }> <{ [117 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/str/pattern.rs" }>, align 1
@alloc_eeb42c02afbdec7d7534439dfb18708f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00\BF\01\00\007\00\00\00" }>, align 8
@alloc_611ea47e56fe111765d49cc77e8ab451 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"char len should be less than 255" }>, align 1
@alloc_3e0a250c4b269f132e22737f2e5ef216 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00,\02\00\00\0E\00\00\00" }>, align 8
@alloc_37e407975d21535d3153f9dd74ac8aaf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00R\05\00\00\12\00\00\00" }>, align 8
@alloc_78bca6142e1a3497c65ef582e44cb52f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00R\05\00\00(\00\00\00" }>, align 8
@alloc_4018ba2c439ee4a1ce50705e6193d273 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00E\06\00\00\15\00\00\00" }>, align 8
@alloc_1de62fbbbc203f1c823ccd596a3ca2e4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00s\06\00\00\15\00\00\00" }>, align 8
@alloc_50732c7f7114beaffeb016452d5feba5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e3461786b04c788f25ca69d71992346c, [16 x i8] c"u\00\00\00\00\00\00\00t\06\00\00\15\00\00\00" }>, align 8
@alloc_b161372482d4f72004aa1a2a9942bff6 = private unnamed_addr constant <{ [115 x i8] }> <{ [115 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/str/lossy.rs" }>, align 1
@alloc_39d8cf65064a924ccbe526d3d529c8af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_b161372482d4f72004aa1a2a9942bff6, [16 x i8] c"s\00\00\00\00\00\00\00\86\00\00\00#\00\00\00" }>, align 8
@alloc_37ea2f75ed88fba5dc9d844fc43ee990 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"\\x" }>, align 1
@alloc_f3b6d8e642063abee154656dd60b1eda = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_37ea2f75ed88fba5dc9d844fc43ee990, [8 x i8] c"\02\00\00\00\00\00\00\00" }>, align 8
@alloc_fd8b381ba236afc99e6c0a6a52a9c174 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_b161372482d4f72004aa1a2a9942bff6, [16 x i8] c"s\00\00\00\00\00\00\00\7F\00\00\00+\00\00\00" }>, align 8
@alloc_54fcefc0f205062961982aff01a50164 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Utf8Chunks" }>, align 1
@alloc_2d1abda73e6150f56d5ce7d36aeb59ff = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"source" }>, align 1
@vtable.d = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN60_$LT$core..str..lossy..Debug$u20$as$u20$core..fmt..Debug$GT$3fmt17hf197d9b6f98e50f3E" }>, align 8
@alloc_8679d6148d89e55987277f5d1dae2ed0 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"failed to slice string" }>, align 1
@alloc_6f6b93d64245991efc4495caba1163c1 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8679d6148d89e55987277f5d1dae2ed0, [8 x i8] c"\16\00\00\00\00\00\00\00" }>, align 8
@alloc_08ea2b263adf18c4735ce4a465e86716 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"[...]" }>, align 1
@alloc_e2267c3ca3e34388ac4b5c376d12006f = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"begin <= end (" }>, align 1
@alloc_0d8f95680cb954489259f79349b0e35b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c" <= " }>, align 1
@alloc_ad4a76a54af57e13939e1f6a2880d8d7 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c") when slicing `" }>, align 1
@alloc_7622ca0e93da89aea742c62846d74c88 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"`" }>, align 1
@alloc_fa5884c4958e908e2c1cd965fc08cc9d = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e2267c3ca3e34388ac4b5c376d12006f, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_0d8f95680cb954489259f79349b0e35b, [8 x i8] c"\04\00\00\00\00\00\00\00", ptr @alloc_ad4a76a54af57e13939e1f6a2880d8d7, [8 x i8] c"\10\00\00\00\00\00\00\00", ptr @alloc_7622ca0e93da89aea742c62846d74c88, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_2f9f06c394c7c91384caa31122433afd = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"byte index " }>, align 1
@alloc_1089e8de9779b1a1d25b8c1d6033201e = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c" is not a char boundary; it is inside " }>, align 1
@alloc_dcc5a9951c4cb8bf2a3a71662d4b8f8f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c" (bytes " }>, align 1
@alloc_13912ec0347ed3480496b7934e70e2d8 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c") of `" }>, align 1
@alloc_459c7154979fa5bc57a0e61deb5eb9c9 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_2f9f06c394c7c91384caa31122433afd, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_1089e8de9779b1a1d25b8c1d6033201e, [8 x i8] c"&\00\00\00\00\00\00\00", ptr @alloc_dcc5a9951c4cb8bf2a3a71662d4b8f8f, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_13912ec0347ed3480496b7934e70e2d8, [8 x i8] c"\06\00\00\00\00\00\00\00", ptr @alloc_7622ca0e93da89aea742c62846d74c88, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_cdebe561062d4b8049b803ef88a38e19 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c" is out of bounds of `" }>, align 1
@alloc_768e2aaf8a5bb6e7882b7b3010e4ebff = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_2f9f06c394c7c91384caa31122433afd, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_cdebe561062d4b8049b803ef88a38e19, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_7622ca0e93da89aea742c62846d74c88, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_c02beeeb9fa7fd1b2a5826ff6c8fc827 = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/str/mod.rs" }>, align 1
@alloc_435583bcb2cd7a4670287c73e16e8fe6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c02beeeb9fa7fd1b2a5826ff6c8fc827, [16 x i8] c"q\00\00\00\00\00\00\00\05\01\00\00,\00\00\00" }>, align 8
@alloc_b4ab03ba508f55e03e45f94002e84dd5 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ns" }>, align 1
@alloc_06914053d5ce0795e0ab1d3a851a5703 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"\C2\B5s" }>, align 1
@alloc_a816f1d4ea82b02f1e1b9c13378d8090 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ms" }>, align 1
@alloc_d6367663d649a4d41011b0328bb6ee95 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"s" }>, align 1
@alloc_093593382f36ee6496ca7f727cbb6f3a = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/time.rs" }>, align 1
@alloc_108757326c49c3fbbd03efd10dffdf94 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_093593382f36ee6496ca7f727cbb6f3a, [16 x i8] c"n\00\00\00\00\00\00\00\ED\04\00\00#\00\00\00" }>, align 8
@alloc_a3a5ee3c1a00a059cbcc33f58829b0f8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_093593382f36ee6496ca7f727cbb6f3a, [16 x i8] c"n\00\00\00\00\00\00\00\ED\04\00\00\11\00\00\00" }>, align 8
@alloc_571fbcf511d04f273cbd20c24b11fbb6 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer }>, align 8
@alloc_6797e81ab49f7dabfbe93f5617924f1d = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"18446744073709551616" }>, align 1
@alloc_62a564bbac9f412f0dc069a53e46f4d8 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer, ptr @alloc_6797e81ab49f7dabfbe93f5617924f1d, [8 x i8] c"\14\00\00\00\00\00\00\00" }>, align 8
@alloc_c300cbaa7d8ddd3c6648ffe1aa9f94d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_093593382f36ee6496ca7f727cbb6f3a, [16 x i8] c"n\00\00\00\00\00\00\002\05\00\00J\00\00\00" }>, align 8
@alloc_4a9496f62a8e8df8cc2e6d37900e803f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_710dd00bd561802891cff71071f9c0c9 = private unnamed_addr constant <{ [59 x i8] }> <{ [59 x i8] c"cannot convert float seconds to Duration: value is negative" }>, align 1
@alloc_7162ad88d1e1a995eec572070c5bde75 = private unnamed_addr constant <{ [72 x i8] }> <{ [72 x i8] c"cannot convert float seconds to Duration: value is either too big or NaN" }>, align 1
@alloc_fcd725cf610ff1c87ec3acc448605c62 = private unnamed_addr constant <{ [123 x i8] }> <{ [123 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/unicode/printable.rs" }>, align 1
@alloc_fab913473547b7afbc1627f483c3674a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_fcd725cf610ff1c87ec3acc448605c62, [16 x i8] c"{\00\00\00\00\00\00\00\1A\00\00\006\00\00\00" }>, align 8
@alloc_f62a9054eb89b27a5100a4ab323f334d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_fcd725cf610ff1c87ec3acc448605c62, [16 x i8] c"{\00\00\00\00\00\00\00\0A\00\00\00+\00\00\00" }>, align 8
@alloc_57f175ed8cd134c1a5a814e01f206d86 = private unnamed_addr constant <{ [88 x i8] }> <{ [88 x i8] c"\00\06\01\01\03\01\04\02\05\07\07\02\08\08\09\02\0A\05\0B\02\0E\04\10\01\11\02\12\05\13\11\14\01\15\02\17\02\19\0D\1C\05\1D\08\1F\01$\01j\04k\02\AF\03\B1\02\BC\02\CF\02\D1\02\D4\0C\D5\09\D6\02\D7\02\DA\01\E0\05\E1\02\E7\04\E8\02\EE \F0\04\F8\02\FA\03\FB\01" }>, align 1
@alloc_367d6ad8527866199c8dbbd88c1ec1a5 = private unnamed_addr constant <{ [196 x i8] }> <{ [196 x i8] c"\0C';>NO\8F\9E\9E\9F{\8B\93\96\A2\B2\BA\86\B1\06\07\096=>V\F3\D0\D1\04\14\1867VW\7F\AA\AE\AF\BD5\E0\12\87\89\8E\9E\04\0D\0E\11\12)14:EFIJNOde\\\B6\B7\1B\1C\07\08\0A\0B\14\1769:\A8\A9\D8\D9\097\90\91\A8\07\0A;>fi\8F\92\11o_\BF\EE\EFZb\F4\FC\FFST\9A\9B./'(U\9D\A0\A1\A3\A4\A7\A8\AD\BA\BC\C4\06\0B\0C\15\1D:?EQ\A6\A7\CC\CD\A0\07\19\1A\22%>?\E7\EC\EF\FF\C5\C6\04 #%&(38:HJLPSUVXZ\\^`cefksx}\7F\8A\A4\AA\AF\B0\C0\D0\AE\AFno\BE\93" }>, align 1
@alloc_cdd0bb181e1538c29976fa4eca27c577 = private unnamed_addr constant <{ [450 x i8] }> <{ [450 x i8] c"^\22{\05\03\04-\03f\03\01/.\80\82\1D\031\0F\1C\04$\09\1E\05+\05D\04\0E*\80\AA\06$\04$\04(\084\0BNC\817\09\16\0A\08\18;E9\03c\08\090\16\05!\03\1B\05\01@8\04K\05/\04\0A\07\09\07@ '\04\0C\096\03:\05\1A\07\04\0C\07PI73\0D3\07.\08\0A\81&RK+\08*\16\1A&\1C\14\17\09N\04$\09D\0D\19\07\0A\06H\08'\09u\0BB>*\06;\05\0A\06Q\06\01\05\10\03\05\80\8Bb\1EH\08\0A\80\A6^\22E\0B\0A\06\0D\13:\06\0A6,\04\17\80\B9<dS\0CH\09\0AFE\1BH\08S\0DI\07\0A\80\F6F\0A\1D\03GI7\03\0E\08\0A\069\07\0A\816\19\07;\03\1CV\01\0F2\0D\83\9Bfu\0B\80\C4\8ALc\0D\840\10\16\8F\AA\82G\A1\B9\829\07*\04\\\06&\0AF\0A(\05\13\82\B0[eK\049\07\11@\05\0B\02\0E\97\F8\08\84\D6*\09\A2\E7\813\0F\01\1D\06\0E\04\08\81\8C\89\04k\05\0D\03\09\07\10\92`G\09t<\80\F6\0As\08p\15Fz\14\0C\14\0CW\09\19\80\87\81G\03\85B\0F\15\84P\1F\06\06\80\D5+\05>!\01p-\03\1A\04\02\81@\1F\11:\05\01\81\D0*\82\E6\80\F7)L\04\0A\04\02\83\11DL=\80\C2<\06\01\04U\05\1B4\02\81\0E,\04d\0CV\0A\80\AE8\1D\0D,\04\09\07\02\0E\06\80\9A\83\D8\04\11\03\0D\03w\04_\06\0C\04\01\0F\0C\048\08\0A\06(\08\22N\81T\0C\1D\03\09\076\08\0E\04\09\07\09\07\80\CB%\0A\84\06" }>, align 1
@alloc_db82d5d0e954fd39baf5dc26c07610d1 = private unnamed_addr constant <{ [80 x i8] }> <{ [80 x i8] c"\00\01\03\05\05\06\06\02\07\06\08\07\09\11\0A\1C\0B\19\0C\1A\0D\10\0E\0C\0F\04\10\03\12\12\13\09\16\01\17\04\18\01\19\03\1A\07\1B\01\1C\02\1F\16 \03+\03-\0B.\010\041\022\01\A7\02\A9\02\AA\04\AB\08\FA\02\FB\05\FD\02\FE\03\FF\09" }>, align 1
@alloc_3a44d7015b20f80cf881477aec083a7a = private unnamed_addr constant <{ [288 x i8] }> <{ [288 x i8] c"\ADxy\8B\8D\A20WX\8B\8C\90\1C\DD\0E\0FKL\FB\FC./?\\]_\E2\84\8D\8E\91\92\A9\B1\BA\BB\C5\C6\C9\CA\DE\E4\E5\FF\00\04\11\12)147:;=IJ]\84\8E\92\A9\B1\B4\BA\BB\C6\CA\CE\CF\E4\E5\00\04\0D\0E\11\12)14:;EFIJ^de\84\91\9B\9D\C9\CE\CF\0D\11):;EIW[\\^_de\8D\91\A9\B4\BA\BB\C5\C9\DF\E4\E5\F0\0D\11EIde\80\84\B2\BC\BE\BF\D5\D7\F0\F1\83\85\8B\A4\A6\BE\BF\C5\C7\CF\DA\DBH\98\BD\CD\C6\CE\CFINOWY^_\89\8E\8F\B1\B6\B7\BF\C1\C6\C7\D7\11\16\17[\\\F6\F7\FE\FF\80mq\DE\DF\0E\1Fno\1C\1D_}~\AE\AF\7F\BB\BC\16\17\1E\1FFGNOXZ\\^~\7F\B5\C5\D4\D5\DC\F0\F1\F5rs\8Ftu\96&./\A7\AF\B7\BF\C7\CF\D7\DF\9A\00@\97\980\8F\1F\D2\D4\CE\FFNOZ[\07\08\0F\10'/\EE\EFno7=?BE\90\91Sgu\C8\C9\D0\D1\D8\D9\E7\FE\FF" }>, align 1
@alloc_5f398ec2968cd2c0203c74444a6f395b = private unnamed_addr constant <{ [301 x i8] }> <{ [301 x i8] c"\00 _\22\82\DF\04\82D\08\1B\04\06\11\81\AC\0E\80\AB\05\1F\09\81\1B\03\19\08\01\04/\044\04\07\03\01\07\06\07\11\0AP\0F\12\07U\07\03\04\1C\0A\09\03\08\03\07\03\02\03\03\03\0C\04\05\03\0B\06\01\0E\15\05N\07\1B\07W\07\02\06\17\0CP\04C\03-\03\01\04\11\06\0F\0C:\04\1D%_ m\04j%\80\C8\05\82\B0\03\1A\06\82\FD\03Y\07\16\09\18\09\14\0C\14\0Cj\06\0A\06\1A\06Y\07+\05F\0A,\04\0C\04\01\031\0B,\04\1A\06\0B\03\80\AC\06\0A\06/1M\03\80\A4\08<\03\0F\03<\078\08+\05\82\FF\11\18\08/\11-\03!\0F!\0F\80\8C\04\82\97\19\0B\15\88\94\05/\05;\07\02\0E\18\09\80\BE\22t\0C\80\D6\1A\81\10\05\80\DF\0B\F2\9E\037\09\81\\\14\80\B8\08\80\CB\05\0A\18;\03\0A\068\08F\08\0C\06t\0B\1E\03Z\04Y\09\80\83\18\1C\0A\16\09L\04\80\8A\06\AB\A4\0C\17\041\A1\04\81\DA&\07\0C\05\05\80\A6\10\81\F5\07\01 *\06L\04\80\8D\04\80\BE\03\1B\03\0F\0D" }>, align 1
@alloc_2411fb6b1fdfc21f974e749163656177 = private unnamed_addr constant <{ [126 x i8] }> <{ [126 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/unicode/unicode_data.rs" }>, align 1
@alloc_411765195629c86d47677cdc874d1720 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2411fb6b1fdfc21f974e749163656177, [16 x i8] c"~\00\00\00\00\00\00\00\1C\00\00\00\0F\00\00\00" }>, align 8
@alloc_7cefb172ef139d4616b8aa2d27239327 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2411fb6b1fdfc21f974e749163656177, [16 x i8] c"~\00\00\00\00\00\00\00\22\00\00\00#\00\00\00" }>, align 8
@alloc_ac475fa202f75f9c489513441006398e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2411fb6b1fdfc21f974e749163656177, [16 x i8] c"~\00\00\00\00\00\00\00#\00\00\00\18\00\00\00" }>, align 8
@alloc_7fa34182c4378ae76afa3b6bd10a967c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2411fb6b1fdfc21f974e749163656177, [16 x i8] c"~\00\00\00\00\00\00\00P\00\00\00(\00\00\00" }>, align 8
@alloc_f6cbc48f19b9185617d8564d3b27f1cb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2411fb6b1fdfc21f974e749163656177, [16 x i8] c"~\00\00\00\00\00\00\00\\\00\00\00\16\00\00\00" }>, align 8
@alloc_d4904c55fa5f65a6858186dc84a7217f = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Context" }>, align 1
@alloc_73e1800f31d4535feeba2f1f63010466 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"waker" }>, align 1
@vtable.e = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c7f8381ce19b047E" }>, align 8
@alloc_f01fe263cc77ffd39b52465782a26da3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Waker" }>, align 1
@alloc_1143f07fefcd705b3d341a339521c9b4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"data" }>, align 1
@alloc_efe4386211d8eea000dde6b0d1131925 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"vtable" }>, align 1
@vtable.g = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h73fd6a8454c71539E" }>, align 8
@alloc_25c80ae9984816909077835d1b2bfa10 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LocalWaker" }>, align 1
@alloc_5cd6ec81726b48b4ec003601490ec3bc = private unnamed_addr constant <{ [45 x i8] }> <{ [45 x i8] c"invalid parameters to Layout::from_size_align" }>, align 1
@alloc_1c48aaa25881cebb537398237e87da2c = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"memory allocation failed" }>, align 1
@alloc_f650e1485944e09c6fed8e4c4cc052fc = private unnamed_addr constant <{ [112 x i8] }> <{ [112 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/escape.rs" }>, align 1
@alloc_9e9eeecc527103059a751895a76ecbe1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f650e1485944e09c6fed8e4c4cc052fc, [16 x i8] c"p\00\00\00\00\00\00\00M\00\00\00\05\00\00\00" }>, align 8
@alloc_980f08527620275a4d6e73110e8d48d5 = private unnamed_addr constant <{ [116 x i8] }> <{ [116 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/bignum.rs" }>, align 1
@alloc_f5e7471ed2c44a09d68c10698975aeb4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_980f08527620275a4d6e73110e8d48d5, [16 x i8] c"t\00\00\00\00\00\00\00:\00\00\00\01\00\00\00" }>, align 8
@alloc_a517711bd14200b00f3fbf4fdbcf67e2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_980f08527620275a4d6e73110e8d48d5, [16 x i8] c"t\00\00\00\00\00\00\00\AC\01\00\00\01\00\00\00" }>, align 8
@alloc_8e008b8fe1865d89b2878c6835eb4802 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"assertion failed: noborrow" }>, align 1
@alloc_8ae238b062414f59d4cc21366e265faf = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"assertion failed: digits < 40" }>, align 1
@alloc_baf2d6c16b94202b5abe24b4832fda2e = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"assertion failed: other > 0" }>, align 1
@alloc_cf5396ea65f2197a5808a6c33f813475 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"assertion failed: !d.is_zero()" }>, align 1
@alloc_27cca3636828088e60ce450d2eca2060 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"_" }>, align 1
@alloc_6374a4d206951ceeebc0f2049b4e0bbf = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_27cca3636828088e60ce450d2eca2060, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_d4b649877ef819134d773e51ac7a38d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_980f08527620275a4d6e73110e8d48d5, [16 x i8] c"t\00\00\00\00\00\00\00\B1\01\00\00\05\00\00\00" }>, align 8
@alloc_97b961b0f565e1081ee896c8711a3732 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"assertion failed: digits < 3" }>, align 1
@_ZN4core3num7dec2flt5table17POWER_OF_FIVE_12817hbb8b99123694313bE = internal unnamed_addr constant <{ [10416 x i8] }> <{ [10416 x i8] c"Z\D6;\92\D6S\F4\EE?;\A1\06)\AA?\11\F8ee\1Bf\B4X\95\07\C5$\A4Y\CA\C7Jv\BF>\A2\7F\E1\AE\BAI\F6-\0D\F0\BCy]So\CE\8A\DF\99Z\E9\DCsy\10,,\D8\F4\94\05\C1\B6+\A0\D8\91i\E8K\8A\9B\1B\07y\F9Fq\A46\C8N\B6\84\E2\DEl\82\E2H\97\B7\98\8DMDz\E2\E3%\9B\16\08#\1B\1B\FDr\7Fx\B0j\8Cm\8E\F7 \0E\E5\F5\F00\FEO\9F\96\\\85\EF\08\B25\A9Q^3-\BD\BD#G\BC\B3f+\8B\DE\82\13\E65\80x,\ADv\ACU0 \FB\16\8B1\CC\AF!P\CB;L\93\17k<\E8\B9\DC\AD=\BF\1B*$\BEJ\DFx\DD\85Kb\E8S\D9\0D\AF\A24\ADm\1D\D7k\AA3o=q\D4\87h\AD\E5@\8Cdr\86\06\95\00\CB\8C\8D\C9\A9\C2\18\1FQ\AF\FD\0EhH\BA\C0\FD\EF\F0;\D4\F2\DEf%\1B\BD\12\02mt\98\FE\95v\A5\84WK`\F70\B6K\01\88\91>~;\D4\CE\A5-^85\BD\A3\9EA\EA5\CE]J\89B\CF\B9u\86\82\ACL\06R\B2\E1\A0z\CE\95\89\81\93\09\94\D1\EB\EFCs\1F\1AI\19B\FB\EB\A1\F8\0B\F9\C5\E6\EB\14\10\A6`\9B\9F\12\FAf\CA\F6Nww\E0&\1A\D4\D08\82G\97\B8\00\FD\B4\22U\95\98\B0 \89\82c\B1\8C^s \9E\B05U]_n\B4Ub\BC\DD/6\90\A8\C5\1D\83\AA4\F7\89!\EB{+\D5\BBC\B4\12\F7\E4#\D5\01u\EC\E9\A5-;eU\AA\B0k\9An6%!\C93\B2G\F8\89\BE\EA\D4\9C\06\C1\0A\84ni\BB\C0\9E\99v,n%\0ADH\F1\0D%\CAC\EAp\06\C0\CA\DBdW\86*\CD\96(W^j\92\06\048\BC\12>\ED'u\80\BC\F2\EC\F5\047\08\05\C6k\97\8D\E8q\92\A0\EB.h3\C6DJ\86\F7\A3~X1\87[D\93\1D!\E0\FBj\EE\B3zL\9E\AE\FDhr\15\B8d)\D8\BA\05\EA`Y\DFE\1A=\03\CF\1A\E6\BD3\8E)\87$\B9o\ABk0\06b\C1\D0\8FV\E0\F8y\D4\B6\D3\A5\96\86\BC\87\BA\F1\C4\B3l\18w\98\89\A4H\8F<\A8\AB)).\B6\E0\87\DE\94\FE\AB\CD\1A3%I\0B\BA\D9\DCq\8C\14\0B\1D\7F\8B\C0\F0\9Fo\1B\8E(\10T\8E\AF\D9M\E4^\AE\F0\EC\07J\A2\B12\14\E9q\DBPa\9D\F6\D9,\E8\C9n\05\AF\9F\AC1'\89\D2\\\22:\08\1C1\BE\CA\C6\9A\C7\17\FEp\AB\06\F4\AAH\0Ac\BDm}x\81\B9\9D=M\D6\08\B1\D5\DA\CC\BB,\09N\EB\F0\93\82F\F0\85\A5\8E\C5\08`\F5\BB%!&\ED8#Xl\A7N\F2\F6\0A\B8\F2*\AF\AAo(\07,nG\D1\E1\AE\B4\0Df\AF\F5\1A\CAEy\84\DB\A4\CC\82M\ED\90\C8\9F\8D\D9P<\97\97e\12\CE\7F\A3\A0(\B5\BA\07\F1\0F\E5\0C}\FD\FE\96\C1_\CC\C8rb\A9I\EDS\1EO\DC\BC\BE\FC\B1w\FFz\0F\BB\13\9C\E8\E8%\B1\096\F7=\CF\AA\9F\AC\E9T\8Ca\91\B1w\1D\8C\03u\0D\83\95\C7\17$j\EF\B9\F5\9D\D5%oD\D2\D0\E3z\F9\1D\ADDk(s\05Kw\C5j\83b\CE\EC\9B2\EC\0AC\F9g\E3N\D5vE$\FB\01\E8\C2?\A7\CD\93\F7A\9C\22\8A\D4V\EDy\02\A2\F3\0F\11\C1xuRCk\D6DV4\8CAE\98\A9\AAxk\89\13\0A\83\0C\D6kA\EF\91V\BES\D5V\C6k\98\CC#\8F\CB\C6\11k6\EC\ED\A8\8A\EC\B7\86\BE\BF,9?\1C\EB\02\A2\B3\94\A9\D6\F32\14\D7\F7{\07O\E3\A5\83\8A\E0\B9S\CC\B0?\D9\CC\F5\DA\C9\22\\\8F$\ADX\E8h\FF\9C\8F\0F@\B3\D1\BE\95\99\D96l7\91\A1\1F\C2\B9\09\08\10#-\FB\FF\8FDG\85\B5\8A\A72(\0C\0A\D4\AB\F9\F9\FF\B3\15\99\E6\E2lQ?2\8F\0C\C9\16;\FC\7F\90\AD\1F\D0\8D\E3\92g\7F\D9\A7=\AEJ\FB\9F\F4\98'D\B1\9CwA\DF\CF\11\CD\99\1D\FA\C71\7F1\95\DD\83\D5\11\D7CV@@R\FC\1C\7F\EF>}\8Ar%kf\EA5(Hf;\E4^\AB\8E\1C\AD\CF\EE\05\00eC2\DA@J\9D6V\B2c\D8\82j\07@>\D4\BE\90hN\22\E2uO>\87\91\A2\04\E8\A6DwZ\02\E2\AAZS\E3\0D\A96\CB\05\A2\D0\15\15q\83\9AU1(\\Q\D3\03>\87\CAD[Z\0D\91\80\D5\1E\99\D9\12\84\C2\86\94\FE\0AyX\E8\B6\E0\8Af\FF\8F\17\A5r\A89\BEM\97nb\E3\98-@\FFs]\CE\8F\12\C8-!=\0A\FB\8E\7F\1C\88\7Fh\FA\80\99\0B\9D\BC4f\E6|r\9F#j\9F\029\A1\80N\C4\EB\C1\FF\1F\1CN\87\ACDGC\87\C9 b\B5f\B2\FF'\A3\22\A9\D7\15\19\14\E9\FB\A8\BAb\00\9F\FF\F1K\B5\C9\A6\AD\8F\ACq\9D\A9\B4=`\C3?wo\22|\10\99\B3\17\CE\C4\D3!M8\B4\0FU\CB+\9BT\7F\A0\9D\01\F6Hj`F\A1S*~\FB\E0\94O\84\02\C1\99mB\FC\CBDt\DA.9\19zc%C1\C0\08S\FB\FEU\11\91\FA\88\9FX\BC\EE\93=\F0\CA'\BA~\ABU5y\B5c\B75u|&\96\DEX4/\8BU\C1K\A2<%\83\92\1B\B0\BB\16o\01\FB\ED\AA\B1\9E\CB\8B\EE#w\22\9C\EA\DC\CA\C1y\A9\15^F_\17uv\8A\95\A1\92\C9\1E\19\EC\89\CD\FA\0B6]\12\14\ED\FAI\B7{f\1Fg\EC\80\F9\CE\84\F4\16Y\A8y\1C\E5\1A@\E7\80'\E1\B7\82\D2X\AE7\09\CC1\8F\10\88\90\B0\B8\EC\B2\D1\07\EF\99\85\0B?\FE\B2\15\AA\B4\DC\E6\A7\1F\86\C9j\00g\CE\CE\BD\DF\9A\D4\E1\93\E0\91\A7g\BDB`\00A\A1\D6\8B\E0$m\\,\BB\C8\E0mSx@\91I\CC\AE\18n\88s\F7\E9\FAXHh\96\90\F5[\7F\DA\9E\89jPu\A49\AF-\01^zy\99\8F\88\03\96BR\C9\06\84mx\81\F5\D8\D7\7F\B3\AA\83;\D3\A6{\08\E5\C8\D6\E12\CF\CD_`\D5d\0A\88\90\9AJ\1E\FB&\CD\7F\A1\E0;\\\85\7F\06U\9A\A0\EE\F2\\o\C0\DF\C9\D8J\B3\A6\1EH\EA\C0H\AA/\F4\8B\B0W\FC\8E\1D`\D0&\DA$\F1\DA\94;\F1W\CE\B6]y\12<\82X\08\B7\D6\08=\C5v\ED\81$\B5\17\17\CB\A2n\CAd\0CK\8CvTh\A2m\A2\DD\DC}\CB\09\FD}\CF]/\94\A9\02\0B\09\0B\15T]\FEL|]C5;\F9\D3\E1\A6\E5&\8DT\FA\9E\AFm\1AJ\01\C5{\C4\9A\10\9Fp\B0\E9\B8\C6\1B\09\A1\9CA\B6\9A5\C0\D4\C6\8C\1C$g\F8bK\C9\03\D2c\01\C3\F8D\FC\D7\91v@\9B\1D\CF]Bc\DE\E0y6V\FBM6\94\10\C2\E4B\F5\12\FC\15Y\98\C4+z\E1C\B9\94\F2\9D\93\B2\17{[o>Z[\ECl\CA\F3\9C\97B\9C\CF\EE,\99\05\A71r'\08\BD0\84\BDS\83\83*x\FF\C6P\BDN1J\EC<\E5\EC(d$5V\BF\F8\A46\D1^\AE\13F\0F\94\99\BE6\E1\95w\1B\87\84\85\F6\99\98\17\13\B9?n\84Y{U\E2(\E5&t\C0~\DDW\E7\CF\89\E5/\DA\EA\1A3O\98H8o\EA\96\90!v\EF]\C8\D2\F0?c\BEZ\06\0B\A5\BC\B4\A9Skuz\07\ED\0F\FBm\F1\C7M\CE\EB\E1\94(\C6\12YI\E8\D3\BD\E4\F6\9C\F0`3\8D\\\D9\BB\AB\D7-qd\EC\9D4\C4,9\80\B0\B3\CF\AA\96My\8D\BDg\C5A\F5wG\A0\DC\A0\83U\FC\A0\D7\F0\EC`\1BI\F9\AA,\E4\89Dr\B5\9D\C4\86\16\F49b\9B\B7\D57]\AC\D5\CE\22\C5u(\1C1\C7:\82%\CB\85t\D7\8B\82k6\932c}\BCdq\F7\9E\D3\A8\86\971\03\02\9C\FF]\AE\EB\BDM\B5\86\08S\A8\FC\FD\83\02\83\7F\F5\D9f-\A1b\A8\CAg\D2{\FD$\C3c\DFr\D0`\BC\A4=\A9\DE\80\83m\1E\F7Y\9E\CBGBx\EB\0D\8DS\16a\A4\08\E6t\F0\85\BE\D9RVfQp\E8[y\CD\8B\1F\92l'.\90g\F6\DF2Fq\D9k\80\B6S\DB\A3\D8\1C\BA\00\F3\97\BF\97\CD\CF\86\A0\A4(\D2\CC\0E\A4\E8\80\F0}\AF\FD\C0\83\A8\C8\CD\B2\06\80\12\CD\22al]\1B=\B1\A4\D2\FA\81_\08 W\80kyc\1A1\C6\EE\A6\C3\9C\B0;\05t60\E3\CB\FC`\BDw\AA\90\F4\C3\9C\8A\06\11D\FC\DB\BE;\B9\AC\15\D5\B4\F1\F4D-H\15U\FB\92\EE\C5\F3\8B-\05\11\17\99J\1CM-\15\DD\1Bu\B6\F0\EExF\D5\\\BF]c\A0xZ\D4b\D2\E4\AC*\17\98\0A4\EF4|\C8\16q\89\FB\86\0E\ACz\0E\9F\86\80\95\A0M=\AE\E65]\D4\12W\19\D2F\A8\E0\BA\09\A1\CCY`\83t\89\D7\AC\9F\86X\D2\98\E9K\C9?p8\A4\D1+\06\CC#Tw\83\FF\91\CF\DD'F\A3\06c{\08\BF,)Ud\7F\B6B\D5\B1\17L\C8;\1A\CA\EEwsj=\1F\E4\93J\9E\1D_\BA\CA >\F5*\88b\86\93\8E\9C\EE\82r{\B4~T\8D\B25*\FBg8\B2C\AA#O\9Aa\9E\E91\1F\C3\F4\F9\81\C6\DE\D4\94\EC\E2\00\FA\05d~\F3\F98<\11<\8B\04\DD\D3\8D@\BC\83\DE^p8G\8B\15\0B\AEE\D4H\B1P\AB$\96v\8C\06\19\EE\DA\8D\D9W\09\9B\DD$\D6\AD;\C9\17\A4\CF\D4\A8\F8\87\D6\E5\80\0A\D7\A5L\E5\BC\1D\8D\03\0A\D3\F6\A9L\1F!\CDL\CF\9F^+ep\84\CC\87t\D4\1Fgi\00 \C3Gv;?\C6\D2\DF\D4\C8\84s\E0A\00\F4\D9\EC)\09\CFw\C7\17\0A\FB\A5\90XR\00q\10h\F4\CC\C2U\B9\9D\CCy\CF\B4\EEf@\8D\14\82q\BF\99\D5\93\E2\1F\AC\810U@H\D8L\F1\C6/\00\CB8\DB'\17\A2|jPZ\0E\A0\AD\B8;\C0\FD\06\D2\F1\9C\CA\1C\85\E4\F0\11\08\D9\A6J0\BD\88F.D\FDc\A6\1Dm\16J\8F\90.>v\15\EC\9CJ\9E\FE\872\04N\8EY\9A\BA\CD\D3\1A'D\DD\C5\FD)?\85\E1\F1\EF@(\C1\88\E10\95T\F7|\F4\8E\E6Y\EE+\D1\B9x\F5\8C>\DD\94\9A\CEX\190\F8t\BB\82\E7\D620\8E\14:\C1\01\AF\1F<6Rj\E3\A1\8C?\BC\B1\99\88\F1\C1\9A'\CB\C3\E6D\DC\E5\B7\A7\15\0F`\F5\96\B9\C0\F8^:\10\AB)\DE\A5\11\DB\12\B8\B2\BC\E7\F0\B6\F6H\D4\15tV\0F\D6\91\17f\DF\EB!\ADd4[I\1B\11\95\C9%\BB\CE\9Fk\934\EC\BE\00\D9\0D\B1\CA\FB;\EFi\C2\87F\B8B\A7\EE@OQ]=\FA\0Ak\04\B3)X\E6\12Q*\11\A3\A5\B4\0C\DC\E6\C2\E2\0F\1A\F7\8F\ABr\BA\EA\85\E7\F0G\93\A0s\DB\93\E0\F4\B3V\0Fieg!\EDY\B8\88P\D2\B8\18\F2\E0,S\C3>\C1ih0sUr\83sO\97\8C\FB\13:\C7\18BA\1E\CF\EANdP#\BD\AF\FA\98\08\F9\9E\92\D1\E5\83\A5b}$l\AC\DB9\BFJ\B7F\F7E\DFr\A7]\CE\96\C3K\89\83\B7\8E2\8C\BA\8BkO\11\F5\81|\B4\9E\ABde2?/\A9n\06\A2Ur\A2\9Ba\86\D6\BD\FE\FE\0E{S\0A\C8\85u\87E\01\FD\13\866__\E9,t\06\BD\E7R\E9\96A\FC\98\A7\047\B7#8\11H,\A0\A7\A3\FCQ;\7F\D1\C5\04\A5,\86\15Z\F7\C4H\E6=\13\85\EF\82\FB\22\E7\DBsM\98\9A\F5\DA_\0DXf\AB\A3\BA\EB\E0\D2\D0`>\C1\B3\D1\B7\10\EE?\96\CC\A8&\99\07\05\F9\8D1\1F\C6\E5\94\E9\CF\BB\FFRp\7FIFw\F1\FD\D3\9B\0F\FD\F1a\D5\9F3\A6\EF\ED\8B\EA\B6\FE\C8\82S|n\BA\CA\C7\C0\8Fk\E9.\A5d\FE{ch\1B\0Ai\BD\F9\B0s\C6\A3z\CE\FD=->!Q\A6a\16\9CN\08\\\A6\0C\A1\BE\06\B8\8Di\E5\0F\FA\1B\C3b\0A\F3\CFOInH&\F1\C3\DE\93\F8\E2\F3\FA\CC\EF\C3\A3\DB\89Z\B7v:k\\\DBm\98\1C\E0uZF)\96\F8e\14\09\863R\89\BE#X\13\F1\97\B3\BB\F6\7FY\8Bg\C0\A6+\EE,.X\ED}\A0jt\EF\17\B7@8H\DB\94\DC\1CW\B4N\A4\C2\A8\EB\DD\E4PF\1A\12\BA\13\E4labM\F3\92f\15\1E\E5\D7\A0\96\E8\17\1D\C8\F9\BA \B0w`\CD2\EF\86$^\91.\12\1D\DCt\14\CE\0A\B8\80\FF\AA\A8\AD\B5\B5\BAV$\13\92\99\81\0D\E6`\BF\D5\12\19#\E3il\ED\97\F6\FF\E1\10\8F\9C\97\C5\AB\EF\F5\8D\C1c\F4\1E\FA?\8D\CA\B3\83\FD\B6\96ks\B1\B2|\B1\A6\F8\8F0\BD\A0\E4\BCd|F\D0\DD\DE\DB]\D0\F6\B3|\AC\E4\0E\F6\BE\0D,\A2\8Ak\A9:Bz\F0\CDk\9D\92\B3.\11\B7J\AD\C6S\C9\D2\98l\C1\86Dw`z\D5d\9D\D8\B7\A8{\07\BF\C7q\E8\8BJ|l\05_b\87rI\ADd\D7\1CG\11-]\9B\C7\C6\F6:\A9\CF\9B\D8=\0D\E4\98\D5y4\82yx\B4\89\D3\C3\C2N\8D\10\1D\FFJ\CB`\F1K\CB\106\84\BA9QX*r\DF\CE\FE\B8\ED\1E\FE\94C\A5(\88e\EE\B4N\97\C2>'\A9\A6=z\94\CE2\EA\FE)b\22=s\87\B8)\88f\CC\1C\81_R?Z}5\06\08\A8&4*\80\FFc\A1\F7&\CF\B0\DC\C2\07\CAR0\C14`\FF\BC\C9\B5\F0\02\DD\93\B3\89\FCg|\F1A8?,\FC\E2\ACC\D4x \AC\BB\C0\ED6)\83\A7\9B\9D\0DL\AA\84K\94K\D51\A9\84\F3c\91\02\C5\11\DF\D4e^y\9E\0A}\D3e\F0\BC5C\F6\D5\16J\FF\B5\17FM.\A4?\16\96\01\EA\99EN\8E\BF\D1\CEKP9\8D\CF\9B\FB\81d\C0\D6\E1q/\86\C2^\E4\88p\C3\82z\A2}\F0LZN\BB'sv]U&\BA\91\8C\85N\96o\F8\10\D5\F8\07j:\EA\AF(\B6\EF&\E2\BB\8B6U\0A\F7\89\04\89\E5\DB\B2\A3\AB\B0\DA\EA.\84\EA\CCt\ACE+o\C9OFk\AE\C8\92\9D\92\12\00\C9\8B\0B;\CB\BB\E3\17\06\DAz\B7D7\17@\BBn\CE\09\BD\AA\DC\9D\87\90Y\E5\15\05\1D\10j\0AB\CC\B6\EA\A9\C2T\FAW\8F-#\12J\82F\A9\9FdeT\F3\E9\F8-\B3\F9\AB\96\DC\22\98\93G\BD~)p$w\F9\DF\F7V\BC\93+~xY6\EF\19\C6v\EA\FB\8BZ\B6U<\DBN\EBW\03k\A0w\14\E5\FA\AE\F1#k\0B\92\22\E6\ED\C4\85\88\95Y\9E\B9\DA\ED\ECE\8E6\AB_\E9\9BSu\FD\F7\02\B4\88\14\B4\EB\18\02\CB\DB\11\81\A8\D2\FC\B5\03\E1\AA\19\A1&\9F\C2\BDR\D6\A2R\07|\A3D\99\D5_I\F0F3m\E7K\A5\93\84-\E6\CA\7F\85\DB-V\0C@\A4po\8E\B8\E5\B8\9F\BD\DF\A6R\B9k\0FP\CDL\CB\B2&\1F\A7\07\AD\97\D0\A7\A7F\13\A4\00 ~/xs\C8$\CC^\82\C8(\0C\8Cf\00\D4\8E;V\90\FA-\7F\F6\A2\FA2\0F/\80\00\89r\CAk4y\F9\1E\B4\CB\B9\FF\D2:\A0@+O\BC\86\81\D7\B7&\A1\FE\A8\BF\87I\C8\10\F6\E26\F4\B0\E62\B8$\9F\C9\D7\F4-}\CA\D9\0DC1]\A0?\E6\ED\C6\BB\0Dry\1C=P\91\94}t\88\CF_\A9\F8*\91\CE\97cL\A4u|\CEH\B5\E1\DBi\9B\BA\1A\E1>\BE\AF\86\C9\1B\02\9B\22\DARD\C2ha\99\CE\AD[\E8\FB\A2\C2A\AB\90g\D5\F2\C3\B9?B\99r\E2\FA\A5\19\09k\BA`\C5\97\1A\D4g\C9\9F\87\CD\DC\0F`\CB\05\E9\B8\B6\BD \C9\C1\BB\87\E9\00T\138>G#g$\EDh;\B2\AA\E9#\01)\0B\E3\86\0Cv\C06\94!e\AF\0Ar\B6\A0\F9\CE\9B\A8\8F\93pD\B9i>[\8D\0E\E4\08\F8\C2\C2\92s\B8\8C\95\E7\04\0E\B20\12\1D\0B\B6\B9\B9;H\F3w\BD\90\C2Ho^+\F2\C6\B1(\A8J\1A\F0\D5\EC\B4\F3\1A\0B6\B6\AE8\1E2R\DD l\0B(\E2\B0\E1\8D\C3c\DA\C6%_S\8A\94#\07Y\8D\0E\AD8Z~H\9CW7\E8\ACy\ECH\AF\B0Q\D8\C6\F0\9DZ\83-D\22\18\98'\1B\DB\DCe\8E\F8lE1\E4\F8k\15\0F\BF\F8\F0\08\8A\FFX\1Bd\CB\9E\8E\1B\C5\DA\D2\EE6-\8B\AC?/\22=~Fr\E2w\91\87\AA\84\F8\AD\D7\0F\BBj\CC\1D\D8\0E[\EA\BA\94\EAR\BB\CC\86\E9\B4\C2\9F\12G\E9\98\A5\E99\A5'\EA\7F\A8$b\B3G\D7\98#?\0Ed\88\8E\B1\E4\9F\D2\AD:\A0\19\0D\7F\EC\8E\89>\15\F9\EE\EE\A3\83\AC$\040h\CFS\19+\8EZ\B7\AA\EA\8C\A4\D7-\05<B\C3\A8_\B611eU%\B0\CDMy\06\CB\12\F4\927\11\BF>_U\17\8E\80\D0\0B\E4\BE\8B\D8\BB\E2\D6n\0E\B7*\9D\B1\A0\C4\0E\9D\AE\AE\CEj[\8B\0A\D2du\04\DE\C8uRDZZ\82E\F2.\8D\06\BE\92\85\15\FB\12g\D5\F0\F0\E2\D6\EE=\18\C4\B6{s\ED\9Ck`\85\96\D6MFUL\1Eu\A4Z\D0(\C4\86\B8&<L\E1\97\AA\DFe\92Mq\043\F5\A8f0K\9F\D9=\D5\AB\7F{\D0\C6\E2?\99)@\FE\8E\03\A8F\E5\96_\9A\84x\DB\8F\BF3\D0\BDr\04R\98\DE|\F7\C0\A5V\D2s\EF@Dm\8F\85f>\96\AD\9A\98'vc\A8\95\A8J\A4y\13\00\E7\DDY\C1~\B1S|\12\BBR]\0DX\18\C0`U\AFq\DE\9Dh\1B\D7\E9\A6\B4\10n\1E\F0\B8\AA\0D\07\ABb!q&\92\E8p\CA\04\13\96\B3\CA\D1\C8U\BBi\0D\B0\B6\22\0D\FD\C5\97{`=\05;+*\C4\10\\\E4jP|\B7}\9A\B8\8C\E3\04[\9Az\8A\B9\8EB\B2\AD\92\8E`\F3w\1C\C6\F1@\19\EDg\B2\D3\1EY7\B28\F0U\A37.\91_\E8\01\DF\88f/\C5\DEFlk\C6\E2\BC\BA;1a\8B\15\A0=;K\AC##w\1Bl\A9\8A}9\AE\1A\08\0D\0A^\97\EC\ABU\22\C7S\ED\DC\C7\D9!J\90\8C5\BD\E7\96uu\\T\14\EA\1C\88T.\DAwA\D6P~\D2\92si\99$$\AA\E9\B9\D0\D5\D1\0B\E5\DD\87w\D0\C3\BF-\AD\D4d\E8DK\C6N^\95\B4Jb\DA\97<\EC\84>\11\0B\EF;\F1Z\BDa\DD\FA\D0\BDK'\A6\8E\D5\CD\EA\8A\AD\B1\EC\BA\949E\AD\1E\B1\CF\F2J\81\A5\ED\18\DEg\F4\FCCK,\B3\CE\81\D7\CEp\87\94\CF\EA\801\FC\14^\F7_B\A2\8D\02M\A9y\83%\A1>;\9A5\F5\F7\D2\CA0C\A0\13X\E4n\09\0D\CA\00\83\F2\B5\87\FD\FCS\88\18n\9D\CA\8BH~\E0\91\B7\D1t\9E~4U\CFd\A2^w\DA\9DXv%\06\12\C6\9E\81*\03\FEJ6\95Q\C5\EE\D3\AE\87\96\F7\05\22\F5\83\BD\DD\83:R;uD\CD\14\BE\9AC5yr\96j\92\C4'\8A\92\95\00\9Am\C1\94\82\17\0F<\05\B7u\B1,\F7\BA\80\00\C9\F19c\DD\12\8B\C6$S\EE{\DAtP\A0\1D\97\04^\CA\EB\16\FC\F6\D3\EA\1A\11\92d\08\E5\BC\85\F5\BC\A6\1C\BB\F4\88\A5a\95\B6}J\1E\EC\E62l\D0\E3\E91+\07]\1D\92\8E\EE\92\93\D0\9FCb.2\FF:I\B4\A462\AAw\B8\C3\87\D4\FA\B9\FE\BE\09[\E1M\C4\BE\94\95\E6\B4\A9\89yh\BE.L\D9\AC\B0:\F7|\1D\90\11\0A\F6K\017\9D\0F\0F\D8\\\095\DC$\B4\95\8C\F3\9E\C1\84\84S\13\0E\B4KB\13.\E1\BAo\B0\06\F2\A5e(\CB\88Po\09\CC\BC\8C\D4E.D\B7\87?\F9\FE\AA$\CB\0B\FF\EB\AFI\D79\15\A5i\8F\F7\BE\D5\ED\BD\CE\FE\E6\DB\1CM\88Z\0EDs\B5\97\A5\B46A_p\8910\95\F8\88\0Ah1\FC\CEa\84\11w\CC\AB>|\BA6+\0D\C2\FD\BCBz\E5\D5\94\BF\D6M\1Bi\04v\902=\B5il\AF\05\BD7\86\10\B1\C1\C2I\9A?\A6#\84G\1BG\AC\C5\A7T\1Dr3\DC\80\CF\0F+e\19\E2X\17\B7\D1\A9\A4N@\13a\C3\D3;\DFO\8D\97n\12\83\EA&1\08\AC\1CZd\0A\D7\A3p=\0A\D7\A3\A4p=\0A\D7\A3p=\CC\CC\CC\CC\CC\CC\CC\CC\CD\CC\CC\CC\CC\CC\CC\CC\00\00\00\00\00\00\00\80\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\A0\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\C8\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\FA\00\00\00\00\00\00\00\00\00\00\00\00\00\00@\9C\00\00\00\00\00\00\00\00\00\00\00\00\00\00P\C3\00\00\00\00\00\00\00\00\00\00\00\00\00\00$\F4\00\00\00\00\00\00\00\00\00\00\00\00\00\80\96\98\00\00\00\00\00\00\00\00\00\00\00\00\00 \BC\BE\00\00\00\00\00\00\00\00\00\00\00\00\00(k\EE\00\00\00\00\00\00\00\00\00\00\00\00\00\F9\02\95\00\00\00\00\00\00\00\00\00\00\00\00@\B7C\BA\00\00\00\00\00\00\00\00\00\00\00\00\10\A5\D4\E8\00\00\00\00\00\00\00\00\00\00\00\00*\E7\84\91\00\00\00\00\00\00\00\00\00\00\00\80\F4 \E6\B5\00\00\00\00\00\00\00\00\00\00\00\A01\A9_\E3\00\00\00\00\00\00\00\00\00\00\00\04\BF\C9\1B\8E\00\00\00\00\00\00\00\00\00\00\00\C5.\BC\A2\B1\00\00\00\00\00\00\00\00\00\00@v:k\0B\DE\00\00\00\00\00\00\00\00\00\00\E8\89\04#\C7\8A\00\00\00\00\00\00\00\00\00\00b\AC\C5\EBx\AD\00\00\00\00\00\00\00\00\00\80z\17\B7&\D7\D8\00\00\00\00\00\00\00\00\00\90\ACn2x\86\87\00\00\00\00\00\00\00\00\00\B4W\0A?\16h\A9\00\00\00\00\00\00\00\00\00\A1\ED\CC\CE\1B\C2\D3\00\00\00\00\00\00\00\00\A0\84\14@aQY\84\00\00\00\00\00\00\00\00\C8\A5\19\90\B9\A5o\A5\00\00\00\00\00\00\00\00:\0F \F4'\8F\CB\CE\00\00\00\00\00\00\00\00\84\09\94\F8x9?\81\00\00\00\00\00\00\00@\E5\0B\B96\D7\07\8F\A1\00\00\00\00\00\00\00P\DENg\04\CD\C9\F2\C9\00\00\00\00\00\00\00\A4\96\22\81E@|o\FC\00\00\00\00\00\00\00M\9D\B5p+\A8\AD\C5\9D\00\00\00\00\00\00 \F0\05\E3L6\12\197\C5\00\00\00\00\00\00(l\C6\1B\E0\C3V\DF\84\F6\00\00\00\00\00\002\C7\\\11l:\96\0B\13\9A\00\00\00\00\00@\7F<\B3\15\07\C9{\CE\97\C0\00\00\00\00\00\10\9FK \DBH\BB\1A\C2\BD\F0\00\00\00\00\00\D4\86\1E\F4\88\0D\B5P\99v\96\00\00\00\00\80D\14\131\EBP\E2\A4?\14\BC\00\00\00\00\A0U\D9\17\FD%\E5\1A\8EO\19\EB\00\00\00\00\08\AB\CF]\BE7\CF\D0\B8\D1\EF\92\00\00\00\00\E5\CA\A1Z\AD\05\03\05'\C6\AB\B7\00\00\00@\9E=J\F1\19\C7C\C6\B0\B7\96\E5\00\00\00\D0\05\CD\9Cmo\\\EA{\CE2~\8F\00\00\00\A2#\00\82\E4\8B\F3\E4\1A\82\BF]\B3\00\00\80\8A,\80\A2\DDn0\9E\A1b/5\E0\00\00 \AD7 \0B\D5E\DE\02\A5\9D=!\8C\00\004\CC\22\F4&E\D6\95C\0E\05\8D)\AF\00\00A\7F+\B1p\96L{\D4QF\F0\F3\DA\00@\11_v\DD\0C<\0F\CD$\F3+v\D8\88\00\C8j\FBi\0A\88\A5S\00\EE\EF\B6\93\0E\AB\00zEz\04\0D\EA\8Eh\80\E9\AB\A48\D2\D5\80\D8\D6\98E\90\A4rA\F0q\EBfc\A3\85PG\86\7F+\DA\A6GQlN\A6@<\0C\A7$\D9g_\B6\90\90\99e\07\E2\CFPK\CF\D0m\CFA\F7\E3\B4\F4\FF\9FD\ED\81\12\8F\81\82\A4!\89z\0E\F1\F8\BF\C7\95h\22\D7\F2!\A3\0Dj+\19R-\F7\AF9\BB\02\EB\8Co\EA\CB\90Dv\9F\A6\F8\F4\9B\08j\C3%p\0B\E5\FE\B4\D5SG\D06\F2\02E\22\9A\17&'O\9F\90e\94,Bb\D7\01\D6\AA\80\9D\EF\F0\22\C7\F5~\B9\B7\D2:MB\8B\D5\E0\84+\AD\EB\F8\B2\DE\A7e\87\89\E0\D2w\85\0C3;L\93\9B/\EB\88\9F\F4U\CCc\D5\A6\CF\FFI\1Fx\C2\FB%k\C7qk\BF<\8A\90\C3\7F\1C'\16\F3z\EFE9NF\EF\8BV:\DA\CFq\D8\ED\97\AC\B5\CB\E3\F0\8Bu\97\EC\C8\D0C\8EN\E9\BD\17\A3\BE\1C\ED\EER='\FB\C4\D41\A2c\ED\DDK\EEc\A8\AA\A7L\F8\1C\FB$_E^\94j\EFt>\A9\CA\E8\8F6\E49\EE\B6\D6u\B9D+\12\8ES\FD\E2\B3D]\C8\A9dL\D3\E7\16\B6\96q\A8\BC\DB`J:\1D\EA\BE\0F\E4\90\CD1\FEF\E9U\89\BC\DD\88\A4\A4\AE\13\1D\B5A\BE\BD\98c\AB\ABk\14\AB\CDM\9AXd\E2\D1-\ED~<\96\96\C6\EC\8A\A0p`\B7~\8D\A2<T\CF\E5\1D\1E\FC\A8\AD\C8\8C8e\DE\B0\CBK)C_\A5%;\12\D9\FA\AF\86\FE\15\DD\BE\9E\F3\13\B7\0E\EFI\AB\C7\FC-\14\BF-\8A7Cxl2i5n\96\F9{9\D9.\B9\AC\04T\96\07\7F\C3\C2I\FB\F7\DA\87\8Fz\E7\D7\06\E9{\C9^t3\DC\FD\DA\E8\B4\99\AC\F0\86\A3q\ED=\BB(\A0i\BC\11#\22\C0\D7\AC\A8\0C\CEh\0D\EA2\08\C4+\D6\AB*\B0\0D\D8\D2\90\01\C3\90\A4?\0A\F5\DBe\AB\1A\8E\08\C7\83\FA\E0y\DA\C6g&yR?V\A1\B1\CA\B8\A48Y\18\91\B8\01pW&\CF\AB\09^\FD\E6\CD\86o^\B5&\02L\EDxa\0B\C6Z^\B0\80\B4\05[1X\81OT\D69\8Ew\F1u\DC\A0!\C7\B1=\AEaciL\C8q\D5m\93\13\C9\E98\1E\CD\19:\BC\03_:\CEJIxX\FB#\C7e@\A0H\AB\04{\E4\C0\CE-K\17\9Dv\9C?(d\0D\EBb\9A\1DqB\F9\1D]\C4\94\83O2\BD\D0\A5;\00e\0D\93wet\F5yd\E3~\ECD\8F\CA _\E8\BBj\BFh\99\CB\1EN\CF\13\8B\99~\E8v\E2jE\EF\C2\BF~\A6!\C3\D8\ED?\9E\A2\14\9B\C5\16\AB\B3\EF\1E\10\EA\F3N\E9\CF\C5\E5\EC\80;\EEJ\D0\95\12JrX\D1\F1\A1\BB\1F(a\CA\A9]D\BB\97\DC\8E\AEEn\8A*&r\F9<\14u\15\EA\BD\932\1A\D7\09-\F5X\E7\1B\A6,iM\92V\9C_p&&<Y.\E1\A2\CFw\C3\E0\B6l\83w\0C\B0/\8Boz\99\8B\C3U\F4\98\E4Gd\95\0F\9C\FBm\0B\EC?7\9A\B5\98\DF\8E\AC^\BD\89A\BD$G\E7\0F\C5\00\E3~\97\B2W\B6,\EC\91\EC\EDX\E1S\F6\C0\9B^=\DF\ED\E37g\B6g)/l\F4\99X![\86\8Bt\EE\82\00\D2\E0y\BD\87q\C0\AE\E9\F1g\AE\11\AA\A3\80\06Y\D8\EC\E9\8Dp\1Ad\EE\01\DA\95\94\CC Ho\0E\E8\B2X\86\90\FE4A\88\DD\DC\7F\14\8D\05\091\DE\EE\A74>\82Q\AA\15\D4\9FY\F0FK\BD\96\EA\D1\C1\CD\E2\E5\D4\1A\C9\07p\AC\18\9El\9E2#\99\C0\AD\0F\85\B0\DD\04\C6k\CF\E2\03E\FFk\BF0\99S\A6\1C\15\86\B7F\83\DB\84\16\FFF\EF|\7F\E8\CFc\9Age\18d\12\E6n_\8C\15\AEO\F1\81~\C0`?\8F~\CBOIw\EF\9A\99\A3m\A2\9D\F08\0F3^\BE\E3\1CU\AB\01\80\0C\09\CB\C5,\07\D3\BF\F5\AD\\c*\16\02\A0O\CB\FD\F6\F7\C8\C7/s\D9s~\DAM\01\C4\11\9F\9E\FA\9A\DD\DC\FD\E7g(\1DQ\A1\015\D6F\C6\B8\01\15T\FD\E1\81\B2e\A5\09B\C2\8B\D8\F7&B\1A\A9|Z\22\1F_\07FiYW\E7\9AXi\B0\E9\8Dxu37\89\97\C3/-\A1\C1\AE\83\1Cd\B1\D6R\00\84k}\B4{x\09\F2\9A\A4#\BD]\8Cg\C02c\CEPM\EBE\97\E0F6\96\BA\B7@\F8\FF\FB\01\A5 f\17\BD\98\D8\C3;\A9\E5P\B6\FFzB\CE\A8?]\EC\BE\CE\B4\8A\13\1F\E5\A3\DF\8C\E9\80\C9G\BA\937\01\B16l3o\C6\17\F0#\E1\BB\D9\A8\B8\84A]DG\00\0B\B8\1D\ECl\D9*\10\D3\E6\E5\91t\15Y\C0\0D\A6\92\13\E4\C7\1A\EAC\90/\DBh\AD7\98\C8\87w\18\DDy\A1\E4T\B4\FB\11\C3\98E\BE\BA)\94^T\D8\C9\1Dj\E1z\D6\F3\FE\D6m)\F4\1D\BB4'\9ER\E2\8C\0CfX_\A6\E4\99\18\E4\E9\01\B1E\E7\1A\B0\8F\7F.\F7\CF]\C0^]dB\1D\17\A1!\DCs\1F\FA\F4Cupv\BA~Ir\AE\04\95\89\A8S\1CyJI\06ji\DE\DB\0E\DAE\FA\AB\92hc\17\9D\DB\87\04\03\D6\92\92P\D7\F8\D6\B6B<]\84\D2\A9E\C2\C5\9B[\92\86[\86\B2\A9E\BA\92#\8A\0B2\B7\82\F26h\F2\A7\1E\14\D7hw\ACl\8E\FFd#\AFD\02\EF\D1&\D9\0CC\95\D7\072\1F\1Fv\EDja5\83\B8\07\E8I\BD\E6D\7F\E7\A6\D3\A8\C5\B9\02\A4\A6\09b\9Cl \16_\A1\90\08\137h\03\CD\0F\8Cz\C3\87\A8\DB6dZ\E5k\22!\22\80\89\97,\DATII\C2\FD\B0\DE\06k\A9*\A0l\BD\B7\10\AA\9B\DB\F2=]\96\C8\C5S5\C8\C7\AC\E5\94\94\82\92o\8C\F4\BB:\B7\A8B\FA\F9\17\1F\BA9#w\CB\D7x\B5\84r\A9i\9C\FBnS\14\04v*\FF\0D\D7\E2%\CF\13\84\C3\BAJh\19\85\13\F5\FE\D1\8C[\EF\C2\18e\F4i]\C2_fX\B2~\028\99\D5y/\BF\98az\D9\FB?w/\EF\03\86\FFJX\FB\EE\BE\FA\D8\CF\FA\0FU\FB\AA\84g\BF].\BA\AA\EE8\CF\83\F9S*\BA\95\B2\A0\97\FA\\\B4*\95\83a\F2{tZ\94\DD\DF\88=9tau\BA\E4\F9\EE\9A\11q\F9\94\17\EB\8CG\D1\B9\12\E9]\B8\AA\01V\CD7z\EE\12\B8\CC\22\B4\AB\91:\B3\0A\C1U\E0b\AC\AA\17\E6\7F+\A1\16\B6\09`M1k\98{W\94\9D\DF_vI\9C\E3\0B\B8\A0\FD\85~Z\ED}\C2\EB\FB\E9\ADA\8E\07s\84\BE\13\8FX\14\1C\B3\E6zd\19\D2\B1\C8\8F%\AE\D8\B2nY\E3_\A0\99\BD\9FF\DE\BB\F3\AE\D9\8E_\CAo\EE;\04\80\D6#\EC\8ATX\0DH\B9{\DE%\E9J\05 \CC,\A7\ADj\AE\10\9A\A7\1AV\AF\A4\9D\06(\FF\F7\10\D9\04\DA\94\80Q\A1+\1B\86\22\04y\FF\9A\AA\87B\08]\F0\D2D\FB\90(+EW\BFA\95\A9SJt\AC\07\16:5\F2u\16-/\92\FA\D3\E8\\\91\97\89\9B\88B\B7\09.|]\9B|\84\11\DA\BA\FE5a\95i%\8C9\DB4\C2\9B\A5\95\90i~\83\B9\FAC.\EF\07\12\C2\B2\02\CF\BB\F4\03^\E4g\F9\94}\F5DK\B9\AFa\81\F5x\C2\BA\EE\E0\1B\1D\DC2\16\9E\A7\1B\BA\A12\17si*\D9bd\93\BF\9B\85\91\A2(\CA\FE\DC\CF\03u\8F{}x\AF\02\E75\CB\B2\FC>\D4\C3DRs\DA\\\AB\ADa\B0\01\BF\EF\9D\A7d\FAj\13\88\08:\16\19z\1C\C2\AEk\C5\D0\FD\B8E\18\AA\8A\08[\9F\98\A3r\9A\C6\F6E='W\9ET\AD\8A\99c?\A6\87 <\9AK\86x\F6\E2T\AC6\7F<\CF\8F\A9(\CB\C0\DD\A7\16\B4\1BjW\84\9F\0B\C3\F3\D3\F2\FD\F0\D5Q\1C\A1\A2DmeC\E7Yx\C4\B7\9E\96%\B3\B1\A4\E5Jd\9F\14ap\96\B5eF\BC\EE\1F\DE\0D\9F]=\87Yy\0C\FC\22\FFW\EB\EA\A7U\D1\06\B5\0C\A9\D8\CB\87\DDu\FF\16\93\F2\88\D5B$\F1\A7\09\CE\BE\E9TS\BF\DC\B7/\EB\8ASm\ED\11\0C\81.$*(\EF\D3\E5\FA\A5m\A8\C8h\16\8F\10\9DV\1Ayu\A4\8F\BC\87Di}\01n\F9UD\EC`\D7\92\8D\B3\AC\A9\95\C3\DC\81\C97jU'9\8D\F7p\E0\17\14{\F4S\E2\BB\85b\95\B8C\B8\9AF\8C\8E\EC\CCxtm\95\93\BB\BA\A6TfAX\AF\B2'\00\97\D1\C8z8ji\D0\E9\BFQ.\DB\9E1\C0\FC\05{\99\06\E2A\22\F2\17\F3\FC\88\03\1F\F8\BD\E3\EC\1FDZ\D2\AA\EE\DD/<\AB\C3&v\AD\1C\E8'\D5\F1\86Uj\D5;\0B\D6t\B0\D3\D8#\E2q\8AVtube\05\C7\85IN\84gV-\87\F6l\D1\12\BB\BE\C68\A7\DBae\01\AC\F8(\B4\C7\85\D7in\F8\06\D1R\BA\BE\01\D763\E1\9C\B3&\02E[\A4\82s4\17aF\02\C0\EC\84`\B0B\16rM\A3\90\01]\F9\D7\02\F0'\A5x\\\D3\9B\CE \CC\F4A\B4\F7\8D\03\EC1\CE\963\C8B\02)\FFqR\A1uq\04g~A> \BDi\A1y\9F\86\D3\84\E9\C6b\00\0F\D1Mh,\C4\09X\C7h\08\E6\A3x{\C0REa\8275\0C.\F9\82\8A\DF\CCV\9Ap\A7\CB|\B1B\A1\C7\BC\9B\91\B6\0B@v`\A6\88\FE\DB]\93\89\F9\AB\C25\A4\0E\D0\93\F8\CFj\FER5\F8\EB\F7V\F3CM\12\C4\B8\F6\83\05\DES!{\F3Z\16\98Jp\8Bz3zr\C3\D6\A8\E9Y\B0\F1\1B\BE\\L.Y\C0\18Ot\0C\13dp\1C\EE\A2\EDs\DFyo\F0\DEb\11\E7\8B>\C6\D1\D4\85\94\A8+\ACEV\CB\DD\8A\E1.\CE7\06J\A7\B9\926\17\D7+>\95m\99\BA\C1\C5\87\1C\11\E87\04\DD\CC\B6\8D\FA\C8\A0\14\99\DB\D4\B1\0A\91\A2\22\0A@\92\98\9C\1D\C8Y\7F\12J^M\B5K\AB\0C\D0\B6\BE\03%:0\1F\97\DC\B5\A0\E2\1D\D6\0F\84d\AED.$~s\DE\A9q\A4\8D\D2\E5\89\D2\FE\EC\EA\\\AD]\10V\14\8E\0D\B1G_,\87>\A8%t\18u\94k\99\F1P\DD\19w\F7(N\12/\D1/\C9<\E3\FF\96R\8Ao\AA\9A\D9pk\BD\82{\FB\0B\DC\BF<\E7\AC\0BU\01\10M\C6lcZ\FA\0E\D3\EF\0B!\D8N\AA\01T\E0\F7G<x\\\E9\E3u\A7\14\87q\0A\814\EC\FA\ACe\96\B3\E3\\S\D1\D9\A8\0DM\A1A\A79\18\7F|\A0\1C4\A8E\10\D3P\A0\09\12\11H\DE\1EM\E4\91 \89+\EA\832\04F\AB\0A\EDJ\93`]\B6hk\B6\E4\A4?\85\17VM\A8\1D\F8\B9\F4\E3B\06\E4\1D\CE\8Ef\9D\AB`\12%6\F3x\CE\E9\83\AE\D2\80\19`Bk|+\D7\C10\17B\E4$Z\07\A1\1F\F8\12\86[\F6L\B2\FC\9CR\1D\AE0I\C9'\B6\97g\F23\E0\DE<D\A7\A4\D9|\9B\FB\B1\A3}\01\EF@\98\16\A5\8A\E8\06\08.A\9DN\86\EE`\95(\1F\8EN\AD\A2\08\8Ay\91\C4\E2'*\B9\BA\F2\A6\F1\A2X\CB\8A\EC\D7\B5\F5\DB\B1tgi\AF\10\AEe\17\BF\D6\F3\A6\91\99)\EF\A8\E0\A1m\CA\AC?\DDn\CC\B0\10\F6\BF\F3*\D3X\0A\09\FD\17\8E\94\8A\FF\DC\94\F3\EF\B0\F5\07\EFLK\FC\DD\D9\9C\B6\1F\0A=\F8\95\8E\F9d\15\10\AF\BDJ\0FD\A4\A7LLv\BB\F17\BE\1A\D4\1Am\9D\13U\8D\D1_\DFS\EA\ED\C5m!\89a\C8\84,U\F8\E2\9Bkt\92\B4\9B\E4\B4\F5<\FD2wj\B6\DB\82\86\11\B7\A1\C2\1D\223\8C\BC?\15\05\A4\92#\E8\D5\E4J3\A5\EA?\AF\AB\0F-\83\A6;\16\B1\05\8F\0E@\A7\F2\87M\CB)\F8#\90\CA[\1D\C7\B2\12\10Q\EF\E9 >t\F6,4\BD\B2\E4x\DF\16T%k$\A9M\91\1A\9C@\B6\EF\8E\AB\8B\8ET\F7\C2\B6\89\D0\1A \C3\D0\A3\ABr\96\AE\B1)\B5s$\AC\84\A1\E8\F3\C4\8CV\0F<\DA\1Et\A2\90-\D7\E5\C9q\18\FB\17\96\89e\88\92\88ez|\A6/~\8D\DE\F9\9D\FB\EB~\AA\B7\EA\FE\98\1B\90\BB\DD1Vx\85\FA\A6\1E\D5e\A5>\7F\22t*U\DE5k\93\\(3\85_'\87\8F\95\88:\D5V\03F\B8s\F2\7F\A67\F1h\F3\BA*\89\8A,\84W\A6\10\EF\1F\D0\85-C\B0iu+-\9B\B2\F6gj\F5\13\82s\FC)\0Eb);\9CB_\F4\01\C5\F2\98\A2\8F{\B4\91\BA\F3I\83\13wqBv/?\CBs\9A!6\A9p\1C$\D7\D4\0D\D3S\FB\0E\FE\10\01\AA\83\D3\8C#\ED\06\A5\E8c\14]\C9\9E\AA@J2\0486\F4H\CE\E2|Y\B4{\C6\D5\D0\DC>\05\C6C\B1\DA\81\1B\DCo\A1\1A\F8\0A\05\94\8E\86\B7\94\DD(1\91\E9\E5\A4\10\9B&\83\1C\19\B4\F2|\CAr}\F5c\1F\CE\D4\C1\F0\A3c\1Fa/\1C\FD\CF\DC\F2<\A7\01J\F2\EC\8C<g9;c\BC\01\CA\17\86\08An\97\13\D8\85\E0\03\05\BE\D5\82\BC\9D\A7J\D1I\BD\18N\A7\D8D\86-K\A2+\85Q\9DE\9C\EC\9E!\D1\0E\D6\E7\F8\DDE;\F3R\82\AB\E1\93\03\B5B\C9\E5\90\BB\CA\17\0A\B0\E7b\16\DA\B8Cb\93;\1Fuj=\9D\0C\9C\A1\FB\9B\10\E7\D4:x\0Ag\12\C5\0C\E2\87\01E}aj\90\C5$\8Bf\80+\FB'\DA\E9A\96\DC\F9\84\B4\F6\ED-\80`\F6\F9\B1Qd\D2\BBS8\A6\E1si9\A0\F8sx^\B2~cU4\E3\07\8D\E8\E1#d{H\0B\DB_^\BCj\01\DCI\B0b\DA,=\9A\1A\CE\91\F7uk\C5\01S\\\DC\FB\10x\CC@\A1Av\BA)c\1B\E1\B3\B9\89\9D\0A\CB\7F\C8\04\E9\A9)\F4;b\D9 (\ACD\CD\BD\9F\FAEcT3\F1\CA\BA\0F)2\D7\95@\ADGy\17|\A9\C0\D6\BE\D4\A9Y\7F\86]H\CC\CC\AB\8E\EDIp\8C\EEI\140\1F\A8tZ\FF\BFV\F2h\\\8C/j\\\19\FC&\D2\111\FFo\EC.\83s\B7]\C2\D9\8F]X\83\AB~\FF\C5S\FD1\C8%\F52\D0\F3t.\A4U^\7F\B7\A8|>\BAo\B2?\C40\12:\CD\EB5_\E5\D2\1B\CE(\85\CF\A7z^KD\80\B3\81[\CFc\D1\80yf\C3Q\196^U\A0\1Fb2\C3\BC\05\E1\D7@4\A6\9F\C3\B5j\C8\A7\FA\FE\F3+G\D9\8DP\C1\8F\874c\85\FAQ\B9\FE\F0\F6\98O\B1\D2\D8\B9\D4\00^\93\9C\D33\9FV\9A\BF\D1n\07O\E8\09\815\B8\C3\C8\00G\EC\80/\86\0A\C8bbL\E1B\A6\F4\FA\C0X'a\BB'\CD\BD}\BD\CF\CC\E9\E7\98\9Cx\97\B8\1C\D58\80,\DD\AC\03@\E4!\BF\C3V\BD\E6c\0AG\E0x\14\98\04P]\EA\EEt\ACl\E0\FC\CCX\18\CB\0C\DF\02RzR\95\C8\EBC\0C\1E\807\0F\FD\CF\96\83\E6\18\A7\BA\BA\E6T\8F%`\05\D3\FD\83|$ \DFP\E9i *\F3.\B8\C6G~\D2\CD\16t\8B\D2\91AT\FAW\1D3\DCL\1DG\81\1CQ.G\B6R\E9\F8\AD\E4?\13\E0\E5\98\A1c\E5\F9\D8\E3\A6#w\D9\DD\0F\18X\8F\FFD^/\9Cg\8EHv\EA\A7\EA\09\0FW" }>, align 8
@alloc_5cb263f26a5d50117adfcc5c7225745e = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"TryFromIntError" }>, align 1
@vtable.h = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7f015ac45fe7daE" }>, align 8
@alloc_3a5018d53a1f454f28eaf92fb6526bcb = private unnamed_addr constant <{ [113 x i8] }> <{ [113 x i8] c"/Users/lucblaeser/.rustup/toolchains/nightly-x86_64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/mod.rs" }>, align 1
@alloc_7fff07f8e577825902a351eee255f4c0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3a5018d53a1f454f28eaf92fb6526bcb, [16 x i8] c"q\00\00\00\00\00\00\00\0A\06\00\00\01\00\00\00" }>, align 8
@alloc_5bd1ef6667dbdbecff436d9509a4d052 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"attempt to divide by zero" }>, align 1
@alloc_8f76ea01f7653320539cee13e24b5ba5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_5bd1ef6667dbdbecff436d9509a4d052, [8 x i8] c"\19\00\00\00\00\00\00\00" }>, align 8
@alloc_e534af126d4f0c0d6698aaa5e548da66 = private unnamed_addr constant <{ [57 x i8] }> <{ [57 x i8] c"attempt to calculate the remainder with a divisor of zero" }>, align 1
@alloc_4537a75d092e8f4cfc555bd89a74a0e8 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e534af126d4f0c0d6698aaa5e548da66, [8 x i8] c"9\00\00\00\00\00\00\00" }>, align 8
@alloc_85bacc85e202586a5d2fc1063b5a868f = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c"coroutine resumed after completion" }>, align 1
@alloc_ad90446d3d58c7cf4eb6633854052958 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_85bacc85e202586a5d2fc1063b5a868f, [8 x i8] c"\22\00\00\00\00\00\00\00" }>, align 8
@alloc_47d0ae29a287eed7dc81295687c681e2 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"`async fn` resumed after completion" }>, align 1
@alloc_e9810d2fa204bbbae5d3de223c1c39f5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_47d0ae29a287eed7dc81295687c681e2, [8 x i8] c"#\00\00\00\00\00\00\00" }>, align 8
@alloc_24804e27923c21f189beb74e09ad0f22 = private unnamed_addr constant <{ [39 x i8] }> <{ [39 x i8] c"`async gen fn` resumed after completion" }>, align 1
@alloc_ee278ba4fb255e4789a2c27881d2b14b = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_24804e27923c21f189beb74e09ad0f22, [8 x i8] c"'\00\00\00\00\00\00\00" }>, align 8
@alloc_5ba23c4a7609a67570a449651ccc08d8 = private unnamed_addr constant <{ [59 x i8] }> <{ [59 x i8] c"`gen fn` should just keep returning `None` after completion" }>, align 1
@alloc_f6c026d29de9821165d3e78d76386fab = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_5ba23c4a7609a67570a449651ccc08d8, [8 x i8] c";\00\00\00\00\00\00\00" }>, align 8
@alloc_17e00dad0d1d6182369c9ce7bbc0ce3b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"coroutine resumed after panicking" }>, align 1
@alloc_10eb6c6f6a6ff63a81f2fef186a21e00 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_17e00dad0d1d6182369c9ce7bbc0ce3b, [8 x i8] c"!\00\00\00\00\00\00\00" }>, align 8
@alloc_c3e1ce157aae1938b410ee7a8c95da5d = private unnamed_addr constant <{ [34 x i8] }> <{ [34 x i8] c"`async fn` resumed after panicking" }>, align 1
@alloc_8699edce77b942efcf99bc8189065922 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_c3e1ce157aae1938b410ee7a8c95da5d, [8 x i8] c"\22\00\00\00\00\00\00\00" }>, align 8
@alloc_6133ef2cdd7df690d385cb647a92b3e5 = private unnamed_addr constant <{ [38 x i8] }> <{ [38 x i8] c"`async gen fn` resumed after panicking" }>, align 1
@alloc_528a74ae87f5c3e4cd0b9622263918dc = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_6133ef2cdd7df690d385cb647a92b3e5, [8 x i8] c"&\00\00\00\00\00\00\00" }>, align 8
@alloc_449dcd5db2e296a5c5fa758c50b65553 = private unnamed_addr constant <{ [58 x i8] }> <{ [58 x i8] c"`gen fn` should just keep returning `None` after panicking" }>, align 1
@alloc_57428e1d582089540321b2c543549a2d = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_449dcd5db2e296a5c5fa758c50b65553, [8 x i8] c":\00\00\00\00\00\00\00" }>, align 8
@alloc_94aad5614a6b88cd5b6dfb4e51b04d06 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"number not in the range 0..=" }>, align 1
@alloc_0910cc5fbc4a172966fb446fe44ddba7 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_94aad5614a6b88cd5b6dfb4e51b04d06, [8 x i8] c"\1C\00\00\00\00\00\00\00", ptr @alloc_556e4180596b5b612bb6ed6c0cbb55e1, [8 x i8] c"\02\00\00\00\00\00\00\00" }>, align 8
@alloc_d78c01982ce4c2650621705126014af9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\95\00\00\00\01\00\00\00" }>, align 8
@alloc_a33517c72d0c95fb0ee72420a320dfd6 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"\07" }>, align 1
@alloc_9d24ae325b9118ac52cc4f442fd07f2d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\96\00\00\00\01\00\00\00" }>, align 8
@alloc_7cf52f152520f02eb9cd3381415a12ee = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c"\0F" }>, align 1
@alloc_effe43d24df403c949bfd2418bddda7d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\97\00\00\00\01\00\00\00" }>, align 8
@alloc_e355b24ddc42f84072df15eaab7acc4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\98\00\00\00\01\00\00\00" }>, align 8
@alloc_e981c347a91d73dbd5cbb07b31214906 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\DB\01\00\00\05\00\00\00" }>, align 8
@alloc_b32f197ba458341d392075a207afea1e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_331803609e07127b3e34d22206f3a261, [16 x i8] c"q\00\00\00\00\00\00\00\E9\01\00\00\01\00\00\00" }>, align 8
@alloc_99ac8a81a24cac863217ce4a5cbfabea = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Error" }>, align 1
@_ZN4core7unicode12unicode_data10alphabetic17SHORT_OFFSET_RUNS17h6f30487cb6e28c01E = internal constant <{ [216 x i8] }> <{ [216 x i8] c"\C2\02\00\00I\12\00\02m\16\004\16\1F\C08\B6$@E\00, N\050`N\004 S\C0M V\8D\A4@V\0D\A6\80V\A4\D7\00W\00\F9@bn\FA\E0b>\FD\00c\80\02\C1e7\07\E1j\80\0E\81p\00\1C\A1y\E0\1E\A1\8E\9A#\E1\93\90/A\9504\E1\95\00DA\96GF\A1\96\00h\C1\969j\E1\96@n\01\97\F8\87\E1\98\D6\8C\C1\9A\F0\AF\01\9B#\B1a\9B\FC\B2A\9C\00\BC\81\9D\00\D4\A1\9D\A6\D6\E1\9E\00\DF\81\A3\90\E2a\A6\D0\E4a\A9\E0\E7\E1\A9\00\EE!\AA0\F1!\AC\00\00b\B4\E0\A6\22\B5:\B7B\B5\A2\CE\82\B5\E1\EB\02\B6^\EEB\B6\00\F8\82\B6\1E\FA\A2\B6\00\00\C3\B6K\13\E3\B6\B0#\03\B7\B0#T\B7" }>, align 4
@_ZN4core7unicode12unicode_data10alphabetic7OFFSETS17h3d7f47653f179a1fE = internal unnamed_addr constant <{ [1467 x i8] }> <{ [1467 x i8] c"A\1A\06\1A/\01\0A\01\04\01\05\17\01\1F\01\00\04\0C\0E\05\07\01\01\01V\01*\05\01\02\02\04\01\01\06\01\01\03\01\01\01\14\01S\01\8B\08\A6\01&\02\01\06)'\0E\01\01\01\02\01\02\01\01\08\1B\04\04\1D\0B\058\01\07\0Ef\01\08\04\08\04\03\0A\03\02\01\100\0De\18!\09\02\04\01\05\18\02\13\13\19\07\0B\05\18\01\06\11*\0A\0C\03\07\06L\01\10\01\03\04\0F\0D\13\01\08\02\02\02\16\01\07\01\01\03\04\03\08\02\02\02\02\01\01\08\01\04\02\01\05\0C\02\0A\01\04\03\01\06\04\02\02\16\01\07\01\02\01\02\01\02\04\05\04\02\02\02\04\01\07\04\01\01\11\06\0B\03\01\09\01\03\01\16\01\07\01\02\01\05\03\09\01\03\01\02\03\01\0F\04\15\04\04\03\01\08\02\02\02\16\01\07\01\02\01\05\03\08\02\02\02\02\09\02\04\02\01\05\0D\01\10\02\01\06\03\03\01\04\03\02\01\01\01\02\03\02\03\03\03\0C\04\05\03\03\01\03\03\01\06\01(\0D\01\03\01\17\01\10\03\08\01\03\01\03\08\02\01\03\02\01\02\04\1C\04\01\08\01\03\01\17\01\0A\01\05\03\08\01\03\01\03\08\02\06\02\01\04\0D\03\0C\0D\01\03\01)\02\08\01\03\01\03\01\01\05\04\07\05\16\06\01\03\01\12\03\18\01\09\01\01\02\07\08\06\01\01\01\08\12\02\0D:\05\07\06\013\02\01\01\01\05\01\18\01\01\01\13\01\03\02\05\01\01\06\01\0E\04 \01?\08\01$\04\13\04\10\01$C7\01\01\02\05\10@\0A\04\02&\01\01\05\01\02+\01\00\01\04\02\07\01\01\01\04\02)\01\04\02!\01\04\02\07\01\01\01\04\02\0F\019\01\04\02C%\10\10V\02\06\03\00\02\11\01\1A\05K\03\0B\07\14\0B\15\0C\14\0C\0D\01\03\01\02\0C4\02\13\0E\01\04\01CY\07+\05F\0A\1F\01\0C\04\09\17\1E\02\05\0B,\04\1A6\1C\04?\02\142\01\17\02\0B\0314\01\0F\01\083*\02\04\0A,\01\0B\0E7\16\03\0A$\02\09\07+\02\03)\04\01\06\01\02\03\01\05\C0'\0E\0B\00\02\06\02&\02\06\02\08\01\01\01\01\01\01\01\1F\025\01\07\01\01\03\03\01\07\03\04\02\06\04\0D\05\03\01\07t\01\0D\01\10\0De\01\04\01\02\0A\01\01\03\05\06\01\01\01\01\01\01\04\01\0B\02\04\05\05\04\01\11)\004\00\E5\06\04\03\02\0C&\01\01\05\01\028\07\01\10\17\09\07\01\07\01\07\01\07\01\07\01\07\01\07\01\07\01 /\01\00\03\19\09\07\05\02\05\04V\06\03\01Z\01\04\05+\01^\11 0\10\00\00@\00C.\02\00\03\10\0A\02\14/\05\08\03q'\09\02g\02@\05\02\01\01\01\05\18\14\01!\184\0CD\01\01,\06\03\01\01\03\0A!\05#\0D\1D\033\01\0C\0F\01\10\10\0A\05\017\09\0E\12\17\03E\01\01\01\01\18\03\02\10\02\04\0B\06\02\06\02\06\09\07\01\07\01+\01\0E\06{\15\00\0C\17\041\00\00\02j&\07\0C\05\05\0C\01\0D\01\05\01\01\01\02\01\02\01l!\00\12@\026(\0Ct\05\01\87$\1A\06\1A\0BY\03\06\02\06\02\06\02\03#\0C\01\1A\01\13\01\02\01\0F\02\0E\22{E5\00\1D\031/ \0D\1E\05+\05\1E\02$\04\08\01\05*\9E\12$\04$\04(\084\0C\0B\01\0F\01\07\01\02\01\0B\01\0F\01\07\01\02C\00\09\16\0A\08\18\06\01*\01\09E\06\02\01\01,\01\02\03\01\02\17\0A\17\09\1FA\13\01\02\0A\16\0A\1AF8\06\02@\04\01\02\05\08\01\03\01\1D*\1D\03\1D#\08\01\1C\1B6\0A\16\0A\13\0D\12nI73\0D3\0D(\00*\01\02\03\02N\1D\0A\01\08\16*\12.\15\1B\17\09F+\05\0A9\09\01\0D\19\173\11\04\08#\03\01\09@\01\04\09\02\0A\01\01\01#\12\01\22\02\01\06\04>\07\01\01\01\04\01\0F\01\0A\079\17\04\01\08\02\02\02\16\01\07\01\02\01\05\03\08\02\02\02\02\03\01\06\01\05\07\9CB\01\03\01\04\14\03\1EB\02\02\01\01\B86\02\07\19\06\22?\01\01\03\01;6\02\01G\1B\02\0E\15\07\B99g@\1F\08\02\01\02\08\01\02\01\1E\01\02\02\02\02\04]\08\02.\02\06\01\01\01\02\1B3\02\0A\11H\05\01\12I\00\09\01-\01\07\01\011\1E\02\16\01\0EI\07\01\02\01,\03\01\01\02\01\03\01\01\02\02\18\06\01\02\01%\01\02\01\04\01\01\00\17\09\11\01)\03\03o\01O\00fo\11\C4\00a\0F\00\11\06\00\00\00\00\07\1F\11O\11\1E\120\10\04\1F\15\05\13\00@\80K\049\07\11@\02\01\01\0C\02\0E\00\08\00*\09\00\04\01\07\01\02\01\00\0F\01\1D\03\02\01\0E\04\08\00\00k\05\0D\03\09\07\0A\04\01\00U\01G\01\02\02\01\02\02\02\04\01\0C\01\01\01\07\01A\01\04\02\08\01\07\01\1C\01\04\01\05\01\01\03\07\01\00\02\19\01\19\01\1F\01\19\01\1F\01\19\01\1F\01\19\01\1F\01\19\01\08\00\1F\06\06\D5\07\01\11\02\07\01\02\01\05\05>!\01p-\0A\07\10\01\00\1E\12,\00\1C\00\07\01\04\01\02\01\0F\01\C5;D\03\01\03\01\00\04\01\1B\01\02\01\01\02\01\01\0A\01\04\01\01\01\01\06\01\04\01\01\01\01\01\01\03\01\02\01\01\02\01\01\01\01\01\01\01\01\01\01\02\01\01\02\04\01\07\01\04\01\04\01\01\01\0A\01\11\05\03\01\05\01\11\00\1A\06\1A\06\1A\00\00 \00\06\DE\02\00\0E\00\0F\00\00\00\00\00\05\00\00" }>, align 1
@_ZN4core7unicode12unicode_data14case_ignorable17SHORT_OFFSET_RUNS17hb0b1b74c4c1c1060E = internal constant <{ [140 x i8] }> <{ [140 x i8] c"\B0\02\00\00]\13\A0\02\12\17 \22\BD\1F`\22|, 0\050`4\15\A0\E05\F8\A4`7\0C\A6\A07\1E\FB\E07\00\FE\E0C\FD\01aD\80\07!H\01\0A\E1H$\0D\A1I\AB\0E!K/\18aK;\19aY0\1C\E1Y\F3\1Ea]04!a\F0jabOo\E1b\F0\AF\A1c\9D\BC\A1d\00\CFaeg\D1\E1e\00\DAaf\00\E0\A1g\AE\E2!i\EB\E4!k\D0\E8\A1k\FB\F3\E1k\01\00nl\F0\01\BFl" }>, align 4
@_ZN4core7unicode12unicode_data14case_ignorable7OFFSETS17h030e883585b98748E = internal unnamed_addr constant <{ [875 x i8] }> <{ [875 x i8] c"'\01\06\01\0B\01#\01\01\01G\01\04\01\01\01\04\01\02\02\00\C0\04\02\04\01\09\02\01\01\FB\07\CF\01\05\011-\01\01\01\02\01\02\01\01,\01\0B\06\0A\0B\01\01#\01\0A\15\10\01e\08\01\0A\01\04!\01\01\01\1E\1B[\0B:\0B\04\01\02\01\18\18+\03,\01\07\02\06\08):7\01\01\01\04\08\04\01\03\07\0A\02\0D\01\0F\01:\01\04\04\08\01\14\02\1A\01\02\029\01\04\02\04\02\02\03\03\01\1E\02\03\01\0B\029\01\04\05\01\02\04\01\14\02\16\06\01\01:\01\02\01\01\04\08\01\07\02\0B\02\1E\01=\01\0C\012\01\03\017\01\01\03\05\03\01\04\07\02\0B\02\1D\01:\01\02\01\06\01\05\02\14\02\1C\029\02\04\04\08\01\14\02\1D\01H\01\07\03\01\01Z\01\02\07\0B\09b\01\02\09\09\01\01\07I\02\1B\01\01\01\01\017\0E\01\05\01\02\05\0B\01$\09\01f\04\01\06\01\02\02\02\19\02\04\03\10\04\0D\01\02\02\06\01\0F\01^\01\00\03\00\03\1D\02\1E\02\1E\02@\02\01\07\08\01\02\0B\03\01\05\01-\053\01A\02\22\01v\03\04\02\09\01\06\03\DB\02\02\01:\01\01\07\01\01\01\01\02\08\06\0A\02\01'\01\08\1F1\040\01\01\05\01\01\05\01(\09\0C\02 \04\02\02\01\038\01\01\02\03\01\01\03:\08\02\02@\06R\03\01\0D\01\07\04\01\06\01\03\022?\0D\01\22e\00\01\01\03\0B\03\0D\03\0D\03\0D\02\0C\05\08\02\0A\01\02\01\02\051\05\01\0A\01\01\0D\01\10\0D3!\00\02q\03}\01\0F\01` /\01\00\01$\04\03\05\05\01]\06]\03\00\01\00\06\00\01b\04\01\0A\01\01\1C\04P\02\0E\22N\01\17\03g\03\03\02\08\01\03\01\04\01\19\02\05\01\97\02\1A\12\0D\01&\08\19\0B.\030\01\02\04\02\02\11\01\15\02B\06\02\02\02\02\0C\01\08\01#\01\0B\013\01\01\03\02\02\05\02\01\01\1B\01\0E\02\05\02\01\01d\05\09\03y\01\02\01\04\01\00\01\93\11\00\10\03\01\0C\10\22\01\02\01\A9\01\07\01\06\01\0B\01#\01\01\01/\01-\02C\01\15\03\00\01\E2\01\95\05\00\06\01*\01\09\00\03\01\02\05\04(\03\04\01\A5\02\00\04\00\02P\03F\0B1\04{\016\0F)\01\02\02\0A\031\04\02\02\02\01\04\01\0A\012\03$\05\01\08>\01\0C\024\09\0A\04\02\01_\03\02\01\01\02\06\01\02\01\9D\01\03\08\15\029\02\03\01%\07\03\05\C3\08\02\03\01\01\17\01T\06\01\01\04\02\01\02\EE\04\06\02\01\02\1B\02U\08\02\01\01\02j\01\01\01\02\06\01\01e\03\02\04\01\05\00\09\01\02\00\02\01\01\04\01\90\04\02\02\04\01 \0A(\06\02\04\08\01\09\06\02\03.\0D\01\02\00\07\01\06\01\01R\16\02\07\01\02\01\02z\06\03\01\01\02\01\07\01\01H\02\03\01\01\01\00\02\0B\024\05\05\01\01\01\00\11\06\0F\00\05;\07\09\04\00\01?\11@\02\01\02\00\04\01\07\01\02\00\02\01\04\00.\02\17\00\03\09\10\02\07\1E\04\94\03\007\042\08\01\0E\01\16\05\01\0F\00\07\01\11\02\07\01\02\01\05\05>!\01\A0\0E\00\01=\04\00\05\00\07m\08\00\05\00\01\1E`\80\F0\00" }>, align 1
@_ZN4core7unicode12unicode_data5cased17SHORT_OFFSET_RUNS17hd16419affea1b0edE = internal constant <{ [88 x i8] }> <{ [88 x i8] c"\A0\10\00\00\A0\13\E0\06\80\1C \08\16\1F\A0\08\B6$\C0\09\00, \13@\A6`\130\AB\E0\14\00\FB`\17!\FF \18\00\04\A1\18\80\07!\19\80\0C\E1\1B\A0\18\E1\1C@na\1D\00\D4\A1\1D\A6\D6\E1\1D\00\DF\81\220\E0a%\00\E9!&0\F1a&\8A\F1\B2&" }>, align 4
@_ZN4core7unicode12unicode_data5cased7OFFSETS17h2eaf32420e9a30dcE = internal unnamed_addr constant <{ [315 x i8] }> <{ [315 x i8] c"A\1A\06\1A/\01\0A\01\04\01\05\17\01\1F\01\C3\01\04\04\D0\01$\07\02\1E\05`\01*\04\02\02\02\04\01\01\06\01\01\03\01\01\01\14\01S\01\8B\08\A6\01&\09)\00&\01\01\05\01\02+\01\04\00V\02\06\00\09\07+\02\03@\C0@\00\02\06\02&\02\06\02\08\01\01\01\01\01\01\01\1F\025\01\07\01\01\03\03\01\07\03\04\02\06\04\0D\05\03\01\07t\01\0D\01\10\0De\01\04\01\02\0A\01\01\03\05\06\01\01\01\01\01\01\04\01\06\04\01\02\04\05\05\04\01\11 \03\02\004\00\E5\06\04\03\02\0C&\01\01\05\01\00.\12\1E\84f\03\04\01;\05\02\01\01\01\05\18\05\01\03\00+\01\0E\06P\00\07\0C\05\00\1A\06\1A\00P`$\04$t\0B\01\0F\01\07\01\02\01\0B\01\0F\01\07\01\02\00\01\02\03\01*\01\09\003\0D3\00@\00@\00U\01G\01\02\02\01\02\02\02\04\01\0C\01\01\01\07\01A\01\04\02\08\01\07\01\1C\01\04\01\05\01\01\03\07\01\00\02\19\01\19\01\1F\01\19\01\1F\01\19\01\1F\01\19\01\1F\01\19\01\08\00\0A\01\14\06\06\00>\00D\00\1A\06\1A\06\1A\00" }>, align 1
@_ZN4core7unicode12unicode_data2cc7OFFSETS17h506fadafb049bb6dE = internal unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"\00 _!\00" }>, align 1
@_ZN4core7unicode12unicode_data15grapheme_extend17SHORT_OFFSET_RUNS17haebbdbe6e733ff5eE = internal constant <{ [132 x i8] }> <{ [132 x i8] c"\00\03\00\00\83\04 \00\91\05`\00]\13\A0\00\12\17 \1F\0C `\1F\EF,\A0+*0 ,o\A6\E0,\02\A8`-\1E\FB`.\00\FE 6\9E\FF`6\FD\01\E16\01\0A!7$\0D\E17\AB\0Ea9/\18\A190\1CaH\F3\1E\A1L@4aP\F0j\A1QOo!R\9D\BC\A1R\00\CFaSe\D1\A1S\00\DA!T\00\E0\E1U\AE\E2aW\EC\E4!Y\D0\E8\A1Y \00\EEY\F0\01\7FZ" }>, align 4
@_ZN4core7unicode12unicode_data15grapheme_extend7OFFSETS17hc3ebaa5fde6ce1edE = internal unnamed_addr constant <{ [727 x i8] }> <{ [727 x i8] c"\00p\00\07\00-\01\01\01\02\01\02\01\01H\0B0\15\10\01e\07\02\06\02\02\01\04#\01\1E\1B[\0B:\09\09\01\18\04\01\09\01\03\01\05+\03<\08*\18\01 7\01\01\01\04\08\04\01\03\07\0A\02\1D\01:\01\01\01\02\04\08\01\09\01\0A\02\1A\01\02\029\01\04\02\04\02\02\03\03\01\1E\02\03\01\0B\029\01\04\05\01\02\04\01\14\02\16\06\01\01:\01\01\02\01\04\08\01\07\03\0A\02\1E\01;\01\01\01\0C\01\09\01(\01\03\017\01\01\03\05\03\01\04\07\02\0B\02\1D\01:\01\02\01\02\01\03\01\05\02\07\02\0B\02\1C\029\02\01\01\02\04\08\01\09\01\0A\02\1D\01H\01\04\01\02\03\01\01\08\01Q\01\02\07\0C\08b\01\02\09\0B\07I\02\1B\01\01\01\01\017\0E\01\05\01\02\05\0B\01$\09\01f\04\01\06\01\02\02\02\19\02\04\03\10\04\0D\01\02\02\06\01\0F\01\00\03\00\03\1D\02\1E\02\1E\02@\02\01\07\08\01\02\0B\09\01-\03\01\01u\02\22\01v\03\04\02\09\01\06\03\DB\02\02\01:\01\01\07\01\01\01\01\02\08\06\0A\02\010\1F1\040\07\01\01\05\01(\09\0C\02 \04\02\02\01\038\01\01\02\03\01\01\03:\08\02\02\98\03\01\0D\01\07\04\01\06\01\03\02\C6@\00\01\C3!\00\03\8D\01` \00\06i\02\00\04\01\0A \02P\02\00\01\03\01\04\01\19\02\05\01\97\02\1A\12\0D\01&\08\19\0B.\030\01\02\04\02\02'\01C\06\02\02\02\02\0C\01\08\01/\013\01\01\03\02\02\05\02\01\01*\02\08\01\EE\01\02\01\04\01\00\01\00\10\10\10\00\02\00\01\E2\01\95\05\00\03\01\02\05\04(\03\04\01\A5\02\00\04\00\02P\03F\0B1\04{\016\0F)\01\02\02\0A\031\04\02\02\07\01=\03$\05\01\08>\01\0C\024\09\0A\04\02\01_\03\02\01\01\02\06\01\02\01\9D\01\03\08\15\029\02\01\01\01\01\16\01\0E\07\03\05\C3\08\02\03\01\01\17\01Q\01\02\06\01\01\02\01\01\02\01\02\EB\01\02\04\06\02\01\02\1B\02U\08\02\01\01\02j\01\01\01\02\06\01\01e\03\02\04\01\05\00\09\01\02\F5\01\0A\02\01\01\04\01\90\04\02\02\04\01 \0A(\06\02\04\08\01\09\06\02\03.\0D\01\02\00\07\01\06\01\01R\16\02\07\01\02\01\02z\06\03\01\01\02\01\07\01\01H\02\03\01\01\01\00\02\0B\024\05\05\01\01\01\00\01\06\0F\00\05;\07\00\01?\04Q\01\00\02\00.\02\17\00\01\01\03\04\05\08\08\02\07\1E\04\94\03\007\042\08\01\0E\01\16\05\01\0F\00\07\01\11\02\07\01\02\01\05d\01\A0\07\00\01=\04\00\04\00\07m\07\00`\80\F0\00" }>, align 1
@alloc_276fa79b786ccf633624df3aeb4b6358 = private unnamed_addr constant <{ [123 x i8] }> <{ [123 x i8] c"\0E\11\00\00\09\00\00\0C\0D\0A\00\10\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\06\02\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\04\01\00\0F\00\08\00\00\0B\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\05\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\13\00\03\12\00\07" }>, align 1
@alloc_d00312ae75c75cbcf43e6485967be5b3 = private unnamed_addr constant <{ [320 x i8] }> <{ [320 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00;\00\00\00\00\00\00\00\00\00\00\00\00\00\00\10\0E7\00\00\00\00\00\00\00\00\00\00\00\00\00(\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00,\00\00\00\00\00\00\00\00\00\00\00\00\09\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00A+\003/1!\00\00\00\00\0A8\00\00\00\00\00\00\00\00\00\00\00\00\00\03\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\13\00\00\00\00\00\00\00\00\00\00\00\1B\00\00\00<\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00E\00\00\00\00\00\00\00\00\00\00\00\00\00\009\00777\00\16\16C\16$\19\18%\00\05D\00\1D\0FI\00\00\00\00\00\00\00\00\00\00@\22\11\17450.\08#*\00\1C\0D\1F\0B:\00\06\00\00\1E\00\00\00\00\00\00\00 \00\10\1A\16&'\00\00\00\00\00\00\00\00\00\00\00\102\02\15B\099\00\00\00\00\00\00\00\00\00\10F\00\00\00\00\00\00\00\00\00\00\00\00\00\00?)6\0CK=\12\01\07>J\14GH\04-" }>, align 1
@alloc_b1c96b4567f79702e32e548fc212d02f = private unnamed_addr constant <{ [440 x i8] }> <{ [440 x i8] c"\00\00\00\00\00\00\00\00\FF\FF\0F\00\00\C0\FF\FF\02\A8\AA\AA\AA\AA\AA\AA\FF\FF\FF\FF\FF\FF\07\00\FF\FD\00\00\00\FC\FF\FF\00\00\00\00\00\00\02\80\00\00\00\FF\FF\FF\FF\0F\FF\00\00\00\FC\FF\FF\0F\85\AA\FF\FF\FF\FF\FF\FF\00\00\00\00\FF\FF\FF\FF\00\00\00\00\FC\FF\FF\FF\00\00\00\00\00\FF\FF\FF\EF\FF\00\00\00\FC\FF\FF\00\00\01\00\00\F0\FF\FF\FF\FF\FF\F7\FF\03\FF\FF\C0C\00\00\00\00\FF\FF\00\00\00\00\00\00\FF\FF\00\00\00\80\FF\FF\7F\FF\C0\FF\FF\FF\00\00\00\FC\00\00\FF\FF\FF\FF\FF\F7\FC\FF\FF\F7\03\00\00\F0T\D5\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AA\AAU\FF\00\FF\00\FF\00\DF@?\00\FF\00\FF\00\FF?\FF\FF\FF\FFb\15\DA?\00\00\00\00\00\00\00? \00\00\00\00\00\8A<\00\C4\08\00\00\80\102\00\00\80\FF\FB\FF\FB\1B\FF\7F\E3\AA\AA\AA/\19\B9\FF\FF\FF\FF\FF\FD\07\0A\05\AA\02\00\00\\\07\00\00\00\00\00\04 \04\FF\FF\EF\FF\FF\FF\FF\01\FF\00?\00\FF\00\FF\00\DC\00\CF\00\FF\00\DC\00\AA\AA\AA\AA\1AP\08\00\FF\FF\FF\FF\BF \00\00\FF\FB\FF\7F\E0\07\00\00\00\C0\DF\FF\FF\00\00\00\03\00\00\00\1F\00\00\00\AA\AA\AA:\00\00\00\00\7F\00\F8\00\00\00\00\00\F7\0B\00\00\00\00\00\00\AA\AA\AA\AA\AA\AA\FA\93\AA\AA\AA\AA\AA\AA\FF\95@RU\B5\AA\AA)\AA\AAP\BA\AA\AA\82\A0\AA\FF\FF\FF\FF\AA\AA\AA\AA\00\00\00\00\A8\AA\AB\AAU\AB\AA\AA\AA\AA\AA\D4)1$N*-Q\E6\FC\FF\FF\0F\00\00\C0\EB" }>, align 8
@alloc_9b0252d368f992a6e751845d8061c2f8 = private unnamed_addr constant <{ [42 x i8] }> <{ [42 x i8] c"\00@\01\BC\01\B7\01\B0\01m\01|\01~\01B\01F\01M\02\92\02\90\02S\03]\03\93\03\85\04\0C\04\06\05\BB\06N\07\84" }>, align 1
@_ZN4core7unicode12unicode_data1n17SHORT_OFFSET_RUNS17hc6671e06e3bb1384E = internal constant <{ [156 x i8] }> <{ [156 x i8] c"`\06\00\00f\09 \01@\10\E0\01i\13 \06\EE\16\A0\06F\19\E0\06p \E0\07`$\E0\09v' \0B\FD,\A0\0B\070\E0\0B\921 \0C \A6\E0\0C0\A8`\0E\F0\AB\E0\0E\10\FF`\10\07\01\A1\10\E1\02\E1\10X\08\A1\11\FA\0C!\13`\0E\E1\16P\14a\17P\16\E1\19\E0\18a\1AP\1C!\1BP\1F\A1\1B\00$a\1C`j\E1\1C\80n!\1D\C0\D2!\1E\CE\D7a\1E@\E1!\1F\F0\E2a\1F\F0\E4\A1\1F\C7\E8\E1\1Fq\EC! \00\F1\A1 \F0\FB\E1!\FA\FB2\22" }>, align 4
@_ZN4core7unicode12unicode_data1n7OFFSETS17h0a7497e5739e35d3E = internal unnamed_addr constant <{ [275 x i8] }> <{ [275 x i8] c"0\0Ax\02\05\01\02\03\00\0A\86\0A\C6\0A\00\0Av\0A\04\06l\0Av\0Av\0A\02\06n\0Ds\0A\08\07g\0Ah\07\07\13m\0A`\0Av\0AF\14\00\0AF\0A\00\14\00\03\EF\0A\06\0A\16\0A\00\0A\80\0B\A5\0A\06\0A\B6\0AV\0A\86\0A\06\0A\00\01\03\06\06\0A\C63\02\05\00<N\16\00\1E\00\01\00\01\19\09\0E\03\00\04\8A\0A\1E\08\01\0F \0A'\0F\00\0A\BC\0A\00\06\9A\0A&\0A\C6\0A\16\0AV\0A\00\0A\00\0A\00-\0C9\11\02\00\1B$\04\1D\01\08\01\86\05\CA\0A\00\08\19\07'\09K\05\16\06\A0\02\02\10\02.@\094\02\1E\03K\05h\08\18\08)\07\00\060\0A\00\1F\9E\0A*\04p\07\86\1E\80\0A<\0A\90\0A\07\14\FB\0A\00\0Av\0A\00\0Af\0Af\0C\00\13]\0A\00\1D\E3\0AF\0A\00\0Af\15\00o\00\0AV\0A\86\0A\01\07\00\17\00\14\0C\14l\19\002\00\0A\00\0A\00\0A\00\09\80\0A\00;\01\03\01\04L-\01\0F\00\0D\00\0A\00" }>, align 1
@alloc_3f655a564849daefd9d7ba885f66b5ec = private unnamed_addr constant <{ [125 x i8] }> <{ [125 x i8] c"\0C\0F\06\06\00\06\06\02\04\0B\06\10\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\08\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\05\06\0E\06\0A\06\06\01\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\07\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\0D\06\06\06\06\09\06\03" }>, align 1
@alloc_a64dc8ccffb48d591f136a5055f5264e = private unnamed_addr constant <{ [272 x i8] }> <{ [272 x i8] c"++\05\22++++++++++\05\01++\05+++++++++++++++'+++++\11\11>\11*\1D\18\17++++\09\08,+++++++++++++$\1CB+++++++++++++++++++++\00++++++++++++++++++++++++++++6+++++++++++++++=<+\14\0E\10\04++++7+++++++++++++:+++++++++++++++;-+++++++++++++0+\1F#\15\16\0F\0D!+++\0B\1E&35\1A1\0C\07\192(4\06\03A@?C8+\09.+) +++++++++9\13\02\12\0A/++++++++++9%\11\1B++++++++++++" }>, align 1
@alloc_b0b512212321331fbbe5533d9a81d914 = private unnamed_addr constant <{ [344 x i8] }> <{ [344 x i8] c"\00\00\00\00\FE\FF\FF\07\FF\FF\FF\FF\FF\FF?\00\01TUUUUUU\01\00\00\00\FC\FF\FF\07\F5\02A\01\00\00 \00\00\00\00\00\FF\FF\FF\FF\FF\03\00\00\00\FF\FF\FF_\FC\01\00\00\F0\FF\FF\FF\03\FF\FF\FF\03\FF\FF\00\00\00\00\00\00\FF\FFUUUUUU\FE\FF\00\00\00\00\00\00E\80\B0\E7\DF\1F\00\00\00{UUUUUU\05lUUUUUU\00j\90\A4\AAJUU\D2UU(EUU}_UUUUUUUUU\AB*UUUUUU\00\00\00\00UUUU\00\00\00\00TUTU\AATUUUUU+\D6\CE\DB\B1\D5\D2\AE\11\00\0F\00\0F\00\1F\00\0F\00\00\00\00\00\00\00\0F?\00\00\00\FF\FF\FF\03\03\00\00\D0d\DE?\00UUUU\05(\04\00 \00\00\00\FF\FF\00\00\00?\00\AA\00\FF\00\00@\D7\FE\FF\FB\0F\00\00\FF\FF\7F\7F\00\00\00\00\FF\F77\00\00\00\00\00zU\00\00\00\00\00\00\BF \00\00\00\00\00\00UUUUUUU\AA\848'>P=\0F\C0\00\00\00\00\9D\EA%\C0\00\80\1CUUU\90\E6\00\00\FF\FF\FF\FF\FF\E7\00\FF\FF\FF\03\00\00\F0\00\00\00\00\00\00\FF\F7\00\FF\00?\00\FF\00\FF" }>, align 8
@alloc_0d4f83f9440880a8832c906ae459dd64 = private unnamed_addr constant <{ [50 x i8] }> <{ [50 x i8] c"\00\BB\00\B1\00\AB\00\A7\00\A4\00 \00/\003\00y\00u\00m\01\96\01\94\01\8E\01\86\01\83\01@\02\A4\02\92\02\14\03\92\03\8C\03\86\04\B2\04\AB" }>, align 1
@_ZN4core7unicode12unicode_data11white_space14WHITESPACE_MAP17h3970be1f0c702aeeE = dso_local local_unnamed_addr constant <{ [256 x i8] }> <{ [256 x i8] c"\02\02\02\02\02\02\02\02\02\03\03\01\01\01\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00\02\02\00\00\00\00\00\02\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00" }>, align 1
@alloc_00e3a302eaf77365dafc78a6a45490ae = private unnamed_addr constant <{ [11256 x i8] }> <{ [11256 x i8] c"\C0\00\00\00\E0\00\00\00\C1\00\00\00\E1\00\00\00\C2\00\00\00\E2\00\00\00\C3\00\00\00\E3\00\00\00\C4\00\00\00\E4\00\00\00\C5\00\00\00\E5\00\00\00\C6\00\00\00\E6\00\00\00\C7\00\00\00\E7\00\00\00\C8\00\00\00\E8\00\00\00\C9\00\00\00\E9\00\00\00\CA\00\00\00\EA\00\00\00\CB\00\00\00\EB\00\00\00\CC\00\00\00\EC\00\00\00\CD\00\00\00\ED\00\00\00\CE\00\00\00\EE\00\00\00\CF\00\00\00\EF\00\00\00\D0\00\00\00\F0\00\00\00\D1\00\00\00\F1\00\00\00\D2\00\00\00\F2\00\00\00\D3\00\00\00\F3\00\00\00\D4\00\00\00\F4\00\00\00\D5\00\00\00\F5\00\00\00\D6\00\00\00\F6\00\00\00\D8\00\00\00\F8\00\00\00\D9\00\00\00\F9\00\00\00\DA\00\00\00\FA\00\00\00\DB\00\00\00\FB\00\00\00\DC\00\00\00\FC\00\00\00\DD\00\00\00\FD\00\00\00\DE\00\00\00\FE\00\00\00\00\01\00\00\01\01\00\00\02\01\00\00\03\01\00\00\04\01\00\00\05\01\00\00\06\01\00\00\07\01\00\00\08\01\00\00\09\01\00\00\0A\01\00\00\0B\01\00\00\0C\01\00\00\0D\01\00\00\0E\01\00\00\0F\01\00\00\10\01\00\00\11\01\00\00\12\01\00\00\13\01\00\00\14\01\00\00\15\01\00\00\16\01\00\00\17\01\00\00\18\01\00\00\19\01\00\00\1A\01\00\00\1B\01\00\00\1C\01\00\00\1D\01\00\00\1E\01\00\00\1F\01\00\00 \01\00\00!\01\00\00\22\01\00\00#\01\00\00$\01\00\00%\01\00\00&\01\00\00'\01\00\00(\01\00\00)\01\00\00*\01\00\00+\01\00\00,\01\00\00-\01\00\00.\01\00\00/\01\00\000\01\00\00\00\00@\002\01\00\003\01\00\004\01\00\005\01\00\006\01\00\007\01\00\009\01\00\00:\01\00\00;\01\00\00<\01\00\00=\01\00\00>\01\00\00?\01\00\00@\01\00\00A\01\00\00B\01\00\00C\01\00\00D\01\00\00E\01\00\00F\01\00\00G\01\00\00H\01\00\00J\01\00\00K\01\00\00L\01\00\00M\01\00\00N\01\00\00O\01\00\00P\01\00\00Q\01\00\00R\01\00\00S\01\00\00T\01\00\00U\01\00\00V\01\00\00W\01\00\00X\01\00\00Y\01\00\00Z\01\00\00[\01\00\00\\\01\00\00]\01\00\00^\01\00\00_\01\00\00`\01\00\00a\01\00\00b\01\00\00c\01\00\00d\01\00\00e\01\00\00f\01\00\00g\01\00\00h\01\00\00i\01\00\00j\01\00\00k\01\00\00l\01\00\00m\01\00\00n\01\00\00o\01\00\00p\01\00\00q\01\00\00r\01\00\00s\01\00\00t\01\00\00u\01\00\00v\01\00\00w\01\00\00x\01\00\00\FF\00\00\00y\01\00\00z\01\00\00{\01\00\00|\01\00\00}\01\00\00~\01\00\00\81\01\00\00S\02\00\00\82\01\00\00\83\01\00\00\84\01\00\00\85\01\00\00\86\01\00\00T\02\00\00\87\01\00\00\88\01\00\00\89\01\00\00V\02\00\00\8A\01\00\00W\02\00\00\8B\01\00\00\8C\01\00\00\8E\01\00\00\DD\01\00\00\8F\01\00\00Y\02\00\00\90\01\00\00[\02\00\00\91\01\00\00\92\01\00\00\93\01\00\00`\02\00\00\94\01\00\00c\02\00\00\96\01\00\00i\02\00\00\97\01\00\00h\02\00\00\98\01\00\00\99\01\00\00\9C\01\00\00o\02\00\00\9D\01\00\00r\02\00\00\9F\01\00\00u\02\00\00\A0\01\00\00\A1\01\00\00\A2\01\00\00\A3\01\00\00\A4\01\00\00\A5\01\00\00\A6\01\00\00\80\02\00\00\A7\01\00\00\A8\01\00\00\A9\01\00\00\83\02\00\00\AC\01\00\00\AD\01\00\00\AE\01\00\00\88\02\00\00\AF\01\00\00\B0\01\00\00\B1\01\00\00\8A\02\00\00\B2\01\00\00\8B\02\00\00\B3\01\00\00\B4\01\00\00\B5\01\00\00\B6\01\00\00\B7\01\00\00\92\02\00\00\B8\01\00\00\B9\01\00\00\BC\01\00\00\BD\01\00\00\C4\01\00\00\C6\01\00\00\C5\01\00\00\C6\01\00\00\C7\01\00\00\C9\01\00\00\C8\01\00\00\C9\01\00\00\CA\01\00\00\CC\01\00\00\CB\01\00\00\CC\01\00\00\CD\01\00\00\CE\01\00\00\CF\01\00\00\D0\01\00\00\D1\01\00\00\D2\01\00\00\D3\01\00\00\D4\01\00\00\D5\01\00\00\D6\01\00\00\D7\01\00\00\D8\01\00\00\D9\01\00\00\DA\01\00\00\DB\01\00\00\DC\01\00\00\DE\01\00\00\DF\01\00\00\E0\01\00\00\E1\01\00\00\E2\01\00\00\E3\01\00\00\E4\01\00\00\E5\01\00\00\E6\01\00\00\E7\01\00\00\E8\01\00\00\E9\01\00\00\EA\01\00\00\EB\01\00\00\EC\01\00\00\ED\01\00\00\EE\01\00\00\EF\01\00\00\F1\01\00\00\F3\01\00\00\F2\01\00\00\F3\01\00\00\F4\01\00\00\F5\01\00\00\F6\01\00\00\95\01\00\00\F7\01\00\00\BF\01\00\00\F8\01\00\00\F9\01\00\00\FA\01\00\00\FB\01\00\00\FC\01\00\00\FD\01\00\00\FE\01\00\00\FF\01\00\00\00\02\00\00\01\02\00\00\02\02\00\00\03\02\00\00\04\02\00\00\05\02\00\00\06\02\00\00\07\02\00\00\08\02\00\00\09\02\00\00\0A\02\00\00\0B\02\00\00\0C\02\00\00\0D\02\00\00\0E\02\00\00\0F\02\00\00\10\02\00\00\11\02\00\00\12\02\00\00\13\02\00\00\14\02\00\00\15\02\00\00\16\02\00\00\17\02\00\00\18\02\00\00\19\02\00\00\1A\02\00\00\1B\02\00\00\1C\02\00\00\1D\02\00\00\1E\02\00\00\1F\02\00\00 \02\00\00\9E\01\00\00\22\02\00\00#\02\00\00$\02\00\00%\02\00\00&\02\00\00'\02\00\00(\02\00\00)\02\00\00*\02\00\00+\02\00\00,\02\00\00-\02\00\00.\02\00\00/\02\00\000\02\00\001\02\00\002\02\00\003\02\00\00:\02\00\00e,\00\00;\02\00\00<\02\00\00=\02\00\00\9A\01\00\00>\02\00\00f,\00\00A\02\00\00B\02\00\00C\02\00\00\80\01\00\00D\02\00\00\89\02\00\00E\02\00\00\8C\02\00\00F\02\00\00G\02\00\00H\02\00\00I\02\00\00J\02\00\00K\02\00\00L\02\00\00M\02\00\00N\02\00\00O\02\00\00p\03\00\00q\03\00\00r\03\00\00s\03\00\00v\03\00\00w\03\00\00\7F\03\00\00\F3\03\00\00\86\03\00\00\AC\03\00\00\88\03\00\00\AD\03\00\00\89\03\00\00\AE\03\00\00\8A\03\00\00\AF\03\00\00\8C\03\00\00\CC\03\00\00\8E\03\00\00\CD\03\00\00\8F\03\00\00\CE\03\00\00\91\03\00\00\B1\03\00\00\92\03\00\00\B2\03\00\00\93\03\00\00\B3\03\00\00\94\03\00\00\B4\03\00\00\95\03\00\00\B5\03\00\00\96\03\00\00\B6\03\00\00\97\03\00\00\B7\03\00\00\98\03\00\00\B8\03\00\00\99\03\00\00\B9\03\00\00\9A\03\00\00\BA\03\00\00\9B\03\00\00\BB\03\00\00\9C\03\00\00\BC\03\00\00\9D\03\00\00\BD\03\00\00\9E\03\00\00\BE\03\00\00\9F\03\00\00\BF\03\00\00\A0\03\00\00\C0\03\00\00\A1\03\00\00\C1\03\00\00\A3\03\00\00\C3\03\00\00\A4\03\00\00\C4\03\00\00\A5\03\00\00\C5\03\00\00\A6\03\00\00\C6\03\00\00\A7\03\00\00\C7\03\00\00\A8\03\00\00\C8\03\00\00\A9\03\00\00\C9\03\00\00\AA\03\00\00\CA\03\00\00\AB\03\00\00\CB\03\00\00\CF\03\00\00\D7\03\00\00\D8\03\00\00\D9\03\00\00\DA\03\00\00\DB\03\00\00\DC\03\00\00\DD\03\00\00\DE\03\00\00\DF\03\00\00\E0\03\00\00\E1\03\00\00\E2\03\00\00\E3\03\00\00\E4\03\00\00\E5\03\00\00\E6\03\00\00\E7\03\00\00\E8\03\00\00\E9\03\00\00\EA\03\00\00\EB\03\00\00\EC\03\00\00\ED\03\00\00\EE\03\00\00\EF\03\00\00\F4\03\00\00\B8\03\00\00\F7\03\00\00\F8\03\00\00\F9\03\00\00\F2\03\00\00\FA\03\00\00\FB\03\00\00\FD\03\00\00{\03\00\00\FE\03\00\00|\03\00\00\FF\03\00\00}\03\00\00\00\04\00\00P\04\00\00\01\04\00\00Q\04\00\00\02\04\00\00R\04\00\00\03\04\00\00S\04\00\00\04\04\00\00T\04\00\00\05\04\00\00U\04\00\00\06\04\00\00V\04\00\00\07\04\00\00W\04\00\00\08\04\00\00X\04\00\00\09\04\00\00Y\04\00\00\0A\04\00\00Z\04\00\00\0B\04\00\00[\04\00\00\0C\04\00\00\\\04\00\00\0D\04\00\00]\04\00\00\0E\04\00\00^\04\00\00\0F\04\00\00_\04\00\00\10\04\00\000\04\00\00\11\04\00\001\04\00\00\12\04\00\002\04\00\00\13\04\00\003\04\00\00\14\04\00\004\04\00\00\15\04\00\005\04\00\00\16\04\00\006\04\00\00\17\04\00\007\04\00\00\18\04\00\008\04\00\00\19\04\00\009\04\00\00\1A\04\00\00:\04\00\00\1B\04\00\00;\04\00\00\1C\04\00\00<\04\00\00\1D\04\00\00=\04\00\00\1E\04\00\00>\04\00\00\1F\04\00\00?\04\00\00 \04\00\00@\04\00\00!\04\00\00A\04\00\00\22\04\00\00B\04\00\00#\04\00\00C\04\00\00$\04\00\00D\04\00\00%\04\00\00E\04\00\00&\04\00\00F\04\00\00'\04\00\00G\04\00\00(\04\00\00H\04\00\00)\04\00\00I\04\00\00*\04\00\00J\04\00\00+\04\00\00K\04\00\00,\04\00\00L\04\00\00-\04\00\00M\04\00\00.\04\00\00N\04\00\00/\04\00\00O\04\00\00`\04\00\00a\04\00\00b\04\00\00c\04\00\00d\04\00\00e\04\00\00f\04\00\00g\04\00\00h\04\00\00i\04\00\00j\04\00\00k\04\00\00l\04\00\00m\04\00\00n\04\00\00o\04\00\00p\04\00\00q\04\00\00r\04\00\00s\04\00\00t\04\00\00u\04\00\00v\04\00\00w\04\00\00x\04\00\00y\04\00\00z\04\00\00{\04\00\00|\04\00\00}\04\00\00~\04\00\00\7F\04\00\00\80\04\00\00\81\04\00\00\8A\04\00\00\8B\04\00\00\8C\04\00\00\8D\04\00\00\8E\04\00\00\8F\04\00\00\90\04\00\00\91\04\00\00\92\04\00\00\93\04\00\00\94\04\00\00\95\04\00\00\96\04\00\00\97\04\00\00\98\04\00\00\99\04\00\00\9A\04\00\00\9B\04\00\00\9C\04\00\00\9D\04\00\00\9E\04\00\00\9F\04\00\00\A0\04\00\00\A1\04\00\00\A2\04\00\00\A3\04\00\00\A4\04\00\00\A5\04\00\00\A6\04\00\00\A7\04\00\00\A8\04\00\00\A9\04\00\00\AA\04\00\00\AB\04\00\00\AC\04\00\00\AD\04\00\00\AE\04\00\00\AF\04\00\00\B0\04\00\00\B1\04\00\00\B2\04\00\00\B3\04\00\00\B4\04\00\00\B5\04\00\00\B6\04\00\00\B7\04\00\00\B8\04\00\00\B9\04\00\00\BA\04\00\00\BB\04\00\00\BC\04\00\00\BD\04\00\00\BE\04\00\00\BF\04\00\00\C0\04\00\00\CF\04\00\00\C1\04\00\00\C2\04\00\00\C3\04\00\00\C4\04\00\00\C5\04\00\00\C6\04\00\00\C7\04\00\00\C8\04\00\00\C9\04\00\00\CA\04\00\00\CB\04\00\00\CC\04\00\00\CD\04\00\00\CE\04\00\00\D0\04\00\00\D1\04\00\00\D2\04\00\00\D3\04\00\00\D4\04\00\00\D5\04\00\00\D6\04\00\00\D7\04\00\00\D8\04\00\00\D9\04\00\00\DA\04\00\00\DB\04\00\00\DC\04\00\00\DD\04\00\00\DE\04\00\00\DF\04\00\00\E0\04\00\00\E1\04\00\00\E2\04\00\00\E3\04\00\00\E4\04\00\00\E5\04\00\00\E6\04\00\00\E7\04\00\00\E8\04\00\00\E9\04\00\00\EA\04\00\00\EB\04\00\00\EC\04\00\00\ED\04\00\00\EE\04\00\00\EF\04\00\00\F0\04\00\00\F1\04\00\00\F2\04\00\00\F3\04\00\00\F4\04\00\00\F5\04\00\00\F6\04\00\00\F7\04\00\00\F8\04\00\00\F9\04\00\00\FA\04\00\00\FB\04\00\00\FC\04\00\00\FD\04\00\00\FE\04\00\00\FF\04\00\00\00\05\00\00\01\05\00\00\02\05\00\00\03\05\00\00\04\05\00\00\05\05\00\00\06\05\00\00\07\05\00\00\08\05\00\00\09\05\00\00\0A\05\00\00\0B\05\00\00\0C\05\00\00\0D\05\00\00\0E\05\00\00\0F\05\00\00\10\05\00\00\11\05\00\00\12\05\00\00\13\05\00\00\14\05\00\00\15\05\00\00\16\05\00\00\17\05\00\00\18\05\00\00\19\05\00\00\1A\05\00\00\1B\05\00\00\1C\05\00\00\1D\05\00\00\1E\05\00\00\1F\05\00\00 \05\00\00!\05\00\00\22\05\00\00#\05\00\00$\05\00\00%\05\00\00&\05\00\00'\05\00\00(\05\00\00)\05\00\00*\05\00\00+\05\00\00,\05\00\00-\05\00\00.\05\00\00/\05\00\001\05\00\00a\05\00\002\05\00\00b\05\00\003\05\00\00c\05\00\004\05\00\00d\05\00\005\05\00\00e\05\00\006\05\00\00f\05\00\007\05\00\00g\05\00\008\05\00\00h\05\00\009\05\00\00i\05\00\00:\05\00\00j\05\00\00;\05\00\00k\05\00\00<\05\00\00l\05\00\00=\05\00\00m\05\00\00>\05\00\00n\05\00\00?\05\00\00o\05\00\00@\05\00\00p\05\00\00A\05\00\00q\05\00\00B\05\00\00r\05\00\00C\05\00\00s\05\00\00D\05\00\00t\05\00\00E\05\00\00u\05\00\00F\05\00\00v\05\00\00G\05\00\00w\05\00\00H\05\00\00x\05\00\00I\05\00\00y\05\00\00J\05\00\00z\05\00\00K\05\00\00{\05\00\00L\05\00\00|\05\00\00M\05\00\00}\05\00\00N\05\00\00~\05\00\00O\05\00\00\7F\05\00\00P\05\00\00\80\05\00\00Q\05\00\00\81\05\00\00R\05\00\00\82\05\00\00S\05\00\00\83\05\00\00T\05\00\00\84\05\00\00U\05\00\00\85\05\00\00V\05\00\00\86\05\00\00\A0\10\00\00\00-\00\00\A1\10\00\00\01-\00\00\A2\10\00\00\02-\00\00\A3\10\00\00\03-\00\00\A4\10\00\00\04-\00\00\A5\10\00\00\05-\00\00\A6\10\00\00\06-\00\00\A7\10\00\00\07-\00\00\A8\10\00\00\08-\00\00\A9\10\00\00\09-\00\00\AA\10\00\00\0A-\00\00\AB\10\00\00\0B-\00\00\AC\10\00\00\0C-\00\00\AD\10\00\00\0D-\00\00\AE\10\00\00\0E-\00\00\AF\10\00\00\0F-\00\00\B0\10\00\00\10-\00\00\B1\10\00\00\11-\00\00\B2\10\00\00\12-\00\00\B3\10\00\00\13-\00\00\B4\10\00\00\14-\00\00\B5\10\00\00\15-\00\00\B6\10\00\00\16-\00\00\B7\10\00\00\17-\00\00\B8\10\00\00\18-\00\00\B9\10\00\00\19-\00\00\BA\10\00\00\1A-\00\00\BB\10\00\00\1B-\00\00\BC\10\00\00\1C-\00\00\BD\10\00\00\1D-\00\00\BE\10\00\00\1E-\00\00\BF\10\00\00\1F-\00\00\C0\10\00\00 -\00\00\C1\10\00\00!-\00\00\C2\10\00\00\22-\00\00\C3\10\00\00#-\00\00\C4\10\00\00$-\00\00\C5\10\00\00%-\00\00\C7\10\00\00'-\00\00\CD\10\00\00--\00\00\A0\13\00\00p\AB\00\00\A1\13\00\00q\AB\00\00\A2\13\00\00r\AB\00\00\A3\13\00\00s\AB\00\00\A4\13\00\00t\AB\00\00\A5\13\00\00u\AB\00\00\A6\13\00\00v\AB\00\00\A7\13\00\00w\AB\00\00\A8\13\00\00x\AB\00\00\A9\13\00\00y\AB\00\00\AA\13\00\00z\AB\00\00\AB\13\00\00{\AB\00\00\AC\13\00\00|\AB\00\00\AD\13\00\00}\AB\00\00\AE\13\00\00~\AB\00\00\AF\13\00\00\7F\AB\00\00\B0\13\00\00\80\AB\00\00\B1\13\00\00\81\AB\00\00\B2\13\00\00\82\AB\00\00\B3\13\00\00\83\AB\00\00\B4\13\00\00\84\AB\00\00\B5\13\00\00\85\AB\00\00\B6\13\00\00\86\AB\00\00\B7\13\00\00\87\AB\00\00\B8\13\00\00\88\AB\00\00\B9\13\00\00\89\AB\00\00\BA\13\00\00\8A\AB\00\00\BB\13\00\00\8B\AB\00\00\BC\13\00\00\8C\AB\00\00\BD\13\00\00\8D\AB\00\00\BE\13\00\00\8E\AB\00\00\BF\13\00\00\8F\AB\00\00\C0\13\00\00\90\AB\00\00\C1\13\00\00\91\AB\00\00\C2\13\00\00\92\AB\00\00\C3\13\00\00\93\AB\00\00\C4\13\00\00\94\AB\00\00\C5\13\00\00\95\AB\00\00\C6\13\00\00\96\AB\00\00\C7\13\00\00\97\AB\00\00\C8\13\00\00\98\AB\00\00\C9\13\00\00\99\AB\00\00\CA\13\00\00\9A\AB\00\00\CB\13\00\00\9B\AB\00\00\CC\13\00\00\9C\AB\00\00\CD\13\00\00\9D\AB\00\00\CE\13\00\00\9E\AB\00\00\CF\13\00\00\9F\AB\00\00\D0\13\00\00\A0\AB\00\00\D1\13\00\00\A1\AB\00\00\D2\13\00\00\A2\AB\00\00\D3\13\00\00\A3\AB\00\00\D4\13\00\00\A4\AB\00\00\D5\13\00\00\A5\AB\00\00\D6\13\00\00\A6\AB\00\00\D7\13\00\00\A7\AB\00\00\D8\13\00\00\A8\AB\00\00\D9\13\00\00\A9\AB\00\00\DA\13\00\00\AA\AB\00\00\DB\13\00\00\AB\AB\00\00\DC\13\00\00\AC\AB\00\00\DD\13\00\00\AD\AB\00\00\DE\13\00\00\AE\AB\00\00\DF\13\00\00\AF\AB\00\00\E0\13\00\00\B0\AB\00\00\E1\13\00\00\B1\AB\00\00\E2\13\00\00\B2\AB\00\00\E3\13\00\00\B3\AB\00\00\E4\13\00\00\B4\AB\00\00\E5\13\00\00\B5\AB\00\00\E6\13\00\00\B6\AB\00\00\E7\13\00\00\B7\AB\00\00\E8\13\00\00\B8\AB\00\00\E9\13\00\00\B9\AB\00\00\EA\13\00\00\BA\AB\00\00\EB\13\00\00\BB\AB\00\00\EC\13\00\00\BC\AB\00\00\ED\13\00\00\BD\AB\00\00\EE\13\00\00\BE\AB\00\00\EF\13\00\00\BF\AB\00\00\F0\13\00\00\F8\13\00\00\F1\13\00\00\F9\13\00\00\F2\13\00\00\FA\13\00\00\F3\13\00\00\FB\13\00\00\F4\13\00\00\FC\13\00\00\F5\13\00\00\FD\13\00\00\90\1C\00\00\D0\10\00\00\91\1C\00\00\D1\10\00\00\92\1C\00\00\D2\10\00\00\93\1C\00\00\D3\10\00\00\94\1C\00\00\D4\10\00\00\95\1C\00\00\D5\10\00\00\96\1C\00\00\D6\10\00\00\97\1C\00\00\D7\10\00\00\98\1C\00\00\D8\10\00\00\99\1C\00\00\D9\10\00\00\9A\1C\00\00\DA\10\00\00\9B\1C\00\00\DB\10\00\00\9C\1C\00\00\DC\10\00\00\9D\1C\00\00\DD\10\00\00\9E\1C\00\00\DE\10\00\00\9F\1C\00\00\DF\10\00\00\A0\1C\00\00\E0\10\00\00\A1\1C\00\00\E1\10\00\00\A2\1C\00\00\E2\10\00\00\A3\1C\00\00\E3\10\00\00\A4\1C\00\00\E4\10\00\00\A5\1C\00\00\E5\10\00\00\A6\1C\00\00\E6\10\00\00\A7\1C\00\00\E7\10\00\00\A8\1C\00\00\E8\10\00\00\A9\1C\00\00\E9\10\00\00\AA\1C\00\00\EA\10\00\00\AB\1C\00\00\EB\10\00\00\AC\1C\00\00\EC\10\00\00\AD\1C\00\00\ED\10\00\00\AE\1C\00\00\EE\10\00\00\AF\1C\00\00\EF\10\00\00\B0\1C\00\00\F0\10\00\00\B1\1C\00\00\F1\10\00\00\B2\1C\00\00\F2\10\00\00\B3\1C\00\00\F3\10\00\00\B4\1C\00\00\F4\10\00\00\B5\1C\00\00\F5\10\00\00\B6\1C\00\00\F6\10\00\00\B7\1C\00\00\F7\10\00\00\B8\1C\00\00\F8\10\00\00\B9\1C\00\00\F9\10\00\00\BA\1C\00\00\FA\10\00\00\BD\1C\00\00\FD\10\00\00\BE\1C\00\00\FE\10\00\00\BF\1C\00\00\FF\10\00\00\00\1E\00\00\01\1E\00\00\02\1E\00\00\03\1E\00\00\04\1E\00\00\05\1E\00\00\06\1E\00\00\07\1E\00\00\08\1E\00\00\09\1E\00\00\0A\1E\00\00\0B\1E\00\00\0C\1E\00\00\0D\1E\00\00\0E\1E\00\00\0F\1E\00\00\10\1E\00\00\11\1E\00\00\12\1E\00\00\13\1E\00\00\14\1E\00\00\15\1E\00\00\16\1E\00\00\17\1E\00\00\18\1E\00\00\19\1E\00\00\1A\1E\00\00\1B\1E\00\00\1C\1E\00\00\1D\1E\00\00\1E\1E\00\00\1F\1E\00\00 \1E\00\00!\1E\00\00\22\1E\00\00#\1E\00\00$\1E\00\00%\1E\00\00&\1E\00\00'\1E\00\00(\1E\00\00)\1E\00\00*\1E\00\00+\1E\00\00,\1E\00\00-\1E\00\00.\1E\00\00/\1E\00\000\1E\00\001\1E\00\002\1E\00\003\1E\00\004\1E\00\005\1E\00\006\1E\00\007\1E\00\008\1E\00\009\1E\00\00:\1E\00\00;\1E\00\00<\1E\00\00=\1E\00\00>\1E\00\00?\1E\00\00@\1E\00\00A\1E\00\00B\1E\00\00C\1E\00\00D\1E\00\00E\1E\00\00F\1E\00\00G\1E\00\00H\1E\00\00I\1E\00\00J\1E\00\00K\1E\00\00L\1E\00\00M\1E\00\00N\1E\00\00O\1E\00\00P\1E\00\00Q\1E\00\00R\1E\00\00S\1E\00\00T\1E\00\00U\1E\00\00V\1E\00\00W\1E\00\00X\1E\00\00Y\1E\00\00Z\1E\00\00[\1E\00\00\\\1E\00\00]\1E\00\00^\1E\00\00_\1E\00\00`\1E\00\00a\1E\00\00b\1E\00\00c\1E\00\00d\1E\00\00e\1E\00\00f\1E\00\00g\1E\00\00h\1E\00\00i\1E\00\00j\1E\00\00k\1E\00\00l\1E\00\00m\1E\00\00n\1E\00\00o\1E\00\00p\1E\00\00q\1E\00\00r\1E\00\00s\1E\00\00t\1E\00\00u\1E\00\00v\1E\00\00w\1E\00\00x\1E\00\00y\1E\00\00z\1E\00\00{\1E\00\00|\1E\00\00}\1E\00\00~\1E\00\00\7F\1E\00\00\80\1E\00\00\81\1E\00\00\82\1E\00\00\83\1E\00\00\84\1E\00\00\85\1E\00\00\86\1E\00\00\87\1E\00\00\88\1E\00\00\89\1E\00\00\8A\1E\00\00\8B\1E\00\00\8C\1E\00\00\8D\1E\00\00\8E\1E\00\00\8F\1E\00\00\90\1E\00\00\91\1E\00\00\92\1E\00\00\93\1E\00\00\94\1E\00\00\95\1E\00\00\9E\1E\00\00\DF\00\00\00\A0\1E\00\00\A1\1E\00\00\A2\1E\00\00\A3\1E\00\00\A4\1E\00\00\A5\1E\00\00\A6\1E\00\00\A7\1E\00\00\A8\1E\00\00\A9\1E\00\00\AA\1E\00\00\AB\1E\00\00\AC\1E\00\00\AD\1E\00\00\AE\1E\00\00\AF\1E\00\00\B0\1E\00\00\B1\1E\00\00\B2\1E\00\00\B3\1E\00\00\B4\1E\00\00\B5\1E\00\00\B6\1E\00\00\B7\1E\00\00\B8\1E\00\00\B9\1E\00\00\BA\1E\00\00\BB\1E\00\00\BC\1E\00\00\BD\1E\00\00\BE\1E\00\00\BF\1E\00\00\C0\1E\00\00\C1\1E\00\00\C2\1E\00\00\C3\1E\00\00\C4\1E\00\00\C5\1E\00\00\C6\1E\00\00\C7\1E\00\00\C8\1E\00\00\C9\1E\00\00\CA\1E\00\00\CB\1E\00\00\CC\1E\00\00\CD\1E\00\00\CE\1E\00\00\CF\1E\00\00\D0\1E\00\00\D1\1E\00\00\D2\1E\00\00\D3\1E\00\00\D4\1E\00\00\D5\1E\00\00\D6\1E\00\00\D7\1E\00\00\D8\1E\00\00\D9\1E\00\00\DA\1E\00\00\DB\1E\00\00\DC\1E\00\00\DD\1E\00\00\DE\1E\00\00\DF\1E\00\00\E0\1E\00\00\E1\1E\00\00\E2\1E\00\00\E3\1E\00\00\E4\1E\00\00\E5\1E\00\00\E6\1E\00\00\E7\1E\00\00\E8\1E\00\00\E9\1E\00\00\EA\1E\00\00\EB\1E\00\00\EC\1E\00\00\ED\1E\00\00\EE\1E\00\00\EF\1E\00\00\F0\1E\00\00\F1\1E\00\00\F2\1E\00\00\F3\1E\00\00\F4\1E\00\00\F5\1E\00\00\F6\1E\00\00\F7\1E\00\00\F8\1E\00\00\F9\1E\00\00\FA\1E\00\00\FB\1E\00\00\FC\1E\00\00\FD\1E\00\00\FE\1E\00\00\FF\1E\00\00\08\1F\00\00\00\1F\00\00\09\1F\00\00\01\1F\00\00\0A\1F\00\00\02\1F\00\00\0B\1F\00\00\03\1F\00\00\0C\1F\00\00\04\1F\00\00\0D\1F\00\00\05\1F\00\00\0E\1F\00\00\06\1F\00\00\0F\1F\00\00\07\1F\00\00\18\1F\00\00\10\1F\00\00\19\1F\00\00\11\1F\00\00\1A\1F\00\00\12\1F\00\00\1B\1F\00\00\13\1F\00\00\1C\1F\00\00\14\1F\00\00\1D\1F\00\00\15\1F\00\00(\1F\00\00 \1F\00\00)\1F\00\00!\1F\00\00*\1F\00\00\22\1F\00\00+\1F\00\00#\1F\00\00,\1F\00\00$\1F\00\00-\1F\00\00%\1F\00\00.\1F\00\00&\1F\00\00/\1F\00\00'\1F\00\008\1F\00\000\1F\00\009\1F\00\001\1F\00\00:\1F\00\002\1F\00\00;\1F\00\003\1F\00\00<\1F\00\004\1F\00\00=\1F\00\005\1F\00\00>\1F\00\006\1F\00\00?\1F\00\007\1F\00\00H\1F\00\00@\1F\00\00I\1F\00\00A\1F\00\00J\1F\00\00B\1F\00\00K\1F\00\00C\1F\00\00L\1F\00\00D\1F\00\00M\1F\00\00E\1F\00\00Y\1F\00\00Q\1F\00\00[\1F\00\00S\1F\00\00]\1F\00\00U\1F\00\00_\1F\00\00W\1F\00\00h\1F\00\00`\1F\00\00i\1F\00\00a\1F\00\00j\1F\00\00b\1F\00\00k\1F\00\00c\1F\00\00l\1F\00\00d\1F\00\00m\1F\00\00e\1F\00\00n\1F\00\00f\1F\00\00o\1F\00\00g\1F\00\00\88\1F\00\00\80\1F\00\00\89\1F\00\00\81\1F\00\00\8A\1F\00\00\82\1F\00\00\8B\1F\00\00\83\1F\00\00\8C\1F\00\00\84\1F\00\00\8D\1F\00\00\85\1F\00\00\8E\1F\00\00\86\1F\00\00\8F\1F\00\00\87\1F\00\00\98\1F\00\00\90\1F\00\00\99\1F\00\00\91\1F\00\00\9A\1F\00\00\92\1F\00\00\9B\1F\00\00\93\1F\00\00\9C\1F\00\00\94\1F\00\00\9D\1F\00\00\95\1F\00\00\9E\1F\00\00\96\1F\00\00\9F\1F\00\00\97\1F\00\00\A8\1F\00\00\A0\1F\00\00\A9\1F\00\00\A1\1F\00\00\AA\1F\00\00\A2\1F\00\00\AB\1F\00\00\A3\1F\00\00\AC\1F\00\00\A4\1F\00\00\AD\1F\00\00\A5\1F\00\00\AE\1F\00\00\A6\1F\00\00\AF\1F\00\00\A7\1F\00\00\B8\1F\00\00\B0\1F\00\00\B9\1F\00\00\B1\1F\00\00\BA\1F\00\00p\1F\00\00\BB\1F\00\00q\1F\00\00\BC\1F\00\00\B3\1F\00\00\C8\1F\00\00r\1F\00\00\C9\1F\00\00s\1F\00\00\CA\1F\00\00t\1F\00\00\CB\1F\00\00u\1F\00\00\CC\1F\00\00\C3\1F\00\00\D8\1F\00\00\D0\1F\00\00\D9\1F\00\00\D1\1F\00\00\DA\1F\00\00v\1F\00\00\DB\1F\00\00w\1F\00\00\E8\1F\00\00\E0\1F\00\00\E9\1F\00\00\E1\1F\00\00\EA\1F\00\00z\1F\00\00\EB\1F\00\00{\1F\00\00\EC\1F\00\00\E5\1F\00\00\F8\1F\00\00x\1F\00\00\F9\1F\00\00y\1F\00\00\FA\1F\00\00|\1F\00\00\FB\1F\00\00}\1F\00\00\FC\1F\00\00\F3\1F\00\00&!\00\00\C9\03\00\00*!\00\00k\00\00\00+!\00\00\E5\00\00\002!\00\00N!\00\00`!\00\00p!\00\00a!\00\00q!\00\00b!\00\00r!\00\00c!\00\00s!\00\00d!\00\00t!\00\00e!\00\00u!\00\00f!\00\00v!\00\00g!\00\00w!\00\00h!\00\00x!\00\00i!\00\00y!\00\00j!\00\00z!\00\00k!\00\00{!\00\00l!\00\00|!\00\00m!\00\00}!\00\00n!\00\00~!\00\00o!\00\00\7F!\00\00\83!\00\00\84!\00\00\B6$\00\00\D0$\00\00\B7$\00\00\D1$\00\00\B8$\00\00\D2$\00\00\B9$\00\00\D3$\00\00\BA$\00\00\D4$\00\00\BB$\00\00\D5$\00\00\BC$\00\00\D6$\00\00\BD$\00\00\D7$\00\00\BE$\00\00\D8$\00\00\BF$\00\00\D9$\00\00\C0$\00\00\DA$\00\00\C1$\00\00\DB$\00\00\C2$\00\00\DC$\00\00\C3$\00\00\DD$\00\00\C4$\00\00\DE$\00\00\C5$\00\00\DF$\00\00\C6$\00\00\E0$\00\00\C7$\00\00\E1$\00\00\C8$\00\00\E2$\00\00\C9$\00\00\E3$\00\00\CA$\00\00\E4$\00\00\CB$\00\00\E5$\00\00\CC$\00\00\E6$\00\00\CD$\00\00\E7$\00\00\CE$\00\00\E8$\00\00\CF$\00\00\E9$\00\00\00,\00\000,\00\00\01,\00\001,\00\00\02,\00\002,\00\00\03,\00\003,\00\00\04,\00\004,\00\00\05,\00\005,\00\00\06,\00\006,\00\00\07,\00\007,\00\00\08,\00\008,\00\00\09,\00\009,\00\00\0A,\00\00:,\00\00\0B,\00\00;,\00\00\0C,\00\00<,\00\00\0D,\00\00=,\00\00\0E,\00\00>,\00\00\0F,\00\00?,\00\00\10,\00\00@,\00\00\11,\00\00A,\00\00\12,\00\00B,\00\00\13,\00\00C,\00\00\14,\00\00D,\00\00\15,\00\00E,\00\00\16,\00\00F,\00\00\17,\00\00G,\00\00\18,\00\00H,\00\00\19,\00\00I,\00\00\1A,\00\00J,\00\00\1B,\00\00K,\00\00\1C,\00\00L,\00\00\1D,\00\00M,\00\00\1E,\00\00N,\00\00\1F,\00\00O,\00\00 ,\00\00P,\00\00!,\00\00Q,\00\00\22,\00\00R,\00\00#,\00\00S,\00\00$,\00\00T,\00\00%,\00\00U,\00\00&,\00\00V,\00\00',\00\00W,\00\00(,\00\00X,\00\00),\00\00Y,\00\00*,\00\00Z,\00\00+,\00\00[,\00\00,,\00\00\\,\00\00-,\00\00],\00\00.,\00\00^,\00\00/,\00\00_,\00\00`,\00\00a,\00\00b,\00\00k\02\00\00c,\00\00}\1D\00\00d,\00\00}\02\00\00g,\00\00h,\00\00i,\00\00j,\00\00k,\00\00l,\00\00m,\00\00Q\02\00\00n,\00\00q\02\00\00o,\00\00P\02\00\00p,\00\00R\02\00\00r,\00\00s,\00\00u,\00\00v,\00\00~,\00\00?\02\00\00\7F,\00\00@\02\00\00\80,\00\00\81,\00\00\82,\00\00\83,\00\00\84,\00\00\85,\00\00\86,\00\00\87,\00\00\88,\00\00\89,\00\00\8A,\00\00\8B,\00\00\8C,\00\00\8D,\00\00\8E,\00\00\8F,\00\00\90,\00\00\91,\00\00\92,\00\00\93,\00\00\94,\00\00\95,\00\00\96,\00\00\97,\00\00\98,\00\00\99,\00\00\9A,\00\00\9B,\00\00\9C,\00\00\9D,\00\00\9E,\00\00\9F,\00\00\A0,\00\00\A1,\00\00\A2,\00\00\A3,\00\00\A4,\00\00\A5,\00\00\A6,\00\00\A7,\00\00\A8,\00\00\A9,\00\00\AA,\00\00\AB,\00\00\AC,\00\00\AD,\00\00\AE,\00\00\AF,\00\00\B0,\00\00\B1,\00\00\B2,\00\00\B3,\00\00\B4,\00\00\B5,\00\00\B6,\00\00\B7,\00\00\B8,\00\00\B9,\00\00\BA,\00\00\BB,\00\00\BC,\00\00\BD,\00\00\BE,\00\00\BF,\00\00\C0,\00\00\C1,\00\00\C2,\00\00\C3,\00\00\C4,\00\00\C5,\00\00\C6,\00\00\C7,\00\00\C8,\00\00\C9,\00\00\CA,\00\00\CB,\00\00\CC,\00\00\CD,\00\00\CE,\00\00\CF,\00\00\D0,\00\00\D1,\00\00\D2,\00\00\D3,\00\00\D4,\00\00\D5,\00\00\D6,\00\00\D7,\00\00\D8,\00\00\D9,\00\00\DA,\00\00\DB,\00\00\DC,\00\00\DD,\00\00\DE,\00\00\DF,\00\00\E0,\00\00\E1,\00\00\E2,\00\00\E3,\00\00\EB,\00\00\EC,\00\00\ED,\00\00\EE,\00\00\F2,\00\00\F3,\00\00@\A6\00\00A\A6\00\00B\A6\00\00C\A6\00\00D\A6\00\00E\A6\00\00F\A6\00\00G\A6\00\00H\A6\00\00I\A6\00\00J\A6\00\00K\A6\00\00L\A6\00\00M\A6\00\00N\A6\00\00O\A6\00\00P\A6\00\00Q\A6\00\00R\A6\00\00S\A6\00\00T\A6\00\00U\A6\00\00V\A6\00\00W\A6\00\00X\A6\00\00Y\A6\00\00Z\A6\00\00[\A6\00\00\\\A6\00\00]\A6\00\00^\A6\00\00_\A6\00\00`\A6\00\00a\A6\00\00b\A6\00\00c\A6\00\00d\A6\00\00e\A6\00\00f\A6\00\00g\A6\00\00h\A6\00\00i\A6\00\00j\A6\00\00k\A6\00\00l\A6\00\00m\A6\00\00\80\A6\00\00\81\A6\00\00\82\A6\00\00\83\A6\00\00\84\A6\00\00\85\A6\00\00\86\A6\00\00\87\A6\00\00\88\A6\00\00\89\A6\00\00\8A\A6\00\00\8B\A6\00\00\8C\A6\00\00\8D\A6\00\00\8E\A6\00\00\8F\A6\00\00\90\A6\00\00\91\A6\00\00\92\A6\00\00\93\A6\00\00\94\A6\00\00\95\A6\00\00\96\A6\00\00\97\A6\00\00\98\A6\00\00\99\A6\00\00\9A\A6\00\00\9B\A6\00\00\22\A7\00\00#\A7\00\00$\A7\00\00%\A7\00\00&\A7\00\00'\A7\00\00(\A7\00\00)\A7\00\00*\A7\00\00+\A7\00\00,\A7\00\00-\A7\00\00.\A7\00\00/\A7\00\002\A7\00\003\A7\00\004\A7\00\005\A7\00\006\A7\00\007\A7\00\008\A7\00\009\A7\00\00:\A7\00\00;\A7\00\00<\A7\00\00=\A7\00\00>\A7\00\00?\A7\00\00@\A7\00\00A\A7\00\00B\A7\00\00C\A7\00\00D\A7\00\00E\A7\00\00F\A7\00\00G\A7\00\00H\A7\00\00I\A7\00\00J\A7\00\00K\A7\00\00L\A7\00\00M\A7\00\00N\A7\00\00O\A7\00\00P\A7\00\00Q\A7\00\00R\A7\00\00S\A7\00\00T\A7\00\00U\A7\00\00V\A7\00\00W\A7\00\00X\A7\00\00Y\A7\00\00Z\A7\00\00[\A7\00\00\\\A7\00\00]\A7\00\00^\A7\00\00_\A7\00\00`\A7\00\00a\A7\00\00b\A7\00\00c\A7\00\00d\A7\00\00e\A7\00\00f\A7\00\00g\A7\00\00h\A7\00\00i\A7\00\00j\A7\00\00k\A7\00\00l\A7\00\00m\A7\00\00n\A7\00\00o\A7\00\00y\A7\00\00z\A7\00\00{\A7\00\00|\A7\00\00}\A7\00\00y\1D\00\00~\A7\00\00\7F\A7\00\00\80\A7\00\00\81\A7\00\00\82\A7\00\00\83\A7\00\00\84\A7\00\00\85\A7\00\00\86\A7\00\00\87\A7\00\00\8B\A7\00\00\8C\A7\00\00\8D\A7\00\00e\02\00\00\90\A7\00\00\91\A7\00\00\92\A7\00\00\93\A7\00\00\96\A7\00\00\97\A7\00\00\98\A7\00\00\99\A7\00\00\9A\A7\00\00\9B\A7\00\00\9C\A7\00\00\9D\A7\00\00\9E\A7\00\00\9F\A7\00\00\A0\A7\00\00\A1\A7\00\00\A2\A7\00\00\A3\A7\00\00\A4\A7\00\00\A5\A7\00\00\A6\A7\00\00\A7\A7\00\00\A8\A7\00\00\A9\A7\00\00\AA\A7\00\00f\02\00\00\AB\A7\00\00\\\02\00\00\AC\A7\00\00a\02\00\00\AD\A7\00\00l\02\00\00\AE\A7\00\00j\02\00\00\B0\A7\00\00\9E\02\00\00\B1\A7\00\00\87\02\00\00\B2\A7\00\00\9D\02\00\00\B3\A7\00\00S\AB\00\00\B4\A7\00\00\B5\A7\00\00\B6\A7\00\00\B7\A7\00\00\B8\A7\00\00\B9\A7\00\00\BA\A7\00\00\BB\A7\00\00\BC\A7\00\00\BD\A7\00\00\BE\A7\00\00\BF\A7\00\00\C0\A7\00\00\C1\A7\00\00\C2\A7\00\00\C3\A7\00\00\C4\A7\00\00\94\A7\00\00\C5\A7\00\00\82\02\00\00\C6\A7\00\00\8E\1D\00\00\C7\A7\00\00\C8\A7\00\00\C9\A7\00\00\CA\A7\00\00\D0\A7\00\00\D1\A7\00\00\D6\A7\00\00\D7\A7\00\00\D8\A7\00\00\D9\A7\00\00\F5\A7\00\00\F6\A7\00\00!\FF\00\00A\FF\00\00\22\FF\00\00B\FF\00\00#\FF\00\00C\FF\00\00$\FF\00\00D\FF\00\00%\FF\00\00E\FF\00\00&\FF\00\00F\FF\00\00'\FF\00\00G\FF\00\00(\FF\00\00H\FF\00\00)\FF\00\00I\FF\00\00*\FF\00\00J\FF\00\00+\FF\00\00K\FF\00\00,\FF\00\00L\FF\00\00-\FF\00\00M\FF\00\00.\FF\00\00N\FF\00\00/\FF\00\00O\FF\00\000\FF\00\00P\FF\00\001\FF\00\00Q\FF\00\002\FF\00\00R\FF\00\003\FF\00\00S\FF\00\004\FF\00\00T\FF\00\005\FF\00\00U\FF\00\006\FF\00\00V\FF\00\007\FF\00\00W\FF\00\008\FF\00\00X\FF\00\009\FF\00\00Y\FF\00\00:\FF\00\00Z\FF\00\00\00\04\01\00(\04\01\00\01\04\01\00)\04\01\00\02\04\01\00*\04\01\00\03\04\01\00+\04\01\00\04\04\01\00,\04\01\00\05\04\01\00-\04\01\00\06\04\01\00.\04\01\00\07\04\01\00/\04\01\00\08\04\01\000\04\01\00\09\04\01\001\04\01\00\0A\04\01\002\04\01\00\0B\04\01\003\04\01\00\0C\04\01\004\04\01\00\0D\04\01\005\04\01\00\0E\04\01\006\04\01\00\0F\04\01\007\04\01\00\10\04\01\008\04\01\00\11\04\01\009\04\01\00\12\04\01\00:\04\01\00\13\04\01\00;\04\01\00\14\04\01\00<\04\01\00\15\04\01\00=\04\01\00\16\04\01\00>\04\01\00\17\04\01\00?\04\01\00\18\04\01\00@\04\01\00\19\04\01\00A\04\01\00\1A\04\01\00B\04\01\00\1B\04\01\00C\04\01\00\1C\04\01\00D\04\01\00\1D\04\01\00E\04\01\00\1E\04\01\00F\04\01\00\1F\04\01\00G\04\01\00 \04\01\00H\04\01\00!\04\01\00I\04\01\00\22\04\01\00J\04\01\00#\04\01\00K\04\01\00$\04\01\00L\04\01\00%\04\01\00M\04\01\00&\04\01\00N\04\01\00'\04\01\00O\04\01\00\B0\04\01\00\D8\04\01\00\B1\04\01\00\D9\04\01\00\B2\04\01\00\DA\04\01\00\B3\04\01\00\DB\04\01\00\B4\04\01\00\DC\04\01\00\B5\04\01\00\DD\04\01\00\B6\04\01\00\DE\04\01\00\B7\04\01\00\DF\04\01\00\B8\04\01\00\E0\04\01\00\B9\04\01\00\E1\04\01\00\BA\04\01\00\E2\04\01\00\BB\04\01\00\E3\04\01\00\BC\04\01\00\E4\04\01\00\BD\04\01\00\E5\04\01\00\BE\04\01\00\E6\04\01\00\BF\04\01\00\E7\04\01\00\C0\04\01\00\E8\04\01\00\C1\04\01\00\E9\04\01\00\C2\04\01\00\EA\04\01\00\C3\04\01\00\EB\04\01\00\C4\04\01\00\EC\04\01\00\C5\04\01\00\ED\04\01\00\C6\04\01\00\EE\04\01\00\C7\04\01\00\EF\04\01\00\C8\04\01\00\F0\04\01\00\C9\04\01\00\F1\04\01\00\CA\04\01\00\F2\04\01\00\CB\04\01\00\F3\04\01\00\CC\04\01\00\F4\04\01\00\CD\04\01\00\F5\04\01\00\CE\04\01\00\F6\04\01\00\CF\04\01\00\F7\04\01\00\D0\04\01\00\F8\04\01\00\D1\04\01\00\F9\04\01\00\D2\04\01\00\FA\04\01\00\D3\04\01\00\FB\04\01\00p\05\01\00\97\05\01\00q\05\01\00\98\05\01\00r\05\01\00\99\05\01\00s\05\01\00\9A\05\01\00t\05\01\00\9B\05\01\00u\05\01\00\9C\05\01\00v\05\01\00\9D\05\01\00w\05\01\00\9E\05\01\00x\05\01\00\9F\05\01\00y\05\01\00\A0\05\01\00z\05\01\00\A1\05\01\00|\05\01\00\A3\05\01\00}\05\01\00\A4\05\01\00~\05\01\00\A5\05\01\00\7F\05\01\00\A6\05\01\00\80\05\01\00\A7\05\01\00\81\05\01\00\A8\05\01\00\82\05\01\00\A9\05\01\00\83\05\01\00\AA\05\01\00\84\05\01\00\AB\05\01\00\85\05\01\00\AC\05\01\00\86\05\01\00\AD\05\01\00\87\05\01\00\AE\05\01\00\88\05\01\00\AF\05\01\00\89\05\01\00\B0\05\01\00\8A\05\01\00\B1\05\01\00\8C\05\01\00\B3\05\01\00\8D\05\01\00\B4\05\01\00\8E\05\01\00\B5\05\01\00\8F\05\01\00\B6\05\01\00\90\05\01\00\B7\05\01\00\91\05\01\00\B8\05\01\00\92\05\01\00\B9\05\01\00\94\05\01\00\BB\05\01\00\95\05\01\00\BC\05\01\00\80\0C\01\00\C0\0C\01\00\81\0C\01\00\C1\0C\01\00\82\0C\01\00\C2\0C\01\00\83\0C\01\00\C3\0C\01\00\84\0C\01\00\C4\0C\01\00\85\0C\01\00\C5\0C\01\00\86\0C\01\00\C6\0C\01\00\87\0C\01\00\C7\0C\01\00\88\0C\01\00\C8\0C\01\00\89\0C\01\00\C9\0C\01\00\8A\0C\01\00\CA\0C\01\00\8B\0C\01\00\CB\0C\01\00\8C\0C\01\00\CC\0C\01\00\8D\0C\01\00\CD\0C\01\00\8E\0C\01\00\CE\0C\01\00\8F\0C\01\00\CF\0C\01\00\90\0C\01\00\D0\0C\01\00\91\0C\01\00\D1\0C\01\00\92\0C\01\00\D2\0C\01\00\93\0C\01\00\D3\0C\01\00\94\0C\01\00\D4\0C\01\00\95\0C\01\00\D5\0C\01\00\96\0C\01\00\D6\0C\01\00\97\0C\01\00\D7\0C\01\00\98\0C\01\00\D8\0C\01\00\99\0C\01\00\D9\0C\01\00\9A\0C\01\00\DA\0C\01\00\9B\0C\01\00\DB\0C\01\00\9C\0C\01\00\DC\0C\01\00\9D\0C\01\00\DD\0C\01\00\9E\0C\01\00\DE\0C\01\00\9F\0C\01\00\DF\0C\01\00\A0\0C\01\00\E0\0C\01\00\A1\0C\01\00\E1\0C\01\00\A2\0C\01\00\E2\0C\01\00\A3\0C\01\00\E3\0C\01\00\A4\0C\01\00\E4\0C\01\00\A5\0C\01\00\E5\0C\01\00\A6\0C\01\00\E6\0C\01\00\A7\0C\01\00\E7\0C\01\00\A8\0C\01\00\E8\0C\01\00\A9\0C\01\00\E9\0C\01\00\AA\0C\01\00\EA\0C\01\00\AB\0C\01\00\EB\0C\01\00\AC\0C\01\00\EC\0C\01\00\AD\0C\01\00\ED\0C\01\00\AE\0C\01\00\EE\0C\01\00\AF\0C\01\00\EF\0C\01\00\B0\0C\01\00\F0\0C\01\00\B1\0C\01\00\F1\0C\01\00\B2\0C\01\00\F2\0C\01\00\A0\18\01\00\C0\18\01\00\A1\18\01\00\C1\18\01\00\A2\18\01\00\C2\18\01\00\A3\18\01\00\C3\18\01\00\A4\18\01\00\C4\18\01\00\A5\18\01\00\C5\18\01\00\A6\18\01\00\C6\18\01\00\A7\18\01\00\C7\18\01\00\A8\18\01\00\C8\18\01\00\A9\18\01\00\C9\18\01\00\AA\18\01\00\CA\18\01\00\AB\18\01\00\CB\18\01\00\AC\18\01\00\CC\18\01\00\AD\18\01\00\CD\18\01\00\AE\18\01\00\CE\18\01\00\AF\18\01\00\CF\18\01\00\B0\18\01\00\D0\18\01\00\B1\18\01\00\D1\18\01\00\B2\18\01\00\D2\18\01\00\B3\18\01\00\D3\18\01\00\B4\18\01\00\D4\18\01\00\B5\18\01\00\D5\18\01\00\B6\18\01\00\D6\18\01\00\B7\18\01\00\D7\18\01\00\B8\18\01\00\D8\18\01\00\B9\18\01\00\D9\18\01\00\BA\18\01\00\DA\18\01\00\BB\18\01\00\DB\18\01\00\BC\18\01\00\DC\18\01\00\BD\18\01\00\DD\18\01\00\BE\18\01\00\DE\18\01\00\BF\18\01\00\DF\18\01\00@n\01\00`n\01\00An\01\00an\01\00Bn\01\00bn\01\00Cn\01\00cn\01\00Dn\01\00dn\01\00En\01\00en\01\00Fn\01\00fn\01\00Gn\01\00gn\01\00Hn\01\00hn\01\00In\01\00in\01\00Jn\01\00jn\01\00Kn\01\00kn\01\00Ln\01\00ln\01\00Mn\01\00mn\01\00Nn\01\00nn\01\00On\01\00on\01\00Pn\01\00pn\01\00Qn\01\00qn\01\00Rn\01\00rn\01\00Sn\01\00sn\01\00Tn\01\00tn\01\00Un\01\00un\01\00Vn\01\00vn\01\00Wn\01\00wn\01\00Xn\01\00xn\01\00Yn\01\00yn\01\00Zn\01\00zn\01\00[n\01\00{n\01\00\\n\01\00|n\01\00]n\01\00}n\01\00^n\01\00~n\01\00_n\01\00\7Fn\01\00\00\E9\01\00\22\E9\01\00\01\E9\01\00#\E9\01\00\02\E9\01\00$\E9\01\00\03\E9\01\00%\E9\01\00\04\E9\01\00&\E9\01\00\05\E9\01\00'\E9\01\00\06\E9\01\00(\E9\01\00\07\E9\01\00)\E9\01\00\08\E9\01\00*\E9\01\00\09\E9\01\00+\E9\01\00\0A\E9\01\00,\E9\01\00\0B\E9\01\00-\E9\01\00\0C\E9\01\00.\E9\01\00\0D\E9\01\00/\E9\01\00\0E\E9\01\000\E9\01\00\0F\E9\01\001\E9\01\00\10\E9\01\002\E9\01\00\11\E9\01\003\E9\01\00\12\E9\01\004\E9\01\00\13\E9\01\005\E9\01\00\14\E9\01\006\E9\01\00\15\E9\01\007\E9\01\00\16\E9\01\008\E9\01\00\17\E9\01\009\E9\01\00\18\E9\01\00:\E9\01\00\19\E9\01\00;\E9\01\00\1A\E9\01\00<\E9\01\00\1B\E9\01\00=\E9\01\00\1C\E9\01\00>\E9\01\00\1D\E9\01\00?\E9\01\00\1E\E9\01\00@\E9\01\00\1F\E9\01\00A\E9\01\00 \E9\01\00B\E9\01\00!\E9\01\00C\E9\01\00" }>, align 4
@alloc_50bafaa8a470b9fe5aa5617c6aacc41b = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"i\00\00\00\07\03\00\00\00\00\00\00" }>, align 4
@alloc_ee5ac1a424be5f2682a704a6d6db81ec = private unnamed_addr constant <{ [11992 x i8] }> <{ [11992 x i8] c"\B5\00\00\00\9C\03\00\00\DF\00\00\00\00\00@\00\E0\00\00\00\C0\00\00\00\E1\00\00\00\C1\00\00\00\E2\00\00\00\C2\00\00\00\E3\00\00\00\C3\00\00\00\E4\00\00\00\C4\00\00\00\E5\00\00\00\C5\00\00\00\E6\00\00\00\C6\00\00\00\E7\00\00\00\C7\00\00\00\E8\00\00\00\C8\00\00\00\E9\00\00\00\C9\00\00\00\EA\00\00\00\CA\00\00\00\EB\00\00\00\CB\00\00\00\EC\00\00\00\CC\00\00\00\ED\00\00\00\CD\00\00\00\EE\00\00\00\CE\00\00\00\EF\00\00\00\CF\00\00\00\F0\00\00\00\D0\00\00\00\F1\00\00\00\D1\00\00\00\F2\00\00\00\D2\00\00\00\F3\00\00\00\D3\00\00\00\F4\00\00\00\D4\00\00\00\F5\00\00\00\D5\00\00\00\F6\00\00\00\D6\00\00\00\F8\00\00\00\D8\00\00\00\F9\00\00\00\D9\00\00\00\FA\00\00\00\DA\00\00\00\FB\00\00\00\DB\00\00\00\FC\00\00\00\DC\00\00\00\FD\00\00\00\DD\00\00\00\FE\00\00\00\DE\00\00\00\FF\00\00\00x\01\00\00\01\01\00\00\00\01\00\00\03\01\00\00\02\01\00\00\05\01\00\00\04\01\00\00\07\01\00\00\06\01\00\00\09\01\00\00\08\01\00\00\0B\01\00\00\0A\01\00\00\0D\01\00\00\0C\01\00\00\0F\01\00\00\0E\01\00\00\11\01\00\00\10\01\00\00\13\01\00\00\12\01\00\00\15\01\00\00\14\01\00\00\17\01\00\00\16\01\00\00\19\01\00\00\18\01\00\00\1B\01\00\00\1A\01\00\00\1D\01\00\00\1C\01\00\00\1F\01\00\00\1E\01\00\00!\01\00\00 \01\00\00#\01\00\00\22\01\00\00%\01\00\00$\01\00\00'\01\00\00&\01\00\00)\01\00\00(\01\00\00+\01\00\00*\01\00\00-\01\00\00,\01\00\00/\01\00\00.\01\00\001\01\00\00I\00\00\003\01\00\002\01\00\005\01\00\004\01\00\007\01\00\006\01\00\00:\01\00\009\01\00\00<\01\00\00;\01\00\00>\01\00\00=\01\00\00@\01\00\00?\01\00\00B\01\00\00A\01\00\00D\01\00\00C\01\00\00F\01\00\00E\01\00\00H\01\00\00G\01\00\00I\01\00\00\01\00@\00K\01\00\00J\01\00\00M\01\00\00L\01\00\00O\01\00\00N\01\00\00Q\01\00\00P\01\00\00S\01\00\00R\01\00\00U\01\00\00T\01\00\00W\01\00\00V\01\00\00Y\01\00\00X\01\00\00[\01\00\00Z\01\00\00]\01\00\00\\\01\00\00_\01\00\00^\01\00\00a\01\00\00`\01\00\00c\01\00\00b\01\00\00e\01\00\00d\01\00\00g\01\00\00f\01\00\00i\01\00\00h\01\00\00k\01\00\00j\01\00\00m\01\00\00l\01\00\00o\01\00\00n\01\00\00q\01\00\00p\01\00\00s\01\00\00r\01\00\00u\01\00\00t\01\00\00w\01\00\00v\01\00\00z\01\00\00y\01\00\00|\01\00\00{\01\00\00~\01\00\00}\01\00\00\7F\01\00\00S\00\00\00\80\01\00\00C\02\00\00\83\01\00\00\82\01\00\00\85\01\00\00\84\01\00\00\88\01\00\00\87\01\00\00\8C\01\00\00\8B\01\00\00\92\01\00\00\91\01\00\00\95\01\00\00\F6\01\00\00\99\01\00\00\98\01\00\00\9A\01\00\00=\02\00\00\9E\01\00\00 \02\00\00\A1\01\00\00\A0\01\00\00\A3\01\00\00\A2\01\00\00\A5\01\00\00\A4\01\00\00\A8\01\00\00\A7\01\00\00\AD\01\00\00\AC\01\00\00\B0\01\00\00\AF\01\00\00\B4\01\00\00\B3\01\00\00\B6\01\00\00\B5\01\00\00\B9\01\00\00\B8\01\00\00\BD\01\00\00\BC\01\00\00\BF\01\00\00\F7\01\00\00\C5\01\00\00\C4\01\00\00\C6\01\00\00\C4\01\00\00\C8\01\00\00\C7\01\00\00\C9\01\00\00\C7\01\00\00\CB\01\00\00\CA\01\00\00\CC\01\00\00\CA\01\00\00\CE\01\00\00\CD\01\00\00\D0\01\00\00\CF\01\00\00\D2\01\00\00\D1\01\00\00\D4\01\00\00\D3\01\00\00\D6\01\00\00\D5\01\00\00\D8\01\00\00\D7\01\00\00\DA\01\00\00\D9\01\00\00\DC\01\00\00\DB\01\00\00\DD\01\00\00\8E\01\00\00\DF\01\00\00\DE\01\00\00\E1\01\00\00\E0\01\00\00\E3\01\00\00\E2\01\00\00\E5\01\00\00\E4\01\00\00\E7\01\00\00\E6\01\00\00\E9\01\00\00\E8\01\00\00\EB\01\00\00\EA\01\00\00\ED\01\00\00\EC\01\00\00\EF\01\00\00\EE\01\00\00\F0\01\00\00\02\00@\00\F2\01\00\00\F1\01\00\00\F3\01\00\00\F1\01\00\00\F5\01\00\00\F4\01\00\00\F9\01\00\00\F8\01\00\00\FB\01\00\00\FA\01\00\00\FD\01\00\00\FC\01\00\00\FF\01\00\00\FE\01\00\00\01\02\00\00\00\02\00\00\03\02\00\00\02\02\00\00\05\02\00\00\04\02\00\00\07\02\00\00\06\02\00\00\09\02\00\00\08\02\00\00\0B\02\00\00\0A\02\00\00\0D\02\00\00\0C\02\00\00\0F\02\00\00\0E\02\00\00\11\02\00\00\10\02\00\00\13\02\00\00\12\02\00\00\15\02\00\00\14\02\00\00\17\02\00\00\16\02\00\00\19\02\00\00\18\02\00\00\1B\02\00\00\1A\02\00\00\1D\02\00\00\1C\02\00\00\1F\02\00\00\1E\02\00\00#\02\00\00\22\02\00\00%\02\00\00$\02\00\00'\02\00\00&\02\00\00)\02\00\00(\02\00\00+\02\00\00*\02\00\00-\02\00\00,\02\00\00/\02\00\00.\02\00\001\02\00\000\02\00\003\02\00\002\02\00\00<\02\00\00;\02\00\00?\02\00\00~,\00\00@\02\00\00\7F,\00\00B\02\00\00A\02\00\00G\02\00\00F\02\00\00I\02\00\00H\02\00\00K\02\00\00J\02\00\00M\02\00\00L\02\00\00O\02\00\00N\02\00\00P\02\00\00o,\00\00Q\02\00\00m,\00\00R\02\00\00p,\00\00S\02\00\00\81\01\00\00T\02\00\00\86\01\00\00V\02\00\00\89\01\00\00W\02\00\00\8A\01\00\00Y\02\00\00\8F\01\00\00[\02\00\00\90\01\00\00\\\02\00\00\AB\A7\00\00`\02\00\00\93\01\00\00a\02\00\00\AC\A7\00\00c\02\00\00\94\01\00\00e\02\00\00\8D\A7\00\00f\02\00\00\AA\A7\00\00h\02\00\00\97\01\00\00i\02\00\00\96\01\00\00j\02\00\00\AE\A7\00\00k\02\00\00b,\00\00l\02\00\00\AD\A7\00\00o\02\00\00\9C\01\00\00q\02\00\00n,\00\00r\02\00\00\9D\01\00\00u\02\00\00\9F\01\00\00}\02\00\00d,\00\00\80\02\00\00\A6\01\00\00\82\02\00\00\C5\A7\00\00\83\02\00\00\A9\01\00\00\87\02\00\00\B1\A7\00\00\88\02\00\00\AE\01\00\00\89\02\00\00D\02\00\00\8A\02\00\00\B1\01\00\00\8B\02\00\00\B2\01\00\00\8C\02\00\00E\02\00\00\92\02\00\00\B7\01\00\00\9D\02\00\00\B2\A7\00\00\9E\02\00\00\B0\A7\00\00E\03\00\00\99\03\00\00q\03\00\00p\03\00\00s\03\00\00r\03\00\00w\03\00\00v\03\00\00{\03\00\00\FD\03\00\00|\03\00\00\FE\03\00\00}\03\00\00\FF\03\00\00\90\03\00\00\03\00@\00\AC\03\00\00\86\03\00\00\AD\03\00\00\88\03\00\00\AE\03\00\00\89\03\00\00\AF\03\00\00\8A\03\00\00\B0\03\00\00\04\00@\00\B1\03\00\00\91\03\00\00\B2\03\00\00\92\03\00\00\B3\03\00\00\93\03\00\00\B4\03\00\00\94\03\00\00\B5\03\00\00\95\03\00\00\B6\03\00\00\96\03\00\00\B7\03\00\00\97\03\00\00\B8\03\00\00\98\03\00\00\B9\03\00\00\99\03\00\00\BA\03\00\00\9A\03\00\00\BB\03\00\00\9B\03\00\00\BC\03\00\00\9C\03\00\00\BD\03\00\00\9D\03\00\00\BE\03\00\00\9E\03\00\00\BF\03\00\00\9F\03\00\00\C0\03\00\00\A0\03\00\00\C1\03\00\00\A1\03\00\00\C2\03\00\00\A3\03\00\00\C3\03\00\00\A3\03\00\00\C4\03\00\00\A4\03\00\00\C5\03\00\00\A5\03\00\00\C6\03\00\00\A6\03\00\00\C7\03\00\00\A7\03\00\00\C8\03\00\00\A8\03\00\00\C9\03\00\00\A9\03\00\00\CA\03\00\00\AA\03\00\00\CB\03\00\00\AB\03\00\00\CC\03\00\00\8C\03\00\00\CD\03\00\00\8E\03\00\00\CE\03\00\00\8F\03\00\00\D0\03\00\00\92\03\00\00\D1\03\00\00\98\03\00\00\D5\03\00\00\A6\03\00\00\D6\03\00\00\A0\03\00\00\D7\03\00\00\CF\03\00\00\D9\03\00\00\D8\03\00\00\DB\03\00\00\DA\03\00\00\DD\03\00\00\DC\03\00\00\DF\03\00\00\DE\03\00\00\E1\03\00\00\E0\03\00\00\E3\03\00\00\E2\03\00\00\E5\03\00\00\E4\03\00\00\E7\03\00\00\E6\03\00\00\E9\03\00\00\E8\03\00\00\EB\03\00\00\EA\03\00\00\ED\03\00\00\EC\03\00\00\EF\03\00\00\EE\03\00\00\F0\03\00\00\9A\03\00\00\F1\03\00\00\A1\03\00\00\F2\03\00\00\F9\03\00\00\F3\03\00\00\7F\03\00\00\F5\03\00\00\95\03\00\00\F8\03\00\00\F7\03\00\00\FB\03\00\00\FA\03\00\000\04\00\00\10\04\00\001\04\00\00\11\04\00\002\04\00\00\12\04\00\003\04\00\00\13\04\00\004\04\00\00\14\04\00\005\04\00\00\15\04\00\006\04\00\00\16\04\00\007\04\00\00\17\04\00\008\04\00\00\18\04\00\009\04\00\00\19\04\00\00:\04\00\00\1A\04\00\00;\04\00\00\1B\04\00\00<\04\00\00\1C\04\00\00=\04\00\00\1D\04\00\00>\04\00\00\1E\04\00\00?\04\00\00\1F\04\00\00@\04\00\00 \04\00\00A\04\00\00!\04\00\00B\04\00\00\22\04\00\00C\04\00\00#\04\00\00D\04\00\00$\04\00\00E\04\00\00%\04\00\00F\04\00\00&\04\00\00G\04\00\00'\04\00\00H\04\00\00(\04\00\00I\04\00\00)\04\00\00J\04\00\00*\04\00\00K\04\00\00+\04\00\00L\04\00\00,\04\00\00M\04\00\00-\04\00\00N\04\00\00.\04\00\00O\04\00\00/\04\00\00P\04\00\00\00\04\00\00Q\04\00\00\01\04\00\00R\04\00\00\02\04\00\00S\04\00\00\03\04\00\00T\04\00\00\04\04\00\00U\04\00\00\05\04\00\00V\04\00\00\06\04\00\00W\04\00\00\07\04\00\00X\04\00\00\08\04\00\00Y\04\00\00\09\04\00\00Z\04\00\00\0A\04\00\00[\04\00\00\0B\04\00\00\\\04\00\00\0C\04\00\00]\04\00\00\0D\04\00\00^\04\00\00\0E\04\00\00_\04\00\00\0F\04\00\00a\04\00\00`\04\00\00c\04\00\00b\04\00\00e\04\00\00d\04\00\00g\04\00\00f\04\00\00i\04\00\00h\04\00\00k\04\00\00j\04\00\00m\04\00\00l\04\00\00o\04\00\00n\04\00\00q\04\00\00p\04\00\00s\04\00\00r\04\00\00u\04\00\00t\04\00\00w\04\00\00v\04\00\00y\04\00\00x\04\00\00{\04\00\00z\04\00\00}\04\00\00|\04\00\00\7F\04\00\00~\04\00\00\81\04\00\00\80\04\00\00\8B\04\00\00\8A\04\00\00\8D\04\00\00\8C\04\00\00\8F\04\00\00\8E\04\00\00\91\04\00\00\90\04\00\00\93\04\00\00\92\04\00\00\95\04\00\00\94\04\00\00\97\04\00\00\96\04\00\00\99\04\00\00\98\04\00\00\9B\04\00\00\9A\04\00\00\9D\04\00\00\9C\04\00\00\9F\04\00\00\9E\04\00\00\A1\04\00\00\A0\04\00\00\A3\04\00\00\A2\04\00\00\A5\04\00\00\A4\04\00\00\A7\04\00\00\A6\04\00\00\A9\04\00\00\A8\04\00\00\AB\04\00\00\AA\04\00\00\AD\04\00\00\AC\04\00\00\AF\04\00\00\AE\04\00\00\B1\04\00\00\B0\04\00\00\B3\04\00\00\B2\04\00\00\B5\04\00\00\B4\04\00\00\B7\04\00\00\B6\04\00\00\B9\04\00\00\B8\04\00\00\BB\04\00\00\BA\04\00\00\BD\04\00\00\BC\04\00\00\BF\04\00\00\BE\04\00\00\C2\04\00\00\C1\04\00\00\C4\04\00\00\C3\04\00\00\C6\04\00\00\C5\04\00\00\C8\04\00\00\C7\04\00\00\CA\04\00\00\C9\04\00\00\CC\04\00\00\CB\04\00\00\CE\04\00\00\CD\04\00\00\CF\04\00\00\C0\04\00\00\D1\04\00\00\D0\04\00\00\D3\04\00\00\D2\04\00\00\D5\04\00\00\D4\04\00\00\D7\04\00\00\D6\04\00\00\D9\04\00\00\D8\04\00\00\DB\04\00\00\DA\04\00\00\DD\04\00\00\DC\04\00\00\DF\04\00\00\DE\04\00\00\E1\04\00\00\E0\04\00\00\E3\04\00\00\E2\04\00\00\E5\04\00\00\E4\04\00\00\E7\04\00\00\E6\04\00\00\E9\04\00\00\E8\04\00\00\EB\04\00\00\EA\04\00\00\ED\04\00\00\EC\04\00\00\EF\04\00\00\EE\04\00\00\F1\04\00\00\F0\04\00\00\F3\04\00\00\F2\04\00\00\F5\04\00\00\F4\04\00\00\F7\04\00\00\F6\04\00\00\F9\04\00\00\F8\04\00\00\FB\04\00\00\FA\04\00\00\FD\04\00\00\FC\04\00\00\FF\04\00\00\FE\04\00\00\01\05\00\00\00\05\00\00\03\05\00\00\02\05\00\00\05\05\00\00\04\05\00\00\07\05\00\00\06\05\00\00\09\05\00\00\08\05\00\00\0B\05\00\00\0A\05\00\00\0D\05\00\00\0C\05\00\00\0F\05\00\00\0E\05\00\00\11\05\00\00\10\05\00\00\13\05\00\00\12\05\00\00\15\05\00\00\14\05\00\00\17\05\00\00\16\05\00\00\19\05\00\00\18\05\00\00\1B\05\00\00\1A\05\00\00\1D\05\00\00\1C\05\00\00\1F\05\00\00\1E\05\00\00!\05\00\00 \05\00\00#\05\00\00\22\05\00\00%\05\00\00$\05\00\00'\05\00\00&\05\00\00)\05\00\00(\05\00\00+\05\00\00*\05\00\00-\05\00\00,\05\00\00/\05\00\00.\05\00\00a\05\00\001\05\00\00b\05\00\002\05\00\00c\05\00\003\05\00\00d\05\00\004\05\00\00e\05\00\005\05\00\00f\05\00\006\05\00\00g\05\00\007\05\00\00h\05\00\008\05\00\00i\05\00\009\05\00\00j\05\00\00:\05\00\00k\05\00\00;\05\00\00l\05\00\00<\05\00\00m\05\00\00=\05\00\00n\05\00\00>\05\00\00o\05\00\00?\05\00\00p\05\00\00@\05\00\00q\05\00\00A\05\00\00r\05\00\00B\05\00\00s\05\00\00C\05\00\00t\05\00\00D\05\00\00u\05\00\00E\05\00\00v\05\00\00F\05\00\00w\05\00\00G\05\00\00x\05\00\00H\05\00\00y\05\00\00I\05\00\00z\05\00\00J\05\00\00{\05\00\00K\05\00\00|\05\00\00L\05\00\00}\05\00\00M\05\00\00~\05\00\00N\05\00\00\7F\05\00\00O\05\00\00\80\05\00\00P\05\00\00\81\05\00\00Q\05\00\00\82\05\00\00R\05\00\00\83\05\00\00S\05\00\00\84\05\00\00T\05\00\00\85\05\00\00U\05\00\00\86\05\00\00V\05\00\00\87\05\00\00\05\00@\00\D0\10\00\00\90\1C\00\00\D1\10\00\00\91\1C\00\00\D2\10\00\00\92\1C\00\00\D3\10\00\00\93\1C\00\00\D4\10\00\00\94\1C\00\00\D5\10\00\00\95\1C\00\00\D6\10\00\00\96\1C\00\00\D7\10\00\00\97\1C\00\00\D8\10\00\00\98\1C\00\00\D9\10\00\00\99\1C\00\00\DA\10\00\00\9A\1C\00\00\DB\10\00\00\9B\1C\00\00\DC\10\00\00\9C\1C\00\00\DD\10\00\00\9D\1C\00\00\DE\10\00\00\9E\1C\00\00\DF\10\00\00\9F\1C\00\00\E0\10\00\00\A0\1C\00\00\E1\10\00\00\A1\1C\00\00\E2\10\00\00\A2\1C\00\00\E3\10\00\00\A3\1C\00\00\E4\10\00\00\A4\1C\00\00\E5\10\00\00\A5\1C\00\00\E6\10\00\00\A6\1C\00\00\E7\10\00\00\A7\1C\00\00\E8\10\00\00\A8\1C\00\00\E9\10\00\00\A9\1C\00\00\EA\10\00\00\AA\1C\00\00\EB\10\00\00\AB\1C\00\00\EC\10\00\00\AC\1C\00\00\ED\10\00\00\AD\1C\00\00\EE\10\00\00\AE\1C\00\00\EF\10\00\00\AF\1C\00\00\F0\10\00\00\B0\1C\00\00\F1\10\00\00\B1\1C\00\00\F2\10\00\00\B2\1C\00\00\F3\10\00\00\B3\1C\00\00\F4\10\00\00\B4\1C\00\00\F5\10\00\00\B5\1C\00\00\F6\10\00\00\B6\1C\00\00\F7\10\00\00\B7\1C\00\00\F8\10\00\00\B8\1C\00\00\F9\10\00\00\B9\1C\00\00\FA\10\00\00\BA\1C\00\00\FD\10\00\00\BD\1C\00\00\FE\10\00\00\BE\1C\00\00\FF\10\00\00\BF\1C\00\00\F8\13\00\00\F0\13\00\00\F9\13\00\00\F1\13\00\00\FA\13\00\00\F2\13\00\00\FB\13\00\00\F3\13\00\00\FC\13\00\00\F4\13\00\00\FD\13\00\00\F5\13\00\00\80\1C\00\00\12\04\00\00\81\1C\00\00\14\04\00\00\82\1C\00\00\1E\04\00\00\83\1C\00\00!\04\00\00\84\1C\00\00\22\04\00\00\85\1C\00\00\22\04\00\00\86\1C\00\00*\04\00\00\87\1C\00\00b\04\00\00\88\1C\00\00J\A6\00\00y\1D\00\00}\A7\00\00}\1D\00\00c,\00\00\8E\1D\00\00\C6\A7\00\00\01\1E\00\00\00\1E\00\00\03\1E\00\00\02\1E\00\00\05\1E\00\00\04\1E\00\00\07\1E\00\00\06\1E\00\00\09\1E\00\00\08\1E\00\00\0B\1E\00\00\0A\1E\00\00\0D\1E\00\00\0C\1E\00\00\0F\1E\00\00\0E\1E\00\00\11\1E\00\00\10\1E\00\00\13\1E\00\00\12\1E\00\00\15\1E\00\00\14\1E\00\00\17\1E\00\00\16\1E\00\00\19\1E\00\00\18\1E\00\00\1B\1E\00\00\1A\1E\00\00\1D\1E\00\00\1C\1E\00\00\1F\1E\00\00\1E\1E\00\00!\1E\00\00 \1E\00\00#\1E\00\00\22\1E\00\00%\1E\00\00$\1E\00\00'\1E\00\00&\1E\00\00)\1E\00\00(\1E\00\00+\1E\00\00*\1E\00\00-\1E\00\00,\1E\00\00/\1E\00\00.\1E\00\001\1E\00\000\1E\00\003\1E\00\002\1E\00\005\1E\00\004\1E\00\007\1E\00\006\1E\00\009\1E\00\008\1E\00\00;\1E\00\00:\1E\00\00=\1E\00\00<\1E\00\00?\1E\00\00>\1E\00\00A\1E\00\00@\1E\00\00C\1E\00\00B\1E\00\00E\1E\00\00D\1E\00\00G\1E\00\00F\1E\00\00I\1E\00\00H\1E\00\00K\1E\00\00J\1E\00\00M\1E\00\00L\1E\00\00O\1E\00\00N\1E\00\00Q\1E\00\00P\1E\00\00S\1E\00\00R\1E\00\00U\1E\00\00T\1E\00\00W\1E\00\00V\1E\00\00Y\1E\00\00X\1E\00\00[\1E\00\00Z\1E\00\00]\1E\00\00\\\1E\00\00_\1E\00\00^\1E\00\00a\1E\00\00`\1E\00\00c\1E\00\00b\1E\00\00e\1E\00\00d\1E\00\00g\1E\00\00f\1E\00\00i\1E\00\00h\1E\00\00k\1E\00\00j\1E\00\00m\1E\00\00l\1E\00\00o\1E\00\00n\1E\00\00q\1E\00\00p\1E\00\00s\1E\00\00r\1E\00\00u\1E\00\00t\1E\00\00w\1E\00\00v\1E\00\00y\1E\00\00x\1E\00\00{\1E\00\00z\1E\00\00}\1E\00\00|\1E\00\00\7F\1E\00\00~\1E\00\00\81\1E\00\00\80\1E\00\00\83\1E\00\00\82\1E\00\00\85\1E\00\00\84\1E\00\00\87\1E\00\00\86\1E\00\00\89\1E\00\00\88\1E\00\00\8B\1E\00\00\8A\1E\00\00\8D\1E\00\00\8C\1E\00\00\8F\1E\00\00\8E\1E\00\00\91\1E\00\00\90\1E\00\00\93\1E\00\00\92\1E\00\00\95\1E\00\00\94\1E\00\00\96\1E\00\00\06\00@\00\97\1E\00\00\07\00@\00\98\1E\00\00\08\00@\00\99\1E\00\00\09\00@\00\9A\1E\00\00\0A\00@\00\9B\1E\00\00`\1E\00\00\A1\1E\00\00\A0\1E\00\00\A3\1E\00\00\A2\1E\00\00\A5\1E\00\00\A4\1E\00\00\A7\1E\00\00\A6\1E\00\00\A9\1E\00\00\A8\1E\00\00\AB\1E\00\00\AA\1E\00\00\AD\1E\00\00\AC\1E\00\00\AF\1E\00\00\AE\1E\00\00\B1\1E\00\00\B0\1E\00\00\B3\1E\00\00\B2\1E\00\00\B5\1E\00\00\B4\1E\00\00\B7\1E\00\00\B6\1E\00\00\B9\1E\00\00\B8\1E\00\00\BB\1E\00\00\BA\1E\00\00\BD\1E\00\00\BC\1E\00\00\BF\1E\00\00\BE\1E\00\00\C1\1E\00\00\C0\1E\00\00\C3\1E\00\00\C2\1E\00\00\C5\1E\00\00\C4\1E\00\00\C7\1E\00\00\C6\1E\00\00\C9\1E\00\00\C8\1E\00\00\CB\1E\00\00\CA\1E\00\00\CD\1E\00\00\CC\1E\00\00\CF\1E\00\00\CE\1E\00\00\D1\1E\00\00\D0\1E\00\00\D3\1E\00\00\D2\1E\00\00\D5\1E\00\00\D4\1E\00\00\D7\1E\00\00\D6\1E\00\00\D9\1E\00\00\D8\1E\00\00\DB\1E\00\00\DA\1E\00\00\DD\1E\00\00\DC\1E\00\00\DF\1E\00\00\DE\1E\00\00\E1\1E\00\00\E0\1E\00\00\E3\1E\00\00\E2\1E\00\00\E5\1E\00\00\E4\1E\00\00\E7\1E\00\00\E6\1E\00\00\E9\1E\00\00\E8\1E\00\00\EB\1E\00\00\EA\1E\00\00\ED\1E\00\00\EC\1E\00\00\EF\1E\00\00\EE\1E\00\00\F1\1E\00\00\F0\1E\00\00\F3\1E\00\00\F2\1E\00\00\F5\1E\00\00\F4\1E\00\00\F7\1E\00\00\F6\1E\00\00\F9\1E\00\00\F8\1E\00\00\FB\1E\00\00\FA\1E\00\00\FD\1E\00\00\FC\1E\00\00\FF\1E\00\00\FE\1E\00\00\00\1F\00\00\08\1F\00\00\01\1F\00\00\09\1F\00\00\02\1F\00\00\0A\1F\00\00\03\1F\00\00\0B\1F\00\00\04\1F\00\00\0C\1F\00\00\05\1F\00\00\0D\1F\00\00\06\1F\00\00\0E\1F\00\00\07\1F\00\00\0F\1F\00\00\10\1F\00\00\18\1F\00\00\11\1F\00\00\19\1F\00\00\12\1F\00\00\1A\1F\00\00\13\1F\00\00\1B\1F\00\00\14\1F\00\00\1C\1F\00\00\15\1F\00\00\1D\1F\00\00 \1F\00\00(\1F\00\00!\1F\00\00)\1F\00\00\22\1F\00\00*\1F\00\00#\1F\00\00+\1F\00\00$\1F\00\00,\1F\00\00%\1F\00\00-\1F\00\00&\1F\00\00.\1F\00\00'\1F\00\00/\1F\00\000\1F\00\008\1F\00\001\1F\00\009\1F\00\002\1F\00\00:\1F\00\003\1F\00\00;\1F\00\004\1F\00\00<\1F\00\005\1F\00\00=\1F\00\006\1F\00\00>\1F\00\007\1F\00\00?\1F\00\00@\1F\00\00H\1F\00\00A\1F\00\00I\1F\00\00B\1F\00\00J\1F\00\00C\1F\00\00K\1F\00\00D\1F\00\00L\1F\00\00E\1F\00\00M\1F\00\00P\1F\00\00\0B\00@\00Q\1F\00\00Y\1F\00\00R\1F\00\00\0C\00@\00S\1F\00\00[\1F\00\00T\1F\00\00\0D\00@\00U\1F\00\00]\1F\00\00V\1F\00\00\0E\00@\00W\1F\00\00_\1F\00\00`\1F\00\00h\1F\00\00a\1F\00\00i\1F\00\00b\1F\00\00j\1F\00\00c\1F\00\00k\1F\00\00d\1F\00\00l\1F\00\00e\1F\00\00m\1F\00\00f\1F\00\00n\1F\00\00g\1F\00\00o\1F\00\00p\1F\00\00\BA\1F\00\00q\1F\00\00\BB\1F\00\00r\1F\00\00\C8\1F\00\00s\1F\00\00\C9\1F\00\00t\1F\00\00\CA\1F\00\00u\1F\00\00\CB\1F\00\00v\1F\00\00\DA\1F\00\00w\1F\00\00\DB\1F\00\00x\1F\00\00\F8\1F\00\00y\1F\00\00\F9\1F\00\00z\1F\00\00\EA\1F\00\00{\1F\00\00\EB\1F\00\00|\1F\00\00\FA\1F\00\00}\1F\00\00\FB\1F\00\00\80\1F\00\00\0F\00@\00\81\1F\00\00\10\00@\00\82\1F\00\00\11\00@\00\83\1F\00\00\12\00@\00\84\1F\00\00\13\00@\00\85\1F\00\00\14\00@\00\86\1F\00\00\15\00@\00\87\1F\00\00\16\00@\00\88\1F\00\00\17\00@\00\89\1F\00\00\18\00@\00\8A\1F\00\00\19\00@\00\8B\1F\00\00\1A\00@\00\8C\1F\00\00\1B\00@\00\8D\1F\00\00\1C\00@\00\8E\1F\00\00\1D\00@\00\8F\1F\00\00\1E\00@\00\90\1F\00\00\1F\00@\00\91\1F\00\00 \00@\00\92\1F\00\00!\00@\00\93\1F\00\00\22\00@\00\94\1F\00\00#\00@\00\95\1F\00\00$\00@\00\96\1F\00\00%\00@\00\97\1F\00\00&\00@\00\98\1F\00\00'\00@\00\99\1F\00\00(\00@\00\9A\1F\00\00)\00@\00\9B\1F\00\00*\00@\00\9C\1F\00\00+\00@\00\9D\1F\00\00,\00@\00\9E\1F\00\00-\00@\00\9F\1F\00\00.\00@\00\A0\1F\00\00/\00@\00\A1\1F\00\000\00@\00\A2\1F\00\001\00@\00\A3\1F\00\002\00@\00\A4\1F\00\003\00@\00\A5\1F\00\004\00@\00\A6\1F\00\005\00@\00\A7\1F\00\006\00@\00\A8\1F\00\007\00@\00\A9\1F\00\008\00@\00\AA\1F\00\009\00@\00\AB\1F\00\00:\00@\00\AC\1F\00\00;\00@\00\AD\1F\00\00<\00@\00\AE\1F\00\00=\00@\00\AF\1F\00\00>\00@\00\B0\1F\00\00\B8\1F\00\00\B1\1F\00\00\B9\1F\00\00\B2\1F\00\00?\00@\00\B3\1F\00\00@\00@\00\B4\1F\00\00A\00@\00\B6\1F\00\00B\00@\00\B7\1F\00\00C\00@\00\BC\1F\00\00D\00@\00\BE\1F\00\00\99\03\00\00\C2\1F\00\00E\00@\00\C3\1F\00\00F\00@\00\C4\1F\00\00G\00@\00\C6\1F\00\00H\00@\00\C7\1F\00\00I\00@\00\CC\1F\00\00J\00@\00\D0\1F\00\00\D8\1F\00\00\D1\1F\00\00\D9\1F\00\00\D2\1F\00\00K\00@\00\D3\1F\00\00L\00@\00\D6\1F\00\00M\00@\00\D7\1F\00\00N\00@\00\E0\1F\00\00\E8\1F\00\00\E1\1F\00\00\E9\1F\00\00\E2\1F\00\00O\00@\00\E3\1F\00\00P\00@\00\E4\1F\00\00Q\00@\00\E5\1F\00\00\EC\1F\00\00\E6\1F\00\00R\00@\00\E7\1F\00\00S\00@\00\F2\1F\00\00T\00@\00\F3\1F\00\00U\00@\00\F4\1F\00\00V\00@\00\F6\1F\00\00W\00@\00\F7\1F\00\00X\00@\00\FC\1F\00\00Y\00@\00N!\00\002!\00\00p!\00\00`!\00\00q!\00\00a!\00\00r!\00\00b!\00\00s!\00\00c!\00\00t!\00\00d!\00\00u!\00\00e!\00\00v!\00\00f!\00\00w!\00\00g!\00\00x!\00\00h!\00\00y!\00\00i!\00\00z!\00\00j!\00\00{!\00\00k!\00\00|!\00\00l!\00\00}!\00\00m!\00\00~!\00\00n!\00\00\7F!\00\00o!\00\00\84!\00\00\83!\00\00\D0$\00\00\B6$\00\00\D1$\00\00\B7$\00\00\D2$\00\00\B8$\00\00\D3$\00\00\B9$\00\00\D4$\00\00\BA$\00\00\D5$\00\00\BB$\00\00\D6$\00\00\BC$\00\00\D7$\00\00\BD$\00\00\D8$\00\00\BE$\00\00\D9$\00\00\BF$\00\00\DA$\00\00\C0$\00\00\DB$\00\00\C1$\00\00\DC$\00\00\C2$\00\00\DD$\00\00\C3$\00\00\DE$\00\00\C4$\00\00\DF$\00\00\C5$\00\00\E0$\00\00\C6$\00\00\E1$\00\00\C7$\00\00\E2$\00\00\C8$\00\00\E3$\00\00\C9$\00\00\E4$\00\00\CA$\00\00\E5$\00\00\CB$\00\00\E6$\00\00\CC$\00\00\E7$\00\00\CD$\00\00\E8$\00\00\CE$\00\00\E9$\00\00\CF$\00\000,\00\00\00,\00\001,\00\00\01,\00\002,\00\00\02,\00\003,\00\00\03,\00\004,\00\00\04,\00\005,\00\00\05,\00\006,\00\00\06,\00\007,\00\00\07,\00\008,\00\00\08,\00\009,\00\00\09,\00\00:,\00\00\0A,\00\00;,\00\00\0B,\00\00<,\00\00\0C,\00\00=,\00\00\0D,\00\00>,\00\00\0E,\00\00?,\00\00\0F,\00\00@,\00\00\10,\00\00A,\00\00\11,\00\00B,\00\00\12,\00\00C,\00\00\13,\00\00D,\00\00\14,\00\00E,\00\00\15,\00\00F,\00\00\16,\00\00G,\00\00\17,\00\00H,\00\00\18,\00\00I,\00\00\19,\00\00J,\00\00\1A,\00\00K,\00\00\1B,\00\00L,\00\00\1C,\00\00M,\00\00\1D,\00\00N,\00\00\1E,\00\00O,\00\00\1F,\00\00P,\00\00 ,\00\00Q,\00\00!,\00\00R,\00\00\22,\00\00S,\00\00#,\00\00T,\00\00$,\00\00U,\00\00%,\00\00V,\00\00&,\00\00W,\00\00',\00\00X,\00\00(,\00\00Y,\00\00),\00\00Z,\00\00*,\00\00[,\00\00+,\00\00\\,\00\00,,\00\00],\00\00-,\00\00^,\00\00.,\00\00_,\00\00/,\00\00a,\00\00`,\00\00e,\00\00:\02\00\00f,\00\00>\02\00\00h,\00\00g,\00\00j,\00\00i,\00\00l,\00\00k,\00\00s,\00\00r,\00\00v,\00\00u,\00\00\81,\00\00\80,\00\00\83,\00\00\82,\00\00\85,\00\00\84,\00\00\87,\00\00\86,\00\00\89,\00\00\88,\00\00\8B,\00\00\8A,\00\00\8D,\00\00\8C,\00\00\8F,\00\00\8E,\00\00\91,\00\00\90,\00\00\93,\00\00\92,\00\00\95,\00\00\94,\00\00\97,\00\00\96,\00\00\99,\00\00\98,\00\00\9B,\00\00\9A,\00\00\9D,\00\00\9C,\00\00\9F,\00\00\9E,\00\00\A1,\00\00\A0,\00\00\A3,\00\00\A2,\00\00\A5,\00\00\A4,\00\00\A7,\00\00\A6,\00\00\A9,\00\00\A8,\00\00\AB,\00\00\AA,\00\00\AD,\00\00\AC,\00\00\AF,\00\00\AE,\00\00\B1,\00\00\B0,\00\00\B3,\00\00\B2,\00\00\B5,\00\00\B4,\00\00\B7,\00\00\B6,\00\00\B9,\00\00\B8,\00\00\BB,\00\00\BA,\00\00\BD,\00\00\BC,\00\00\BF,\00\00\BE,\00\00\C1,\00\00\C0,\00\00\C3,\00\00\C2,\00\00\C5,\00\00\C4,\00\00\C7,\00\00\C6,\00\00\C9,\00\00\C8,\00\00\CB,\00\00\CA,\00\00\CD,\00\00\CC,\00\00\CF,\00\00\CE,\00\00\D1,\00\00\D0,\00\00\D3,\00\00\D2,\00\00\D5,\00\00\D4,\00\00\D7,\00\00\D6,\00\00\D9,\00\00\D8,\00\00\DB,\00\00\DA,\00\00\DD,\00\00\DC,\00\00\DF,\00\00\DE,\00\00\E1,\00\00\E0,\00\00\E3,\00\00\E2,\00\00\EC,\00\00\EB,\00\00\EE,\00\00\ED,\00\00\F3,\00\00\F2,\00\00\00-\00\00\A0\10\00\00\01-\00\00\A1\10\00\00\02-\00\00\A2\10\00\00\03-\00\00\A3\10\00\00\04-\00\00\A4\10\00\00\05-\00\00\A5\10\00\00\06-\00\00\A6\10\00\00\07-\00\00\A7\10\00\00\08-\00\00\A8\10\00\00\09-\00\00\A9\10\00\00\0A-\00\00\AA\10\00\00\0B-\00\00\AB\10\00\00\0C-\00\00\AC\10\00\00\0D-\00\00\AD\10\00\00\0E-\00\00\AE\10\00\00\0F-\00\00\AF\10\00\00\10-\00\00\B0\10\00\00\11-\00\00\B1\10\00\00\12-\00\00\B2\10\00\00\13-\00\00\B3\10\00\00\14-\00\00\B4\10\00\00\15-\00\00\B5\10\00\00\16-\00\00\B6\10\00\00\17-\00\00\B7\10\00\00\18-\00\00\B8\10\00\00\19-\00\00\B9\10\00\00\1A-\00\00\BA\10\00\00\1B-\00\00\BB\10\00\00\1C-\00\00\BC\10\00\00\1D-\00\00\BD\10\00\00\1E-\00\00\BE\10\00\00\1F-\00\00\BF\10\00\00 -\00\00\C0\10\00\00!-\00\00\C1\10\00\00\22-\00\00\C2\10\00\00#-\00\00\C3\10\00\00$-\00\00\C4\10\00\00%-\00\00\C5\10\00\00'-\00\00\C7\10\00\00--\00\00\CD\10\00\00A\A6\00\00@\A6\00\00C\A6\00\00B\A6\00\00E\A6\00\00D\A6\00\00G\A6\00\00F\A6\00\00I\A6\00\00H\A6\00\00K\A6\00\00J\A6\00\00M\A6\00\00L\A6\00\00O\A6\00\00N\A6\00\00Q\A6\00\00P\A6\00\00S\A6\00\00R\A6\00\00U\A6\00\00T\A6\00\00W\A6\00\00V\A6\00\00Y\A6\00\00X\A6\00\00[\A6\00\00Z\A6\00\00]\A6\00\00\\\A6\00\00_\A6\00\00^\A6\00\00a\A6\00\00`\A6\00\00c\A6\00\00b\A6\00\00e\A6\00\00d\A6\00\00g\A6\00\00f\A6\00\00i\A6\00\00h\A6\00\00k\A6\00\00j\A6\00\00m\A6\00\00l\A6\00\00\81\A6\00\00\80\A6\00\00\83\A6\00\00\82\A6\00\00\85\A6\00\00\84\A6\00\00\87\A6\00\00\86\A6\00\00\89\A6\00\00\88\A6\00\00\8B\A6\00\00\8A\A6\00\00\8D\A6\00\00\8C\A6\00\00\8F\A6\00\00\8E\A6\00\00\91\A6\00\00\90\A6\00\00\93\A6\00\00\92\A6\00\00\95\A6\00\00\94\A6\00\00\97\A6\00\00\96\A6\00\00\99\A6\00\00\98\A6\00\00\9B\A6\00\00\9A\A6\00\00#\A7\00\00\22\A7\00\00%\A7\00\00$\A7\00\00'\A7\00\00&\A7\00\00)\A7\00\00(\A7\00\00+\A7\00\00*\A7\00\00-\A7\00\00,\A7\00\00/\A7\00\00.\A7\00\003\A7\00\002\A7\00\005\A7\00\004\A7\00\007\A7\00\006\A7\00\009\A7\00\008\A7\00\00;\A7\00\00:\A7\00\00=\A7\00\00<\A7\00\00?\A7\00\00>\A7\00\00A\A7\00\00@\A7\00\00C\A7\00\00B\A7\00\00E\A7\00\00D\A7\00\00G\A7\00\00F\A7\00\00I\A7\00\00H\A7\00\00K\A7\00\00J\A7\00\00M\A7\00\00L\A7\00\00O\A7\00\00N\A7\00\00Q\A7\00\00P\A7\00\00S\A7\00\00R\A7\00\00U\A7\00\00T\A7\00\00W\A7\00\00V\A7\00\00Y\A7\00\00X\A7\00\00[\A7\00\00Z\A7\00\00]\A7\00\00\\\A7\00\00_\A7\00\00^\A7\00\00a\A7\00\00`\A7\00\00c\A7\00\00b\A7\00\00e\A7\00\00d\A7\00\00g\A7\00\00f\A7\00\00i\A7\00\00h\A7\00\00k\A7\00\00j\A7\00\00m\A7\00\00l\A7\00\00o\A7\00\00n\A7\00\00z\A7\00\00y\A7\00\00|\A7\00\00{\A7\00\00\7F\A7\00\00~\A7\00\00\81\A7\00\00\80\A7\00\00\83\A7\00\00\82\A7\00\00\85\A7\00\00\84\A7\00\00\87\A7\00\00\86\A7\00\00\8C\A7\00\00\8B\A7\00\00\91\A7\00\00\90\A7\00\00\93\A7\00\00\92\A7\00\00\94\A7\00\00\C4\A7\00\00\97\A7\00\00\96\A7\00\00\99\A7\00\00\98\A7\00\00\9B\A7\00\00\9A\A7\00\00\9D\A7\00\00\9C\A7\00\00\9F\A7\00\00\9E\A7\00\00\A1\A7\00\00\A0\A7\00\00\A3\A7\00\00\A2\A7\00\00\A5\A7\00\00\A4\A7\00\00\A7\A7\00\00\A6\A7\00\00\A9\A7\00\00\A8\A7\00\00\B5\A7\00\00\B4\A7\00\00\B7\A7\00\00\B6\A7\00\00\B9\A7\00\00\B8\A7\00\00\BB\A7\00\00\BA\A7\00\00\BD\A7\00\00\BC\A7\00\00\BF\A7\00\00\BE\A7\00\00\C1\A7\00\00\C0\A7\00\00\C3\A7\00\00\C2\A7\00\00\C8\A7\00\00\C7\A7\00\00\CA\A7\00\00\C9\A7\00\00\D1\A7\00\00\D0\A7\00\00\D7\A7\00\00\D6\A7\00\00\D9\A7\00\00\D8\A7\00\00\F6\A7\00\00\F5\A7\00\00S\AB\00\00\B3\A7\00\00p\AB\00\00\A0\13\00\00q\AB\00\00\A1\13\00\00r\AB\00\00\A2\13\00\00s\AB\00\00\A3\13\00\00t\AB\00\00\A4\13\00\00u\AB\00\00\A5\13\00\00v\AB\00\00\A6\13\00\00w\AB\00\00\A7\13\00\00x\AB\00\00\A8\13\00\00y\AB\00\00\A9\13\00\00z\AB\00\00\AA\13\00\00{\AB\00\00\AB\13\00\00|\AB\00\00\AC\13\00\00}\AB\00\00\AD\13\00\00~\AB\00\00\AE\13\00\00\7F\AB\00\00\AF\13\00\00\80\AB\00\00\B0\13\00\00\81\AB\00\00\B1\13\00\00\82\AB\00\00\B2\13\00\00\83\AB\00\00\B3\13\00\00\84\AB\00\00\B4\13\00\00\85\AB\00\00\B5\13\00\00\86\AB\00\00\B6\13\00\00\87\AB\00\00\B7\13\00\00\88\AB\00\00\B8\13\00\00\89\AB\00\00\B9\13\00\00\8A\AB\00\00\BA\13\00\00\8B\AB\00\00\BB\13\00\00\8C\AB\00\00\BC\13\00\00\8D\AB\00\00\BD\13\00\00\8E\AB\00\00\BE\13\00\00\8F\AB\00\00\BF\13\00\00\90\AB\00\00\C0\13\00\00\91\AB\00\00\C1\13\00\00\92\AB\00\00\C2\13\00\00\93\AB\00\00\C3\13\00\00\94\AB\00\00\C4\13\00\00\95\AB\00\00\C5\13\00\00\96\AB\00\00\C6\13\00\00\97\AB\00\00\C7\13\00\00\98\AB\00\00\C8\13\00\00\99\AB\00\00\C9\13\00\00\9A\AB\00\00\CA\13\00\00\9B\AB\00\00\CB\13\00\00\9C\AB\00\00\CC\13\00\00\9D\AB\00\00\CD\13\00\00\9E\AB\00\00\CE\13\00\00\9F\AB\00\00\CF\13\00\00\A0\AB\00\00\D0\13\00\00\A1\AB\00\00\D1\13\00\00\A2\AB\00\00\D2\13\00\00\A3\AB\00\00\D3\13\00\00\A4\AB\00\00\D4\13\00\00\A5\AB\00\00\D5\13\00\00\A6\AB\00\00\D6\13\00\00\A7\AB\00\00\D7\13\00\00\A8\AB\00\00\D8\13\00\00\A9\AB\00\00\D9\13\00\00\AA\AB\00\00\DA\13\00\00\AB\AB\00\00\DB\13\00\00\AC\AB\00\00\DC\13\00\00\AD\AB\00\00\DD\13\00\00\AE\AB\00\00\DE\13\00\00\AF\AB\00\00\DF\13\00\00\B0\AB\00\00\E0\13\00\00\B1\AB\00\00\E1\13\00\00\B2\AB\00\00\E2\13\00\00\B3\AB\00\00\E3\13\00\00\B4\AB\00\00\E4\13\00\00\B5\AB\00\00\E5\13\00\00\B6\AB\00\00\E6\13\00\00\B7\AB\00\00\E7\13\00\00\B8\AB\00\00\E8\13\00\00\B9\AB\00\00\E9\13\00\00\BA\AB\00\00\EA\13\00\00\BB\AB\00\00\EB\13\00\00\BC\AB\00\00\EC\13\00\00\BD\AB\00\00\ED\13\00\00\BE\AB\00\00\EE\13\00\00\BF\AB\00\00\EF\13\00\00\00\FB\00\00Z\00@\00\01\FB\00\00[\00@\00\02\FB\00\00\\\00@\00\03\FB\00\00]\00@\00\04\FB\00\00^\00@\00\05\FB\00\00_\00@\00\06\FB\00\00`\00@\00\13\FB\00\00a\00@\00\14\FB\00\00b\00@\00\15\FB\00\00c\00@\00\16\FB\00\00d\00@\00\17\FB\00\00e\00@\00A\FF\00\00!\FF\00\00B\FF\00\00\22\FF\00\00C\FF\00\00#\FF\00\00D\FF\00\00$\FF\00\00E\FF\00\00%\FF\00\00F\FF\00\00&\FF\00\00G\FF\00\00'\FF\00\00H\FF\00\00(\FF\00\00I\FF\00\00)\FF\00\00J\FF\00\00*\FF\00\00K\FF\00\00+\FF\00\00L\FF\00\00,\FF\00\00M\FF\00\00-\FF\00\00N\FF\00\00.\FF\00\00O\FF\00\00/\FF\00\00P\FF\00\000\FF\00\00Q\FF\00\001\FF\00\00R\FF\00\002\FF\00\00S\FF\00\003\FF\00\00T\FF\00\004\FF\00\00U\FF\00\005\FF\00\00V\FF\00\006\FF\00\00W\FF\00\007\FF\00\00X\FF\00\008\FF\00\00Y\FF\00\009\FF\00\00Z\FF\00\00:\FF\00\00(\04\01\00\00\04\01\00)\04\01\00\01\04\01\00*\04\01\00\02\04\01\00+\04\01\00\03\04\01\00,\04\01\00\04\04\01\00-\04\01\00\05\04\01\00.\04\01\00\06\04\01\00/\04\01\00\07\04\01\000\04\01\00\08\04\01\001\04\01\00\09\04\01\002\04\01\00\0A\04\01\003\04\01\00\0B\04\01\004\04\01\00\0C\04\01\005\04\01\00\0D\04\01\006\04\01\00\0E\04\01\007\04\01\00\0F\04\01\008\04\01\00\10\04\01\009\04\01\00\11\04\01\00:\04\01\00\12\04\01\00;\04\01\00\13\04\01\00<\04\01\00\14\04\01\00=\04\01\00\15\04\01\00>\04\01\00\16\04\01\00?\04\01\00\17\04\01\00@\04\01\00\18\04\01\00A\04\01\00\19\04\01\00B\04\01\00\1A\04\01\00C\04\01\00\1B\04\01\00D\04\01\00\1C\04\01\00E\04\01\00\1D\04\01\00F\04\01\00\1E\04\01\00G\04\01\00\1F\04\01\00H\04\01\00 \04\01\00I\04\01\00!\04\01\00J\04\01\00\22\04\01\00K\04\01\00#\04\01\00L\04\01\00$\04\01\00M\04\01\00%\04\01\00N\04\01\00&\04\01\00O\04\01\00'\04\01\00\D8\04\01\00\B0\04\01\00\D9\04\01\00\B1\04\01\00\DA\04\01\00\B2\04\01\00\DB\04\01\00\B3\04\01\00\DC\04\01\00\B4\04\01\00\DD\04\01\00\B5\04\01\00\DE\04\01\00\B6\04\01\00\DF\04\01\00\B7\04\01\00\E0\04\01\00\B8\04\01\00\E1\04\01\00\B9\04\01\00\E2\04\01\00\BA\04\01\00\E3\04\01\00\BB\04\01\00\E4\04\01\00\BC\04\01\00\E5\04\01\00\BD\04\01\00\E6\04\01\00\BE\04\01\00\E7\04\01\00\BF\04\01\00\E8\04\01\00\C0\04\01\00\E9\04\01\00\C1\04\01\00\EA\04\01\00\C2\04\01\00\EB\04\01\00\C3\04\01\00\EC\04\01\00\C4\04\01\00\ED\04\01\00\C5\04\01\00\EE\04\01\00\C6\04\01\00\EF\04\01\00\C7\04\01\00\F0\04\01\00\C8\04\01\00\F1\04\01\00\C9\04\01\00\F2\04\01\00\CA\04\01\00\F3\04\01\00\CB\04\01\00\F4\04\01\00\CC\04\01\00\F5\04\01\00\CD\04\01\00\F6\04\01\00\CE\04\01\00\F7\04\01\00\CF\04\01\00\F8\04\01\00\D0\04\01\00\F9\04\01\00\D1\04\01\00\FA\04\01\00\D2\04\01\00\FB\04\01\00\D3\04\01\00\97\05\01\00p\05\01\00\98\05\01\00q\05\01\00\99\05\01\00r\05\01\00\9A\05\01\00s\05\01\00\9B\05\01\00t\05\01\00\9C\05\01\00u\05\01\00\9D\05\01\00v\05\01\00\9E\05\01\00w\05\01\00\9F\05\01\00x\05\01\00\A0\05\01\00y\05\01\00\A1\05\01\00z\05\01\00\A3\05\01\00|\05\01\00\A4\05\01\00}\05\01\00\A5\05\01\00~\05\01\00\A6\05\01\00\7F\05\01\00\A7\05\01\00\80\05\01\00\A8\05\01\00\81\05\01\00\A9\05\01\00\82\05\01\00\AA\05\01\00\83\05\01\00\AB\05\01\00\84\05\01\00\AC\05\01\00\85\05\01\00\AD\05\01\00\86\05\01\00\AE\05\01\00\87\05\01\00\AF\05\01\00\88\05\01\00\B0\05\01\00\89\05\01\00\B1\05\01\00\8A\05\01\00\B3\05\01\00\8C\05\01\00\B4\05\01\00\8D\05\01\00\B5\05\01\00\8E\05\01\00\B6\05\01\00\8F\05\01\00\B7\05\01\00\90\05\01\00\B8\05\01\00\91\05\01\00\B9\05\01\00\92\05\01\00\BB\05\01\00\94\05\01\00\BC\05\01\00\95\05\01\00\C0\0C\01\00\80\0C\01\00\C1\0C\01\00\81\0C\01\00\C2\0C\01\00\82\0C\01\00\C3\0C\01\00\83\0C\01\00\C4\0C\01\00\84\0C\01\00\C5\0C\01\00\85\0C\01\00\C6\0C\01\00\86\0C\01\00\C7\0C\01\00\87\0C\01\00\C8\0C\01\00\88\0C\01\00\C9\0C\01\00\89\0C\01\00\CA\0C\01\00\8A\0C\01\00\CB\0C\01\00\8B\0C\01\00\CC\0C\01\00\8C\0C\01\00\CD\0C\01\00\8D\0C\01\00\CE\0C\01\00\8E\0C\01\00\CF\0C\01\00\8F\0C\01\00\D0\0C\01\00\90\0C\01\00\D1\0C\01\00\91\0C\01\00\D2\0C\01\00\92\0C\01\00\D3\0C\01\00\93\0C\01\00\D4\0C\01\00\94\0C\01\00\D5\0C\01\00\95\0C\01\00\D6\0C\01\00\96\0C\01\00\D7\0C\01\00\97\0C\01\00\D8\0C\01\00\98\0C\01\00\D9\0C\01\00\99\0C\01\00\DA\0C\01\00\9A\0C\01\00\DB\0C\01\00\9B\0C\01\00\DC\0C\01\00\9C\0C\01\00\DD\0C\01\00\9D\0C\01\00\DE\0C\01\00\9E\0C\01\00\DF\0C\01\00\9F\0C\01\00\E0\0C\01\00\A0\0C\01\00\E1\0C\01\00\A1\0C\01\00\E2\0C\01\00\A2\0C\01\00\E3\0C\01\00\A3\0C\01\00\E4\0C\01\00\A4\0C\01\00\E5\0C\01\00\A5\0C\01\00\E6\0C\01\00\A6\0C\01\00\E7\0C\01\00\A7\0C\01\00\E8\0C\01\00\A8\0C\01\00\E9\0C\01\00\A9\0C\01\00\EA\0C\01\00\AA\0C\01\00\EB\0C\01\00\AB\0C\01\00\EC\0C\01\00\AC\0C\01\00\ED\0C\01\00\AD\0C\01\00\EE\0C\01\00\AE\0C\01\00\EF\0C\01\00\AF\0C\01\00\F0\0C\01\00\B0\0C\01\00\F1\0C\01\00\B1\0C\01\00\F2\0C\01\00\B2\0C\01\00\C0\18\01\00\A0\18\01\00\C1\18\01\00\A1\18\01\00\C2\18\01\00\A2\18\01\00\C3\18\01\00\A3\18\01\00\C4\18\01\00\A4\18\01\00\C5\18\01\00\A5\18\01\00\C6\18\01\00\A6\18\01\00\C7\18\01\00\A7\18\01\00\C8\18\01\00\A8\18\01\00\C9\18\01\00\A9\18\01\00\CA\18\01\00\AA\18\01\00\CB\18\01\00\AB\18\01\00\CC\18\01\00\AC\18\01\00\CD\18\01\00\AD\18\01\00\CE\18\01\00\AE\18\01\00\CF\18\01\00\AF\18\01\00\D0\18\01\00\B0\18\01\00\D1\18\01\00\B1\18\01\00\D2\18\01\00\B2\18\01\00\D3\18\01\00\B3\18\01\00\D4\18\01\00\B4\18\01\00\D5\18\01\00\B5\18\01\00\D6\18\01\00\B6\18\01\00\D7\18\01\00\B7\18\01\00\D8\18\01\00\B8\18\01\00\D9\18\01\00\B9\18\01\00\DA\18\01\00\BA\18\01\00\DB\18\01\00\BB\18\01\00\DC\18\01\00\BC\18\01\00\DD\18\01\00\BD\18\01\00\DE\18\01\00\BE\18\01\00\DF\18\01\00\BF\18\01\00`n\01\00@n\01\00an\01\00An\01\00bn\01\00Bn\01\00cn\01\00Cn\01\00dn\01\00Dn\01\00en\01\00En\01\00fn\01\00Fn\01\00gn\01\00Gn\01\00hn\01\00Hn\01\00in\01\00In\01\00jn\01\00Jn\01\00kn\01\00Kn\01\00ln\01\00Ln\01\00mn\01\00Mn\01\00nn\01\00Nn\01\00on\01\00On\01\00pn\01\00Pn\01\00qn\01\00Qn\01\00rn\01\00Rn\01\00sn\01\00Sn\01\00tn\01\00Tn\01\00un\01\00Un\01\00vn\01\00Vn\01\00wn\01\00Wn\01\00xn\01\00Xn\01\00yn\01\00Yn\01\00zn\01\00Zn\01\00{n\01\00[n\01\00|n\01\00\\n\01\00}n\01\00]n\01\00~n\01\00^n\01\00\7Fn\01\00_n\01\00\22\E9\01\00\00\E9\01\00#\E9\01\00\01\E9\01\00$\E9\01\00\02\E9\01\00%\E9\01\00\03\E9\01\00&\E9\01\00\04\E9\01\00'\E9\01\00\05\E9\01\00(\E9\01\00\06\E9\01\00)\E9\01\00\07\E9\01\00*\E9\01\00\08\E9\01\00+\E9\01\00\09\E9\01\00,\E9\01\00\0A\E9\01\00-\E9\01\00\0B\E9\01\00.\E9\01\00\0C\E9\01\00/\E9\01\00\0D\E9\01\000\E9\01\00\0E\E9\01\001\E9\01\00\0F\E9\01\002\E9\01\00\10\E9\01\003\E9\01\00\11\E9\01\004\E9\01\00\12\E9\01\005\E9\01\00\13\E9\01\006\E9\01\00\14\E9\01\007\E9\01\00\15\E9\01\008\E9\01\00\16\E9\01\009\E9\01\00\17\E9\01\00:\E9\01\00\18\E9\01\00;\E9\01\00\19\E9\01\00<\E9\01\00\1A\E9\01\00=\E9\01\00\1B\E9\01\00>\E9\01\00\1C\E9\01\00?\E9\01\00\1D\E9\01\00@\E9\01\00\1E\E9\01\00A\E9\01\00\1F\E9\01\00B\E9\01\00 \E9\01\00C\E9\01\00!\E9\01\00" }>, align 4
@alloc_7dc3d41c853f7c59ad369d2baa9907a6 = private unnamed_addr constant <{ [1224 x i8] }> <{ [1224 x i8] c"S\00\00\00S\00\00\00\00\00\00\00\BC\02\00\00N\00\00\00\00\00\00\00J\00\00\00\0C\03\00\00\00\00\00\00\99\03\00\00\08\03\00\00\01\03\00\00\A5\03\00\00\08\03\00\00\01\03\00\005\05\00\00R\05\00\00\00\00\00\00H\00\00\001\03\00\00\00\00\00\00T\00\00\00\08\03\00\00\00\00\00\00W\00\00\00\0A\03\00\00\00\00\00\00Y\00\00\00\0A\03\00\00\00\00\00\00A\00\00\00\BE\02\00\00\00\00\00\00\A5\03\00\00\13\03\00\00\00\00\00\00\A5\03\00\00\13\03\00\00\00\03\00\00\A5\03\00\00\13\03\00\00\01\03\00\00\A5\03\00\00\13\03\00\00B\03\00\00\08\1F\00\00\99\03\00\00\00\00\00\00\09\1F\00\00\99\03\00\00\00\00\00\00\0A\1F\00\00\99\03\00\00\00\00\00\00\0B\1F\00\00\99\03\00\00\00\00\00\00\0C\1F\00\00\99\03\00\00\00\00\00\00\0D\1F\00\00\99\03\00\00\00\00\00\00\0E\1F\00\00\99\03\00\00\00\00\00\00\0F\1F\00\00\99\03\00\00\00\00\00\00\08\1F\00\00\99\03\00\00\00\00\00\00\09\1F\00\00\99\03\00\00\00\00\00\00\0A\1F\00\00\99\03\00\00\00\00\00\00\0B\1F\00\00\99\03\00\00\00\00\00\00\0C\1F\00\00\99\03\00\00\00\00\00\00\0D\1F\00\00\99\03\00\00\00\00\00\00\0E\1F\00\00\99\03\00\00\00\00\00\00\0F\1F\00\00\99\03\00\00\00\00\00\00(\1F\00\00\99\03\00\00\00\00\00\00)\1F\00\00\99\03\00\00\00\00\00\00*\1F\00\00\99\03\00\00\00\00\00\00+\1F\00\00\99\03\00\00\00\00\00\00,\1F\00\00\99\03\00\00\00\00\00\00-\1F\00\00\99\03\00\00\00\00\00\00.\1F\00\00\99\03\00\00\00\00\00\00/\1F\00\00\99\03\00\00\00\00\00\00(\1F\00\00\99\03\00\00\00\00\00\00)\1F\00\00\99\03\00\00\00\00\00\00*\1F\00\00\99\03\00\00\00\00\00\00+\1F\00\00\99\03\00\00\00\00\00\00,\1F\00\00\99\03\00\00\00\00\00\00-\1F\00\00\99\03\00\00\00\00\00\00.\1F\00\00\99\03\00\00\00\00\00\00/\1F\00\00\99\03\00\00\00\00\00\00h\1F\00\00\99\03\00\00\00\00\00\00i\1F\00\00\99\03\00\00\00\00\00\00j\1F\00\00\99\03\00\00\00\00\00\00k\1F\00\00\99\03\00\00\00\00\00\00l\1F\00\00\99\03\00\00\00\00\00\00m\1F\00\00\99\03\00\00\00\00\00\00n\1F\00\00\99\03\00\00\00\00\00\00o\1F\00\00\99\03\00\00\00\00\00\00h\1F\00\00\99\03\00\00\00\00\00\00i\1F\00\00\99\03\00\00\00\00\00\00j\1F\00\00\99\03\00\00\00\00\00\00k\1F\00\00\99\03\00\00\00\00\00\00l\1F\00\00\99\03\00\00\00\00\00\00m\1F\00\00\99\03\00\00\00\00\00\00n\1F\00\00\99\03\00\00\00\00\00\00o\1F\00\00\99\03\00\00\00\00\00\00\BA\1F\00\00\99\03\00\00\00\00\00\00\91\03\00\00\99\03\00\00\00\00\00\00\86\03\00\00\99\03\00\00\00\00\00\00\91\03\00\00B\03\00\00\00\00\00\00\91\03\00\00B\03\00\00\99\03\00\00\91\03\00\00\99\03\00\00\00\00\00\00\CA\1F\00\00\99\03\00\00\00\00\00\00\97\03\00\00\99\03\00\00\00\00\00\00\89\03\00\00\99\03\00\00\00\00\00\00\97\03\00\00B\03\00\00\00\00\00\00\97\03\00\00B\03\00\00\99\03\00\00\97\03\00\00\99\03\00\00\00\00\00\00\99\03\00\00\08\03\00\00\00\03\00\00\99\03\00\00\08\03\00\00\01\03\00\00\99\03\00\00B\03\00\00\00\00\00\00\99\03\00\00\08\03\00\00B\03\00\00\A5\03\00\00\08\03\00\00\00\03\00\00\A5\03\00\00\08\03\00\00\01\03\00\00\A1\03\00\00\13\03\00\00\00\00\00\00\A5\03\00\00B\03\00\00\00\00\00\00\A5\03\00\00\08\03\00\00B\03\00\00\FA\1F\00\00\99\03\00\00\00\00\00\00\A9\03\00\00\99\03\00\00\00\00\00\00\8F\03\00\00\99\03\00\00\00\00\00\00\A9\03\00\00B\03\00\00\00\00\00\00\A9\03\00\00B\03\00\00\99\03\00\00\A9\03\00\00\99\03\00\00\00\00\00\00F\00\00\00F\00\00\00\00\00\00\00F\00\00\00I\00\00\00\00\00\00\00F\00\00\00L\00\00\00\00\00\00\00F\00\00\00F\00\00\00I\00\00\00F\00\00\00F\00\00\00L\00\00\00S\00\00\00T\00\00\00\00\00\00\00S\00\00\00T\00\00\00\00\00\00\00D\05\00\00F\05\00\00\00\00\00\00D\05\00\005\05\00\00\00\00\00\00D\05\00\00;\05\00\00\00\00\00\00N\05\00\00F\05\00\00\00\00\00\00D\05\00\00=\05\00\00\00\00\00\00" }>, align 4
@"switch.table._ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..fmt..Display$GT$3fmt17hb01c2abaf358192dE" = private unnamed_addr constant [5 x i64] [i64 38, i64 29, i64 38, i64 38, i64 38], align 8
@"switch.table._ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..fmt..Display$GT$3fmt17hb01c2abaf358192dE.1" = private unnamed_addr constant [5 x ptr] [ptr @alloc_846067d0882ee37794f95511f0c814f6, ptr @alloc_5a21d8f340b8d98a7d0a3b8ac73c0cac, ptr @alloc_6123d35c5f0d0e74905e1d895726fe07, ptr @alloc_78096fa035826a35dc3bf26af6626542, ptr @alloc_006be5479f8ca81c0a699de7247c03b1], align 8
@"switch.table._ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..fmt..Display$GT$3fmt17ha5e2c3f3e1012049E" = private unnamed_addr constant [6 x i64] [i64 25, i64 27, i64 27, i64 29, i64 34, i64 34], align 8
@"switch.table._ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..fmt..Display$GT$3fmt17ha5e2c3f3e1012049E.2" = private unnamed_addr constant [6 x ptr] [ptr @alloc_21036db913c880142ffe99c9eb22f1a0, ptr @alloc_6d469c85c0407cd7843e475fa590e354, ptr @alloc_256a44fe660a9e29374c5e955649c7b2, ptr @alloc_2e64f5dd1ce1eec3c0204298785766e8, ptr @alloc_d4d26497399c1856bb2fbe4e0464c6d6, ptr @alloc_7624ccbb902409d50c276bca66ad9068], align 8
@alloc_3a9bd06444ee7bc5b199537ed6c86f09 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"O\BBa\05g\AC\DD?\18-DT\FB!\E9?\9B\F6\81\D2\0Bs\EF?\18-DT\FB!\F9?" }>, align 8
@alloc_90af0d7b5f438a04b3df1a3aec176a90 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"\E2e/\22\7F+z<\07\\\143&\A6\81<\BD\CB\F0z\88\07p<\07\\\143&\A6\91<" }>, align 8
@alloc_6efd9db1aaac216de6b31460f8fe4708 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"8c\ED>\DA\0FI?^\98{?\DA\0F\C9?" }>, align 4
@alloc_e271bcdea847325e9fa5c91bf1d12f18 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"i7\AC1h!\223\B4\0F\143h!\A23" }>, align 4
@alloc_502fb86acdd7d62cac477f1bbb81a753 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"\00\00\00\00\00\00\E0?\00\00\00\00\00\00\E0\BF" }>, align 8
@_ZN17compiler_builtins4math4libm4exp23TBL17h99c071e3f03d62e5E = internal unnamed_addr constant <{ [4096 x i8] }> <{ [4096 x i8] c"]=\7Ff\9E\A0\E6?\00\00\00\00\00\889=D\17u\FAR\B0\E6?\00\00\00\00\00\00\D8<\FE\D9\0Bu\12\C0\E6?\00\00\00\00\00x(\BD\BFv\D4\DD\DC\CF\E6?\00\00\00\00\00\C0\1E=)\1Ae<\B2\DF\E6?\00\00\00\00\00\00\D8\BC\E3:Y\98\92\EF\E6?\00\00\00\00\00\00\BC\BC\86\93Q\F9}\FF\E6?\00\00\00\00\00\D8/\BD\A3-\F4ft\0F\E7?\00\00\00\00\00\88,\BD\C3_\EC\E8u\1F\E7?\00\00\00\00\00\C0\13=\05\CF\EA\86\82/\E7?\00\00\00\00\0008\BDR\81\A5H\9A?\E7?\00\00\00\00\00\C0\00\BD\FC\CC\D75\BDO\E7?\00\00\00\00\00\88/=\F1gBV\EB_\E7?\00\00\00\00\00\E0\03=Hm\AB\B1$p\E7?\00\00\00\00\00\D0'\BD8]\DEOi\80\E7?\00\00\00\00\00\00\DD\BC\00\1D\AC8\B9\90\E7?\00\00\00\00\00\00\E3<x\01\EBs\14\A1\E7?\00\00\00\00\00\00\ED\BC`\D0v\09{\B1\E7?\00\00\00\00\00@ =3\C10\01\ED\C1\E7?\00\00\00\00\00\00\A0<6\86\FFbj\D2\E7?\00\00\00\00\00\90&\BD;N\CF6\F3\E2\E7?\00\00\00\00\00\E0\02\BD\E8\C3\91\84\87\F3\E7?\00\00\00\00\00X$\BDN\1B>T'\04\E8?\00\00\00\00\00\003=\1A\07\D1\AD\D2\14\E8?\00\00\00\00\00\00\0F=~\CDL\99\89%\E8?\00\00\00\00\00\C0!\BD\D0B\B9\1EL6\E8?\00\00\00\00\00\D0)=\B5\CA#F\1AG\E8?\00\00\00\00\00\10G=\BC[\9F\17\F4W\E8?\00\00\00\00\00`\22=\AF\91D\9B\D9h\E8?\00\00\00\00\00\C42\BD\95\A31\D9\CAy\E8?\00\00\00\00\00\00#\BD\B8e\8A\D9\C7\8A\E8?\00\00\00\00\00\80*\BD\00Xx\A4\D0\9B\E8?\00\00\00\00\00\00\ED\BC#\A2*B\E5\AC\E8?\00\00\00\00\00(3=\FA\19\D6\BA\05\BE\E8?\00\00\00\00\00\B4B=\83C\B5\162\CF\E8?\00\00\00\00\00\D0.\BDLf\08^j\E0\E8?\00\00\00\00\00P \BD\07x\15\99\AE\F1\E8?\00\00\00\00\00((=\0E,(\D0\FE\02\E9?\00\00\00\00\00\B0\1C\BD\96\FF\91\0B[\14\E9?\00\00\00\00\00\E0\05\BD\F9/\AAS\C3%\E9?\00\00\00\00\00@\F5<J\C6\CD\B077\E9?\00\00\00\00\00 \17=\AE\98_+\B8H\E9?\00\00\00\00\00\00\09\BD\CBR\C8\CBDZ\E9?\00\00\00\00\00h%=!ov\9A\DDk\E9?\00\00\00\00\00\D06\BD*N\DE\9F\82}\E9?\00\00\00\00\00\00\01\BD\A3#z\E43\8F\E9?\00\00\00\00\00\00-=\04\06\CAp\F1\A0\E9?\00\00\00\00\00\A48\BD\89\FFSM\BB\B2\E9?\00\00\00\00\00\\5=[\F1\A3\82\91\C4\E9?\00\00\00\00\00\B8&=\C5\B8K\19t\D6\E9?\00\00\00\00\00\00\EC\BC\8E#\E3\19c\E8\E9?\00\00\00\00\00\D0\17=\02\F3\07\8D^\FA\E9?\00\00\00\00\00@\16=M\E5]{f\0C\EA?\00\00\00\00\00\00\F5\BC\F6\B8\8E\EDz\1E\EA?\00\00\00\00\00\E0\09='.J\EC\9B0\EA?\00\00\00\00\00\D8*=]\0AF\80\C9B\EA?\00\00\00\00\00\F0\1A\BD\9B%>\B2\03U\EA?\00\00\00\00\00`\0B=\13b\F4\8AJg\EA?\00\00\00\00\00\888=\A7\B30\13\9Ey\EA?\00\00\00\00\00 \11=\8D.\C1S\FE\8B\EA?\00\00\00\00\00\C0\06=\D2\FCyUk\9E\EA?\00\00\00\00\00\B8)\BD\B8o5!\E5\B0\EA?\00\00\00\00\00p+=\81\F3\D3\BFk\C3\EA?\00\00\00\00\00\00\D9<\80'<:\FF\D5\EA?\00\00\00\00\00\00\E4<\A3\D2Z\99\9F\E8\EA?\00\00\00\00\00\90,\BDg\F3\22\E6L\FB\EA?\00\00\00\00\00P\16=\90\B7\8D)\07\0E\EB?\00\00\00\00\00\D4/=\A9\89\9Al\CE \EB?\00\00\00\00\00p\12=K\1AO\B8\A23\EB?\00\00\00\00\00GM=\E7G\B7\15\84F\EB?\00\00\00\00\0088\BD:Y\E5\8DrY\EB?\00\00\00\00\00\00\98<j\C5\F1)nl\EB?\00\00\00\00\00\D0\0A=P^\FB\F2v\7F\EB?\00\00\00\00\00\80\DE<\B2I'\F2\8C\92\EB?\00\00\00\00\00\C0\04\BD\03\06\A10\B0\A5\EB?\00\00\00\00\00p\0D\BDfo\9A\B7\E0\B8\EB?\00\00\00\00\00\90\0D=\FF\C1K\90\1E\CC\EB?\00\00\00\00\00\A0\02=o\A1\F3\C3i\DF\EB?\00\00\00\00\00x\1F\BD\B8\1D\D7[\C2\F2\EB?\00\00\00\00\00\A0\10\BD\E9\B2Aa(\06\EC?\00\00\00\00\00@\11\BD\E0R\85\DD\9B\19\EC?\00\00\00\00\00\E0\0B=\EEd\FA\D9\1C-\EC?\00\00\00\00\00@\09\BD/\D0\FF_\AB@\EC?\00\00\00\00\00\D0\0E\BD\15\FD\FAxGT\EC?\00\00\00\00\00f9=\CB\D0W.\F1g\EC?\00\00\00\00\00\10\1A\BD\B6\C1\88\89\A8{\EC?\00\00\00\00\80EX\BD3\E7\06\94m\8F\EC?\00\00\00\00\00H\1A\BD\DF\C4QW@\A3\EC?\00\00\00\00\00\00\CB<\94\90\EF\DC \B7\EC?\00\00\00\00\00@\01=\89\16m.\0F\CB\EC?\00\00\00\00\00 \F0<\12\C4]U\0B\DF\EC?\00\00\00\00\00`\F3<;\AB[[\15\F3\EC?\00\00\00\00\00\90\06\BD\BC\89\07J-\07\ED?\00\00\00\00\00\A0\09=\FA\C8\08+S\1B\ED?\00\00\00\00\00\E0\15\BD\85\8A\0D\08\87/\ED?\00\00\00\00\00(\1D=\03\A2\CA\EA\C8C\ED?\00\00\00\00\00\A0\01=\91\A4\FB\DC\18X\ED?\00\00\00\00\00\00\DF<\A1\E6b\E8vl\ED?\00\00\00\00\00\A0\03\BDN\83\C9\16\E3\80\ED?\00\00\00\00\00\D8\0C\BD\90`\FFq]\95\ED?\00\00\00\00\00\C0\F4<\AE2\DB\03\E6\A9\ED?\00\00\00\00\00\90\FF<%\83:\D6|\BE\ED?\00\00\00\00\00\80\E9<E\B4\01\F3!\D3\ED?\00\00\00\00\00 \F5\BC\BF\05\1Cd\D5\E7\ED?\00\00\00\00\00p\1D\BD\EC\9A{3\97\FC\ED?\00\00\00\00\00\14\16\BD^}\19kg\11\EE?\00\00\00\00\00H\0B=\E7\A3\F5\14F&\EE?\00\00\00\00\00\CE@=\\\EE\16;3;\EE?\00\00\00\00\00h\0C=\B4?\8B\E7.P\EE?\00\00\00\00\000\09\BDhmg$9e\EE?\00\00\00\00\00\00\E5\BCDL\C7\FBQz\EE?\00\00\00\00\00\F8\07\BD&\B7\CDwy\8F\EE?\00\00\00\00\00p\F3\BC\E8\90\A4\A2\AF\A4\EE?\00\00\00\00\00\D0\E5<\E4\CA|\86\F4\B9\EE?\00\00\00\00\00\1A\16=\0Dh\8E-H\CF\EE?\00\00\00\00\00P\F5<\14\85\18\A2\AA\E4\EE?\00\00\00\00\00@\C6<\13Za\EE\1B\FA\EE?\00\00\00\00\00\80\EE\BC\06A\B6\1C\9C\0F\EF?\00\00\00\00\00\88\FA\BCc\B9k7+%\EF?\00\00\00\00\00\90,\BDur\DDH\C9:\EF?\00\00\00\00\00\00\AA<$En[vP\EF?\00\00\00\00\00\F0\F4\BC\FDD\88y2f\EF?\00\00\00\00\00\80\CA<8\BE\9C\AD\FD{\EF?\00\00\00\00\00\BC\FA<\82<$\02\D8\91\EF?\00\00\00\00\00`\D4\BC\8E\90\9E\81\C1\A7\EF?\00\00\00\00\00\0C\0B\BD\11\D5\926\BA\BD\EF?\00\00\00\00\00\E0\C0\BC\94q\8F+\C2\D3\EF?\00\00\00\00\80\DE\10\BD\EE#*k\D9\E9\EF?\00\00\00\00\00C\EE<\00\00\00\00\00\00\F0?\00\00\00\00\00\00\00\00\BE\BCZ\FA\1A\0B\F0?\00\00\00\00\00@\B3\BC\033\FB\A9=\16\F0?\00\00\00\00\00\17\12\BD\82\02;\14h!\F0?\00\00\00\00\00@\BA<l\80w>\9A,\F0?\00\00\00\00\00\98\EF<\CA\BB\11.\D47\F0?\00\00\00\00\00@\C7\BC\89\7Fn\E8\15C\F0?\00\00\00\00\000\D8<gT\F6r_N\F0?\00\00\00\00\00?\1A\BDZ\85\15\D3\B0Y\F0?\00\00\00\00\00\84\02\BD\95\1F<\0E\0Ae\F0?\00\00\00\00\00`\F1<\1A\F7\DD)kp\F0?\00\00\00\00\00$\15=-\A8r+\D4{\F0?\00\00\00\00\00\A0\E9\BC\D0\9Bu\18E\87\F0?\00\00\00\00\00@\E6<\C8\07f\F6\BD\92\F0?\00\00\00\00\00x\00\BD\83\F3\C6\CA>\9E\F0?\00\00\00\00\00\00\98\BC09\1F\9B\C7\A9\F0?\00\00\00\00\00\A0\FF<\FC\88\F9lX\B5\F0?\00\00\00\00\00\C8\FA\BC\8Al\E4E\F1\C0\F0?\00\00\00\00\00\C0\D9<\16Hr+\92\CC\F0?\00\00\00\00\00 \05=\D8]9#;\D8\F0?\00\00\00\00\00\D0\FA\BC\F3\D1\D32\EC\E3\F0?\00\00\00\00\00\AC\1B=\A6\A9\DF_\A5\EF\F0?\00\00\00\00\00\E8\04\BD\F0\D2\FE\AFf\FB\F0?\00\00\00\00\000\0D\BDK#\D7(0\07\F1?\00\00\00\00\00P\F1<[[\12\D0\01\13\F1?\00\00\00\00\00\00\EC<\F9*^\AB\DB\1E\F1?\00\00\00\00\00\BC\16=\D51l\C0\BD*\F1?\00\00\00\00\00@\E8<}\04\F2\14\A86\F1?\00\00\00\00\00\D0\0E\BD\E9-\A9\AE\9AB\F1?\00\00\00\00\00\E0\E8<81O\93\95N\F1?\00\00\00\00\00@\EB<q\8E\A5\C8\98Z\F1?\00\00\00\00\000\05=\DF\C3qT\A4f\F1?\00\00\00\00\008\03=\11R}<\B8r\F1?\00\00\00\00\00\D4(=\9F\BB\95\86\D4~\F1?\00\00\00\00\00\D0\05\BD\93\8D\8C8\F9\8A\F1?\00\00\00\00\00\88\1C\BDf]7X&\97\F1?\00\00\00\00\00\F0\11=\A7\CBo\EB[\A3\F1?\00\00\00\00\00H\10=\E3\87\13\F8\99\AF\F1?\00\00\00\00\009G\BDT]\04\84\E0\BB\F1?\00\00\00\00\00\E4$=C\1C(\95/\C8\F1?\00\00\00\00\00 \0A\BD\B2\B9h1\87\D4\F1?\00\00\00\00\00\80\E3<1@\B4^\E7\E0\F1?\00\00\00\00\00\C0\EA<8\D9\FC\22P\ED\F1?\00\00\00\00\00\90\01=\F7\CD8\84\C1\F9\F1?\00\00\00\00\00x\1B\BD\8F\8Db\88;\06\F2?\00\00\00\00\00\94-=\1E\A8x5\BE\12\F2?\00\00\00\00\00\00\D8<A\DD}\91I\1F\F2?\00\00\00\00\004+=#\13y\A2\DD+\F2?\00\00\00\00\00\F8\19=\E7aunz8\F2?\00\00\00\00\00\C8\19\BD'\14\82\FB\1FE\F2?\00\00\00\00\000\02=\02\A6\B2O\CEQ\F2?\00\00\00\00\00H\13\BD\B0\CE\1Eq\85^\F2?\00\00\00\00\00p\12=\16}\E2eEk\F2?\00\00\00\00\00\D0\11=\0F\E0\1D4\0Ex\F2?\00\00\00\00\00\EE1=>c\F5\E1\DF\84\F2?\00\00\00\00\00\C0\14\BD0\BB\91u\BA\91\F2?\00\00\00\00\00\D8\13\BD\09\DF\1F\F5\9D\9E\F2?\00\00\00\00\00\B0\08=\9B\0E\D1f\8A\AB\F2?\00\00\00\00\00|\22\BD:\DA\DA\D0\7F\B8\F2?\00\00\00\00\004*=\F9\1Aw9~\C5\F2?\00\00\00\00\00\80\10\BD\D9\02\E4\A6\85\D2\F2?\00\00\00\00\00\D0\0E\BDy\15d\1F\96\DF\F2?\00\00\00\00\00 \F4\BC\CF.>\A9\AF\EC\F2?\00\00\00\00\00\98$\BD\22\88\BDJ\D2\F9\F2?\00\00\00\00\000\16\BD%\B61\0A\FE\06\F3?\00\00\00\00\0062\BD\0B\A5\EE\ED2\14\F3?\00\00\00\00\80\DFp\BD\B8\D7L\FCp!\F3?\00\00\00\00\00H\22\BD\A2\E9\A8;\B8.\F3?\00\00\00\00\00\98%\BDf\17d\B2\08<\F3?\00\00\00\00\00\D0\1E='\FA\E3fbI\F3?\00\00\00\00\00\00\DC\BC\0F\9F\92_\C5V\F3?\00\00\00\00\00\D80\BD\B9\88\DE\A21d\F3?\00\00\00\00\00\C8\22=9\AA:7\A7q\F3?\00\00\00\00\00` =\FEt\1E#&\7F\F3?\00\00\00\00\00`\16\BD8\D8\05m\AE\8C\F3?\00\00\00\00\00\E0\0A\BD\C3>q\1B@\9A\F3?\00\00\00\00\00rD\BD \A0\E54\DB\A7\F3?\00\00\00\00\00 \08=\95n\EC\BF\7F\B5\F3?\00\00\00\00\00\80>=\F2\A8\13\C3-\C3\F3?\00\00\00\00\00\80\EF<\22\E1\EDD\E5\D0\F3?\00\00\00\00\00\A0\17\BD\BB4\12L\A6\DE\F3?\00\00\00\00\000&=\CCN\1C\DFp\EC\F3?\00\00\00\00\00\A6H\BD\8C~\AC\04E\FA\F3?\00\00\00\00\00\DC<\BD\BB\A0g\C3\22\08\F4?\00\00\00\00\00\B8%=\95.\F7!\0A\16\F4?\00\00\00\00\00\C0\1E=FF\09'\FB#\F4?\00\00\00\00\00`\13\BD \A9P\D9\F51\F4?\00\00\00\00\00\98#=\EB\B9\84?\FA?\F4?\00\00\00\00\00\00\FA<\19\89a`\08N\F4?\00\00\00\00\00\C0\F6\BC\01\D2\A7B \\\F4?\00\00\00\00\00\C0\0B\BD\16\00\1D\EDAj\F4?\00\00\00\00\00\80\12\BD&3\8Bfmx\F4?\00\00\00\00\00\E00=\00<\C1\B5\A2\86\F4?\00\00\00\00\00@-\BD\04\AF\92\E1\E1\94\F4?\00\00\00\00\00 \0C=r\D3\D7\F0*\A3\F4?\00\00\00\00\00P\1E\BD\01\B8m\EA}\B1\F4?\00\00\00\00\00\80\07=\E1)6\D5\DA\BF\F4?\00\00\00\00\00\80\13\BD2\C1\17\B8A\CE\F4?\00\00\00\00\00\80\00=\DB\DD\FD\99\B2\DC\F4?\00\00\00\00\00p,=\96\AB\D8\81-\EB\F4?\00\00\00\00\00\E0\1C\BD\02-\9Dv\B2\F9\F4?\00\00\00\00\00 \19=\C11E\7FA\08\F5?\00\00\00\00\00\C0\08\BD*f\CF\A2\DA\16\F5?\00\00\00\00\00\00\FA\BC\EAQ?\E8}%\F5?\00\00\00\00\00\08J=\DAN\9DV+4\F5?\00\00\00\00\00\D8&\BD\1A\AC\F6\F4\E2B\F5?\00\00\00\00\00D2\BD\DB\94]\CA\A4Q\F5?\00\00\00\00\00<H=k\11\E9\DDp`\F5?\00\00\00\00\00\B0$=\DE)\B56Go\F5?\00\00\00\00\00ZA=\0E\C4\E2\DB'~\F5?\00\00\00\00\00\E0)\BDo\C7\97\D4\12\8D\F5?\00\00\00\00\00\08#\BDL\0B\FF'\08\9C\F5?\00\00\00\00\00\ECM='TH\DD\07\AB\F5?\00\00\00\00\00\00\C4\BC\F4z\A8\FB\11\BA\F5?\00\00\00\00\00\080=\0BFY\8A&\C9\F5?\00\00\00\00\00\C8&\BD?\8E\99\90E\D8\F5?\00\00\00\00\00\9AF=\E1 \AD\15o\E7\F5?\00\00\00\00\00@\1B\BD\CA\EB\DC \A3\F6\F5?\00\00\00\00\00p\17=\B8\DCv\B9\E1\05\F6?\00\00\00\00\00\F8&=\15\F7\CD\E6*\15\F6?\00\00\00\00\00\00\01=1U:\B0~$\F6?\00\00\00\00\00\D0\15\BD\B5)\19\1D\DD3\F6?\00\00\00\00\00\D0\12\BD\13\C3\CC4FC\F6?\00\00\00\00\00\80\EA\BC\FA\8E\BC\FE\B9R\F6?\00\00\00\00\00`(\BD\973U\828b\F6?\00\00\00\00\00\FEq=\8E2\08\C7\C1q\F6?\00\00\00\00\00 7\BD~\A9L\D4U\81\F6?\00\00\00\00\00\80\E6<q\94\9E\B1\F4\90\F6?\00\00\00\00\00x)\BD" }>, align 8
@_ZN17compiler_builtins4math4libm5exp2f6EXP2FT17h5cb95a0cbf3877bfE = internal unnamed_addr constant <{ [128 x i8] }> <{ [128 x i8] c"\CD;\7Ff\9E\A0\E6?\87\01\EBs\14\A1\E7?\DB\A0*B\E5\AC\E8?\90\F0\A3\82\91\C4\E9?\AD\D3Z\99\9F\E8\EA?\9CR\85\DD\9B\19\EC?\87\A4\FB\DC\18X\ED?\DA\90\A4\A2\AF\A4\EE?\00\00\00\00\00\00\F0?\0F\89\F9lX\B5\F0?{Q}<\B8r\F1?8bunz8\F2?\15\B71\0A\FE\06\F3?\224\12L\A6\DE\F3?'*6\D5\DA\BF\F4?)TH\DD\07\AB\F5?" }>, align 8
@alloc_d5ee1d33e15c871fa591d0f1e05e9e5a = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"\00\00\00?\00\00\00\BF" }>, align 4
@alloc_f34115c8000219c79e3a07152ec1328c = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"\00\00\00\00\00\00\F0?\00\00\00\00\00\00\F8?" }>, align 8
@alloc_c08bf9bb37a7fff3cea9e5c0ab00dd5a = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"\00\00\00\00\00\00\00\00\06\D0\CFC\EB\FDL>" }>, align 8
@alloc_f249b96e56c3ebba8d8ac884bb573edb = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"\00\00\00\00\00\00\00\00\00\00\00@\03\B8\E2?" }>, align 8
@alloc_09b8d32f715435a98d5a7b489fa034d9 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"\00\00\80?\00\00\C0?" }>, align 4
@alloc_035b479d15e713b1489fab191dd65a47 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"\00\00\00\00\DC\CF\D15" }>, align 4
@alloc_9813d71684ecf32f70a92f80f564cbf1 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"\00\00\00\00\00\C0\15?" }>, align 4
@alloc_050d47a4b6735da5bc9cb8d89c6a0633 = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"\9E\A4\C1CQ\EA\15BWL\F5up\FC#B\1A\B6\8A\812\A1 B\1A&\E8\22\B5\B0\10B\E8\A1\A5\B3\C1\7F\F6A?\F3\D3\F5\18t\D5A*_\B9{\0C\AB\ADA\98\CC]\F9v\F8}AL\F4\80P\E9\F1EA\EB\87\87\1FB\B6\06A\04\D8X\08\AC\87\BF@R;\BC{`Zj@\05'\F6\1F\93\0D\04@" }>, align 8
@alloc_9f44bb3f90e896fc99e94377d7fb6be3 = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\A8\08\83A\00\00\00\80i\BD\9CA\00\00\00\B0\A6\FD\A1A\00\00\00pq\18\99A\00\00\00\90\B6\EE\85A\00\00\00\E0qqiA\00\00\00\00{\1FDA\00\00\00\00\BC\D0\15A\00\00\00\00\80\E7\DF@\00\00\00\00\00\14\9E@\00\00\00\00\00\80P@\00\00\00\00\00\00\F0?" }>, align 8
@alloc_1372ba745c99ad998c43e6438c956797 = private unnamed_addr constant <{ [184 x i8] }> <{ [184 x i8] c"\00\00\00\00\00\00\F0?\00\00\00\00\00\00\F0?\00\00\00\00\00\00\00@\00\00\00\00\00\00\18@\00\00\00\00\00\008@\00\00\00\00\00\00^@\00\00\00\00\00\80\86@\00\00\00\00\00\B0\B3@\00\00\00\00\00\B0\E3@\00\00\00\00\00&\16A\00\00\00\00\80\AFKA\00\00\00\00\A8\08\83A\00\00\00\00\FC\8C\BCA\00\00\00\C0\8C2\F7A\00\00\00(;L4B\00\00\80uw\07sB\00\00\80uw\07\B3B\00\00\D8\EC\EE7\F4B\00\00s\CA\EC\BE6C\00\90h0\B9\02{C\00ZA\BE\B3\E1\C0C \C6\B5\E9;(\06Dl\F0YaRwND" }>, align 8
@alloc_be0224633e40814c7db159e4240429c5 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"\03\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00\06\00\00\00\00\00\00\00" }>, align 8
@alloc_74ec7901bfaf4f19ffd6e65c071b47d0 = private unnamed_addr constant <{ [2760 x i8] }> <{ [2760 x i8] c"\83\F9\A2\00DNn\00\FC)\15\00\D1W'\00\DD4\F5\00b\DB\C0\00<\99\95\00A\90C\00cQ\FE\00\BB\DE\AB\00\B7a\C5\00:n$\00\D2MB\00I\06\E0\00\09\EA.\00\1C\92\D1\00\EB\1D\FE\00)\B1\1C\00\E8>\A7\00\F55\82\00D\BB.\00\9C\E9\84\00\B4&p\00A~_\00\D6\919\00S\839\00\9C\F49\00\8B_\84\00(\F9\BD\00\F8\1F;\00\DE\FF\97\00\0F\98\05\00\11/\EF\00\0AZ\8B\00m\1Fm\00\CF~6\00\09\CB'\00FO\B7\00\9Ef?\00-\EA_\00\BA'u\00\E5\EB\C7\00={\F1\00\F79\07\00\92R\8A\00\FBk\EA\00\1F\B1_\00\08]\8D\000\03V\00{\FCF\00\F0\ABk\00 \BC\CF\006\F4\9A\00\E3\A9\1D\00^a\91\00\08\1B\E6\00\85\99e\00\A0\14_\00\8D@h\00\80\D8\FF\00'sM\00\06\061\00\CAV\15\00\C9\A8s\00{\E2`\00k\8C\C0\00\19\C4G\00\CDg\C3\00\09\E8\DC\00Y\83*\00\8Bv\C4\00\A6\1C\96\00D\AF\DD\00\19W\D1\00\A5>\05\00\05\07\FF\003~?\00\C22\E8\00\98O\DE\00\BB}2\00&=\C3\00\1Ek\EF\00\9F\F8^\005\1F:\00\7F\F2\CA\00\F1\87\1D\00|\90!\00j$|\00\D5n\FA\000-w\00\15;C\00\B5\14\C6\00\C3\19\9D\00\AD\C4\C2\00,MA\00\0C\00]\00\86}F\00\E3q-\00\9B\C6\9A\003b\00\00\B4\D2|\00\B4\A7\97\007U\D5\00\D7>\F6\00\A3\10\18\00Mv\FC\00d\9D*\00p\D7\AB\00c|\F8\00z\B0W\00\17\15\E7\00\C0IV\00;\D6\D9\00\A7\848\00$#\CB\00\D6\8Aw\00ZT#\00\00\1F\B9\00\F1\0A\1B\00\19\CE\DF\00\9F1\FF\00f\1Ej\00\99Wa\00\AC\FBG\00~\7F\D8\00\22e\B7\002\E8\89\00\E6\BF`\00\EF\C4\CD\00l6\09\00]?\D4\00\16\DE\D7\00X;\DE\00\DE\9B\92\00\D2\22(\00(\86\E8\00\E2XM\00\C6\CA2\00\08\E3\16\00\E0}\CB\00\17\C0P\00\F3\1D\A7\00\18\E0[\00.\134\00\83\12b\00\83H\01\00\F5\8E[\00\AD\B0\7F\00\1E\E9\F2\00HJC\00\10g\D3\00\AA\DD\D8\00\AE_B\00ja\CE\00\0A(\A4\00\D3\99\B4\00\06\A6\F2\00\\w\7F\00\A3\C2\83\00a<\88\00\8Asx\00\AF\8CZ\00o\D7\BD\00-\A6c\00\F4\BF\CB\00\8D\81\EF\00&\C1g\00U\CAE\00\CA\D96\00(\A8\D2\00\C2a\8D\00\12\C9w\00\04&\14\00\12F\9B\00\C4Y\C4\00\C8\C5D\00M\B2\91\00\00\17\F3\00\D4C\AD\00)I\E5\00\FD\D5\10\00\00\BE\FC\00\1E\94\CC\00p\CE\EE\00\13>\F5\00\EC\F1\80\00\B3\E7\C3\00\C7\F8(\00\93\05\94\00\C1q>\00.\09\B3\00\0BE\F3\00\88\12\9C\00\AB {\00.\B5\9F\00G\92\C2\00{2/\00\0CUm\00r\A7\90\00k\E7\1F\001\CB\96\00y\16J\00Ay\E2\00\F4\DF\89\00\E8\94\97\00\E2\E6\84\00\991\97\00\88\EDk\00__6\00\BB\FD\0E\00H\9A\B4\00g\A4l\00qrB\00\8D]2\00\9F\15\B8\00\BC\E5\09\00\8D1%\00\F7t9\000\05\1C\00\0D\0C\01\00K\08h\00,\EEX\00G\AA\90\00t\E7\02\00\BD\D6$\00\F7}\A6\00nHr\00\9F\16\EF\00\8E\94\A6\00\B4\91\F6\00\D1SQ\00\CF\0A\F2\00 \983\00\F5K~\00\B2ch\00\DD>_\00@]\03\00\85\89\7F\00UR)\007d\C0\00m\D8\10\002H2\00[Lu\00Nq\D4\00ETn\00\0B\09\C1\00*\F5i\00\14f\D5\00'\07\9D\00]\04P\00\B4;\DB\00\EAv\C5\00\87\F9\17\00Ik}\00\1D'\BA\00\96i)\00\C6\CC\AC\00\AD\14T\00\90\E2j\00\88\D9\89\00,rP\00\04\A4\BE\00w\07\94\00\F30p\00\00\FC'\00\EAq\A8\00f\C2I\00d\E0=\00\97\DD\83\00\A3?\97\00C\94\FD\00\0D\86\8C\001A\DE\00\929\9D\00\DDp\8C\00\17\B7\E7\00\08\DF;\00\157+\00\\\80\A0\00Z\80\93\00\10\11\92\00\0F\E8\D8\00l\80\AF\00\DB\FFK\008\90\0F\00Y\18v\00b\A5\15\00a\CB\BB\00\C7\89\B9\00\10@\BD\00\D2\F2\04\00Iu'\00\EB\B6\F6\00\DB\22\BB\00\0A\14\AA\00\89&/\00d\83v\00\09;3\00\0E\94\1A\00Q:\AA\00\1D\A3\C2\00\AF\ED\AE\00\\&\12\00m\C2M\00-z\9C\00\C0V\97\00\03?\83\00\09\F0\F6\00+@\8C\00m1\99\009\B4\07\00\0C \15\00\D8\C3[\00\F5\92\C4\00\C6\ADK\00N\CA\A5\00\A77\CD\00\E6\A96\00\AB\92\94\00\DDBh\00\19c\DE\00v\8C\EF\00h\8BR\00\FC\DB7\00\AE\A1\AB\00\DF\151\00\00\AE\A1\00\0C\FB\DA\00dMf\00\ED\05\B7\00)e0\00WV\BF\00G\FF:\00j\F9\B9\00u\BE\F3\00(\93\DF\00\AB\800\00f\8C\F6\00\04\CB\15\00\FA\22\06\00\D9\E4\1D\00=\B3\A4\00W\1B\8F\006\CD\09\00NB\E9\00\13\BE\A4\003#\B5\00\F0\AA\1A\00Oe\A8\00\D2\C1\A5\00\0B?\0F\00[x\CD\00#\F9v\00{\8B\04\00\89\17r\00\C6\A6S\00on\E2\00\EF\EB\00\00\9BJX\00\C4\DA\B7\00\AAf\BA\00v\CF\CF\00\D1\02\1D\00\B1\F1-\00\8C\99\C1\00\C3\ADw\00\86H\DA\00\F7]\A0\00\C6\80\F4\00\AC\F0/\00\DD\EC\9A\00?\\\BC\00\D0\DEm\00\90\C7\1F\00*\DB\B6\00\A3%:\00\00\AF\9A\00\ADS\93\00\B6W\04\00)-\B4\00K\80~\00\DA\07\A7\00v\AA\0E\00{Y\A1\00\16\12*\00\DC\B7-\00\FA\E5\FD\00\89\DB\FE\00\89\BE\FD\00\E4vl\00\06\A9\FC\00>\80p\00\85n\15\00\FD\87\FF\00(>\07\00ag3\00*\18\86\00M\BD\EA\00\B3\E7\AF\00\8Fmn\00\95g9\001\BF[\00\84\D7H\000\DF\16\00\C7-C\00%a5\00\C9p\CE\000\CB\B8\00\BFl\FD\00\A4\00\A2\00\05l\E4\00Z\DD\A0\00!oG\00b\12\D2\00\B9\\\84\00paI\00kV\E0\00\99R\01\00PU7\00\1E\D5\B7\003\F1\C4\00\13n_\00]0\E4\00\85.\A9\00\1D\B2\C3\00\A126\00\08\B7\A4\00\EA\B1\D4\00\16\F7!\00\8Fi\E4\00'\FFw\00\0C\03\80\00\8D@-\00O\CD\A0\00 \A5\99\00\B3\A2\D3\00/]\0A\00\B4\F9B\00\11\DA\CB\00}\BE\D0\00\9B\DB\C1\00\AB\17\BD\00\CA\A2\81\00\08j\\\00.U\17\00'\00U\00\7F\14\F0\00\E1\07\86\00\14\0Bd\00\96A\8D\00\87\BE\DE\00\DA\FD*\00k%\B6\00{\894\00\05\F3\FE\00\B9\BF\9E\00hjO\00J*\A8\00O\C4Z\00-\F8\BC\00\D7Z\98\00\F4\C7\95\00\0DM\8D\00 :\A6\00\A4W_\00\14?\B1\00\808\95\00\CC \01\00q\DD\86\00\C9\DE\B6\00\BF`\F5\00Me\11\00\01\07k\00\8C\B0\AC\00\B2\C0\D0\00QUH\00\1E\FB\0E\00\95r\C3\00\A3\06;\00\C0@5\00\06\DC{\00\E0E\CC\00N)\FA\00\D6\CA\C8\00\E8\F3A\00|d\DE\00\9Bd\D8\00\D9\BE1\00\A4\97\C3\00wX\D4\00i\E3\C5\00\F0\DA\13\00\BA:<\00F\18F\00Uu_\00\D2\BD\F5\00n\92\C6\00\AC.]\00\0ED\ED\00\1C>B\00a\C4\87\00)\FD\E9\00\E7\D6\F3\00\22|\CA\00o\915\00\08\E0\C5\00\FF\D7\8D\00nj\E2\00\B0\FD\C6\00\93\08\C1\00|]t\00k\AD\B2\00\CDn\9D\00>r{\00\C6\11j\00\F7\CF\A9\00)s\DF\00\B5\C9\BA\00\B7\00Q\00\E2\B2\0D\00t\BA$\00\E5}`\00t\D8\8A\00\0D\15,\00\81\18\0C\00~f\94\00\01)\16\00\9Fzv\00\FD\FD\BE\00VE\EF\00\D9~6\00\EC\D9\13\00\8B\BA\B9\00\C4\97\FC\001\A8'\00\F1n\C3\00\94\C56\00\D8\A8V\00\B4\A8\B5\00\CF\CC\0E\00\12\89-\00oW4\00,V\89\00\99\CE\E3\00\D6 \B9\00k^\AA\00>*\9C\00\11_\CC\00\FD\0BJ\00\E1\F4\FB\00\8E;m\00\E2\86,\00\E9\D4\84\00\FC\B4\A9\00\EF\EE\D1\00.5\C9\00/9a\008!D\00\1B\D9\C8\00\81\FC\0A\00\FBJj\00/\1C\D8\00S\B4\84\00N\99\8C\00T\22\CC\00*U\DC\00\C0\C6\D6\00\0B\19\96\00\1Ap\B8\00i\95d\00&Z`\00?R\EE\00\7F\11\0F\00\F4\B5\11\00\FC\CB\F5\004\BC-\004\BC\EE\00\E8]\CC\00\DD^`\00g\8E\9B\00\923\EF\00\C9\17\B8\00aX\9B\00\E1W\BC\00Q\83\C6\00\D8>\10\00\DDqH\00-\1C\DD\00\AF\18\A1\00!,F\00Y\F3\D7\00\D9z\98\00\9ET\C0\00O\86\FA\00V\06\FC\00\E5y\AE\00\89\226\008\AD\22\00g\93\DC\00U\E8\AA\00\82&8\00\CA\E7\9B\00Q\0D\A4\00\993\B1\00\A9\D7\0E\00i\05H\00e\B2\F0\00\7F\88\A7\00\88L\97\00\F9\D16\00!\92\B3\00{\82J\00\98\CF!\00@\9F\DC\00\DCGU\00\E1t:\00g\EBB\00\FE\9D\DF\00^\D4_\00{g\A4\00\BA\ACz\00U\F6\A2\00+\88#\00A\BAU\00Yn\08\00!*\86\009G\83\00\89\E3\E6\00\E5\9E\D4\00I\FB@\00\FFV\E9\00\1C\0F\CA\00\C5Y\8A\00\94\FA+\00\D3\C1\C5\00\0F\C5\CF\00\DBZ\AE\00G\C5\86\00\85Cb\00!\86;\00,y\94\00\10a\87\00*L{\00\80,\1A\00C\BF\12\00\88&\90\00x<\89\00\A8\C4\E4\00\E5\DB{\00\C4:\C2\00&\F4\EA\00\F7g\8A\00\0D\92\BF\00e\A3+\00=\93\B1\00\BD|\0B\00\A4Q\DC\00'\DDc\00i\E1\DD\00\9A\94\19\00\A8)\95\00h\CE(\00\09\ED\B4\00D\9F \00N\98\CA\00p\82c\00~|#\00\0F\B92\00\A7\F5\8E\00\14V\E7\00!\F1\08\00\B5\9D*\00o~M\00\A5\19Q\00\B5\F9\AB\00\82\DF\D6\00\96\DDa\00\166\02\00\C4:\9F\00\83\A2\A1\00r\EDm\009\8Dz\00\82\B8\A9\00k2\\\00F'[\00\004\ED\00\D2\00w\00\FC\F4U\00\01YM\00\E0q\80\00" }>, align 4
@alloc_055b2e4d477c2c4512ccecd2de60f887 = private unnamed_addr constant <{ [64 x i8] }> <{ [64 x i8] c"\00\00\00@\FB!\F9?\00\00\00\00-Dt>\00\00\00\80\98F\F8<\00\00\00`Q\CCx;\00\00\00\80\83\1B\F09\00\00\00@ %z8\00\00\00\80\22\82\E36\00\00\00\00\1D\F3i5" }>, align 8
@switch.table._ZN17compiler_builtins5float3cmp6Result9to_le_abi17h50dd75db9e1b952eE = private unnamed_addr constant [4 x i32] [i32 -1, i32 0, i32 1, i32 1], align 4
@switch.table._ZN17compiler_builtins5float3cmp6Result9to_ge_abi17h7e458af1797af710E = private unnamed_addr constant [4 x i32] [i32 -1, i32 0, i32 1, i32 -1], align 4
@switch.table._ZN17compiler_builtins4math6atan2f17h260bca485a680845E = private unnamed_addr constant [3 x float] [float 0x3FE921FB60000000, float 0xBFE921FB60000000, float 0x4002D97C80000000], align 4
@switch.table._ZN17compiler_builtins4math6atan2f17h260bca485a680845E.1 = private unnamed_addr constant [3 x float] [float 0.000000e+00, float -0.000000e+00, float 0x400921FB60000000], align 4
@switch.table._ZN17compiler_builtins4math5atan217hfd2cecf56060d305E = private unnamed_addr constant [3 x double] [double 0x3FE921FB54442D18, double 0xBFE921FB54442D18, double 0x4002D97C7F3321D2], align 8
@switch.table._ZN17compiler_builtins4math5atan217hfd2cecf56060d305E.2 = private unnamed_addr constant [3 x double] [double 0.000000e+00, double -0.000000e+00, double 0x400921FB54442D18], align 8
@alloc_00ae4b301f7fab8ac9617c03fcbd7274.6 = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Result::unwrap()` on an `Err` value" }>, align 1
@vtable.0.7 = private unnamed_addr constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h724ca4a6ca415d55E", [16 x i8] c"\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN53_$LT$core..fmt..Error$u20$as$u20$core..fmt..Debug$GT$3fmt17h64199e53e78c0bceE.8" }>, align 8
@alloc_99ac8a81a24cac863217ce4a5cbfabea.9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Error" }>, align 1
@vtable.1.10 = private unnamed_addr constant <{ ptr, [16 x i8], ptr, ptr, ptr }> <{ ptr @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h724ca4a6ca415d55E", [16 x i8] c"\00\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN65_$LT$wasm_ld_repro..TestFormatter$u20$as$u20$core..fmt..Write$GT$9write_str17h77802b90e1389266E", ptr @_ZN4core3fmt5Write10write_char17h77bc1ba33aad0a7bE, ptr @_ZN4core3fmt5Write9write_fmt17hb553bb9f083ce319E }>, align 8
@alloc_b99730e73100e73a81f4fbfe74b3821d.5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr inttoptr (i64 1 to ptr), [8 x i8] zeroinitializer }>, align 8
@alloc_53973d2fe29b4adba8bb7390b5678745 = private unnamed_addr constant <{ [8 x i8] }> zeroinitializer, align 8
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"src/lib.rs" }>, align 1
@alloc_b2c36ecd0b2ba566916e7faeaae9daa3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\0E\00\00\002\00\00\00" }>, align 8

@"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h9f1f13ed705d0835E" = unnamed_addr alias void (ptr, ptr, ptr), ptr @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h7c9d58827c67ad27E"
@"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h0711447207cd8517E" = unnamed_addr alias void (ptr, ptr, ptr), ptr @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h7c9d58827c67ad27E"
@"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17ha710a4fc8a9e505cE" = unnamed_addr alias void (ptr, ptr, ptr), ptr @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h7c9d58827c67ad27E"
@"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hbfc0780c3bafe71dE" = unnamed_addr alias void (ptr, ptr, ptr), ptr @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h73195fd55fb0c813E"
@"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd0ec0709ddc9524cE" = unnamed_addr alias void (ptr, ptr, ptr), ptr @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h4d138b57efe10087E"
@_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h955579bc5780d6edE = unnamed_addr alias i64 (ptr), ptr @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h45c2a35eec5b0a80E
@_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17ha3c6b66914abd38cE = unnamed_addr alias i64 (ptr), ptr @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h6826d07293891cc5E
@_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17hd1f6bf15b99dce7eE = unnamed_addr alias i64 (ptr), ptr @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h45c2a35eec5b0a80E
@_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17hf3afab48c2050454E = unnamed_addr alias i64 (ptr), ptr @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h45c2a35eec5b0a80E
@"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17hca654a4dcc273178E" = unnamed_addr alias void (ptr, ptr, ptr, ptr, ptr), ptr @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h8df6a06faad2c730E"
@"_ZN4core3str21_$LT$impl$u20$str$GT$14escape_unicode17h88a09eaf494d5e36E" = unnamed_addr alias void (ptr, ptr, i64), ptr @"_ZN4core3str21_$LT$impl$u20$str$GT$14escape_default17h779498674ca3e712E"
@_ZN4core4iter6traits8iterator8Iterator6cloned17ha6f5225b689fd4a4E = unnamed_addr alias { ptr, ptr } (ptr, ptr), ptr @_ZN4core4iter6traits8iterator8Iterator6cloned17h70b062f1cc2d8b4cE
@"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h35698b05398a3a94E" = unnamed_addr alias i64 (ptr), ptr @"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h3054065ab641c220E"
@"_ZN93_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h7b9893782d4f36b4E" = unnamed_addr alias i64 (ptr), ptr @"_ZN93_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h2e5835cb12a070a1E"
@"_ZN93_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h6fa410e8861b46b0E" = unnamed_addr alias i1 (ptr), ptr @"_ZN93_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5802b9b3513f993bE"
@_ZN4core10intrinsics3mir17UnwindUnreachable19panic_cold_explicit17hcfc169d197063f7bE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir15UnwindTerminate19panic_cold_explicit17haa59bcb02611b5eeE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir14UnwindContinue19panic_cold_explicit17h6a2b14fae665f76dE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir8ReturnTo19panic_cold_explicit17he4766bfd4b703fd3E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir6Return19panic_cold_explicit17hffefdcc26ca582e5E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir4Goto19panic_cold_explicit17hdb93a0fbfaf920e7E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir13UnwindCleanup19panic_cold_explicit17h76659a464334b8c0E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir4Drop19panic_cold_explicit17h31e598f166307cfbE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir4Call19panic_cold_explicit17h9a75265c577eedd6E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir12UnwindResume19panic_cold_explicit17hba00e3eeecd8fd58E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir11Unreachable19panic_cold_explicit17hd163fc9d81e70339E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir11StorageLive19panic_cold_explicit17h3779551eb7a60e35E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir6Assume19panic_cold_explicit17ha6c308792eddd7cfE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir6Deinit19panic_cold_explicit17h78ef3afb40415448E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir7Checked19panic_cold_explicit17h6d3972c47ab883d5E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir3Len19panic_cold_explicit17h893fa813857f9638E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir12CopyForDeref19panic_cold_explicit17hccdafddbd9027df0E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir5Retag19panic_cold_explicit17he7d0a1889e71fcf8E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir4Move19panic_cold_explicit17h986c04dfb04f322eE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir6Static19panic_cold_explicit17h2963f0a55ffce7e2E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir9StaticMut19panic_cold_explicit17hee231ae8f434c0eeE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir12Discriminant19panic_cold_explicit17h9c5d13468dd186deE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir15SetDiscriminant19panic_cold_explicit17hce60d2730d7a7987E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir6Offset19panic_cold_explicit17h8974bb2a8bb4e6ebE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir5Field19panic_cold_explicit17ha3d2e4d4b9d14187E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir7Variant19panic_cold_explicit17hd72200248c44c7a1E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir13CastTransmute19panic_cold_explicit17hadc19d7d651fa723E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir21__internal_make_place19panic_cold_explicit17hc864188c88a877b8E = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@_ZN4core10intrinsics3mir11__debuginfo19panic_cold_explicit17h9c8859342844b4cbE = unnamed_addr alias void (ptr), ptr @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E
@"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h94ed99b510a0413bE" = unnamed_addr alias void (ptr, ptr), ptr @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h8767063110a8ffa5E"
@"_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h8c8d7827f3d0c9aeE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hc308b4199a475031E"
@"_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h8f302c87e42a7342E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hc308b4199a475031E"
@"_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h69ace18f7f4b009aE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hc308b4199a475031E"
@"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17h6e042a86cbcea9e9E" = unnamed_addr alias i32 (ptr), ptr @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hab42a4971045f288E"
@"_ZN4core6escape24EscapeIterInner$LT$_$GT$5ascii17hd1d57868f84f7716E" = unnamed_addr alias i48 (i8), ptr @_ZN4core5ascii14escape_default17h4c89b6ddb9c8b2d7E
@"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha577de365f102d2cE" = unnamed_addr alias i32 (ptr), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdcdc74eae122eba5E"
@"_ZN97_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17had6442af859237a1E" = unnamed_addr alias i32 (ptr), ptr @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hab42a4971045f288E"
@"_ZN82_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17he47b0d723053a220E" = unnamed_addr alias i32 (ptr), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdcdc74eae122eba5E"
@"_ZN82_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17h53e72f1326e47063E" = unnamed_addr alias i32 (ptr), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17hf835663ce0badf35E"
@"_ZN97_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h907adf2506c9649eE" = unnamed_addr alias i32 (ptr), ptr @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hab42a4971045f288E"
@_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17hde5d3327ab9d9963E = unnamed_addr alias i64 (ptr), ptr @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h39ec600635132fcaE
@"_ZN64_$LT$core..char..EscapeUnicode$u20$as$u20$core..fmt..Display$GT$3fmt17h7b4144d853516c42E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..fmt..Display$GT$3fmt17h9afe1b25dc9786e8E"
@"_ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$isize$GT$3fmt17h0c6578fd7c3c63d1E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i64$GT$3fmt17h070d006d50cde41bE"
@"_ZN4core3fmt3num3imp55_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$isize$GT$3fmt17h0ee2c5994d4d45b8E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$i64$GT$3fmt17h9ff4dc84a9cf1b51E"
@"_ZN4core3fmt3num3imp55_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$isize$GT$3fmt17h09ef57889aa17e97E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$i64$GT$3fmt17h61905074cbc1ac2eE"
@"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$9write_str17h4264fc100e8a88e5E" = unnamed_addr alias i1 (ptr, ptr, i64), ptr @_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE
@_ZN4core3fmt8builders11DebugStruct9is_pretty17h3dbc20d8b7881113E = unnamed_addr alias i1 (ptr), ptr @_ZN4core3fmt8builders10DebugInner9is_pretty17h260d8aa49c12591fE
@_ZN4core3fmt8builders8DebugMap9is_pretty17h20be3f22fb03a73bE = unnamed_addr alias i1 (ptr), ptr @_ZN4core3fmt8builders10DebugInner9is_pretty17h260d8aa49c12591fE
@"_ZN82_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h1d1a7c7ec6172a0fE" = unnamed_addr alias i64 (ptr), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h5657e90bca32bd5fE"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..Binary$u20$for$u20$usize$GT$3fmt17h6d3c273e729b1425E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i64$GT$3fmt17h46ee885a43f99470E"
@"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Octal$u20$for$u20$usize$GT$3fmt17h7a0f1c33c89e717bE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i64$GT$3fmt17hb056642f2fab2ef4E"
@"_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17hb951cc3537dd4cedE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"
@"_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h5a8674302479f833E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"
@"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u8$GT$3fmt17h326bf1121eb65420E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i8$GT$3fmt17ha275ff10be0b47a2E"
@"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u8$GT$3fmt17hfee4904690a5960aE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i8$GT$3fmt17hbff0b40d8a0530c3E"
@"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17h5cc93af2ba959795E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i8$GT$3fmt17h1bb67e7848cdc272E"
@"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17hdc4232662e65a80fE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i8$GT$3fmt17h9f2d85da6bd87885E"
@"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u16$GT$3fmt17h1a9ed04c1e239663E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i16$GT$3fmt17h5b8f19a4f573038eE"
@"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u16$GT$3fmt17hf2e14abcc903e668E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i16$GT$3fmt17h28955e725a5cec30E"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h4133202c16779a55E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i16$GT$3fmt17h0894c961a00c4cd4E"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h0502bc73777c68d3E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i16$GT$3fmt17h656b319c1c7ea69cE"
@"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h6980ac8941d7a4bfE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i32$GT$3fmt17h49c502a5ea5867b4E"
@"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h9f3606e5101dfd44E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i32$GT$3fmt17h4f262442b8336b9eE"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h897409e24c483913E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17ha3abba7996f2c0a4E"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h33773b88dfa8241aE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17h1be009ff0578dd89E"
@"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h9092bbcf1d292641E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i64$GT$3fmt17h46ee885a43f99470E"
@"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h3b4105093fd37ddaE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i64$GT$3fmt17hb056642f2fab2ef4E"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h73bdfd548e8a0d1cE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hab4783d82474b35cE" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"
@"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u128$GT$3fmt17he9a37531a306a904E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i128$GT$3fmt17h8df679bcdeed05dbE"
@"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u128$GT$3fmt17h67b879fe9e23fe12E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i128$GT$3fmt17h461f56a65db02ac7E"
@"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u128$GT$3fmt17h92464b33b42d5557E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i128$GT$3fmt17h802708d2e0cb6d4cE"
@"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u128$GT$3fmt17hfa77435468f3aaa8E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i128$GT$3fmt17he3f652becfa2b3d4E"
@"_ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h64cddda32a2a85e8E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE"
@"_ZN4core3fmt3num3imp55_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$usize$GT$3fmt17h02951e621f15a2d1E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$u64$GT$3fmt17h679c3f235a20c5efE"
@"_ZN4core3fmt3num3imp55_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$usize$GT$3fmt17ha91ae13b0f207b17E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$u64$GT$3fmt17hfdbd6fbccd7ff374E"
@_ZN4core3fmt8builders10DebugInner10entry_with17hf6ba43e55c8523f9E = unnamed_addr alias void (ptr, ptr, ptr), ptr @_ZN4core3fmt8builders10DebugInner10entry_with17h7863c063a106882fE
@"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h901fbe3bd41964acE" = unnamed_addr alias i1 (ptr, i32), ptr @"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE"
@"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17hfdcdea33558db9a5E" = unnamed_addr alias i1 (ptr, i32), ptr @"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE"
@_ZN4core3fmt3num12GenericRadix7fmt_int17h7c46097a8a3e8d17E = unnamed_addr alias i1 (ptr, i64, ptr), ptr @_ZN4core3fmt3num12GenericRadix7fmt_int17h7a491883e2979be9E
@_ZN4core3fmt3num12GenericRadix7fmt_int17h8fe46eeb8e92ddd4E = unnamed_addr alias i1 (ptr, i64, ptr), ptr @_ZN4core3fmt3num12GenericRadix7fmt_int17h26475bd86e6aa331E
@_ZN4core3fmt3num12GenericRadix7fmt_int17hde8ff71bc1cbf08eE = unnamed_addr alias i1 (ptr, i64, ptr), ptr @_ZN4core3fmt3num12GenericRadix7fmt_int17h5c4971a56c9ff560E
@_ZN4core3fmt3num12GenericRadix7fmt_int17hf924a83329a5566cE = unnamed_addr alias i1 (ptr, i64, ptr), ptr @_ZN4core3fmt3num12GenericRadix7fmt_int17h106d6e8a580d6d3aE
@"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17hf4abbcd66339b4a3E" = unnamed_addr alias void (ptr, i64, ptr, i64, ptr), ptr @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"
@"_ZN82_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..ops..drop..Drop$GT$4drop17hf9097153b4fb44f1E" = unnamed_addr alias void (ptr), ptr @"_ZN82_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..ops..drop..Drop$GT$4drop17hc2f78c4c21eabcfeE"
@_ZN4core4sync6atomic8AtomicI88from_ptr17h9a06661f933563b1E = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic10AtomicBool8from_ptr17hdf7b0b2f92a3a7dcE
@_ZN4core4sync6atomic8AtomicU88from_ptr17h8d08c049c3f503abE = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic10AtomicBool8from_ptr17hdf7b0b2f92a3a7dcE
@_ZN4core4sync6atomic9AtomicU168from_ptr17hccf2c3d89929c977E = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic9AtomicI168from_ptr17h9edc4a48c25e5464E
@_ZN4core4sync6atomic9AtomicU328from_ptr17hdc14dcfeed3e90b9E = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic9AtomicI328from_ptr17h9e333d1afcd69415E
@_ZN4core4sync6atomic9AtomicU648from_ptr17h6240c12d363ebd99E = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic11AtomicIsize8from_ptr17h6334ca7ecbe405f6E
@_ZN4core4sync6atomic9AtomicI648from_ptr17h705304a18afa83edE = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic11AtomicIsize8from_ptr17h6334ca7ecbe405f6E
@_ZN4core4sync6atomic11AtomicUsize8from_ptr17hb2c93324b056ede5E = unnamed_addr alias ptr (ptr), ptr @_ZN4core4sync6atomic11AtomicIsize8from_ptr17h6334ca7ecbe405f6E
@"_ZN82_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h2e723cec51773738E" = unnamed_addr alias void (ptr, ptr), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h7b6eeeffcfafb404E"
@"_ZN82_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17h507a61799ff7ce23E" = unnamed_addr alias i64 (ptr, i64), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17haca157daf5f8251bE"
@"_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aeaf2ebea5031e6E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h73fd6a8454c71539E"
@"_ZN97_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h3f933d0886328711E" = unnamed_addr alias i64 (ptr, i64), ptr @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h95f74e0eccb0f3c4E"
@"_ZN97_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h63e031f5780911beE" = unnamed_addr alias i64 (ptr, i64), ptr @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h95f74e0eccb0f3c4E"
@"_ZN62_$LT$core..char..ToUppercase$u20$as$u20$core..fmt..Display$GT$3fmt17h2001f72e3cded606E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN62_$LT$core..char..ToLowercase$u20$as$u20$core..fmt..Display$GT$3fmt17he68dbb39157cabe4E"
@_ZN4core3fmt8builders9DebugList5entry17h729c3db3ae798215E = unnamed_addr alias ptr (ptr, ptr, ptr), ptr @_ZN4core3fmt8builders8DebugSet5entry17h522880c4fad04043E
@"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h172fd0be10f26cf9E" = unnamed_addr alias { ptr, ptr } (ptr, i64), ptr @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h10020c6a98424cb3E"
@"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17hcb6e435f045b0c20E" = unnamed_addr alias { ptr, ptr } (ptr, i64), ptr @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h318449bddf02ba7fE"
@"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17hcfef33eea4c484beE" = unnamed_addr alias { ptr, ptr } (ptr, i64), ptr @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17haeee161d8a89aeedE"
@"_ZN4core5slice4iter95_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u5d$$GT$9into_iter17h46a63e8afe8e4cf8E" = unnamed_addr alias { ptr, ptr } (ptr, i64), ptr @"_ZN4core5slice4iter95_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u5d$$GT$9into_iter17h33481792fa2c94a1E"
@"_ZN82_$LT$core..char..ToUppercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17hd80cb991ab27dd30E" = unnamed_addr alias i32 (ptr, i64), ptr @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h12106feceed57a0aE"
@"_ZN82_$LT$dyn$u20$core..any..Any$u2b$core..marker..Send$u20$as$u20$core..fmt..Debug$GT$3fmt17heba61e45ef46d5f6E" = unnamed_addr alias i1 (ptr, ptr, ptr), ptr @"_ZN105_$LT$dyn$u20$core..any..Any$u2b$core..marker..Sync$u2b$core..marker..Send$u20$as$u20$core..fmt..Debug$GT$3fmt17hc15f039c07e1d16eE"
@"_ZN59_$LT$dyn$u20$core..any..Any$u20$as$u20$core..fmt..Debug$GT$3fmt17h55b83fd419f90ef8E" = unnamed_addr alias i1 (ptr, ptr, ptr), ptr @"_ZN105_$LT$dyn$u20$core..any..Any$u2b$core..marker..Sync$u2b$core..marker..Send$u20$as$u20$core..fmt..Debug$GT$3fmt17hc15f039c07e1d16eE"
@"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Octal$u20$for$u20$isize$GT$3fmt17h5123a198f9dfc623E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i64$GT$3fmt17hb056642f2fab2ef4E"
@"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..Binary$u20$for$u20$isize$GT$3fmt17h8d0de8eea8719008E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i64$GT$3fmt17h46ee885a43f99470E"
@"_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$isize$GT$3fmt17heb78fa40c7882d48E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"
@"_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$isize$GT$3fmt17h760666bc4d456c17E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"
@"_ZN68_$LT$core..sync..atomic..AtomicIsize$u20$as$u20$core..fmt..Debug$GT$3fmt17h28f7ac8fa292d4b0E" = unnamed_addr alias i1 (ptr, ptr), ptr @"_ZN66_$LT$core..sync..atomic..AtomicI64$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e2cbd2dd1b66977E"
@_ZN17compiler_builtins3mem4bcmp17hbf0fda43baa5613aE = weak hidden unnamed_addr alias i32 (ptr, ptr, i64), ptr @7
@"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$4repr17h130bb5602517514dE" = hidden unnamed_addr alias i32 (float), ptr @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$11signed_repr17h3a1409dc71e12c4cE"
@"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$4repr17h61e5a623fc45e31bE" = hidden unnamed_addr alias i64 (double), ptr @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$11signed_repr17h7a75e24ed1cedb8eE"
@"_ZN51_$LT$u8$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17h452526a1fa014301E" = hidden unnamed_addr alias i16 (i8, i8), ptr @"_ZN51_$LT$i8$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h1acb6be789b171f9E"
@"_ZN52_$LT$u16$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17hb005004d1a4f19fdE" = hidden unnamed_addr alias i32 (i16, i16), ptr @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17he1110ba738426090E"
@"_ZN52_$LT$u32$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17h0cdf259991bacbccE" = hidden unnamed_addr alias i64 (i32, i32), ptr @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h87ee267660c41715E"
@"_ZN52_$LT$u64$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17hf1c708a261c51044E" = hidden unnamed_addr alias i128 (i64, i64), ptr @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17hd8106da7cfdf7aa2E"
@"_ZN51_$LT$u8$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17hd22860111bd9412dE" = hidden unnamed_addr alias i16 (i8, i8), ptr @"_ZN51_$LT$i8$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h1acb6be789b171f9E"
@"_ZN52_$LT$u16$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h084da7a4b898c264E" = hidden unnamed_addr alias i32 (i16, i16), ptr @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17he1110ba738426090E"
@"_ZN52_$LT$u32$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h301a662ce3daec0dE" = hidden unnamed_addr alias i64 (i32, i32), ptr @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h87ee267660c41715E"
@"_ZN52_$LT$u64$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17hf857274448f5bc62E" = hidden unnamed_addr alias i128 (i64, i64), ptr @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17hd8106da7cfdf7aa2E"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h4f67bbc2f93482fbE" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h0cdb854d7a943395E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17hd0805f4e2e126da3E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h0cdb854d7a943395E"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17hd2414864d293590eE" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h0cdb854d7a943395E"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17hbaf23c8e774154f8E" = hidden unnamed_addr alias i128 (i128, i32), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17haebd26c380ef6e38E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17h10d161b9c2e6e156E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17h3a8ba17ee499195eE"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17hc02badf7c62e10e2E" = hidden unnamed_addr alias i8 (i8, i32), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h3b9c6e0be0b5864aE"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h60ed53b65924225dE" = hidden unnamed_addr alias i16 (i16, i32), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h059fe7c40276e017E"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h74fefce49d5b837bE" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hf9cc481a5fe4538fE"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h13a4c798668cd689E" = hidden unnamed_addr alias i8 (i8, i8), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h888da4a044f470b6E"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h634185944d456f2dE" = hidden unnamed_addr alias i16 (i16, i16), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h29a014088756f339E"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h875ff371c965cf67E" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h64f148098508e8e6E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h83c0d9985abd7eccE" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hf9cc481a5fe4538fE"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h5aa37a8562b16857E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hf9cc481a5fe4538fE"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hf820ca539b85f1acE" = hidden unnamed_addr alias i128 (i128, i128), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hde9cc87e145072e9E"
@__udivsi3 = hidden unnamed_addr alias i32 (i32, i32), ptr @_ZN17compiler_builtins3int4udiv9__udivsi317hba849305db081bc0E
@__umodsi3 = hidden unnamed_addr alias i32 (i32, i32), ptr @_ZN17compiler_builtins3int4udiv9__umodsi317h08163d0e4d31d583E
@__udivdi3 = hidden unnamed_addr alias i64 (i64, i64), ptr @_ZN17compiler_builtins3int4udiv9__udivdi317h6839bc3ebd6c4a62E
@__umoddi3 = hidden unnamed_addr alias i64 (i64, i64), ptr @_ZN17compiler_builtins3int4udiv9__umoddi317h45ac216831a84752E
@__udivti3 = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int4udiv9__udivti317haa1cece42e09ace6E
@__umodti3 = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int4udiv9__umodti317hab7610cbd7ce409dE
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h7dc1b8c0e04c57c1E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h0445b2ad286c92bcE"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h111d22a90949fd9dE" = hidden unnamed_addr alias i8 (i8, i8), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h8137b49be862825eE"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h8fc853f96aa151c5E" = hidden unnamed_addr alias i16 (i16, i16), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17he03b66a923bd5c26E"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17hbf27796b3a313931E" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17hdc65918d7d8ed0c6E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17hc2e3feee47b675efE" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h0445b2ad286c92bcE"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h1ac65046961c8f40E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h0445b2ad286c92bcE"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h0c79a231d7553342E" = hidden unnamed_addr alias i128 (i128, i128), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h53e348048abca162E"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h1ae8c7379eb88e97E" = hidden unnamed_addr alias i64 (i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17haf8cf84190a347c8E"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h0d3d431b65585d51E" = hidden unnamed_addr alias i8 (i8), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hc77ade8bfc6bde77E"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h2c32c28e6782728bE" = hidden unnamed_addr alias i16 (i16), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hb9ae55eb80cc70d4E"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h30a71de8c9e268b2E" = hidden unnamed_addr alias i32 (i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hdc555429a4d3ab29E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hd690f85c83ec39e6E" = hidden unnamed_addr alias i64 (i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17haf8cf84190a347c8E"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17ha0489de052d6e59bE" = hidden unnamed_addr alias i64 (i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17haf8cf84190a347c8E"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h21d54b0fad6e9690E" = hidden unnamed_addr alias i128 (i128), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h86f21bfa9b1a1703E"
@"_ZN52_$LT$u16$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17h852d72cd43a9b086E" = hidden unnamed_addr alias { i8, i8 } (i16), ptr @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17hf3f3b79c39c6209bE"
@"_ZN52_$LT$u32$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17h8aec66cedf364d13E" = hidden unnamed_addr alias { i16, i16 } (i32), ptr @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17h6616d79caccf28ddE"
@"_ZN52_$LT$u64$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17hc7132ec14188016eE" = hidden unnamed_addr alias { i32, i32 } (i64), ptr @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17hb5603839855f05b5E"
@"_ZN53_$LT$u128$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17hdb9018082d2fa562E" = hidden unnamed_addr alias { i64, i64 } (i128), ptr @"_ZN53_$LT$i128$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17h83c6c30605692310E"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h88c16455b021f5d6E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hd6c84af378df1099E"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h13224c1ebe3a74b6E" = hidden unnamed_addr alias i8 (i8, i8), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h20f990ed31828a13E"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h00f01455c1a6b111E" = hidden unnamed_addr alias i16 (i16, i16), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h337d7a9640b02fedE"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hd2af7c4359cf7a4aE" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h0bfcff48cc6086d5E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h0e40b83de6e92466E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hd6c84af378df1099E"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hb0e332fe42ef6f57E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hd6c84af378df1099E"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hb4dc9a4c5a8ec87bE" = hidden unnamed_addr alias i128 (i128, i128), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h3277ec5812152cc3E"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17h6abf12dd007ed232E" = hidden unnamed_addr alias i8 (i8, i32), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h22180b54ccc256a4E"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h9b24762dd944c374E" = hidden unnamed_addr alias i8 (i8, i32), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h22180b54ccc256a4E"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17hda6996aa8d1c0f00E" = hidden unnamed_addr alias i16 (i16, i32), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h477ae57edd9903f2E"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h3ef74f7ffe1aaf32E" = hidden unnamed_addr alias i16 (i16, i32), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h477ae57edd9903f2E"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h746c560f6752d674E" = hidden unnamed_addr alias i32 (i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h2c8e812bd62ac988E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h1621267779a22477E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17hddb9078fe6164adfE"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17he17bebdd39d1380aE" = hidden unnamed_addr alias i32 (i8), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h47f3e8c265720608E"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h4601bbc20790f05aE" = hidden unnamed_addr alias i32 (i16), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h8f302aa12d788437E"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17hc685ec4c6150be50E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hdec21189598425feE"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hd4b8486583b70221E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hdec21189598425feE"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h09cc925daddc6c50E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hdec21189598425feE"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17h950db918ed0afa50E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hdec21189598425feE"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h5718f507224cd51dE" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hdec21189598425feE"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17hcadbfc84ce7fe3c8E" = hidden unnamed_addr alias i128 (i128, i32), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h42ca588446b61455E"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h152f7029f6bc100cE" = hidden unnamed_addr alias i128 (i128, i32), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h42ca588446b61455E"
@"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17hf7d316e430ad8c0bE" = hidden unnamed_addr alias i8 (i8, i32), ptr @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h61068c9690b26fddE"
@"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17hb6eacb2f03d87b94E" = hidden unnamed_addr alias i16 (i16, i32), ptr @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17ha2029e2825bd080bE"
@_ZN17compiler_builtins5float3cmp7__lesf217h3efd613627d99ceeE = hidden unnamed_addr alias i32 (float, float), ptr @_ZN17compiler_builtins5float3cmp7__eqsf217haec6b29a27cfe59aE
@_ZN17compiler_builtins5float3cmp7__ltsf217h74bd6eb45889c31eE = hidden unnamed_addr alias i32 (float, float), ptr @_ZN17compiler_builtins5float3cmp7__eqsf217haec6b29a27cfe59aE
@_ZN17compiler_builtins5float3cmp7__nesf217h890966e580f4de4cE = hidden unnamed_addr alias i32 (float, float), ptr @_ZN17compiler_builtins5float3cmp7__eqsf217haec6b29a27cfe59aE
@_ZN17compiler_builtins5float3cmp7__gtsf217h78861844cc506b96E = hidden unnamed_addr alias i32 (float, float), ptr @_ZN17compiler_builtins5float3cmp7__gesf217h6858b0be00b0a2c3E
@_ZN17compiler_builtins5float3cmp7__ledf217h8779f1d781c0a2a6E = hidden unnamed_addr alias i32 (double, double), ptr @_ZN17compiler_builtins5float3cmp7__eqdf217h47d2280eeefae5caE
@_ZN17compiler_builtins5float3cmp7__ltdf217h4a971f17b1a49162E = hidden unnamed_addr alias i32 (double, double), ptr @_ZN17compiler_builtins5float3cmp7__eqdf217h47d2280eeefae5caE
@_ZN17compiler_builtins5float3cmp7__nedf217hd16db6846fa340e8E = hidden unnamed_addr alias i32 (double, double), ptr @_ZN17compiler_builtins5float3cmp7__eqdf217h47d2280eeefae5caE
@_ZN17compiler_builtins5float3cmp7__gtdf217hc8e15f0e9a97036eE = hidden unnamed_addr alias i32 (double, double), ptr @_ZN17compiler_builtins5float3cmp7__gedf217h7de741f5d9ae3997E
@__unordsf2 = hidden unnamed_addr alias i32 (float, float), ptr @_ZN17compiler_builtins5float3cmp10__unordsf217ha6a1c1ff2e57586fE
@__unorddf2 = hidden unnamed_addr alias i32 (double, double), ptr @_ZN17compiler_builtins5float3cmp10__unorddf217hdc938cd50972a80fE
@__floatunsisf = hidden unnamed_addr alias float (i32), ptr @_ZN17compiler_builtins5float4conv13__floatunsisf17he5e65819592eb235E
@__floatunsidf = hidden unnamed_addr alias double (i32), ptr @_ZN17compiler_builtins5float4conv13__floatunsidf17h90d6f5b65b233f17E
@__floatundisf = hidden unnamed_addr alias float (i64), ptr @_ZN17compiler_builtins5float4conv13__floatundisf17hde99e1f6efd71ccfE
@__floatundidf = hidden unnamed_addr alias double (i64), ptr @_ZN17compiler_builtins5float4conv13__floatundidf17h97db377474c32d71E
@__floatuntisf = hidden unnamed_addr alias float (i128), ptr @_ZN17compiler_builtins5float4conv13__floatuntisf17h462b4fdfea24b82aE
@__floatuntidf = hidden unnamed_addr alias double (i128), ptr @_ZN17compiler_builtins5float4conv13__floatuntidf17h8ee4fdcca1bae244E
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h55811364ce076d0fE" = hidden unnamed_addr alias i32 (i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h1ad058d27ae3ff95E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h17dacb1921587bf9E" = hidden unnamed_addr alias i32 (i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h1ad058d27ae3ff95E"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h89312f4773b8812cE" = hidden unnamed_addr alias i32 (i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h1ad058d27ae3ff95E"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h4026f32873e594baE" = hidden unnamed_addr alias i32 (i128), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h6db85425564223f2E"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h57833792653b06a4E" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h7bceb7f9b4c5e12eE"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17ha41abad6a918cf76E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h19f307fd41e5f164E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h72c568118ae37374E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h19f307fd41e5f164E"
@"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17hc4fdbb60e7077162E" = hidden unnamed_addr alias i64 (i64, i32), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h19f307fd41e5f164E"
@"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h360cf0ff74a05080E" = hidden unnamed_addr alias i128 (i128, i32), ptr @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17hf542d09141cab537E"
@_ZN17compiler_builtins3int6addsub6AddSub3add17h93c3ac8c5b57d9d8E = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_add17h5022c8ccbf25bb09E
@_ZN17compiler_builtins3int6addsub6AddSub3sub17hccae9dd9dc3ae869E = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_sub17h0bea049b3f63f3d1E
@__lesf2 = hidden unnamed_addr alias i32 (float, float), ptr @__eqsf2
@__ltsf2 = hidden unnamed_addr alias i32 (float, float), ptr @__eqsf2
@__nesf2 = hidden unnamed_addr alias i32 (float, float), ptr @__eqsf2
@__gtsf2 = hidden unnamed_addr alias i32 (float, float), ptr @__gesf2
@__ledf2 = hidden unnamed_addr alias i32 (double, double), ptr @__eqdf2
@__ltdf2 = hidden unnamed_addr alias i32 (double, double), ptr @__eqdf2
@__nedf2 = hidden unnamed_addr alias i32 (double, double), ptr @__eqdf2
@__gtdf2 = hidden unnamed_addr alias i32 (double, double), ptr @__gedf2
@_ZN17compiler_builtins3int6addsub6AddSub3add17h2ff1dd2a31f97840E = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_add17h5022c8ccbf25bb09E
@__rust_i128_add = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_add17h5022c8ccbf25bb09E
@_ZN17compiler_builtins3int6addsub15__rust_u128_add17hbf48351daf6e65c5E = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_add17h5022c8ccbf25bb09E
@__rust_u128_add = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_add17h5022c8ccbf25bb09E
@_ZN17compiler_builtins3int6addsub6AddSub3sub17h6abb8e63fab9efddE = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_sub17h0bea049b3f63f3d1E
@__rust_i128_sub = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_sub17h0bea049b3f63f3d1E
@_ZN17compiler_builtins3int6addsub15__rust_u128_sub17hc8cab4f8b0bb33e6E = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_sub17h0bea049b3f63f3d1E
@__rust_u128_sub = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int6addsub15__rust_i128_sub17h0bea049b3f63f3d1E
@__muldi3 = hidden unnamed_addr alias i64 (i64, i64), ptr @_ZN17compiler_builtins3int3mul8__muldi317h67c7c37a9c229df7E
@__multi3 = hidden unnamed_addr alias i128 (i128, i128), ptr @_ZN17compiler_builtins3int3mul8__multi317h0a7e0f049da82420E
@__ashlsi3 = hidden unnamed_addr alias i32 (i32, i32), ptr @_ZN17compiler_builtins3int5shift9__ashlsi317hc9ec800079f4462eE
@__ashldi3 = hidden unnamed_addr alias i64 (i64, i32), ptr @_ZN17compiler_builtins3int5shift9__ashldi317hb75aaa582c14f6e1E
@__ashlti3 = hidden unnamed_addr alias i128 (i128, i32), ptr @_ZN17compiler_builtins3int5shift9__ashlti317h356dea03cb037ea1E
@__ashrsi3 = hidden unnamed_addr alias i32 (i32, i32), ptr @_ZN17compiler_builtins3int5shift9__ashrsi317h769c76621fda73e2E
@__ashrdi3 = hidden unnamed_addr alias i64 (i64, i32), ptr @_ZN17compiler_builtins3int5shift9__ashrdi317h633c0d2e96613261E
@__ashrti3 = hidden unnamed_addr alias i128 (i128, i32), ptr @_ZN17compiler_builtins3int5shift9__ashrti317hee44de42ccd97d6eE
@__lshrsi3 = hidden unnamed_addr alias i32 (i32, i32), ptr @_ZN17compiler_builtins3int5shift9__lshrsi317h29bd0bdb2110ff63E
@__lshrdi3 = hidden unnamed_addr alias i64 (i64, i32), ptr @_ZN17compiler_builtins3int5shift9__lshrdi317h0e9b62d187425896E
@__lshrti3 = hidden unnamed_addr alias i128 (i128, i32), ptr @_ZN17compiler_builtins3int5shift9__lshrti317h6e73a07caaa2f1c9E
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h1ca523cc565935c2E" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h4ba098fb652ec353E"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17ha32256c6c0ec4070E" = hidden unnamed_addr alias { i64, i1 } (i64, i64), ptr @"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h255268c9f94b1908E"
@"_ZN53_$LT$isize$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h6354a00dadca8abdE" = hidden unnamed_addr alias { i64, i1 } (i64, i64), ptr @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h0d5cdcfe86f6d023E"
@memcmp = weak hidden local_unnamed_addr alias i32 (ptr, ptr, i64), ptr @7
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17hee3d54e867feeaf8E" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hfcf87258915fd16eE"
@"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h609a02870475da22E" = hidden unnamed_addr alias i32 (i32, i32), ptr @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hfcf87258915fd16eE"
@"_ZN53_$LT$usize$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17haf7736ebc7503f72E" = hidden unnamed_addr alias i64 (i64, i64), ptr @"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h85bd666d9d4407caE"

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef i8 @"_ZN4core3f3221_$LT$impl$u20$f32$GT$8classify17hd39f94431e27abbaE"(float noundef %self) unnamed_addr #0 {
start:
  %0 = tail call float @llvm.fabs.f32(float %self)
  %_0.i = fcmp oeq float %0, 0x7FF0000000000000
  br i1 %_0.i, label %bb8, label %bb3

bb3:                                              ; preds = %start
  %_0.i1 = fcmp uno float %self, 0.000000e+00
  br i1 %_0.i1, label %bb8, label %bb6

bb6:                                              ; preds = %bb3
  %1 = bitcast float %0 to i32
  %or.cond.i = icmp eq i32 %1, 0
  %b.i = bitcast float %self to i32
  %_4.i = and i32 %b.i, 2139095040
  %2 = icmp eq i32 %_4.i, 0
  %..i = select i1 %2, i8 3, i8 4
  %_0.sroa.0.0.i = select i1 %or.cond.i, i8 2, i8 %..i
  br label %bb8

bb8:                                              ; preds = %bb6, %bb3, %start
  %_0.sroa.0.0 = phi i8 [ %_0.sroa.0.0.i, %bb6 ], [ 1, %start ], [ 0, %bb3 ]
  ret i8 %_0.sroa.0.0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef float @"_ZN4core3f3221_$LT$impl$u20$f32$GT$7next_up17h5118947c1d9e4c9aE"(float noundef %self) unnamed_addr #0 {
start:
  %_0.i.i = bitcast float %self to i32
  %_0.i = fcmp uno float %self, 0.000000e+00
  %_4 = icmp eq i32 %_0.i.i, 2139095040
  %or.cond = or i1 %_0.i, %_4
  br i1 %or.cond, label %bb15, label %bb7

bb7:                                              ; preds = %start
  %0 = tail call float @llvm.fabs.f32(float %self)
  %abs = bitcast float %0 to i32
  %1 = icmp eq i32 %abs, 0
  br i1 %1, label %bb13, label %bb9

bb9:                                              ; preds = %bb7
  %_8 = icmp sgt i32 %_0.i.i, -1
  br i1 %_8, label %bb10, label %bb11

bb13:                                             ; preds = %bb10, %bb11, %bb7
  %next_bits.sroa.0.0 = phi i32 [ %3, %bb10 ], [ %2, %bb11 ], [ 1, %bb7 ]
  %_0.i.i1 = bitcast i32 %next_bits.sroa.0.0 to float
  br label %bb15

bb11:                                             ; preds = %bb9
  %2 = add i32 %_0.i.i, -1
  br label %bb13

bb10:                                             ; preds = %bb9
  %3 = add nuw i32 %_0.i.i, 1
  br label %bb13

bb15:                                             ; preds = %bb13, %start
  %_0.sroa.0.0 = phi float [ %_0.i.i1, %bb13 ], [ %self, %start ]
  ret float %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef float @"_ZN4core3f3221_$LT$impl$u20$f32$GT$9next_down17he52dd9d126f0d204E"(float noundef %self) unnamed_addr #0 {
start:
  %_0.i.i = bitcast float %self to i32
  %_0.i = fcmp uno float %self, 0.000000e+00
  %_4 = icmp eq i32 %_0.i.i, -8388608
  %or.cond = or i1 %_0.i, %_4
  br i1 %or.cond, label %bb15, label %bb7

bb7:                                              ; preds = %start
  %0 = tail call float @llvm.fabs.f32(float %self)
  %abs = bitcast float %0 to i32
  %1 = icmp eq i32 %abs, 0
  br i1 %1, label %bb13, label %bb9

bb9:                                              ; preds = %bb7
  %_8 = icmp sgt i32 %_0.i.i, -1
  br i1 %_8, label %bb10, label %bb11

bb13:                                             ; preds = %bb10, %bb11, %bb7
  %next_bits.sroa.0.0 = phi i32 [ %3, %bb10 ], [ %2, %bb11 ], [ -2147483647, %bb7 ]
  %_0.i.i1 = bitcast i32 %next_bits.sroa.0.0 to float
  br label %bb15

bb11:                                             ; preds = %bb9
  %2 = add nsw i32 %_0.i.i, 1
  br label %bb13

bb10:                                             ; preds = %bb9
  %3 = add nsw i32 %_0.i.i, -1
  br label %bb13

bb15:                                             ; preds = %bb13, %start
  %_0.sroa.0.0 = phi float [ %_0.i.i1, %bb13 ], [ %self, %start ]
  ret float %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef float @"_ZN4core3f3221_$LT$impl$u20$f32$GT$8midpoint17hc98a9e7a554b0260E"(float noundef %self, float noundef %other) unnamed_addr #0 {
start:
  %0 = tail call noundef float @llvm.fabs.f32(float %self)
  %1 = tail call noundef float @llvm.fabs.f32(float %other)
  %_5 = fcmp ole float %0, 0x47DFFFFFE0000000
  %_6 = fcmp ole float %1, 0x47DFFFFFE0000000
  %or.cond = and i1 %_5, %_6
  br i1 %or.cond, label %bb4, label %bb5

bb5:                                              ; preds = %start
  %_8 = fcmp olt float %0, 0x3820000000000000
  br i1 %_8, label %bb6, label %bb7

bb4:                                              ; preds = %start
  %_7 = fadd float %self, %other
  %2 = fmul float %_7, 5.000000e-01
  br label %bb12

bb7:                                              ; preds = %bb5
  %_10 = fcmp olt float %1, 0x3820000000000000
  %_11 = fmul float %self, 5.000000e-01
  br i1 %_10, label %bb8, label %bb9

bb6:                                              ; preds = %bb5
  %_9 = fmul float %other, 5.000000e-01
  %3 = fadd float %_9, %self
  br label %bb12

bb9:                                              ; preds = %bb7
  %_13 = fmul float %other, 5.000000e-01
  %4 = fadd float %_11, %_13
  br label %bb12

bb8:                                              ; preds = %bb7
  %5 = fadd float %_11, %other
  br label %bb12

bb12:                                             ; preds = %bb8, %bb9, %bb6, %bb4
  %_0.sroa.0.0 = phi float [ %2, %bb4 ], [ %3, %bb6 ], [ %5, %bb8 ], [ %4, %bb9 ]
  ret float %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i32 @"_ZN4core3f3221_$LT$impl$u20$f32$GT$7to_bits13ct_f32_to_u3217h5ca1498d0d2d5efdE"(float noundef %ct) unnamed_addr #2 {
start:
  %_8 = alloca [48 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  %0 = tail call noundef i8 @"_ZN4core3f3221_$LT$impl$u20$f32$GT$8classify17hd39f94431e27abbaE"(float noundef %ct) #61, !range !1
  switch i8 %0, label %default.unreachable1 [
    i8 0, label %bb4
    i8 1, label %bb3
    i8 2, label %bb3
    i8 3, label %bb6
    i8 4, label %bb3
  ]

default.unreachable1:                             ; preds = %start
  unreachable

bb4:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  store ptr @alloc_9c2b260423053dd4ccc8c8c6c443dc6a, ptr %_5, align 8, !alias.scope !2, !noalias !5
  %1 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !2, !noalias !5
  %2 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !2, !noalias !5
  %3 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !2, !noalias !5
  %4 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !2, !noalias !5
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9ce060037b327dcf26f6dafb405c3ac6) #62
  unreachable

bb3:                                              ; preds = %start, %start, %start
  %_0 = bitcast float %ct to i32
  ret i32 %_0

bb6:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_8)
  store ptr @alloc_693b4df8aef5b0d5523977d6c482e262, ptr %_8, align 8, !alias.scope !7, !noalias !10
  %5 = getelementptr inbounds i8, ptr %_8, i64 8
  store i64 1, ptr %5, align 8, !alias.scope !7, !noalias !10
  %6 = getelementptr inbounds i8, ptr %_8, i64 32
  store ptr null, ptr %6, align 8, !alias.scope !7, !noalias !10
  %7 = getelementptr inbounds i8, ptr %_8, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %7, align 8, !alias.scope !7, !noalias !10
  %8 = getelementptr inbounds i8, ptr %_8, i64 24
  store i64 0, ptr %8, align 8, !alias.scope !7, !noalias !10
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_2b0581709026830e6c9e2dfad8408082) #62
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #3

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %fmt, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %pi = alloca [40 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %pi)
  store ptr inttoptr (i64 1 to ptr), ptr %pi, align 8, !alias.scope !12, !noalias !15
  %1 = getelementptr inbounds i8, ptr %pi, i64 8
  store ptr @vtable.1, ptr %1, align 8, !alias.scope !12, !noalias !15
  %2 = getelementptr inbounds i8, ptr %pi, i64 16
  store ptr %fmt, ptr %2, align 8, !alias.scope !12, !noalias !15
  %3 = getelementptr inbounds i8, ptr %pi, i64 24
  store ptr %0, ptr %3, align 8, !alias.scope !12, !noalias !15
  %4 = getelementptr inbounds i8, ptr %pi, i64 32
  store i8 1, ptr %4, align 8, !alias.scope !12, !noalias !15
  %5 = getelementptr inbounds i8, ptr %pi, i64 33
  store i8 0, ptr %5, align 1, !alias.scope !12, !noalias !15
  call void @rust_begin_unwind(ptr noalias noundef nonnull readonly align 8 dereferenceable(40) %pi) #62
  unreachable
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal void @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h912ffe685d9a75a9E"(ptr noalias nocapture nonnull readnone align 1 %_1) unnamed_addr #5 {
start:
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { i64, i64 } @"_ZN36_$LT$T$u20$as$u20$core..any..Any$GT$7type_id17h3117c18defda5582E"(ptr noalias nocapture nonnull readonly align 1 %self) unnamed_addr #0 {
start:
  ret { i64, i64 } { i64 -6484605925106147466, i64 1586522297241177453 }
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef float @"_ZN4core3f3221_$LT$impl$u20$f32$GT$9from_bits13ct_u32_to_f3217h2f71f88964a132a9E"(i32 noundef %ct) unnamed_addr #2 {
start:
  %_8 = alloca [48 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  %_2.i = and i32 %ct, 8388607
  %0 = icmp eq i32 %_2.i, 0
  %1 = and i32 %ct, 2147483647
  %or.cond.i = icmp eq i32 %1, 2139095040
  br i1 %or.cond.i, label %bb3, label %bb1.i

bb1.i:                                            ; preds = %start
  %_3.i = and i32 %ct, 2139095040
  switch i32 %_3.i, label %bb3 [
    i32 2139095040, label %bb6
    i32 0, label %bb3.i
  ]

bb3.i:                                            ; preds = %bb1.i
  br i1 %0, label %bb3, label %bb4

bb6:                                              ; preds = %bb1.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_8)
  store ptr @alloc_45041901b878362ffe5ba77386215605, ptr %_8, align 8, !alias.scope !18, !noalias !21
  %2 = getelementptr inbounds i8, ptr %_8, i64 8
  store i64 1, ptr %2, align 8, !alias.scope !18, !noalias !21
  %3 = getelementptr inbounds i8, ptr %_8, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !18, !noalias !21
  %4 = getelementptr inbounds i8, ptr %_8, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %4, align 8, !alias.scope !18, !noalias !21
  %5 = getelementptr inbounds i8, ptr %_8, i64 24
  store i64 0, ptr %5, align 8, !alias.scope !18, !noalias !21
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e6ecbb7df881cdfefdc1279ae706c1e5) #62
  unreachable

bb3:                                              ; preds = %bb3.i, %bb1.i, %start
  %_0 = bitcast i32 %ct to float
  ret float %_0

bb4:                                              ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  store ptr @alloc_811db1c29da0f08c075841b5cab97c31, ptr %_5, align 8, !alias.scope !23, !noalias !26
  %6 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %6, align 8, !alias.scope !23, !noalias !26
  %7 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %7, align 8, !alias.scope !23, !noalias !26
  %8 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %8, align 8, !alias.scope !23, !noalias !26
  %9 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 0, ptr %9, align 8, !alias.scope !23, !noalias !26
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_8314bee42ee32c42a3238dd28422831d) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef i8 @"_ZN4core3f6421_$LT$impl$u20$f64$GT$8classify17h1ac63c9cc8c7075dE"(double noundef %self) unnamed_addr #0 {
start:
  %_0.i = fcmp uno double %self, 0.000000e+00
  br i1 %_0.i, label %bb4, label %bb3

bb3:                                              ; preds = %start
  %b.i = bitcast double %self to i64
  %_3.i = and i64 %b.i, 4503599627370495
  %_4.i = and i64 %b.i, 9218868437227405312
  %0 = icmp eq i64 %_3.i, 0
  %switch.selectcmp.i = icmp eq i64 %_4.i, 0
  %switch.select.i = select i1 %switch.selectcmp.i, i8 2, i8 4
  %switch.selectcmp1.i = icmp eq i64 %_4.i, 9218868437227405312
  %switch.select2.i = select i1 %switch.selectcmp1.i, i8 1, i8 %switch.select.i
  %..i = select i1 %switch.selectcmp.i, i8 3, i8 4
  %_0.sroa.0.0.i = select i1 %0, i8 %switch.select2.i, i8 %..i
  br label %bb4

bb4:                                              ; preds = %bb3, %start
  %_0.sroa.0.0 = phi i8 [ %_0.sroa.0.0.i, %bb3 ], [ 0, %start ]
  ret i8 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef double @"_ZN4core3f6421_$LT$impl$u20$f64$GT$7next_up17hf7cb5ffcb14ddb6fE"(double noundef %self) unnamed_addr #0 {
start:
  %_0.i.i = bitcast double %self to i64
  %_0.i = fcmp uno double %self, 0.000000e+00
  %_4 = icmp eq i64 %_0.i.i, 9218868437227405312
  %or.cond = or i1 %_0.i, %_4
  br i1 %or.cond, label %bb15, label %bb7

bb7:                                              ; preds = %start
  %0 = tail call double @llvm.fabs.f64(double %self)
  %abs = bitcast double %0 to i64
  %1 = icmp eq i64 %abs, 0
  br i1 %1, label %bb13, label %bb9

bb9:                                              ; preds = %bb7
  %_8 = icmp sgt i64 %_0.i.i, -1
  br i1 %_8, label %bb10, label %bb11

bb13:                                             ; preds = %bb10, %bb11, %bb7
  %next_bits.sroa.0.0 = phi i64 [ %3, %bb10 ], [ %2, %bb11 ], [ 1, %bb7 ]
  %_0.i.i1 = bitcast i64 %next_bits.sroa.0.0 to double
  br label %bb15

bb11:                                             ; preds = %bb9
  %2 = add i64 %_0.i.i, -1
  br label %bb13

bb10:                                             ; preds = %bb9
  %3 = add nuw i64 %_0.i.i, 1
  br label %bb13

bb15:                                             ; preds = %bb13, %start
  %_0.sroa.0.0 = phi double [ %_0.i.i1, %bb13 ], [ %self, %start ]
  ret double %_0.sroa.0.0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare double @llvm.fabs.f64(double) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef double @"_ZN4core3f6421_$LT$impl$u20$f64$GT$9next_down17hb63690ce6b5ee5e6E"(double noundef %self) unnamed_addr #0 {
start:
  %_0.i.i = bitcast double %self to i64
  %_0.i = fcmp uno double %self, 0.000000e+00
  %_4 = icmp eq i64 %_0.i.i, -4503599627370496
  %or.cond = or i1 %_0.i, %_4
  br i1 %or.cond, label %bb15, label %bb7

bb7:                                              ; preds = %start
  %0 = tail call double @llvm.fabs.f64(double %self)
  %abs = bitcast double %0 to i64
  %1 = icmp eq i64 %abs, 0
  br i1 %1, label %bb13, label %bb9

bb9:                                              ; preds = %bb7
  %_8 = icmp sgt i64 %_0.i.i, -1
  br i1 %_8, label %bb10, label %bb11

bb13:                                             ; preds = %bb10, %bb11, %bb7
  %next_bits.sroa.0.0 = phi i64 [ %3, %bb10 ], [ %2, %bb11 ], [ -9223372036854775807, %bb7 ]
  %_0.i.i1 = bitcast i64 %next_bits.sroa.0.0 to double
  br label %bb15

bb11:                                             ; preds = %bb9
  %2 = add nsw i64 %_0.i.i, 1
  br label %bb13

bb10:                                             ; preds = %bb9
  %3 = add nsw i64 %_0.i.i, -1
  br label %bb13

bb15:                                             ; preds = %bb13, %start
  %_0.sroa.0.0 = phi double [ %_0.i.i1, %bb13 ], [ %self, %start ]
  ret double %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef double @"_ZN4core3f6421_$LT$impl$u20$f64$GT$8midpoint17h64a808c7bd68a311E"(double noundef %self, double noundef %other) unnamed_addr #0 {
start:
  %0 = tail call noundef double @llvm.fabs.f64(double %self)
  %1 = tail call noundef double @llvm.fabs.f64(double %other)
  %_5 = fcmp ole double %0, 0x7FDFFFFFFFFFFFFF
  %_6 = fcmp ole double %1, 0x7FDFFFFFFFFFFFFF
  %or.cond = and i1 %_5, %_6
  br i1 %or.cond, label %bb4, label %bb5

bb5:                                              ; preds = %start
  %_8 = fcmp olt double %0, 0x20000000000000
  br i1 %_8, label %bb6, label %bb7

bb4:                                              ; preds = %start
  %_7 = fadd double %self, %other
  %2 = fmul double %_7, 5.000000e-01
  br label %bb12

bb7:                                              ; preds = %bb5
  %_10 = fcmp olt double %1, 0x20000000000000
  %_11 = fmul double %self, 5.000000e-01
  br i1 %_10, label %bb8, label %bb9

bb6:                                              ; preds = %bb5
  %_9 = fmul double %other, 5.000000e-01
  %3 = fadd double %_9, %self
  br label %bb12

bb9:                                              ; preds = %bb7
  %_13 = fmul double %other, 5.000000e-01
  %4 = fadd double %_11, %_13
  br label %bb12

bb8:                                              ; preds = %bb7
  %5 = fadd double %_11, %other
  br label %bb12

bb12:                                             ; preds = %bb8, %bb9, %bb6, %bb4
  %_0.sroa.0.0 = phi double [ %2, %bb4 ], [ %3, %bb6 ], [ %5, %bb8 ], [ %4, %bb9 ]
  ret double %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i64 @"_ZN4core3f6421_$LT$impl$u20$f64$GT$7to_bits13ct_f64_to_u6417hcf19975bafabd5beE"(double noundef %ct) unnamed_addr #2 {
start:
  %_8 = alloca [48 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  %0 = tail call noundef i8 @"_ZN4core3f6421_$LT$impl$u20$f64$GT$8classify17h1ac63c9cc8c7075dE"(double noundef %ct) #61, !range !1
  switch i8 %0, label %default.unreachable1 [
    i8 0, label %bb4
    i8 1, label %bb3
    i8 2, label %bb3
    i8 3, label %bb6
    i8 4, label %bb3
  ]

default.unreachable1:                             ; preds = %start
  unreachable

bb4:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  store ptr @alloc_1ede65a3a64252342ee8dedfdd1da737, ptr %_5, align 8, !alias.scope !28, !noalias !31
  %1 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !28, !noalias !31
  %2 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !28, !noalias !31
  %3 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !28, !noalias !31
  %4 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !28, !noalias !31
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7ef223a955e9b2d914df6d00a714d26f) #62
  unreachable

bb3:                                              ; preds = %start, %start, %start
  %_0 = bitcast double %ct to i64
  ret i64 %_0

bb6:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_8)
  store ptr @alloc_7bfa47dd015e842c632e9a9cea5516e7, ptr %_8, align 8, !alias.scope !33, !noalias !36
  %5 = getelementptr inbounds i8, ptr %_8, i64 8
  store i64 1, ptr %5, align 8, !alias.scope !33, !noalias !36
  %6 = getelementptr inbounds i8, ptr %_8, i64 32
  store ptr null, ptr %6, align 8, !alias.scope !33, !noalias !36
  %7 = getelementptr inbounds i8, ptr %_8, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %7, align 8, !alias.scope !33, !noalias !36
  %8 = getelementptr inbounds i8, ptr %_8, i64 24
  store i64 0, ptr %8, align 8, !alias.scope !33, !noalias !36
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d04cecb527462d4e7a556d282c1b801d) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef double @"_ZN4core3f6421_$LT$impl$u20$f64$GT$9from_bits13ct_u64_to_f6417h9eb02dd727e7e1aaE"(i64 noundef %ct) unnamed_addr #2 {
start:
  %_8 = alloca [48 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  %_2.i = and i64 %ct, 4503599627370495
  %0 = icmp eq i64 %_2.i, 0
  %1 = and i64 %ct, 9223372036854775807
  %or.cond.i = icmp eq i64 %1, 9218868437227405312
  br i1 %or.cond.i, label %bb3, label %bb1.i

bb1.i:                                            ; preds = %start
  %_3.i = and i64 %ct, 9218868437227405312
  switch i64 %_3.i, label %bb3 [
    i64 9218868437227405312, label %bb6
    i64 0, label %bb3.i
  ]

bb3.i:                                            ; preds = %bb1.i
  br i1 %0, label %bb3, label %bb4

bb6:                                              ; preds = %bb1.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_8)
  store ptr @alloc_ed6fa095d62a95d1539d65b1c1b5c9ad, ptr %_8, align 8, !alias.scope !38, !noalias !41
  %2 = getelementptr inbounds i8, ptr %_8, i64 8
  store i64 1, ptr %2, align 8, !alias.scope !38, !noalias !41
  %3 = getelementptr inbounds i8, ptr %_8, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !38, !noalias !41
  %4 = getelementptr inbounds i8, ptr %_8, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %4, align 8, !alias.scope !38, !noalias !41
  %5 = getelementptr inbounds i8, ptr %_8, i64 24
  store i64 0, ptr %5, align 8, !alias.scope !38, !noalias !41
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ee284678bdc7ff4b63266d993392697f) #62
  unreachable

bb3:                                              ; preds = %bb3.i, %bb1.i, %start
  %_0 = bitcast i64 %ct to double
  ret double %_0

bb4:                                              ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  store ptr @alloc_71d6e7127844a5111d23e258e48adf2f, ptr %_5, align 8, !alias.scope !43, !noalias !46
  %6 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %6, align 8, !alias.scope !43, !noalias !46
  %7 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %7, align 8, !alias.scope !43, !noalias !46
  %8 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %8, align 8, !alias.scope !43, !noalias !46
  %9 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 0, ptr %9, align 8, !alias.scope !43, !noalias !46
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_61e0b1dc74b0efd23c3c7be791ff617d) #62
  unreachable
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read)
define dso_local noundef i64 @_ZN4core3num7dec2flt7decimal7Decimal5round17haaf6b62c22d52751E(ptr noalias nocapture noundef readonly align 8 dereferenceable(784) %self) unnamed_addr #6 {
start:
  %_2 = load i64, ptr %self, align 8, !noundef !48
  %0 = icmp eq i64 %_2, 0
  br i1 %0, label %bb30, label %bb1

bb1:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %self, i64 776
  %_4 = load i32, ptr %1, align 8, !noundef !48
  %_3 = icmp slt i32 %_4, 0
  br i1 %_3, label %bb30, label %bb3

bb3:                                              ; preds = %bb1
  %_5 = icmp ugt i32 %_4, 18
  br i1 %_5, label %bb30, label %bb5

bb5:                                              ; preds = %bb3
  %dp = zext nneg i32 %_4 to i64
  %2 = getelementptr inbounds i8, ptr %self, i64 8
  br label %bb7

bb7:                                              ; preds = %bb7.backedge, %bb5
  %iter.sroa.0.0 = phi i64 [ 0, %bb5 ], [ %_0.i.i.i.i, %bb7.backedge ]
  %n.sroa.0.0 = phi i64 [ 0, %bb5 ], [ %n.sroa.0.0.be, %bb7.backedge ]
  %exitcond.not = icmp eq i64 %iter.sroa.0.0, %dp
  br i1 %exitcond.not, label %bb11, label %bb10

bb11:                                             ; preds = %bb7
  %_20 = icmp ugt i64 %_2, %dp
  br i1 %_20, label %bb16, label %bb30

bb10:                                             ; preds = %bb7
  %_0.i.i.i.i = add nuw nsw i64 %iter.sroa.0.0, 1
  %3 = mul i64 %n.sroa.0.0, 10
  %_15 = icmp ult i64 %iter.sroa.0.0, %_2
  br i1 %_15, label %bb12, label %bb7.backedge

bb16:                                             ; preds = %bb11
  %4 = getelementptr inbounds [768 x i8], ptr %2, i64 0, i64 %dp
  %_21 = load i8, ptr %4, align 1, !noundef !48
  %5 = icmp eq i8 %_21, 5
  %_24 = add nuw nsw i64 %dp, 1
  %_23 = icmp eq i64 %_24, %_2
  %or.cond = and i1 %_23, %5
  br i1 %or.cond, label %bb19, label %bb26

bb26:                                             ; preds = %bb16
  %6 = icmp ugt i8 %_21, 4
  br i1 %6, label %bb27, label %bb30

bb19:                                             ; preds = %bb16
  %7 = getelementptr inbounds i8, ptr %self, i64 780
  %8 = load i8, ptr %7, align 4, !range !49, !noundef !48
  %_26.not = icmp eq i8 %8, 0
  br i1 %_26.not, label %bb21, label %bb27

bb21:                                             ; preds = %bb19
  %9 = icmp eq i32 %_4, 0
  br i1 %9, label %bb30, label %bb24

bb24:                                             ; preds = %bb21
  %_29 = add nsw i64 %dp, -1
  %10 = getelementptr inbounds [768 x i8], ptr %2, i64 0, i64 %_29
  %_28 = load i8, ptr %10, align 1, !noundef !48
  %11 = and i8 %_28, 1
  %extract.t.not = icmp eq i8 %11, 0
  br i1 %extract.t.not, label %bb30, label %bb27

bb27:                                             ; preds = %bb24, %bb19, %bb26
  %12 = add i64 %n.sroa.0.0, 1
  br label %bb30

bb30:                                             ; preds = %bb27, %bb24, %bb21, %bb26, %bb11, %bb3, %bb1, %start
  %_0.sroa.0.0 = phi i64 [ 0, %bb1 ], [ 0, %start ], [ -1, %bb3 ], [ %12, %bb27 ], [ %n.sroa.0.0, %bb26 ], [ %n.sroa.0.0, %bb11 ], [ %n.sroa.0.0, %bb21 ], [ %n.sroa.0.0, %bb24 ]
  ret i64 %_0.sroa.0.0

bb12:                                             ; preds = %bb10
  %13 = getelementptr inbounds [768 x i8], ptr %2, i64 0, i64 %iter.sroa.0.0
  %_17 = load i8, ptr %13, align 1, !noundef !48
  %_16 = zext i8 %_17 to i64
  %14 = add i64 %3, %_16
  br label %bb7.backedge

bb7.backedge:                                     ; preds = %bb12, %bb10
  %n.sroa.0.0.be = phi i64 [ %14, %bb12 ], [ %3, %bb10 ]
  br label %bb7
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7dec2flt7decimal7Decimal10left_shift17he8397eb72dd952c3E(ptr noalias nocapture noundef align 8 dereferenceable(784) %self, i64 noundef %shift) unnamed_addr #2 {
start:
  %_3 = load i64, ptr %self, align 8, !noundef !48
  %0 = icmp eq i64 %_3, 0
  br i1 %0, label %bb27, label %bb2

bb2:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !50)
  %1 = and i64 %shift, 63
  %_8.i = add nuw nsw i64 %1, 1
  %2 = getelementptr inbounds [65 x i16], ptr @0, i64 0, i64 %1
  %x_a.i = load i16, ptr %2, align 2, !noalias !50, !noundef !48
  %3 = getelementptr inbounds [65 x i16], ptr @0, i64 0, i64 %_8.i
  %x_b.i = load i16, ptr %3, align 2, !noalias !50, !noundef !48
  %_12.i = lshr i16 %x_a.i, 11
  %num_new_digits.i = zext nneg i16 %_12.i to i64
  %_14.i = and i16 %x_a.i, 2047
  %pow5_a.i = zext nneg i16 %_14.i to i64
  %_16.i = and i16 %x_b.i, 2047
  %pow5_b.i = zext nneg i16 %_16.i to i64
  %4 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef %pow5_a.i, ptr noalias noundef nonnull readonly align 1 @alloc_d7ec44f19ea56ef80e4eaea5eac3f49e, i64 noundef 1308, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_df7e0564e121382427edf5e1b2037024) #61, !noalias !50
  %pow5.0.i = extractvalue { ptr, i64 } %4, 0
  %pow5.1.i = extractvalue { ptr, i64 } %4, 1
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %pow5.0.i, i64 %pow5.1.i
  %_23.i = sub nsw i64 %pow5_b.i, %pow5_a.i
  %5 = icmp ne ptr %pow5.0.i, null
  %6 = getelementptr inbounds i8, ptr %self, i64 8
  br label %bb8.i

bb8.i:                                            ; preds = %bb15.i, %bb2
  %iter.sroa.0.0.i = phi ptr [ %pow5.0.i, %bb2 ], [ %iter.sroa.0.1.i, %bb15.i ]
  %iter.sroa.8.0.i = phi i64 [ 0, %bb2 ], [ %iter.sroa.8.1.i, %bb15.i ]
  %iter.sroa.11.0.i = phi i64 [ %_23.i, %bb2 ], [ %8, %bb15.i ]
  %7 = icmp eq i64 %iter.sroa.11.0.i, 0
  br i1 %7, label %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit, label %bb1.i.i

bb1.i.i:                                          ; preds = %bb8.i
  %8 = add i64 %iter.sroa.11.0.i, -1
  tail call void @llvm.assume(i1 %5)
  %9 = icmp ne ptr %iter.sroa.0.0.i, null
  tail call void @llvm.assume(i1 %9)
  %_0.i.i.i6.i = icmp ne ptr %iter.sroa.0.0.i, %_0.i.i.i.i
  %iter.sroa.0.1.idx.i = zext i1 %_0.i.i.i6.i to i64
  %iter.sroa.0.1.i = getelementptr inbounds i8, ptr %iter.sroa.0.0.i, i64 %iter.sroa.0.1.idx.i
  %iter.sroa.8.1.i = add i64 %iter.sroa.8.0.i, %iter.sroa.0.1.idx.i
  br i1 %_0.i.i.i6.i, label %bb11.i, label %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit

bb11.i:                                           ; preds = %bb1.i.i
  %p5.i = load i8, ptr %iter.sroa.0.0.i, align 1, !noundef !48
  %_30.not.i = icmp ult i64 %iter.sroa.8.0.i, %_3
  br i1 %_30.not.i, label %bb14.i, label %bb13.i

bb14.i:                                           ; preds = %bb11.i
  %_34.i = icmp ult i64 %iter.sroa.8.0.i, 768
  br i1 %_34.i, label %bb15.i, label %panic2.i

bb13.i:                                           ; preds = %bb11.i
  %10 = add nsw i64 %num_new_digits.i, -1
  br label %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit

bb15.i:                                           ; preds = %bb14.i
  %11 = getelementptr inbounds [768 x i8], ptr %6, i64 0, i64 %iter.sroa.8.0.i
  %_33.i = load i8, ptr %11, align 1, !alias.scope !50, !noundef !48
  %_32.i = icmp eq i8 %_33.i, %p5.i
  br i1 %_32.i, label %bb8.i, label %bb18.i

panic2.i:                                         ; preds = %bb14.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %iter.sroa.8.0.i, i64 noundef 768, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fe626a61b1d848af0bb42d0f826c14af) #62, !noalias !50
  unreachable

bb18.i:                                           ; preds = %bb15.i
  %_35.i = icmp ult i8 %_33.i, %p5.i
  %12 = sext i1 %_35.i to i64
  %spec.select.i = add nsw i64 %12, %num_new_digits.i
  br label %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit

_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit: ; preds = %bb18.i, %bb13.i, %bb1.i.i, %bb8.i
  %_0.sroa.0.0.i = phi i64 [ %10, %bb13.i ], [ %spec.select.i, %bb18.i ], [ %num_new_digits.i, %bb1.i.i ], [ %num_new_digits.i, %bb8.i ]
  %13 = add i64 %_0.sroa.0.0.i, %_3
  %14 = getelementptr inbounds i8, ptr %self, i64 780
  %_15.first_iter = icmp ult i64 %_3, 769
  br label %bb4

bb27:                                             ; preds = %bb22, %start
  ret void

bb4:                                              ; preds = %bb4.backedge, %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit
  %n.sroa.0.0 = phi i64 [ 0, %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit ], [ %quotient2, %bb4.backedge ]
  %write_index.sroa.0.0 = phi i64 [ %13, %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit ], [ %17, %bb4.backedge ]
  %read_index.sroa.0.0 = phi i64 [ %_3, %_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE.exit ], [ %16, %bb4.backedge ]
  %15 = icmp eq i64 %read_index.sroa.0.0, 0
  br i1 %15, label %bb14, label %bb5

bb5:                                              ; preds = %bb4
  %16 = add i64 %read_index.sroa.0.0, -1
  %17 = add i64 %write_index.sroa.0.0, -1
  br i1 %_15.first_iter, label %bb6, label %panic1

bb14:                                             ; preds = %bb14.backedge, %bb4
  %n.sroa.0.1 = phi i64 [ %quotient, %bb14.backedge ], [ %n.sroa.0.0, %bb4 ]
  %write_index.sroa.0.1 = phi i64 [ %23, %bb14.backedge ], [ %_0.sroa.0.0.i, %bb4 ]
  %_26.not = icmp eq i64 %n.sroa.0.1, 0
  br i1 %_26.not, label %bb22, label %bb15

bb22:                                             ; preds = %bb14
  %18 = load i64, ptr %self, align 8, !noundef !48
  %19 = add i64 %18, %_0.sroa.0.0.i
  %spec.store.select = tail call i64 @llvm.umin.i64(i64 %19, i64 768)
  store i64 %spec.store.select, ptr %self, align 8
  %_40 = trunc i64 %_0.sroa.0.0.i to i32
  %20 = getelementptr inbounds i8, ptr %self, i64 776
  %21 = load i32, ptr %20, align 8, !noundef !48
  %22 = add i32 %21, %_40
  store i32 %22, ptr %20, align 8
  tail call fastcc void @_ZN4core3num7dec2flt7decimal7Decimal4trim17h6dc19812a87b7cceE(ptr noalias noundef nonnull align 8 dereferenceable(784) %self) #61
  br label %bb27

bb15:                                             ; preds = %bb14
  %23 = add i64 %write_index.sroa.0.1, -1
  %quotient = udiv i64 %n.sroa.0.1, 10
  %_32.neg = mul nsw i64 %quotient, -10
  %remainder = add nsw i64 %_32.neg, %n.sroa.0.1
  %_33 = icmp ult i64 %23, 768
  br i1 %_33, label %bb17, label %bb18

bb18:                                             ; preds = %bb15
  %_37.not = icmp eq i64 %remainder, 0
  br i1 %_37.not, label %bb14.backedge, label %bb19

bb14.backedge:                                    ; preds = %bb17, %bb19, %bb18
  br label %bb14

bb19:                                             ; preds = %bb18
  store i8 1, ptr %14, align 4
  br label %bb14.backedge

bb17:                                             ; preds = %bb15
  %24 = getelementptr inbounds [768 x i8], ptr %6, i64 0, i64 %23
  %25 = trunc i64 %remainder to i8
  store i8 %25, ptr %24, align 1
  br label %bb14.backedge

bb6:                                              ; preds = %bb5
  %26 = getelementptr inbounds [768 x i8], ptr %6, i64 0, i64 %16
  %_13 = load i8, ptr %26, align 1, !noundef !48
  %_12 = zext i8 %_13 to i64
  %_11 = shl i64 %_12, %1
  %27 = add i64 %_11, %n.sroa.0.0
  %quotient2 = udiv i64 %27, 10
  %_20.neg = mul i64 %quotient2, -10
  %remainder3 = add i64 %_20.neg, %27
  %_21 = icmp ult i64 %17, 768
  br i1 %_21, label %bb8, label %bb9

panic1:                                           ; preds = %bb5
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %16, i64 noundef 768, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_705eac37d8b46eb7579a8e6a48f090a8) #62
  unreachable

bb9:                                              ; preds = %bb6
  %_25.not = icmp eq i64 %remainder3, 0
  br i1 %_25.not, label %bb4.backedge, label %bb10

bb4.backedge:                                     ; preds = %bb8, %bb10, %bb9
  br label %bb4

bb10:                                             ; preds = %bb9
  store i8 1, ptr %14, align 4
  br label %bb4.backedge

bb8:                                              ; preds = %bb6
  %28 = getelementptr inbounds [768 x i8], ptr %6, i64 0, i64 %17
  %29 = trunc i64 %remainder3 to i8
  store i8 %29, ptr %28, align 1
  br label %bb4.backedge
}

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.experimental.noalias.scope.decl(metadata) #7

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef %self, ptr noalias noundef nonnull readonly align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %_3 = icmp ugt i64 %self, %slice.1
  br i1 %_3, label %bb1, label %bb2

bb2:                                              ; preds = %start
  %new_len.i.i = sub nuw i64 %slice.1, %self
  %_0.i.i.i = getelementptr inbounds i8, ptr %slice.0, i64 %self
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %new_len.i.i, 1
  ret { ptr, i64 } %2

bb1:                                              ; preds = %start
  tail call void @_ZN4core5slice5index26slice_start_index_len_fail17h2fc82cf7a08c910bE(i64 noundef %self, i64 noundef %slice.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write)
declare void @llvm.assume(i1 noundef) #9

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #4 {
start:
  %_8 = alloca [32 x i8], align 8
  %_4 = alloca [48 x i8], align 8
  %len = alloca [8 x i8], align 8
  %index = alloca [8 x i8], align 8
  store i64 %0, ptr %index, align 8
  store i64 %1, ptr %len, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_4)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  store ptr %len, ptr %_8, align 8
  %_9.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_9.sroa.4.0._8.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1
  store ptr %index, ptr %3, align 8
  %_11.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_11.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_3dfe0df6d4bab4d97eb8472abb9a649f, ptr %_4, align 8, !alias.scope !53, !noalias !56
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  store i64 2, ptr %4, align 8, !alias.scope !53, !noalias !56
  %5 = getelementptr inbounds i8, ptr %_4, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !53, !noalias !56
  %6 = getelementptr inbounds i8, ptr %_4, i64 16
  store ptr %_8, ptr %6, align 8, !alias.scope !53, !noalias !56
  %7 = getelementptr inbounds i8, ptr %_4, i64 24
  store i64 2, ptr %7, align 8, !alias.scope !53, !noalias !56
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.umin.i64(i64, i64) #1

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3num7dec2flt7decimal7Decimal4trim17h6dc19812a87b7cceE(ptr noalias nocapture noundef align 8 dereferenceable(784) %self) unnamed_addr #2 {
start:
  %_2.pr = load i64, ptr %self, align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_6.first_iter = icmp ult i64 %_2.pr, 769
  br label %bb1

bb1:                                              ; preds = %bb4, %start
  %_2 = phi i64 [ %_4, %bb4 ], [ %_2.pr, %start ]
  %1 = icmp eq i64 %_2, 0
  br i1 %1, label %bb7, label %bb2

bb2:                                              ; preds = %bb1
  %_4 = add i64 %_2, -1
  br i1 %_6.first_iter, label %bb3, label %panic

bb7:                                              ; preds = %bb3, %bb1
  ret void

bb3:                                              ; preds = %bb2
  %2 = getelementptr inbounds [768 x i8], ptr %0, i64 0, i64 %_4
  %_3 = load i8, ptr %2, align 1, !noundef !48
  %3 = icmp eq i8 %_3, 0
  br i1 %3, label %bb4, label %bb7

panic:                                            ; preds = %bb2
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_4, i64 noundef 768, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_af11f5bf36fb10f96b34f1cf808c7315) #62
  unreachable

bb4:                                              ; preds = %bb3
  store i64 %_4, ptr %self, align 8
  br label %bb1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = load i64, ptr %self, align 8, !alias.scope !59, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %_0.i, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %0, i1 noundef zeroext %is_nonnegative, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %buf = alloca [39 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 39, ptr nonnull %buf)
  %invariant.gep = getelementptr i8, ptr %buf, i64 -2
  br label %bb7

bb7:                                              ; preds = %bb8, %start
  %curr.sroa.0.0 = phi i64 [ 39, %start ], [ %6, %bb8 ]
  %n.sroa.0.0 = phi i64 [ %0, %start ], [ %1, %bb8 ]
  %_18 = icmp ugt i64 %n.sroa.0.0, 9999
  br i1 %_18, label %bb8, label %bb15

bb15:                                             ; preds = %bb7
  %_38 = icmp ugt i64 %n.sroa.0.0, 99
  br i1 %_38, label %bb16, label %bb21

bb8:                                              ; preds = %bb7
  %n.sroa.0.0.frozen = freeze i64 %n.sroa.0.0
  %1 = udiv i64 %n.sroa.0.0.frozen, 10000
  %2 = mul i64 %1, 10000
  %_21.decomposed = sub i64 %n.sroa.0.0.frozen, %2
  %_24.lhs.trunc = trunc i64 %_21.decomposed to i16
  %_2434 = udiv i16 %_24.lhs.trunc, 100
  %3 = shl nuw nsw i16 %_2434, 1
  %d13 = zext nneg i16 %3 to i64
  %4 = mul i16 %_2434, 100
  %_2635.decomposed = sub i16 %_24.lhs.trunc, %4
  %5 = shl nuw nsw i16 %_2635.decomposed, 1
  %d2 = zext nneg i16 %5 to i64
  %6 = add i64 %curr.sroa.0.0, -4
  %_0.i25 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d13
  %_0.i29 = getelementptr inbounds i8, ptr %buf, i64 %6
  %7 = load i16, ptr %_0.i25, align 1
  store i16 %7, ptr %_0.i29, align 1
  %_0.i = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d2
  %gep = getelementptr i8, ptr %invariant.gep, i64 %curr.sroa.0.0
  %8 = load i16, ptr %_0.i, align 1
  store i16 %8, ptr %gep, align 1
  br label %bb7

bb16:                                             ; preds = %bb15
  %_41.lhs.trunc = trunc i64 %n.sroa.0.0 to i16
  %9 = udiv i16 %_41.lhs.trunc, 100
  %10 = mul i16 %9, 100
  %_4136.decomposed = sub i16 %_41.lhs.trunc, %10
  %11 = shl nuw nsw i16 %_4136.decomposed, 1
  %d1 = zext nneg i16 %11 to i64
  %.zext = zext nneg i16 %9 to i64
  %12 = add i64 %curr.sroa.0.0, -2
  %_0.i27 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d1
  %_0.i33 = getelementptr inbounds i8, ptr %buf, i64 %12
  %13 = load i16, ptr %_0.i27, align 1
  store i16 %13, ptr %_0.i33, align 1
  br label %bb21

bb21:                                             ; preds = %bb16, %bb15
  %n1.sroa.0.0 = phi i64 [ %.zext, %bb16 ], [ %n.sroa.0.0, %bb15 ]
  %curr.sroa.0.1 = phi i64 [ %12, %bb16 ], [ %curr.sroa.0.0, %bb15 ]
  %_47 = icmp ult i64 %n1.sroa.0.0, 10
  br i1 %_47, label %bb22, label %bb24

bb24:                                             ; preds = %bb21
  %d12 = shl nuw nsw i64 %n1.sroa.0.0, 1
  %14 = add i64 %curr.sroa.0.1, -2
  %_0.i26 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d12
  %_0.i32 = getelementptr inbounds i8, ptr %buf, i64 %14
  %15 = load i16, ptr %_0.i26, align 1
  store i16 %15, ptr %_0.i32, align 1
  br label %bb28

bb22:                                             ; preds = %bb21
  %16 = add i64 %curr.sroa.0.1, -1
  %_49 = trunc i64 %n1.sroa.0.0 to i8
  %_0.i31 = getelementptr inbounds i8, ptr %buf, i64 %16
  %17 = or disjoint i8 %_49, 48
  store i8 %17, ptr %_0.i31, align 1
  br label %bb28

bb28:                                             ; preds = %bb22, %bb24
  %curr.sroa.0.2 = phi i64 [ %16, %bb22 ], [ %14, %bb24 ]
  %_0.i30 = getelementptr inbounds i8, ptr %buf, i64 %curr.sroa.0.2
  %_64 = sub i64 39, %curr.sroa.0.2
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull readonly align 1 inttoptr (i64 1 to ptr), i64 noundef 0, ptr noalias noundef nonnull readonly align 1 %_0.i30, i64 noundef %_64) #61
  call void @llvm.lifetime.end.p0(i64 39, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias nocapture noundef align 8 dereferenceable(64) %self, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull readonly align 1 %prefix.0, i64 noundef %prefix.1, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1) unnamed_addr #2 {
start:
  br i1 %is_nonnegative, label %bb3, label %bb2

bb2:                                              ; preds = %start
  %0 = add i64 %buf.1, 1
  %.phi.trans.insert = getelementptr inbounds i8, ptr %self, i64 52
  %_3.i29.pre = load i32, ptr %.phi.trans.insert, align 4
  br label %bb8

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %self, i64 52
  %_3.i = load i32, ptr %1, align 4, !noundef !48
  %_2.i = and i32 %_3.i, 1
  %_0.i.not = icmp eq i32 %_2.i, 0
  %spec.select = select i1 %_0.i.not, i32 1114112, i32 43
  %2 = zext nneg i32 %_2.i to i64
  %spec.select21 = add i64 %2, %buf.1
  br label %bb8

bb8:                                              ; preds = %bb3, %bb2
  %_3.i29 = phi i32 [ %_3.i29.pre, %bb2 ], [ %_3.i, %bb3 ]
  %sign.sroa.0.0 = phi i32 [ 45, %bb2 ], [ %spec.select, %bb3 ]
  %width.sroa.0.0 = phi i64 [ %0, %bb2 ], [ %spec.select21, %bb3 ]
  %_2.i30 = and i32 %_3.i29, 4
  %_0.i31.not = icmp eq i32 %_2.i30, 0
  br i1 %_0.i31.not, label %bb14, label %bb10

bb10:                                             ; preds = %bb8
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %prefix.0, i64 %prefix.1
  %_12 = tail call fastcc noundef i64 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h524453593279f8b9E"(ptr noundef nonnull %prefix.0, ptr noundef nonnull %_0.i.i.i.i) #61
  %3 = add i64 %_12, %width.sroa.0.0
  br label %bb14

bb14:                                             ; preds = %bb10, %bb8
  %prefix.sroa.0.0 = phi ptr [ %prefix.0, %bb10 ], [ null, %bb8 ]
  %width.sroa.0.1 = phi i64 [ %3, %bb10 ], [ %width.sroa.0.0, %bb8 ]
  %_14 = load i64, ptr %self, align 8, !range !62, !noundef !48
  %trunc.not = icmp eq i64 %_14, 0
  br i1 %trunc.not, label %bb16, label %bb22

bb16:                                             ; preds = %bb14
  %_16 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral12write_prefix17hb048e44c3a2cb8deE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i32 noundef %sign.sroa.0.0, ptr noalias noundef readonly align 1 %prefix.sroa.0.0, i64 %prefix.1) #61
  br i1 %_16, label %bb77, label %bb19

bb22:                                             ; preds = %bb14
  %4 = getelementptr inbounds i8, ptr %self, i64 8
  %_24 = load i64, ptr %4, align 8, !noundef !48
  %_22.not = icmp ult i64 %width.sroa.0.1, %_24
  br i1 %_22.not, label %bb24, label %bb23

bb19:                                             ; preds = %bb16
  %5 = getelementptr inbounds i8, ptr %self, i64 32
  %_70.0 = load ptr, ptr %5, align 8, !nonnull !48, !align !63, !noundef !48
  %6 = getelementptr inbounds i8, ptr %self, i64 40
  %_70.1 = load ptr, ptr %6, align 8, !nonnull !48, !align !64, !noundef !48
  %7 = getelementptr inbounds i8, ptr %_70.1, i64 24
  %8 = load ptr, ptr %7, align 8, !invariant.load !48, !nonnull !48
  %9 = tail call noundef zeroext i1 %8(ptr noundef nonnull align 1 %_70.0, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1) #61
  br label %bb77

bb24:                                             ; preds = %bb22
  %_2.i33 = and i32 %_3.i29, 8
  %_0.i34.not = icmp eq i32 %_2.i33, 0
  br i1 %_0.i34.not, label %bb33, label %bb32

bb23:                                             ; preds = %bb22
  %_26 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral12write_prefix17hb048e44c3a2cb8deE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i32 noundef %sign.sroa.0.0, ptr noalias noundef readonly align 1 %prefix.sroa.0.0, i64 %prefix.1) #61
  br i1 %_26, label %bb77, label %bb27

bb33:                                             ; preds = %bb24
  %_58 = sub i64 %_24, %width.sroa.0.1
  %10 = tail call fastcc { i64, i32 } @_ZN4core3fmt9Formatter7padding17h3199a7915f33abd3E(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i64 noundef %_58, i8 noundef 1) #61
  %11 = extractvalue { i64, i32 } %10, 0
  %12 = extractvalue { i64, i32 } %10, 1
  %13 = icmp eq i32 %12, 1114112
  br i1 %13, label %bb77, label %bb58

bb32:                                             ; preds = %bb24
  %_35 = getelementptr inbounds i8, ptr %self, i64 48
  %_0.i.i = load i32, ptr %_35, align 8, !range !65, !alias.scope !66, !noundef !48
  store i32 48, ptr %_35, align 8, !alias.scope !66
  %_37 = getelementptr inbounds i8, ptr %self, i64 56
  %_0.i.i35 = load i8, ptr %_37, align 8, !range !69, !alias.scope !70, !noundef !48
  store i8 1, ptr %_37, align 8, !alias.scope !70
  %_39 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral12write_prefix17hb048e44c3a2cb8deE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i32 noundef %sign.sroa.0.0, ptr noalias noundef readonly align 1 %prefix.sroa.0.0, i64 %prefix.1) #61
  br i1 %_39, label %bb77, label %bb38

bb58:                                             ; preds = %bb33
  %_63 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral12write_prefix17hb048e44c3a2cb8deE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i32 noundef %sign.sroa.0.0, ptr noalias noundef readonly align 1 %prefix.sroa.0.0, i64 %prefix.1) #61
  br i1 %_63, label %bb77, label %bb63

bb63:                                             ; preds = %bb58
  %14 = getelementptr inbounds i8, ptr %self, i64 32
  %_73.0 = load ptr, ptr %14, align 8, !nonnull !48, !align !63, !noundef !48
  %15 = getelementptr inbounds i8, ptr %self, i64 40
  %_73.1 = load ptr, ptr %15, align 8, !nonnull !48, !align !64, !noundef !48
  %16 = getelementptr inbounds i8, ptr %_73.1, i64 24
  %17 = load ptr, ptr %16, align 8, !invariant.load !48, !nonnull !48
  %_68 = tail call noundef zeroext i1 %17(ptr noundef nonnull align 1 %_73.0, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1) #61
  br i1 %_68, label %bb77, label %bb68

bb68:                                             ; preds = %bb63
  %18 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt11PostPadding5write17ha2e45b2602c45980E(i64 noundef %11, i32 noundef %12, ptr noalias noundef nonnull align 8 dereferenceable(64) %self) #61
  br label %bb77

bb38:                                             ; preds = %bb32
  %_45 = sub i64 %_24, %width.sroa.0.1
  %19 = tail call fastcc { i64, i32 } @_ZN4core3fmt9Formatter7padding17h3199a7915f33abd3E(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i64 noundef %_45, i8 noundef 1) #61
  %20 = extractvalue { i64, i32 } %19, 0
  %21 = extractvalue { i64, i32 } %19, 1
  %22 = icmp eq i32 %21, 1114112
  br i1 %22, label %bb77, label %bb43

bb43:                                             ; preds = %bb38
  %23 = getelementptr inbounds i8, ptr %self, i64 32
  %_72.0 = load ptr, ptr %23, align 8, !nonnull !48, !align !63, !noundef !48
  %24 = getelementptr inbounds i8, ptr %self, i64 40
  %_72.1 = load ptr, ptr %24, align 8, !nonnull !48, !align !64, !noundef !48
  %25 = getelementptr inbounds i8, ptr %_72.1, i64 24
  %26 = load ptr, ptr %25, align 8, !invariant.load !48, !nonnull !48
  %_50 = tail call noundef zeroext i1 %26(ptr noundef nonnull align 1 %_72.0, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1) #61
  br i1 %_50, label %bb77, label %bb48

bb48:                                             ; preds = %bb43
  %_53 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt11PostPadding5write17ha2e45b2602c45980E(i64 noundef %20, i32 noundef %21, ptr noalias noundef nonnull align 8 dereferenceable(64) %self) #61
  br i1 %_53, label %bb77, label %bb53

bb53:                                             ; preds = %bb48
  store i32 %_0.i.i, ptr %_35, align 8
  store i8 %_0.i.i35, ptr %_37, align 8
  br label %bb77

bb27:                                             ; preds = %bb23
  %27 = getelementptr inbounds i8, ptr %self, i64 32
  %_71.0 = load ptr, ptr %27, align 8, !nonnull !48, !align !63, !noundef !48
  %28 = getelementptr inbounds i8, ptr %self, i64 40
  %_71.1 = load ptr, ptr %28, align 8, !nonnull !48, !align !64, !noundef !48
  %29 = getelementptr inbounds i8, ptr %_71.1, i64 24
  %30 = load ptr, ptr %29, align 8, !invariant.load !48, !nonnull !48
  %31 = tail call noundef zeroext i1 %30(ptr noundef nonnull align 1 %_71.0, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1) #61
  br label %bb77

bb77:                                             ; preds = %bb27, %bb53, %bb48, %bb43, %bb38, %bb68, %bb63, %bb58, %bb32, %bb33, %bb23, %bb19, %bb16
  %_0.sroa.0.2.off0 = phi i1 [ %31, %bb27 ], [ false, %bb53 ], [ %18, %bb68 ], [ %9, %bb19 ], [ true, %bb16 ], [ true, %bb33 ], [ true, %bb58 ], [ true, %bb63 ], [ true, %bb32 ], [ true, %bb38 ], [ true, %bb43 ], [ true, %bb48 ], [ true, %bb23 ]
  ret i1 %_0.sroa.0.2.off0
}

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #3

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef i64 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h524453593279f8b9E"(ptr noundef nonnull %0, ptr noundef %1) unnamed_addr #8 {
start:
  %2 = icmp ne ptr %1, null
  tail call void @llvm.assume(i1 %2)
  %3 = ptrtoint ptr %1 to i64
  %4 = ptrtoint ptr %0 to i64
  %5 = sub nuw i64 %3, %4
  %_2.i = icmp ult i64 %5, 32
  br i1 %_2.i, label %bb2.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %6 = tail call noundef i64 @_ZN4core3str5count14do_count_chars17h155051f03e85a745E(ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %5) #61
  br label %_ZN4core3str5count11count_chars17he2b9ec2bbbf90e30E.exit

bb2.i:                                            ; preds = %start
  %7 = tail call noundef i64 @_ZN4core3str5count23char_count_general_case17h09d74afd6667dee7E(ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %5) #61
  br label %_ZN4core3str5count11count_chars17he2b9ec2bbbf90e30E.exit

_ZN4core3str5count11count_chars17he2b9ec2bbbf90e30E.exit: ; preds = %bb2.i, %bb4.i
  %_0.sroa.0.0.i = phi i64 [ %7, %bb2.i ], [ %6, %bb4.i ]
  ret i64 %_0.sroa.0.0.i
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral12write_prefix17hb048e44c3a2cb8deE(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f, i32 noundef %0, ptr noalias noundef readonly align 1 %1, i64 %2) unnamed_addr #10 {
start:
  %3 = icmp eq i32 %0, 1114112
  br i1 %3, label %bb8, label %bb1

bb1:                                              ; preds = %start
  %4 = getelementptr inbounds i8, ptr %f, i64 32
  %_11.0 = load ptr, ptr %4, align 8, !nonnull !48, !align !63, !noundef !48
  %5 = getelementptr inbounds i8, ptr %f, i64 40
  %_11.1 = load ptr, ptr %5, align 8, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_11.1, i64 32
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !nonnull !48
  %_7 = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_11.0, i32 noundef %0) #61
  br i1 %_7, label %bb11, label %bb8

bb8:                                              ; preds = %bb1, %start
  %8 = icmp eq ptr %1, null
  br i1 %8, label %bb11, label %bb9

bb11:                                             ; preds = %bb9, %bb8, %bb1
  %_0.sroa.0.0.off0 = phi i1 [ %13, %bb9 ], [ false, %bb8 ], [ true, %bb1 ]
  ret i1 %_0.sroa.0.0.off0

bb9:                                              ; preds = %bb8
  %9 = getelementptr inbounds i8, ptr %f, i64 32
  %_12.0 = load ptr, ptr %9, align 8, !nonnull !48, !align !63, !noundef !48
  %10 = getelementptr inbounds i8, ptr %f, i64 40
  %_12.1 = load ptr, ptr %10, align 8, !nonnull !48, !align !64, !noundef !48
  %11 = getelementptr inbounds i8, ptr %_12.1, i64 24
  %12 = load ptr, ptr %11, align 8, !invariant.load !48, !nonnull !48
  %13 = tail call noundef zeroext i1 %12(ptr noundef nonnull align 1 %_12.0, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %2) #61
  br label %bb11
}

; Function Attrs: minsize nounwind optsize
define internal fastcc { i64, i32 } @_ZN4core3fmt9Formatter7padding17h3199a7915f33abd3E(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %self, i64 noundef %padding, i8 noundef %default) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 56
  %1 = load i8, ptr %0, align 8, !range !69, !noundef !48
  switch i8 %1, label %default.unreachable8 [
    i8 0, label %bb9
    i8 1, label %bb8
    i8 2, label %bb6
    i8 3, label %bb3
  ]

default.unreachable8:                             ; preds = %start
  unreachable

bb3:                                              ; preds = %start
  %switch = icmp eq i8 %default, 0
  br i1 %switch, label %bb9, label %bb8

bb8:                                              ; preds = %bb3, %start
  br label %bb9

bb6:                                              ; preds = %start
  %_91 = lshr i64 %padding, 1
  %_11 = add i64 %padding, 1
  %_102 = lshr i64 %_11, 1
  br label %bb9

bb9:                                              ; preds = %bb6, %bb8, %bb3, %start
  %_25.sroa.0.0 = phi i64 [ %_91, %bb6 ], [ %padding, %bb8 ], [ 0, %bb3 ], [ 0, %start ]
  %_26.sroa.0.0 = phi i64 [ %_102, %bb6 ], [ 0, %bb8 ], [ %padding, %bb3 ], [ %padding, %start ]
  %2 = getelementptr inbounds i8, ptr %self, i64 32
  %_24.0 = load ptr, ptr %2, align 8, !nonnull !48, !align !63
  %3 = getelementptr inbounds i8, ptr %self, i64 40
  %_24.1 = load ptr, ptr %3, align 8, !nonnull !48, !align !64
  %4 = getelementptr inbounds i8, ptr %self, i64 48
  %_20 = load i32, ptr %4, align 8, !range !65
  %5 = getelementptr inbounds i8, ptr %_24.1, i64 32
  br label %bb11

bb11:                                             ; preds = %bb13, %bb9
  %iter.sroa.0.0 = phi i64 [ 0, %bb9 ], [ %_0.i.i.i.i, %bb13 ]
  %exitcond.not = icmp eq i64 %iter.sroa.0.0, %_25.sroa.0.0
  br i1 %exitcond.not, label %bb21, label %bb13

bb13:                                             ; preds = %bb11
  %_0.i.i.i.i = add i64 %iter.sroa.0.0, 1
  %6 = load ptr, ptr %5, align 8, !invariant.load !48, !nonnull !48
  %_19 = tail call noundef zeroext i1 %6(ptr noundef nonnull align 1 %_24.0, i32 noundef %_20) #61
  br i1 %_19, label %bb21, label %bb11

bb21:                                             ; preds = %bb13, %bb11
  %_0.sroa.3.0 = phi i32 [ %_20, %bb11 ], [ 1114112, %bb13 ]
  %7 = insertvalue { i64, i32 } poison, i64 %_26.sroa.0.0, 0
  %8 = insertvalue { i64, i32 } %7, i32 %_0.sroa.3.0, 1
  ret { i64, i32 } %8
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt11PostPadding5write17ha2e45b2602c45980E(i64 noundef %self.0, i32 noundef %self.1, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_14.0 = load ptr, ptr %0, align 8, !nonnull !48, !align !63
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_14.1 = load ptr, ptr %1, align 8, !nonnull !48, !align !64
  %2 = getelementptr inbounds i8, ptr %_14.1, i64 32
  br label %bb2

bb2:                                              ; preds = %bb5, %start
  %iter.sroa.0.0 = phi i64 [ 0, %start ], [ %_0.i.i.i.i, %bb5 ]
  %exitcond.not = icmp eq i64 %iter.sroa.0.0, %self.0
  br i1 %exitcond.not, label %bb12, label %bb5

bb5:                                              ; preds = %bb2
  %_0.i.i.i.i = add i64 %iter.sroa.0.0, 1
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !nonnull !48
  %_11 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_14.0, i32 noundef %self.1) #61
  br i1 %_11, label %bb12, label %bb2

bb12:                                             ; preds = %bb5, %bb2
  %_0.i.i.i = icmp ult i64 %iter.sroa.0.0, %self.0
  ret i1 %_0.i.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i64 @_ZN4core3str5count14do_count_chars17h155051f03e85a745E(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %_5 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8align_to17h7bd530a563354855E"(ptr noalias nocapture noundef nonnull sret([48 x i8]) align 8 dereferenceable(48) %_5, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %head.0 = load ptr, ptr %_5, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_5, i64 8
  %head.1 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_5, i64 16
  %body.0 = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_5, i64 24
  %body.1 = load i64, ptr %2, align 8, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_5, i64 32
  %tail.0 = load ptr, ptr %3, align 8, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_5, i64 40
  %tail.1 = load i64, ptr %4, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_5)
  %_0.i = icmp eq i64 %body.1, 0
  %_10 = icmp ugt i64 %head.1, 8
  %or.cond = or i1 %_10, %_0.i
  %5 = icmp ugt i64 %tail.1, 8
  %or.cond10 = or i1 %or.cond, %5
  br i1 %or.cond10, label %bb10, label %bb13

bb13:                                             ; preds = %start
  %_15 = tail call noundef i64 @_ZN4core3str5count23char_count_general_case17h09d74afd6667dee7E(ptr noalias noundef nonnull readonly align 1 %head.0, i64 noundef %head.1) #61
  %_16 = tail call noundef i64 @_ZN4core3str5count23char_count_general_case17h09d74afd6667dee7E(ptr noalias noundef nonnull readonly align 1 %tail.0, i64 noundef %tail.1) #61
  %6 = add i64 %_16, %_15
  br label %bb18

bb10:                                             ; preds = %start
  %7 = tail call noundef i64 @_ZN4core3str5count23char_count_general_case17h09d74afd6667dee7E(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  br label %bb46

bb18:                                             ; preds = %bb27, %bb13
  %iter.sroa.0.0 = phi ptr [ %body.0, %bb13 ], [ %_0.i.i.i.i.i, %bb27 ]
  %iter.sroa.5.0 = phi i64 [ %body.1, %bb13 ], [ %_10.i.i.i.i, %bb27 ]
  %total.sroa.0.0 = phi i64 [ %6, %bb13 ], [ %9, %bb27 ]
  %_0.i.i = icmp eq i64 %iter.sroa.5.0, 0
  br i1 %_0.i.i, label %bb46, label %bb21

bb21:                                             ; preds = %bb18
  %_0.sroa.0.0.sroa.speculated.i.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %iter.sroa.5.0, i64 192)
  %_10.i.i.i.i = sub nuw i64 %iter.sroa.5.0, %_0.sroa.0.0.sroa.speculated.i.i.i.i
  %8 = lshr i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i, 2
  %_0.i.i.i.i = getelementptr inbounds [4 x i64], ptr %iter.sroa.0.0, i64 %8
  br label %bb24

bb24.loopexit:                                    ; preds = %bb29
  %_3.i.i.i.i = getelementptr inbounds [4 x i64], ptr %iter1.sroa.0.0, i64 1
  br label %bb24

bb24:                                             ; preds = %bb24.loopexit, %bb21
  %iter1.sroa.0.0 = phi ptr [ %iter.sroa.0.0, %bb21 ], [ %_3.i.i.i.i, %bb24.loopexit ]
  %counts.sroa.0.0 = phi i64 [ 0, %bb21 ], [ %counts.sroa.0.1, %bb24.loopexit ]
  %_0.i.i11 = icmp eq ptr %iter1.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i11, label %bb27, label %bb29

bb27:                                             ; preds = %bb24
  %_0.i.i.i.i.i = getelementptr inbounds i64, ptr %iter.sroa.0.0, i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i
  %_10.i.i = and i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i, 3
  %_3.i = and i64 %counts.sroa.0.0, 71777214294589695
  %_5.i13 = lshr i64 %counts.sroa.0.0, 8
  %_4.i = and i64 %_5.i13, 71777214294589695
  %pair_sum.i = add nuw nsw i64 %_4.i, %_3.i
  %_0.i.i14 = mul i64 %pair_sum.i, 281479271743489
  %_0.i15 = lshr i64 %_0.i.i14, 48
  %9 = add i64 %_0.i15, %total.sroa.0.0
  %_0.i16 = icmp eq i64 %_10.i.i, 0
  br i1 %_0.i16, label %bb18, label %bb37

bb37:                                             ; preds = %bb27
  %_71.i.le = and i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i, 252
  %_0.i.i.i.le = getelementptr inbounds i64, ptr %iter.sroa.0.0, i64 %_71.i.le
  %_0.i.i.i.i18 = getelementptr inbounds i64, ptr %_0.i.i.i.le, i64 %_10.i.i
  br label %bb39

bb39:                                             ; preds = %bb41, %bb37
  %iter4.sroa.0.0 = phi ptr [ %_0.i.i.i.le, %bb37 ], [ %_3.i.i.i.i23, %bb41 ]
  %counts3.sroa.0.0 = phi i64 [ 0, %bb37 ], [ %12, %bb41 ]
  %_0.i.i21 = icmp eq ptr %iter4.sroa.0.0, %_0.i.i.i.i18
  %10 = icmp eq ptr %iter4.sroa.0.0, null
  %or.cond57 = or i1 %_0.i.i21, %10
  br i1 %or.cond57, label %bb42, label %bb41

bb42:                                             ; preds = %bb39
  %_3.i25 = and i64 %counts3.sroa.0.0, 71777214294589695
  %_5.i26 = lshr i64 %counts3.sroa.0.0, 8
  %_4.i27 = and i64 %_5.i26, 71777214294589695
  %pair_sum.i28 = add nuw nsw i64 %_4.i27, %_3.i25
  %_0.i.i29 = mul i64 %pair_sum.i28, 281479271743489
  %_0.i30 = lshr i64 %_0.i.i29, 48
  %11 = add i64 %_0.i30, %9
  br label %bb46

bb41:                                             ; preds = %bb39
  %_3.i.i.i.i23 = getelementptr inbounds i64, ptr %iter4.sroa.0.0, i64 1
  %word = load i64, ptr %iter4.sroa.0.0, align 8, !noundef !48
  %_4.i31 = xor i64 %word, -1
  %_3.i32 = lshr i64 %_4.i31, 7
  %_5.i33 = lshr i64 %word, 6
  %_2.i = or i64 %_3.i32, %_5.i33
  %_0.i34 = and i64 %_2.i, 72340172838076673
  %12 = add i64 %_0.i34, %counts3.sroa.0.0
  br label %bb39

bb46:                                             ; preds = %bb42, %bb18, %bb10
  %_0.sroa.0.0 = phi i64 [ %7, %bb10 ], [ %11, %bb42 ], [ %total.sroa.0.0, %bb18 ]
  ret i64 %_0.sroa.0.0

bb29:                                             ; preds = %bb31, %bb24
  %iter2.sroa.0.0.idx = phi i64 [ %iter2.sroa.0.0.add, %bb31 ], [ 0, %bb24 ]
  %counts.sroa.0.1 = phi i64 [ %13, %bb31 ], [ %counts.sroa.0.0, %bb24 ]
  %_0.i.i37 = icmp eq i64 %iter2.sroa.0.0.idx, 32
  br i1 %_0.i.i37, label %bb24.loopexit, label %bb31

bb31:                                             ; preds = %bb29
  %iter2.sroa.0.0.ptr = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 %iter2.sroa.0.0.idx
  %iter2.sroa.0.0.add = add nuw nsw i64 %iter2.sroa.0.0.idx, 8
  %word5 = load i64, ptr %iter2.sroa.0.0.ptr, align 8, !noundef !48
  %_4.i42 = xor i64 %word5, -1
  %_3.i43 = lshr i64 %_4.i42, 7
  %_5.i44 = lshr i64 %word5, 6
  %_2.i45 = or i64 %_3.i43, %_5.i44
  %_0.i46 = and i64 %_2.i45, 72340172838076673
  %13 = add i64 %_0.i46, %counts.sroa.0.1
  br label %bb29
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define dso_local noundef i64 @_ZN4core3str5count23char_count_general_case17h09d74afd6667dee7E(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #11 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %s.0, i64 %s.1
  %_0.i.i = tail call noundef i64 @"_ZN56_$LT$usize$u20$as$u20$core..iter..traits..accum..Sum$GT$3sum17ha2d2b34a0fa19f73E"(ptr noundef nonnull %s.0, ptr noundef nonnull %_0.i.i.i) #61
  ret i64 %_0.i.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define dso_local noundef i64 @"_ZN56_$LT$usize$u20$as$u20$core..iter..traits..accum..Sum$GT$3sum17ha2d2b34a0fa19f73E"(ptr noundef nonnull %iter.0, ptr noundef %iter.1) unnamed_addr #11 {
start:
  %_0 = tail call noundef i64 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hdbe0768d0221039cE"(ptr noundef nonnull %iter.0, ptr noundef %iter.1, i64 noundef 0) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define dso_local noundef i64 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hdbe0768d0221039cE"(ptr noundef nonnull %self.0, ptr noundef %self.1, i64 noundef %init) unnamed_addr #11 {
start:
  %0 = icmp ne ptr %self.1, null
  tail call void @llvm.assume(i1 %0)
  %_0.i5.i = icmp eq ptr %self.0, %self.1
  br i1 %_0.i5.i, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17ha90a8935fa5a7f38E.exit", label %bb8.i

bb8.i:                                            ; preds = %start
  %1 = ptrtoint ptr %self.1 to i64
  %2 = ptrtoint ptr %self.0 to i64
  %3 = sub nuw i64 %1, %2
  br label %bb15.i

bb15.i:                                           ; preds = %bb15.i, %bb8.i
  %acc.sroa.0.0.i = phi i64 [ %init, %bb8.i ], [ %_4.0.i.i.i, %bb15.i ]
  %i.sroa.0.0.i = phi i64 [ 0, %bb8.i ], [ %_0.i.i, %bb15.i ]
  %_3.i.i = getelementptr inbounds i8, ptr %self.0, i64 %i.sroa.0.0.i
  %byte.i.i.i.i = load i8, ptr %_3.i.i, align 1, !alias.scope !73, !noalias !78, !noundef !48
  %_0.i.i.i.i.i = icmp sgt i8 %byte.i.i.i.i, -65
  %_0.i.i.i = zext i1 %_0.i.i.i.i.i to i64
  %_4.0.i.i.i = add i64 %acc.sroa.0.0.i, %_0.i.i.i
  %_0.i.i = add nuw i64 %i.sroa.0.0.i, 1
  %_34.i = icmp eq i64 %_0.i.i, %3
  br i1 %_34.i, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17ha90a8935fa5a7f38E.exit", label %bb15.i

"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17ha90a8935fa5a7f38E.exit": ; preds = %bb15.i, %start
  %_0.sroa.0.0.i = phi i64 [ %init, %start ], [ %_4.0.i.i.i, %bb15.i ]
  ret i64 %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8align_to17h7bd530a563354855E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([48 x i8]) align 8 dereferenceable(48) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #2 {
start:
  %_15 = alloca [32 x i8], align 8
  %addr.i = ptrtoint ptr %self.0 to i64
  %_9.i = add i64 %addr.i, 7
  %aligned_address.i = and i64 %_9.i, -8
  %byte_offset.i = sub i64 %aligned_address.i, %addr.i
  %_12.i = icmp ult i64 %byte_offset.i, 8
  tail call void @llvm.assume(i1 %_12.i)
  %_9 = icmp ugt i64 %byte_offset.i, %self.1
  br i1 %_9, label %bb17, label %bb8

bb8:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_15)
  call fastcc void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8split_at17ha726fcb5f9429940E"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %_15, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %byte_offset.i) #61
  %left.0 = load ptr, ptr %_15, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_15, i64 8
  %left.1 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_15, i64 16
  %rest.0 = load ptr, ptr %1, align 8, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_15, i64 24
  %rest.1 = load i64, ptr %2, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_15)
  %_92.i = lshr i64 %rest.1, 3
  %ts_len.i = and i64 %rest.1, 7
  %_25 = and i64 %rest.1, -8
  %_0.i = getelementptr inbounds i8, ptr %rest.0, i64 %_25
  br label %bb17

bb17:                                             ; preds = %bb8, %start
  %left.0.sink = phi ptr [ %left.0, %bb8 ], [ %self.0, %start ]
  %left.1.sink = phi i64 [ %left.1, %bb8 ], [ %self.1, %start ]
  %rest.0.sink = phi ptr [ %rest.0, %bb8 ], [ inttoptr (i64 8 to ptr), %start ]
  %_92.i.sink = phi i64 [ %_92.i, %bb8 ], [ 0, %start ]
  %_0.i.sink = phi ptr [ %_0.i, %bb8 ], [ inttoptr (i64 1 to ptr), %start ]
  %ts_len.i.sink = phi i64 [ %ts_len.i, %bb8 ], [ 0, %start ]
  store ptr %left.0.sink, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %left.1.sink, ptr %3, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %rest.0.sink, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_92.i.sink, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 32
  store ptr %_0.i.sink, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 %ts_len.i.sink, ptr %7, align 8
  ret void
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8split_at17ha726fcb5f9429940E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %pair, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %mid) unnamed_addr #8 {
start:
  %_6 = alloca [48 x i8], align 8
  %_3.not.i = icmp ugt i64 %mid, %self.1
  br i1 %_3.not.i, label %bb3, label %bb4

bb3:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_6)
  store ptr @alloc_2b3e40161faa82f936e1f97ea2aea002, ptr %_6, align 8, !alias.scope !81, !noalias !84
  %0 = getelementptr inbounds i8, ptr %_6, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !81, !noalias !84
  %1 = getelementptr inbounds i8, ptr %_6, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !81, !noalias !84
  %2 = getelementptr inbounds i8, ptr %_6, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %2, align 8, !alias.scope !81, !noalias !84
  %3 = getelementptr inbounds i8, ptr %_6, i64 24
  store i64 0, ptr %3, align 8, !alias.scope !81, !noalias !84
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_6, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_deedd3d300897306490156b7c8cc8ea2) #62
  unreachable

bb4:                                              ; preds = %start
  %_0.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %mid
  %_10.i.i = sub nuw i64 %self.1, %mid
  store ptr %self.0, ptr %pair, align 8
  %_3.sroa.5.0.pair.sroa_idx = getelementptr inbounds i8, ptr %pair, i64 8
  store i64 %mid, ptr %_3.sroa.5.0.pair.sroa_idx, align 8
  %_3.sroa.6.0.pair.sroa_idx = getelementptr inbounds i8, ptr %pair, i64 16
  store ptr %_0.i.i.i, ptr %_3.sroa.6.0.pair.sroa_idx, align 8
  %_3.sroa.7.0.pair.sroa_idx = getelementptr inbounds i8, ptr %pair, i64 24
  store i64 %_10.i.i, ptr %_3.sroa.7.0.pair.sroa_idx, align 8
  ret void
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core5slice5index26slice_start_index_len_fail17h2fc82cf7a08c910bE(i64 noundef %index, i64 noundef %len, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call fastcc void @_ZN4core5slice5index29slice_start_index_len_fail_rt17hba3e98e707bf6d6dE(i64 noundef %index, i64 noundef %len, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: inlinehint minsize noreturn nounwind optsize
define internal fastcc void @_ZN4core5slice5index29slice_start_index_len_fail_rt17hba3e98e707bf6d6dE(i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #12 {
start:
  %_8 = alloca [32 x i8], align 8
  %_4 = alloca [48 x i8], align 8
  %len = alloca [8 x i8], align 8
  %index = alloca [8 x i8], align 8
  store i64 %0, ptr %index, align 8
  store i64 %1, ptr %len, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_4)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  store ptr %index, ptr %_8, align 8
  %_9.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_9.sroa.4.0._8.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1
  store ptr %len, ptr %3, align 8
  %_11.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_11.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_9bc074060be13edfb8b292784c5cc33c, ptr %_4, align 8, !alias.scope !86, !noalias !89
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  store i64 2, ptr %4, align 8, !alias.scope !86, !noalias !89
  %5 = getelementptr inbounds i8, ptr %_4, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !86, !noalias !89
  %6 = getelementptr inbounds i8, ptr %_4, i64 16
  store ptr %_8, ptr %6, align 8, !alias.scope !86, !noalias !89
  %7 = getelementptr inbounds i8, ptr %_4, i64 24
  store i64 2, ptr %7, align 8, !alias.scope !86, !noalias !89
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias nocapture noundef align 8 dereferenceable(784) %self, i64 noundef %shift) unnamed_addr #2 {
start:
  %0 = and i64 %shift, 63
  %_10 = load i64, ptr %self, align 8
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  br label %bb1

bb1:                                              ; preds = %bb4, %start
  %n.sroa.0.0 = phi i64 [ 0, %start ], [ %11, %bb4 ]
  %read_index.sroa.0.0 = phi i64 [ 0, %start ], [ %12, %bb4 ]
  %_6 = lshr i64 %n.sroa.0.0, %0
  %2 = icmp eq i64 %_6, 0
  br i1 %2, label %bb2, label %bb12

bb2:                                              ; preds = %bb1
  %exitcond.not = icmp eq i64 %read_index.sroa.0.0, %_10
  br i1 %exitcond.not, label %bb5, label %bb3

bb5:                                              ; preds = %bb2
  %3 = icmp eq i64 %n.sroa.0.0, 0
  br i1 %3, label %bb31, label %bb8

bb3:                                              ; preds = %bb2
  %exitcond50.not = icmp eq i64 %read_index.sroa.0.0, 768
  br i1 %exitcond50.not, label %panic, label %bb4

bb8:                                              ; preds = %bb9, %bb5
  %n.sroa.0.1 = phi i64 [ %5, %bb9 ], [ %n.sroa.0.0, %bb5 ]
  %read_index.sroa.0.1 = phi i64 [ %6, %bb9 ], [ %_10, %bb5 ]
  %_18 = lshr i64 %n.sroa.0.1, %0
  %4 = icmp eq i64 %_18, 0
  br i1 %4, label %bb9, label %bb12

bb9:                                              ; preds = %bb8
  %5 = mul i64 %n.sroa.0.1, 10
  %6 = add i64 %read_index.sroa.0.1, 1
  br label %bb8

bb12:                                             ; preds = %bb8, %bb1
  %n.sroa.0.2 = phi i64 [ %n.sroa.0.1, %bb8 ], [ %n.sroa.0.0, %bb1 ]
  %read_index.sroa.0.2 = phi i64 [ %read_index.sroa.0.1, %bb8 ], [ %read_index.sroa.0.0, %bb1 ]
  %_21 = trunc i64 %read_index.sroa.0.2 to i32
  %7 = getelementptr inbounds i8, ptr %self, i64 776
  %8 = load i32, ptr %7, align 8, !noundef !48
  %reass.sub = sub i32 %8, %_21
  %9 = add i32 %reass.sub, 1
  store i32 %9, ptr %7, align 8
  %_23 = icmp slt i32 %9, -2047
  br i1 %_23, label %bb13, label %bb14

bb4:                                              ; preds = %bb3
  %_11 = mul i64 %n.sroa.0.0, 10
  %10 = getelementptr inbounds [768 x i8], ptr %1, i64 0, i64 %read_index.sroa.0.0
  %_14 = load i8, ptr %10, align 1, !noundef !48
  %_13 = zext i8 %_14 to i64
  %11 = add i64 %_11, %_13
  %12 = add nuw nsw i64 %read_index.sroa.0.0, 1
  br label %bb1

panic:                                            ; preds = %bb3
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 768, i64 noundef 768, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_662d9eb78827665e7e88ee100d47de5b) #62
  unreachable

bb14:                                             ; preds = %bb12
  %notmask = shl nsw i64 -1, %0
  %mask = xor i64 %notmask, -1
  %13 = tail call i64 @llvm.usub.sat.i64(i64 %_10, i64 %read_index.sroa.0.2)
  %14 = tail call i64 @llvm.usub.sat.i64(i64 768, i64 %read_index.sroa.0.2)
  br label %bb15

bb13:                                             ; preds = %bb12
  store i64 0, ptr %self, align 8
  store i32 0, ptr %7, align 8
  %15 = getelementptr inbounds i8, ptr %self, i64 780
  store i8 0, ptr %15, align 4
  br label %bb31

bb15:                                             ; preds = %bb18, %bb14
  %n.sroa.0.3 = phi i64 [ %n.sroa.0.2, %bb14 ], [ %22, %bb18 ]
  %write_index.sroa.0.0 = phi i64 [ 0, %bb14 ], [ %24, %bb18 ]
  %read_index.sroa.0.3 = phi i64 [ %read_index.sroa.0.2, %bb14 ], [ %20, %bb18 ]
  %exitcond51.not = icmp eq i64 %write_index.sroa.0.0, %13
  br i1 %exitcond51.not, label %bb20.preheader, label %bb16

bb20.preheader:                                   ; preds = %bb15
  %16 = getelementptr inbounds i8, ptr %self, i64 780
  br label %bb20.outer

bb20.outer:                                       ; preds = %bb23, %bb20.preheader
  %n.sroa.0.4.ph = phi i64 [ %17, %bb23 ], [ %n.sroa.0.3, %bb20.preheader ]
  %write_index.sroa.0.1.ph = phi i64 [ %19, %bb23 ], [ %13, %bb20.preheader ]
  %_49 = icmp ult i64 %write_index.sroa.0.1.ph, 768
  br label %bb20

bb16:                                             ; preds = %bb15
  %exitcond53.not = icmp eq i64 %write_index.sroa.0.0, %14
  br i1 %exitcond53.not, label %panic3, label %bb18

bb20:                                             ; preds = %bb20.backedge, %bb20.outer
  %n.sroa.0.4 = phi i64 [ %n.sroa.0.4.ph, %bb20.outer ], [ %17, %bb20.backedge ]
  %_42.not = icmp eq i64 %n.sroa.0.4, 0
  br i1 %_42.not, label %bb28, label %bb21

bb28:                                             ; preds = %bb20
  store i64 %write_index.sroa.0.1.ph, ptr %self, align 8
  tail call fastcc void @_ZN4core3num7dec2flt7decimal7Decimal4trim17h6dc19812a87b7cceE(ptr noalias noundef nonnull align 8 dereferenceable(784) %self) #61
  br label %bb31

bb21:                                             ; preds = %bb20
  %_45 = lshr i64 %n.sroa.0.4, %0
  %new_digit = trunc i64 %_45 to i8
  %_47 = and i64 %n.sroa.0.4, %mask
  %17 = mul i64 %_47, 10
  br i1 %_49, label %bb23, label %bb24

bb31:                                             ; preds = %bb28, %bb13, %bb5
  ret void

bb24:                                             ; preds = %bb21
  %_53.not = icmp eq i8 %new_digit, 0
  br i1 %_53.not, label %bb20.backedge, label %bb25

bb20.backedge:                                    ; preds = %bb25, %bb24
  br label %bb20

bb25:                                             ; preds = %bb24
  store i8 1, ptr %16, align 4
  br label %bb20.backedge

bb23:                                             ; preds = %bb21
  %18 = getelementptr inbounds [768 x i8], ptr %1, i64 0, i64 %write_index.sroa.0.1.ph
  store i8 %new_digit, ptr %18, align 1
  %19 = add nuw nsw i64 %write_index.sroa.0.1.ph, 1
  br label %bb20.outer

panic3:                                           ; preds = %bb16
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %read_index.sroa.0.3, i64 noundef 768, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b28b0f698ce61834a3dd85977d52a71b) #62
  unreachable

bb18:                                             ; preds = %bb16
  %_31 = lshr i64 %n.sroa.0.3, %0
  %new_digit2 = trunc i64 %_31 to i8
  %20 = add nuw nsw i64 %read_index.sroa.0.3, 1
  %_34 = and i64 %n.sroa.0.3, %mask
  %_33 = mul i64 %_34, 10
  %21 = getelementptr inbounds [768 x i8], ptr %1, i64 0, i64 %read_index.sroa.0.3
  %_37 = load i8, ptr %21, align 1, !noundef !48
  %_36 = zext i8 %_37 to i64
  %22 = add i64 %_33, %_36
  %23 = getelementptr inbounds [768 x i8], ptr %1, i64 0, i64 %write_index.sroa.0.0
  store i8 %new_digit2, ptr %23, align 1
  %24 = add nuw nsw i64 %write_index.sroa.0.0, 1
  br label %bb15
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.usub.sat.i64(i64, i64) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7dec2flt7decimal13parse_decimal17h53232a11f5faf84cE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([784 x i8]) align 8 dereferenceable(784) %_0, ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %1) unnamed_addr #2 {
start:
  %_6.i = alloca [8 x i8], align 8
  %tmp.i = alloca [8 x i8], align 8
  %exp_num = alloca [4 x i8], align 4
  %d = alloca [784 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 784, ptr nonnull %d)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(781) %d, i8 0, i64 781, i1 false), !alias.scope !92
  %scevgep = getelementptr i8, ptr %0, i64 %1
  br label %bb2

bb2:                                              ; preds = %bb5, %start
  %s.sroa.24.0 = phi i64 [ %1, %start ], [ %_8.1.i, %bb5 ]
  %s.sroa.0.0 = phi ptr [ %0, %start ], [ %_8.0.i, %bb5 ]
  %_3.not.i = icmp eq i64 %s.sroa.24.0, 0
  br i1 %_3.not.i, label %bb6, label %bb4

bb4:                                              ; preds = %bb2
  %2 = load i8, ptr %s.sroa.0.0, align 1, !noundef !48
  %3 = icmp eq i8 %2, 48
  br i1 %3, label %bb5, label %bb6

bb6:                                              ; preds = %bb4, %bb2
  %s.sroa.0.0.lcssa = phi ptr [ %scevgep, %bb2 ], [ %s.sroa.0.0, %bb4 ]
  %4 = getelementptr inbounds i8, ptr %d, i64 8
  br label %bb1.i30

bb1.i30:                                          ; preds = %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i", %bb6
  %_4.i.i.i = phi i64 [ 0, %bb6 ], [ %7, %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i" ]
  %s.sroa.8.0.i = phi i64 [ %s.sroa.24.0, %bb6 ], [ %s_next.1.i, %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i" ]
  %s.sroa.0.0.i = phi ptr [ %s.sroa.0.0.lcssa, %bb6 ], [ %s_next.0.i, %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i" ]
  %_5.not.i = icmp eq i64 %s.sroa.8.0.i, 0
  br i1 %_5.not.i, label %bb33, label %bb2.i

bb2.i:                                            ; preds = %bb1.i30
  %_9.i = load i8, ptr %s.sroa.0.0.i, align 1, !noundef !48
  %_0.i.i = add i8 %_9.i, -48
  %_10.i = icmp ult i8 %_0.i.i, 10
  %s_next.1.i = add i64 %s.sroa.8.0.i, -1
  br i1 %_10.i, label %bb4.i, label %bb9

bb4.i:                                            ; preds = %bb2.i
  %s_next.0.i = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i, i64 0, i64 1
  %_3.i.i.i = icmp ult i64 %_4.i.i.i, 768
  br i1 %_3.i.i.i, label %bb2.i.i.i, label %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i"

bb2.i.i.i:                                        ; preds = %bb4.i
  %5 = getelementptr inbounds [768 x i8], ptr %4, i64 0, i64 %_4.i.i.i
  store i8 %_0.i.i, ptr %5, align 1, !alias.scope !95, !noalias !100
  %.pre.i.i.i = load i64, ptr %d, align 8, !alias.scope !95, !noalias !100
  br label %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i"

"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E.exit.i": ; preds = %bb2.i.i.i, %bb4.i
  %6 = phi i64 [ %_4.i.i.i, %bb4.i ], [ %.pre.i.i.i, %bb2.i.i.i ]
  %7 = add i64 %6, 1
  store i64 %7, ptr %d, align 8, !alias.scope !95, !noalias !100
  br label %bb1.i30

bb5:                                              ; preds = %bb4
  %_8.1.i = add i64 %s.sroa.24.0, -1
  %_8.0.i = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0, i64 0, i64 1
  br label %bb2

bb9:                                              ; preds = %bb2.i
  %8 = icmp eq i8 %_9.i, 46
  br i1 %8, label %bb10, label %bb33

bb33:                                             ; preds = %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit", %bb9, %bb1.i30
  %_48 = phi i64 [ %_48.pre, %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit" ], [ %_4.i.i.i, %bb9 ], [ %_4.i.i.i, %bb1.i30 ]
  %s.sroa.24.1 = phi i64 [ %s.sroa.8.0.i48, %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit" ], [ %s.sroa.8.0.i, %bb9 ], [ 0, %bb1.i30 ]
  %s.sroa.0.1 = phi ptr [ %s.sroa.0.0.i49, %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit" ], [ %s.sroa.0.0.i, %bb9 ], [ %s.sroa.0.0.i, %bb1.i30 ]
  %9 = icmp eq i64 %_48, 0
  br i1 %9, label %bb53, label %bb34

bb10:                                             ; preds = %bb9
  %_8.0.i33 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i, i64 0, i64 1
  %10 = icmp eq i64 %_4.i.i.i, 0
  br i1 %10, label %bb12.preheader, label %bb19.preheader

bb19.preheader:                                   ; preds = %bb14, %bb12, %bb10
  %s.sroa.24.4.ph = phi i64 [ %s_next.1.i, %bb10 ], [ %s.sroa.24.2, %bb14 ], [ 0, %bb12 ]
  %s.sroa.0.4.ph = phi ptr [ %_8.0.i33, %bb10 ], [ %s.sroa.0.2, %bb14 ], [ %scevgep110, %bb12 ]
  br label %bb19

bb12.preheader:                                   ; preds = %bb10
  %scevgep110 = getelementptr i8, ptr %s.sroa.0.0.lcssa, i64 %s.sroa.24.0
  br label %bb12

bb12:                                             ; preds = %bb15, %bb12.preheader
  %s.sroa.24.2 = phi i64 [ %_8.1.i42, %bb15 ], [ %s_next.1.i, %bb12.preheader ]
  %s.sroa.0.2 = phi ptr [ %_8.0.i41, %bb15 ], [ %_8.0.i33, %bb12.preheader ]
  %_3.not.i39 = icmp eq i64 %s.sroa.24.2, 0
  br i1 %_3.not.i39, label %bb19.preheader, label %bb14

bb14:                                             ; preds = %bb12
  %11 = load i8, ptr %s.sroa.0.2, align 1, !noundef !48
  %12 = icmp eq i8 %11, 48
  br i1 %12, label %bb15, label %bb19.preheader

bb15:                                             ; preds = %bb14
  %_8.1.i42 = add i64 %s.sroa.24.2, -1
  %_8.0.i41 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.2, i64 0, i64 1
  br label %bb12

bb19:                                             ; preds = %bb24, %bb19.preheader
  %s.sroa.24.4 = phi i64 [ %_37.1, %bb24 ], [ %s.sroa.24.4.ph, %bb19.preheader ]
  %s.sroa.0.4 = phi ptr [ %_37.0, %bb24 ], [ %s.sroa.0.4.ph, %bb19.preheader ]
  %13 = icmp ne ptr %s.sroa.0.4, null
  call void @llvm.assume(i1 %13)
  %_22 = icmp ugt i64 %s.sroa.24.4, 7
  br i1 %_22, label %bb20, label %bb31

bb20:                                             ; preds = %bb19
  %_27 = load i64, ptr %d, align 8, !noundef !48
  %_26 = add i64 %_27, 8
  %_25 = icmp ult i64 %_26, 768
  br i1 %_25, label %bb21, label %bb31

bb31:                                             ; preds = %bb21, %bb20, %bb19
  call void @llvm.experimental.noalias.scope.decl(metadata !104)
  call void @llvm.experimental.noalias.scope.decl(metadata !107)
  br label %bb1.i47

bb1.i47:                                          ; preds = %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E.exit.i", %bb31
  %s.sroa.8.0.i48 = phi i64 [ %s.sroa.24.4, %bb31 ], [ %s_next.1.i56, %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E.exit.i" ]
  %s.sroa.0.0.i49 = phi ptr [ %s.sroa.0.4, %bb31 ], [ %s_next.0.i57, %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E.exit.i" ]
  %_5.not.i50 = icmp eq i64 %s.sroa.8.0.i48, 0
  br i1 %_5.not.i50, label %"bb1.i47._ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit_crit_edge", label %bb2.i51

"bb1.i47._ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit_crit_edge": ; preds = %bb1.i47
  %_48.pre.pre = load i64, ptr %d, align 8
  br label %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit"

bb2.i51:                                          ; preds = %bb1.i47
  %_9.i52 = load i8, ptr %s.sroa.0.0.i49, align 1, !alias.scope !104, !noalias !107, !noundef !48
  %_0.i.i53 = add i8 %_9.i52, -48
  %_10.i54 = icmp ult i8 %_0.i.i53, 10
  %_48.pre.pre114 = load i64, ptr %d, align 8
  br i1 %_10.i54, label %bb4.i55, label %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit"

bb4.i55:                                          ; preds = %bb2.i51
  %s_next.1.i56 = add i64 %s.sroa.8.0.i48, -1
  %s_next.0.i57 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i49, i64 0, i64 1
  %_3.i.i.i59 = icmp ult i64 %_48.pre.pre114, 768
  br i1 %_3.i.i.i59, label %bb2.i.i.i60, label %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E.exit.i"

bb2.i.i.i60:                                      ; preds = %bb4.i55
  %14 = getelementptr inbounds [768 x i8], ptr %4, i64 0, i64 %_48.pre.pre114
  store i8 %_0.i.i53, ptr %14, align 1, !alias.scope !109, !noalias !112
  %.pre.i.i.i61 = load i64, ptr %d, align 8, !alias.scope !109, !noalias !112
  br label %"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E.exit.i"

"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E.exit.i": ; preds = %bb2.i.i.i60, %bb4.i55
  %15 = phi i64 [ %_48.pre.pre114, %bb4.i55 ], [ %.pre.i.i.i61, %bb2.i.i.i60 ]
  %16 = add i64 %15, 1
  store i64 %16, ptr %d, align 8, !alias.scope !109, !noalias !112
  br label %bb1.i47

"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit": ; preds = %bb2.i51, %"bb1.i47._ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit_crit_edge"
  %_48.pre = phi i64 [ %_48.pre.pre, %"bb1.i47._ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE.exit_crit_edge" ], [ %_48.pre.pre114, %bb2.i51 ]
  %_43 = trunc i64 %s.sroa.8.0.i48 to i32
  %_46 = trunc i64 %s_next.1.i to i32
  %17 = getelementptr inbounds i8, ptr %d, i64 776
  %18 = sub i32 %_43, %_46
  store i32 %18, ptr %17, align 8
  br label %bb33

bb21:                                             ; preds = %bb20
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %tmp.i), !noalias !115
  store i64 0, ptr %tmp.i, align 8, !noalias !115
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %tmp.i, i64 noundef 8, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.4, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_964669ef21d4f8adbec69e4c39c44337) #61
  %_7.sroa.0.0.copyload.i = load i64, ptr %tmp.i, align 8, !noalias !115
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %tmp.i), !noalias !115
  %_0.i.i62 = add i64 %_7.sroa.0.0.copyload.i, 5063812098665367110
  %_0.i1.i = add i64 %_7.sroa.0.0.copyload.i, -3472328296227680304
  %_5.i = or i64 %_0.i.i62, %_0.i1.i
  %_4.i = and i64 %_5.i, -9187201950435737472
  %_0.i = icmp eq i64 %_4.i, 0
  br i1 %_0.i, label %bb24, label %bb31

bb24:                                             ; preds = %bb21
  %_35 = load i64, ptr %d, align 8, !noundef !48
  %19 = call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h45e15398bb33cc48E"(i64 noundef %_35, ptr noalias noundef nonnull align 1 %4, i64 noundef 768, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_54ee063c7b9bab3c6c088f529d383204) #61
  %_32.0 = extractvalue { ptr, i64 } %19, 0
  %_32.1 = extractvalue { ptr, i64 } %19, 1
  %20 = call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef 8, ptr noalias noundef nonnull align 1 %_32.0, i64 noundef %_32.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_5bb379dfd591ae08e964de2ed4dfe4cb) #61
  %_3.0.i = extractvalue { ptr, i64 } %20, 0
  %_3.1.i = extractvalue { ptr, i64 } %20, 1
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_6.i), !noalias !118
  store i64 %_0.i1.i, ptr %_6.i, align 8, !noalias !118
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %_3.0.i, i64 noundef %_3.1.i, ptr noalias noundef nonnull readonly align 1 %_6.i, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_4fdb55c933ee750c4a62b6913f3661dd) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_6.i), !noalias !118
  %21 = load i64, ptr %d, align 8, !noundef !48
  %22 = add i64 %21, 8
  store i64 %22, ptr %d, align 8
  %23 = call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 8, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.4, i64 noundef %s.sroa.24.4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_5f4fbca1f54597931a20bfbe1c3c2cec) #61
  %_37.0 = extractvalue { ptr, i64 } %23, 0
  %_37.1 = extractvalue { ptr, i64 } %23, 1
  br label %bb19

bb34:                                             ; preds = %bb33
  %_55 = sub i64 %1, %s.sroa.24.1
  %_7.i.i = icmp ugt i64 %s.sroa.24.1, %1
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"

bb3.i.i:                                          ; preds = %bb34
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_55, i64 noundef %1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_addac4e2d7492d13cabd09fbde01bee1) #62, !noalias !121
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit": ; preds = %bb34
  %_0.i.i.i = getelementptr inbounds i8, ptr %0, i64 %_55
  br label %bb39.outer

bb39.outer:                                       ; preds = %bb43, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"
  %iter.sroa.4.0.ph = phi ptr [ %_3.i.i.i.i.i.i, %bb43 ], [ %_0.i.i.i, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit" ]
  %n_trailing_zeros.sroa.0.0.ph = phi i64 [ %29, %bb43 ], [ 0, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit" ]
  br label %bb39

bb53:                                             ; preds = %bb49, %bb48, %bb33
  %_92 = phi i64 [ 768, %bb49 ], [ %27, %bb48 ], [ 0, %bb33 ]
  %_3.not.i63 = icmp eq i64 %s.sroa.24.1, 0
  br i1 %_3.not.i63, label %bb69, label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$11split_first17hd3f06428f7ea2384E.exit70"

"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$11split_first17hd3f06428f7ea2384E.exit70": ; preds = %bb53
  %_8.0.i65 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.1, i64 0, i64 1
  %_8.1.i66 = add i64 %s.sroa.24.1, -1
  %ch = load i8, ptr %s.sroa.0.1, align 1, !noundef !48
  switch i8 %ch, label %bb69 [
    i8 101, label %bb57
    i8 69, label %bb57
  ]

bb39:                                             ; preds = %bb42, %bb39.outer
  %iter.sroa.4.0 = phi ptr [ %_3.i.i.i.i.i.i, %bb42 ], [ %iter.sroa.4.0.ph, %bb39.outer ]
  %_0.i.i.i72 = icmp eq ptr %iter.sroa.4.0, %0
  br i1 %_0.i.i.i72, label %bb48, label %bb42

bb48:                                             ; preds = %bb42, %bb39
  %_64 = trunc i64 %n_trailing_zeros.sroa.0.0.ph to i32
  %24 = getelementptr inbounds i8, ptr %d, i64 776
  %25 = load i32, ptr %24, align 8, !noundef !48
  %26 = add i32 %25, %_64
  %27 = sub i64 %_48, %n_trailing_zeros.sroa.0.0.ph
  store i64 %27, ptr %d, align 8
  %_67 = trunc i64 %27 to i32
  %28 = add i32 %26, %_67
  store i32 %28, ptr %24, align 8
  %_69 = icmp ugt i64 %27, 768
  br i1 %_69, label %bb49, label %bb53

bb42:                                             ; preds = %bb39
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %c = load i8, ptr %_3.i.i.i.i.i.i, align 1, !noundef !48
  switch i8 %c, label %bb48 [
    i8 48, label %bb43
    i8 46, label %bb39
  ]

bb43:                                             ; preds = %bb42
  %29 = add i64 %n_trailing_zeros.sroa.0.0.ph, 1
  br label %bb39.outer

bb49:                                             ; preds = %bb48
  %30 = getelementptr inbounds i8, ptr %d, i64 780
  store i8 1, ptr %30, align 4
  store i64 768, ptr %d, align 8
  br label %bb53

bb69:                                             ; preds = %bb67, %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$11split_first17hd3f06428f7ea2384E.exit70", %bb53
  %umax = call i64 @llvm.umax.i64(i64 %_92, i64 19)
  br label %bb71

bb57:                                             ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$11split_first17hd3f06428f7ea2384E.exit70", %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$11split_first17hd3f06428f7ea2384E.exit70"
  %_3.not.i73 = icmp eq i64 %_8.1.i66, 0
  br i1 %_3.not.i73, label %bb66.critedge, label %bb59

bb59:                                             ; preds = %bb57
  %ch8 = load i8, ptr %_8.0.i65, align 1, !noundef !48
  %31 = icmp eq i8 %ch8, 45
  switch i8 %ch8, label %bb63 [
    i8 45, label %bb61
    i8 43, label %bb61
  ]

bb63:                                             ; preds = %bb61, %bb59
  %s.sroa.24.5 = phi i64 [ %_8.1.i66, %bb59 ], [ %_8.1.i76, %bb61 ]
  %s.sroa.0.5 = phi ptr [ %_8.0.i65, %bb59 ], [ %_8.0.i75, %bb61 ]
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %exp_num)
  store i32 0, ptr %exp_num, align 4
  call fastcc void @"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hf417f6b37fb6a930E"(ptr noalias noundef nonnull readonly align 1 %s.sroa.0.5, i64 noundef %s.sroa.24.5, ptr noalias noundef nonnull align 4 dereferenceable(4) %exp_num) #61
  br i1 %31, label %bb65, label %bb66

bb61:                                             ; preds = %bb59, %bb59
  %_8.1.i76 = add i64 %s.sroa.24.1, -2
  %_8.0.i75 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.1, i64 0, i64 2
  br label %bb63

bb66.critedge:                                    ; preds = %bb57
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %exp_num)
  store i32 0, ptr %exp_num, align 4
  call fastcc void @"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hf417f6b37fb6a930E"(ptr noalias noundef nonnull readonly align 1 %_8.0.i65, i64 noundef 0, ptr noalias noundef nonnull align 4 dereferenceable(4) %exp_num) #61
  br label %bb66

bb66:                                             ; preds = %bb66.critedge, %bb63
  %32 = load i32, ptr %exp_num, align 4, !noundef !48
  br label %bb67

bb65:                                             ; preds = %bb63
  %_89 = load i32, ptr %exp_num, align 4, !noundef !48
  %33 = sub i32 0, %_89
  br label %bb67

bb67:                                             ; preds = %bb65, %bb66
  %_87.sroa.0.0 = phi i32 [ %33, %bb65 ], [ %32, %bb66 ]
  %34 = getelementptr inbounds i8, ptr %d, i64 776
  %35 = load i32, ptr %34, align 8, !noundef !48
  %36 = add i32 %35, %_87.sroa.0.0
  store i32 %36, ptr %34, align 8
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %exp_num)
  br label %bb69

bb71:                                             ; preds = %bb75, %bb69
  %iter1.sroa.0.0 = phi i64 [ %_92, %bb69 ], [ %_0.i.i.i.i, %bb75 ]
  %exitcond.not = icmp eq i64 %iter1.sroa.0.0, %umax
  br i1 %exitcond.not, label %bb74, label %bb75

bb74:                                             ; preds = %bb71
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(784) %_0, ptr noundef nonnull align 8 dereferenceable(784) %d, i64 784, i1 false)
  call void @llvm.lifetime.end.p0(i64 784, ptr nonnull %d)
  ret void

bb75:                                             ; preds = %bb71
  %_0.i.i.i.i = add i64 %iter1.sroa.0.0, 1
  %37 = getelementptr inbounds [768 x i8], ptr %4, i64 0, i64 %iter1.sroa.0.0
  store i8 0, ptr %37, align 1
  br label %bb71
}

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #13

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias nocapture noundef nonnull writeonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #2 {
start:
  %_3.not = icmp eq i64 %self.1, %src.1
  br i1 %_3.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @llvm.memcpy.p0.p0.i64(ptr nonnull align 1 %self.0, ptr nonnull align 1 %src.0, i64 %self.1, i1 false)
  ret void

bb1:                                              ; preds = %start
  tail call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17len_mismatch_fail17h75ee356a13c0a3a7E"(i64 noundef %self.1, i64 noundef %src.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h45e15398bb33cc48E"(i64 noundef %self, ptr noalias noundef nonnull align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %_3 = icmp ugt i64 %self, %slice.1
  br i1 %_3, label %bb1, label %bb2

bb2:                                              ; preds = %start
  %new_len.i.i = sub nuw i64 %slice.1, %self
  %_0.i.i.i = getelementptr inbounds i8, ptr %slice.0, i64 %self
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %new_len.i.i, 1
  ret { ptr, i64 } %2

bb1:                                              ; preds = %start
  tail call void @_ZN4core5slice5index26slice_start_index_len_fail17h2fc82cf7a08c910bE(i64 noundef %self, i64 noundef %slice.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %self, ptr noalias noundef nonnull align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %_7.i = icmp ugt i64 %self, %slice.1
  br i1 %_7.i, label %bb3.i, label %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h18fad062cb322872E.exit"

bb3.i:                                            ; preds = %start
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %self, i64 noundef %slice.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62, !noalias !126
  unreachable

"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h18fad062cb322872E.exit": ; preds = %start
  %1 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %self, 1
  ret { ptr, i64 } %2
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %index, i64 noundef %len, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call fastcc void @_ZN4core5slice5index27slice_end_index_len_fail_rt17h5ecfe552043b6211E(i64 noundef %index, i64 noundef %len, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.umax.i64(i64, i64) #1

; Function Attrs: inlinehint minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: none)
define internal fastcc void @"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hf417f6b37fb6a930E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef align 4 dereferenceable(4) %0) unnamed_addr #14 {
start:
  %.promoted = load i32, ptr %0, align 4, !noalias !129
  br label %bb1.outer

bb1.outer:                                        ; preds = %bb1.i, %start
  %.ph = phi i32 [ %1, %bb1.i ], [ %.promoted, %start ]
  %s.sroa.8.0.ph = phi i64 [ %s_next.1, %bb1.i ], [ %self.1, %start ]
  %s.sroa.0.0.ph = phi ptr [ %s_next.0, %bb1.i ], [ %self.0, %start ]
  %_3.i = icmp slt i32 %.ph, 65536
  br label %bb1

bb1:                                              ; preds = %bb4, %bb1.outer
  %s.sroa.8.0 = phi i64 [ %s_next.1, %bb4 ], [ %s.sroa.8.0.ph, %bb1.outer ]
  %s.sroa.0.0 = phi ptr [ %s_next.0, %bb4 ], [ %s.sroa.0.0.ph, %bb1.outer ]
  %_5.not = icmp eq i64 %s.sroa.8.0, 0
  br i1 %_5.not, label %bb7, label %bb2

bb7:                                              ; preds = %bb2, %bb1
  ret void

bb2:                                              ; preds = %bb1
  %_9 = load i8, ptr %s.sroa.0.0, align 1, !noundef !48
  %_0.i = add i8 %_9, -48
  %_10 = icmp ult i8 %_0.i, 10
  br i1 %_10, label %bb4, label %bb7

bb4:                                              ; preds = %bb2
  %s_next.1 = add i64 %s.sroa.8.0, -1
  %s_next.0 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0, i64 0, i64 1
  br i1 %_3.i, label %bb1.i, label %bb1

bb1.i:                                            ; preds = %bb4
  %_5.i = mul i32 %.ph, 10
  %_7.i = zext nneg i8 %_0.i to i32
  %1 = add i32 %_5.i, %_7.i
  store i32 %1, ptr %0, align 4, !noalias !129
  br label %bb1.outer
}

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #15

; Function Attrs: inlinehint minsize noreturn nounwind optsize
define internal fastcc void @_ZN4core5slice5index27slice_end_index_len_fail_rt17h5ecfe552043b6211E(i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #12 {
start:
  %_8 = alloca [32 x i8], align 8
  %_4 = alloca [48 x i8], align 8
  %len = alloca [8 x i8], align 8
  %index = alloca [8 x i8], align 8
  store i64 %0, ptr %index, align 8
  store i64 %1, ptr %len, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_4)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  store ptr %index, ptr %_8, align 8
  %_9.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_9.sroa.4.0._8.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1
  store ptr %len, ptr %3, align 8
  %_11.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_11.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_88b5e50ee8fa803bd7ed181721e5f3ab, ptr %_4, align 8, !alias.scope !132, !noalias !135
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  store i64 2, ptr %4, align 8, !alias.scope !132, !noalias !135
  %5 = getelementptr inbounds i8, ptr %_4, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !132, !noalias !135
  %6 = getelementptr inbounds i8, ptr %_4, i64 16
  store ptr %_8, ptr %6, align 8, !alias.scope !132, !noalias !135
  %7 = getelementptr inbounds i8, ptr %_4, i64 24
  store i64 2, ptr %7, align 8, !alias.scope !132, !noalias !135
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17len_mismatch_fail17h75ee356a13c0a3a7E"(i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #4 {
start:
  %_8 = alloca [32 x i8], align 8
  %_4 = alloca [48 x i8], align 8
  %src_len = alloca [8 x i8], align 8
  %dst_len = alloca [8 x i8], align 8
  store i64 %0, ptr %dst_len, align 8
  store i64 %1, ptr %src_len, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_4)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  store ptr %src_len, ptr %_8, align 8
  %_9.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_9.sroa.4.0._8.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1
  store ptr %dst_len, ptr %3, align 8
  %_11.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_11.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_746ad2b47093932362da5599e864a4db, ptr %_4, align 8, !alias.scope !138, !noalias !141
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  store i64 3, ptr %4, align 8, !alias.scope !138, !noalias !141
  %5 = getelementptr inbounds i8, ptr %_4, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !138, !noalias !141
  %6 = getelementptr inbounds i8, ptr %_4, i64 16
  store ptr %_8, ptr %6, align 8, !alias.scope !138, !noalias !141
  %7 = getelementptr inbounds i8, ptr %_4, i64 24
  store i64 2, ptr %7, align 8, !alias.scope !138, !noalias !141
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i32 } @_ZN4core3num7dec2flt4slow19parse_long_mantissa17h878a8a31c351b33cE(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %d = alloca [784 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 784, ptr nonnull %d)
  call void @_ZN4core3num7dec2flt7decimal13parse_decimal17h53232a11f5faf84cE(ptr noalias nocapture noundef nonnull sret([784 x i8]) align 8 dereferenceable(784) %d, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %_6 = load i64, ptr %d, align 8, !noundef !48
  %0 = icmp eq i64 %_6, 0
  %1 = getelementptr inbounds i8, ptr %d, i64 776
  %_8 = load i32, ptr %1, align 8
  %_7 = icmp slt i32 %_8, -324
  %or.cond = select i1 %0, i1 true, i1 %_7
  br i1 %or.cond, label %bb56, label %bb8

bb8:                                              ; preds = %start
  %_9 = icmp sgt i32 %_8, 309
  br i1 %_9, label %bb56, label %bb11

bb11:                                             ; preds = %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit", %bb8
  %_25.pr = phi i32 [ %_22, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit" ], [ %_8, %bb8 ]
  %exp2.sroa.0.0 = phi i32 [ %4, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit" ], [ 0, %bb8 ]
  %_12 = icmp sgt i32 %_25.pr, 0
  br i1 %_12, label %bb12, label %bb18thread-pre-split

bb12:                                             ; preds = %bb11
  %_3.i = icmp ult i32 %_25.pr, 19
  br i1 %_3.i, label %bb1.i, label %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit"

bb1.i:                                            ; preds = %bb12
  %n2 = zext nneg i32 %_25.pr to i64
  %2 = getelementptr inbounds [19 x i8], ptr @1, i64 0, i64 %n2
  %_4.i = load i8, ptr %2, align 1, !noundef !48
  %3 = zext i8 %_4.i to i64
  br label %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit"

"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit": ; preds = %bb1.i, %bb12
  %_0.sroa.0.0.i = phi i64 [ %3, %bb1.i ], [ 60, %bb12 ]
  call void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef %_0.sroa.0.0.i) #61
  %_22 = load i32, ptr %1, align 8, !noundef !48
  %_21 = icmp slt i32 %_22, -2047
  %_23 = trunc i64 %_0.sroa.0.0.i to i32
  %4 = add i32 %exp2.sroa.0.0, %_23
  br i1 %_21, label %bb56, label %bb11

bb18thread-pre-split:                             ; preds = %bb11
  %5 = getelementptr inbounds i8, ptr %d, i64 8
  br label %bb18

bb18:                                             ; preds = %bb30, %bb18thread-pre-split
  %_25 = phi i32 [ %_25.pr, %bb18thread-pre-split ], [ %_41, %bb30 ]
  %exp2.sroa.0.1 = phi i32 [ %exp2.sroa.0.0, %bb18thread-pre-split ], [ %17, %bb30 ]
  %_24 = icmp slt i32 %_25, 1
  br i1 %_24, label %bb19, label %bb32

bb19:                                             ; preds = %bb18
  %6 = icmp eq i32 %_25, 0
  br i1 %6, label %bb20, label %bb25

bb32:                                             ; preds = %bb20, %bb18
  %7 = add i32 %exp2.sroa.0.1, -1
  br label %bb33

bb20:                                             ; preds = %bb19
  %_31 = load i8, ptr %5, align 8, !noundef !48
  %_30 = icmp ugt i8 %_31, 4
  br i1 %_30, label %bb32, label %bb23

bb25:                                             ; preds = %bb19
  %_35 = sub i32 0, %_25
  %_3.i20 = icmp ult i32 %_35, 19
  br i1 %_3.i20, label %bb1.i22, label %bb27

bb1.i22:                                          ; preds = %bb25
  %_34 = zext nneg i32 %_35 to i64
  %8 = getelementptr inbounds [19 x i8], ptr @1, i64 0, i64 %_34
  %_4.i23 = load i8, ptr %8, align 1, !noundef !48
  %9 = zext i8 %_4.i23 to i64
  br label %bb27

bb23:                                             ; preds = %bb20
  %switch = icmp ult i8 %_31, 2
  %. = select i1 %switch, i64 2, i64 1
  br label %bb27

bb27:                                             ; preds = %bb23, %bb1.i22, %bb25
  %shift.sroa.0.0 = phi i64 [ %., %bb23 ], [ %9, %bb1.i22 ], [ 60, %bb25 ]
  call void @_ZN4core3num7dec2flt7decimal7Decimal10left_shift17he8397eb72dd952c3E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef %shift.sroa.0.0) #61
  %_41 = load i32, ptr %1, align 8, !noundef !48
  %_40 = icmp sgt i32 %_41, 2047
  br i1 %_40, label %bb56, label %bb30

bb33:                                             ; preds = %bb34, %bb32
  %exp2.sroa.0.2 = phi i32 [ %7, %bb32 ], [ %11, %bb34 ]
  %_44 = icmp slt i32 %exp2.sroa.0.2, -1022
  br i1 %_44, label %bb34, label %bb39

bb39:                                             ; preds = %bb33
  %_59 = add i32 %exp2.sroa.0.2, 1023
  %_58 = icmp sgt i32 %_59, 2046
  br i1 %_58, label %bb56, label %bb41

bb34:                                             ; preds = %bb33
  %_48 = sub nuw nsw i32 -1022, %exp2.sroa.0.2
  %10 = tail call i32 @llvm.umin.i32(i32 %_48, i32 60)
  %spec.store.select = zext nneg i32 %10 to i64
  call void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef %spec.store.select) #61
  %11 = add nuw nsw i32 %10, %exp2.sroa.0.2
  br label %bb33

bb41:                                             ; preds = %bb39
  call void @_ZN4core3num7dec2flt7decimal7Decimal10left_shift17he8397eb72dd952c3E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef 53) #61
  %12 = call noundef i64 @_ZN4core3num7dec2flt7decimal7Decimal5round17haaf6b62c22d52751E(ptr noalias noundef nonnull readonly align 8 dereferenceable(784) %d) #61
  %_66 = icmp ugt i64 %12, 9007199254740991
  br i1 %_66, label %bb44, label %bb50

bb44:                                             ; preds = %bb41
  call void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef 1) #61
  %13 = add i32 %exp2.sroa.0.2, 1
  %_72 = call noundef i64 @_ZN4core3num7dec2flt7decimal7Decimal5round17haaf6b62c22d52751E(ptr noalias noundef nonnull readonly align 8 dereferenceable(784) %d) #61
  %_75 = add i32 %exp2.sroa.0.2, 1024
  %_74 = icmp sgt i32 %_75, 2046
  br i1 %_74, label %bb56, label %bb50

bb50:                                             ; preds = %bb44, %bb41
  %mantissa.sroa.0.0 = phi i64 [ %_72, %bb44 ], [ %12, %bb41 ]
  %exp2.sroa.0.3 = phi i32 [ %13, %bb44 ], [ %exp2.sroa.0.2, %bb41 ]
  %_79 = icmp ult i64 %mantissa.sroa.0.0, 4503599627370496
  %spec.select.v = select i1 %_79, i32 1022, i32 1023
  %spec.select = add i32 %spec.select.v, %exp2.sroa.0.3
  %14 = and i64 %mantissa.sroa.0.0, 4503599627370495
  call void @llvm.lifetime.end.p0(i64 784, ptr nonnull %d)
  br label %bb57

bb57:                                             ; preds = %bb56, %bb50
  %_0.sroa.8.0 = phi i32 [ %_0.sroa.8.2, %bb56 ], [ %spec.select, %bb50 ]
  %_0.sroa.0.0 = phi i64 [ 0, %bb56 ], [ %14, %bb50 ]
  %15 = insertvalue { i64, i32 } poison, i64 %_0.sroa.0.0, 0
  %16 = insertvalue { i64, i32 } %15, i32 %_0.sroa.8.0, 1
  ret { i64, i32 } %16

bb30:                                             ; preds = %bb27
  %_42 = trunc i64 %shift.sroa.0.0 to i32
  %17 = sub i32 %exp2.sroa.0.1, %_42
  br label %bb18

bb56:                                             ; preds = %bb44, %bb39, %bb27, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit", %bb8, %start
  %_0.sroa.8.2 = phi i32 [ 0, %start ], [ 2047, %bb8 ], [ 2047, %bb39 ], [ 2047, %bb44 ], [ 2047, %bb27 ], [ 0, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h6081471be4355148E.exit" ]
  call void @llvm.lifetime.end.p0(i64 784, ptr nonnull %d)
  br label %bb57
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.umin.i32(i32, i32) #1

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i32 } @_ZN4core3num7dec2flt4slow19parse_long_mantissa17hf892e95e8753181bE(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %d = alloca [784 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 784, ptr nonnull %d)
  call void @_ZN4core3num7dec2flt7decimal13parse_decimal17h53232a11f5faf84cE(ptr noalias nocapture noundef nonnull sret([784 x i8]) align 8 dereferenceable(784) %d, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %_6 = load i64, ptr %d, align 8, !noundef !48
  %0 = icmp eq i64 %_6, 0
  %1 = getelementptr inbounds i8, ptr %d, i64 776
  %_8 = load i32, ptr %1, align 8
  %_7 = icmp slt i32 %_8, -324
  %or.cond = select i1 %0, i1 true, i1 %_7
  br i1 %or.cond, label %bb56, label %bb8

bb8:                                              ; preds = %start
  %_9 = icmp sgt i32 %_8, 309
  br i1 %_9, label %bb56, label %bb11

bb11:                                             ; preds = %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit", %bb8
  %_25.pr = phi i32 [ %_22, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit" ], [ %_8, %bb8 ]
  %exp2.sroa.0.0 = phi i32 [ %4, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit" ], [ 0, %bb8 ]
  %_12 = icmp sgt i32 %_25.pr, 0
  br i1 %_12, label %bb12, label %bb18thread-pre-split

bb12:                                             ; preds = %bb11
  %_3.i = icmp ult i32 %_25.pr, 19
  br i1 %_3.i, label %bb1.i, label %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit"

bb1.i:                                            ; preds = %bb12
  %n2 = zext nneg i32 %_25.pr to i64
  %2 = getelementptr inbounds [19 x i8], ptr @1, i64 0, i64 %n2
  %_4.i = load i8, ptr %2, align 1, !noundef !48
  %3 = zext i8 %_4.i to i64
  br label %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit"

"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit": ; preds = %bb1.i, %bb12
  %_0.sroa.0.0.i = phi i64 [ %3, %bb1.i ], [ 60, %bb12 ]
  call void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef %_0.sroa.0.0.i) #61
  %_22 = load i32, ptr %1, align 8, !noundef !48
  %_21 = icmp slt i32 %_22, -2047
  %_23 = trunc i64 %_0.sroa.0.0.i to i32
  %4 = add i32 %exp2.sroa.0.0, %_23
  br i1 %_21, label %bb56, label %bb11

bb18thread-pre-split:                             ; preds = %bb11
  %5 = getelementptr inbounds i8, ptr %d, i64 8
  br label %bb18

bb18:                                             ; preds = %bb30, %bb18thread-pre-split
  %_25 = phi i32 [ %_25.pr, %bb18thread-pre-split ], [ %_41, %bb30 ]
  %exp2.sroa.0.1 = phi i32 [ %exp2.sroa.0.0, %bb18thread-pre-split ], [ %17, %bb30 ]
  %_24 = icmp slt i32 %_25, 1
  br i1 %_24, label %bb19, label %bb32

bb19:                                             ; preds = %bb18
  %6 = icmp eq i32 %_25, 0
  br i1 %6, label %bb20, label %bb25

bb32:                                             ; preds = %bb20, %bb18
  %7 = add i32 %exp2.sroa.0.1, -1
  br label %bb33

bb20:                                             ; preds = %bb19
  %_31 = load i8, ptr %5, align 8, !noundef !48
  %_30 = icmp ugt i8 %_31, 4
  br i1 %_30, label %bb32, label %bb23

bb25:                                             ; preds = %bb19
  %_35 = sub i32 0, %_25
  %_3.i20 = icmp ult i32 %_35, 19
  br i1 %_3.i20, label %bb1.i22, label %bb27

bb1.i22:                                          ; preds = %bb25
  %_34 = zext nneg i32 %_35 to i64
  %8 = getelementptr inbounds [19 x i8], ptr @1, i64 0, i64 %_34
  %_4.i23 = load i8, ptr %8, align 1, !noundef !48
  %9 = zext i8 %_4.i23 to i64
  br label %bb27

bb23:                                             ; preds = %bb20
  %switch = icmp ult i8 %_31, 2
  %. = select i1 %switch, i64 2, i64 1
  br label %bb27

bb27:                                             ; preds = %bb23, %bb1.i22, %bb25
  %shift.sroa.0.0 = phi i64 [ %., %bb23 ], [ %9, %bb1.i22 ], [ 60, %bb25 ]
  call void @_ZN4core3num7dec2flt7decimal7Decimal10left_shift17he8397eb72dd952c3E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef %shift.sroa.0.0) #61
  %_41 = load i32, ptr %1, align 8, !noundef !48
  %_40 = icmp sgt i32 %_41, 2047
  br i1 %_40, label %bb56, label %bb30

bb33:                                             ; preds = %bb34, %bb32
  %exp2.sroa.0.2 = phi i32 [ %7, %bb32 ], [ %11, %bb34 ]
  %_44 = icmp slt i32 %exp2.sroa.0.2, -126
  br i1 %_44, label %bb34, label %bb39

bb39:                                             ; preds = %bb33
  %_59 = add i32 %exp2.sroa.0.2, 127
  %_58 = icmp sgt i32 %_59, 254
  br i1 %_58, label %bb56, label %bb41

bb34:                                             ; preds = %bb33
  %_48 = sub nuw nsw i32 -126, %exp2.sroa.0.2
  %10 = tail call i32 @llvm.umin.i32(i32 %_48, i32 60)
  %spec.store.select = zext nneg i32 %10 to i64
  call void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef %spec.store.select) #61
  %11 = add nuw nsw i32 %10, %exp2.sroa.0.2
  br label %bb33

bb41:                                             ; preds = %bb39
  call void @_ZN4core3num7dec2flt7decimal7Decimal10left_shift17he8397eb72dd952c3E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef 24) #61
  %12 = call noundef i64 @_ZN4core3num7dec2flt7decimal7Decimal5round17haaf6b62c22d52751E(ptr noalias noundef nonnull readonly align 8 dereferenceable(784) %d) #61
  %_66 = icmp ugt i64 %12, 16777215
  br i1 %_66, label %bb44, label %bb50

bb44:                                             ; preds = %bb41
  call void @_ZN4core3num7dec2flt7decimal7Decimal11right_shift17h69e9518391f9f606E(ptr noalias noundef nonnull align 8 dereferenceable(784) %d, i64 noundef 1) #61
  %13 = add i32 %exp2.sroa.0.2, 1
  %_72 = call noundef i64 @_ZN4core3num7dec2flt7decimal7Decimal5round17haaf6b62c22d52751E(ptr noalias noundef nonnull readonly align 8 dereferenceable(784) %d) #61
  %_75 = add i32 %exp2.sroa.0.2, 128
  %_74 = icmp sgt i32 %_75, 254
  br i1 %_74, label %bb56, label %bb50

bb50:                                             ; preds = %bb44, %bb41
  %mantissa.sroa.0.0 = phi i64 [ %_72, %bb44 ], [ %12, %bb41 ]
  %exp2.sroa.0.3 = phi i32 [ %13, %bb44 ], [ %exp2.sroa.0.2, %bb41 ]
  %_79 = icmp ult i64 %mantissa.sroa.0.0, 8388608
  %spec.select.v = select i1 %_79, i32 126, i32 127
  %spec.select = add i32 %spec.select.v, %exp2.sroa.0.3
  %14 = and i64 %mantissa.sroa.0.0, 8388607
  call void @llvm.lifetime.end.p0(i64 784, ptr nonnull %d)
  br label %bb57

bb57:                                             ; preds = %bb56, %bb50
  %_0.sroa.8.0 = phi i32 [ %_0.sroa.8.2, %bb56 ], [ %spec.select, %bb50 ]
  %_0.sroa.0.0 = phi i64 [ 0, %bb56 ], [ %14, %bb50 ]
  %15 = insertvalue { i64, i32 } poison, i64 %_0.sroa.0.0, 0
  %16 = insertvalue { i64, i32 } %15, i32 %_0.sroa.8.0, 1
  ret { i64, i32 } %16

bb30:                                             ; preds = %bb27
  %_42 = trunc i64 %shift.sroa.0.0 to i32
  %17 = sub i32 %exp2.sroa.0.1, %_42
  br label %bb18

bb56:                                             ; preds = %bb44, %bb39, %bb27, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit", %bb8, %start
  %_0.sroa.8.2 = phi i32 [ 0, %start ], [ 255, %bb8 ], [ 255, %bb39 ], [ 255, %bb44 ], [ 255, %bb27 ], [ 0, %"_ZN4core3num7dec2flt4slow19parse_long_mantissa28_$u7b$$u7b$closure$u7d$$u7d$17h58fb44d8f7066dbdE.exit" ]
  call void @llvm.lifetime.end.p0(i64 784, ptr nonnull %d)
  br label %bb57
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef float @"_ZN59_$LT$f32$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$15pow10_fast_path17h1a3319fa248ac381E"(i64 noundef %exponent) unnamed_addr #0 {
start:
  %_3 = and i64 %exponent, 15
  %0 = getelementptr inbounds [16 x float], ptr @2, i64 0, i64 %_3
  %_0 = load float, ptr %0, align 4, !noundef !48
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN59_$LT$f32$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$14integer_decode17hb028ec82cde4ec39E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, float noundef %self) unnamed_addr #16 {
start:
  %_0.i.i = bitcast float %self to i32
  %0 = icmp sgt i32 %_0.i.i, -1
  %. = select i1 %0, i8 1, i8 -1
  %_7 = lshr i32 %_0.i.i, 23
  %1 = trunc i32 %_7 to i16
  %2 = and i16 %1, 255
  %3 = icmp eq i16 %2, 0
  %_10 = shl i32 %_0.i.i, 1
  %4 = and i32 %_10, 16777214
  %_11 = and i32 %_0.i.i, 8388607
  %5 = or disjoint i32 %_11, 8388608
  %mantissa.sroa.0.0 = select i1 %3, i32 %4, i32 %5
  %6 = add nsw i16 %2, -150
  %_12 = zext nneg i32 %mantissa.sroa.0.0 to i64
  store i64 %_12, ptr %_0, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i16 %6, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 %., ptr %8, align 2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef i8 @"_ZN59_$LT$f32$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$8classify17h5cd228241d02ad14E"(float noundef %self) unnamed_addr #0 {
start:
  %_0 = tail call noundef i8 @"_ZN4core3f3221_$LT$impl$u20$f32$GT$8classify17hd39f94431e27abbaE"(float noundef %self) #61, !range !1
  ret i8 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef double @"_ZN59_$LT$f64$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$15pow10_fast_path17h7c58dfe5540515b1E"(i64 noundef %exponent) unnamed_addr #0 {
start:
  %_3 = and i64 %exponent, 31
  %0 = getelementptr inbounds [32 x double], ptr @3, i64 0, i64 %_3
  %_0 = load double, ptr %0, align 8, !noundef !48
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN59_$LT$f64$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$14integer_decode17h61309f0ba453e845E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, double noundef %self) unnamed_addr #16 {
start:
  %_0.i.i = bitcast double %self to i64
  %0 = icmp sgt i64 %_0.i.i, -1
  %. = select i1 %0, i8 1, i8 -1
  %_7 = lshr i64 %_0.i.i, 52
  %1 = trunc i64 %_7 to i16
  %2 = and i16 %1, 2047
  %3 = icmp eq i16 %2, 0
  %_10 = shl i64 %_0.i.i, 1
  %4 = and i64 %_10, 9007199254740990
  %_11 = and i64 %_0.i.i, 4503599627370495
  %5 = or disjoint i64 %_11, 4503599627370496
  %mantissa.sroa.0.0 = select i1 %3, i64 %4, i64 %5
  %6 = add nsw i16 %2, -1075
  store i64 %mantissa.sroa.0.0, ptr %_0, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i16 %6, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 %., ptr %8, align 2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef i8 @"_ZN59_$LT$f64$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$8classify17h1180b5a581bb1d20E"(double noundef %self) unnamed_addr #0 {
start:
  %_0 = tail call noundef i8 @"_ZN4core3f6421_$LT$impl$u20$f64$GT$8classify17h1ac63c9cc8c7075dE"(double noundef %self) #61, !range !1
  ret i8 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i32 } @_ZN4core3num7dec2flt6lemire13compute_float17h1214a2e050135b64E(i64 noundef %q, i64 noundef %0) unnamed_addr #2 {
start:
  %1 = icmp eq i64 %0, 0
  %_7 = icmp slt i64 %q, -65
  %or.cond = or i1 %_7, %1
  br i1 %or.cond, label %bb42, label %bb8

bb8:                                              ; preds = %start
  %_9 = icmp sgt i64 %q, 38
  br i1 %_9, label %bb42, label %bb10

bb10:                                             ; preds = %bb8
  %2 = tail call i64 @llvm.ctlz.i64(i64 %0, i1 false), !range !144
  %3 = shl i64 %0, %2
  %4 = tail call { i64, i64 } @_ZN4core3num7dec2flt6lemire22compute_product_approx17hf410f821c50e6fb4E(i64 noundef %q, i64 noundef %3, i64 noundef 26) #61
  %_15.0 = extractvalue { i64, i64 } %4, 0
  %_15.1 = extractvalue { i64, i64 } %4, 1
  %5 = icmp ne i64 %_15.0, -1
  %_19 = icmp sgt i64 %q, -28
  %or.cond31 = or i1 %_19, %5
  br i1 %or.cond31, label %bb18, label %bb42

bb18:                                             ; preds = %bb10
  %6 = trunc i64 %2 to i32
  %_22 = lshr i64 %_15.1, 63
  %upperbit = trunc i64 %_22 to i32
  %_24 = or disjoint i64 %_22, 38
  %7 = lshr i64 %_15.1, %_24
  %_32 = trunc i64 %q to i32
  %_0.i.i = mul nsw i32 %_32, 217706
  %_2.i = ashr i32 %_0.i.i, 16
  %_0.i = add nsw i32 %_2.i, 63
  %_30 = sub nsw i32 %_0.i, %6
  %_29 = add nsw i32 %_30, %upperbit
  %_34 = icmp slt i32 %_29, -126
  br i1 %_34, label %bb20, label %bb23

bb42:                                             ; preds = %bb22, %bb38, %bb20, %bb23, %bb10, %bb8, %start
  %_0.sroa.8.0 = phi i32 [ %spec.select, %bb38 ], [ 0, %start ], [ 255, %bb8 ], [ %23, %bb22 ], [ 255, %bb23 ], [ 0, %bb20 ], [ -1, %bb10 ]
  %_0.sroa.0.0 = phi i64 [ %17, %bb38 ], [ 0, %start ], [ 0, %bb8 ], [ %22, %bb22 ], [ 0, %bb23 ], [ 0, %bb20 ], [ 0, %bb10 ]
  %8 = insertvalue { i64, i32 } poison, i64 %_0.sroa.0.0, 0
  %9 = insertvalue { i64, i32 } %8, i32 %_0.sroa.8.0, 1
  ret { i64, i32 } %9

bb23:                                             ; preds = %bb18
  %_50 = icmp ult i64 %_15.0, 2
  %10 = add nsw i64 %q, 17
  %11 = icmp ult i64 %10, 28
  %or.cond2 = and i1 %11, %_50
  %_55 = and i64 %7, 3
  %12 = icmp eq i64 %_55, 1
  %or.cond29 = select i1 %or.cond2, i1 %12, i1 false
  %_58 = shl i64 %7, %_24
  %_57 = icmp eq i64 %_58, %_15.1
  %or.cond30 = select i1 %or.cond29, i1 %_57, i1 false
  %13 = and i64 %7, 67108860
  %spec.select32 = select i1 %or.cond30, i64 %13, i64 %7
  %_63 = and i64 %spec.select32, 1
  %14 = add nuw nsw i64 %_63, %spec.select32
  %_65 = icmp ugt i64 %14, 33554431
  %spec.select.v = select i1 %_65, i32 128, i32 127
  %spec.select = add nsw i32 %spec.select.v, %_29
  %_70 = icmp ugt i32 %spec.select, 254
  br i1 %_70, label %bb42, label %bb38

bb20:                                             ; preds = %bb18
  %_36 = icmp ult i32 %_29, -189
  br i1 %_36, label %bb42, label %bb22

bb38:                                             ; preds = %bb23
  %15 = lshr i64 %14, 1
  %16 = and i64 %15, 58720255
  %17 = select i1 %_65, i64 0, i64 %16
  br label %bb42

bb22:                                             ; preds = %bb20
  %_37 = sub nsw i32 2, %_29
  %18 = and i32 %_37, 63
  %19 = zext nneg i32 %18 to i64
  %20 = lshr i64 %7, %19
  %_43 = and i64 %20, 1
  %21 = add nuw nsw i64 %_43, %20
  %22 = lshr i64 %21, 1
  %_45 = icmp ugt i64 %21, 16777215
  %23 = zext i1 %_45 to i32
  br label %bb42
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctlz.i64(i64, i1 immarg) #1

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i64 } @_ZN4core3num7dec2flt6lemire22compute_product_approx17hf410f821c50e6fb4E(i64 noundef %q, i64 noundef %w, i64 noundef %precision) unnamed_addr #2 {
start:
  %_7 = add i64 %q, 342
  %_11 = icmp ult i64 %_7, 651
  br i1 %_11, label %bb4, label %panic

bb4:                                              ; preds = %start
  %_5 = icmp ult i64 %precision, 64
  %0 = lshr i64 -1, %precision
  %mask.sroa.0.0 = select i1 %_5, i64 %0, i64 -1
  %1 = getelementptr inbounds [651 x { i64, i64 }], ptr @_ZN4core3num7dec2flt5table17POWER_OF_FIVE_12817hbb8b99123694313bE, i64 0, i64 %_7
  %lo5 = load i64, ptr %1, align 8, !noundef !48
  %_4.i = zext i64 %w to i128
  %_5.i = zext i64 %lo5 to i128
  %r.i = mul nuw i128 %_5.i, %_4.i
  %_6.i = trunc i128 %r.i to i64
  %_8.i = lshr i128 %r.i, 64
  %_7.i = trunc i128 %_8.i to i64
  %_16 = and i64 %mask.sroa.0.0, %_7.i
  %_15 = icmp eq i64 %_16, %mask.sroa.0.0
  br i1 %_15, label %bb6, label %bb13

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_7, i64 noundef 651, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_35148ed6c7b43f88e0f3bebbfb02deaa) #62
  unreachable

bb6:                                              ; preds = %bb4
  %2 = getelementptr inbounds i8, ptr %1, i64 8
  %hi5 = load i64, ptr %2, align 8, !noundef !48
  %_5.i7 = zext i64 %hi5 to i128
  %r.i8 = mul nuw i128 %_5.i7, %_4.i
  %_8.i10 = lshr i128 %r.i8, 64
  %_7.i11 = trunc i128 %_8.i10 to i64
  %_0.i = add i64 %_7.i11, %_6.i
  %_24 = icmp ult i64 %_0.i, %_7.i11
  %3 = zext i1 %_24 to i64
  %spec.select = add nuw i64 %3, %_7.i
  br label %bb13

bb13:                                             ; preds = %bb6, %bb4
  %first_hi.sroa.0.0 = phi i64 [ %_7.i, %bb4 ], [ %spec.select, %bb6 ]
  %first_lo.sroa.0.0 = phi i64 [ %_6.i, %bb4 ], [ %_0.i, %bb6 ]
  %4 = insertvalue { i64, i64 } poison, i64 %first_lo.sroa.0.0, 0
  %5 = insertvalue { i64, i64 } %4, i64 %first_hi.sroa.0.0, 1
  ret { i64, i64 } %5
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i32 } @_ZN4core3num7dec2flt6lemire13compute_float17h5fe4c0067ffe7843E(i64 noundef %q, i64 noundef %0) unnamed_addr #2 {
start:
  %1 = icmp eq i64 %0, 0
  %_7 = icmp slt i64 %q, -342
  %or.cond = or i1 %_7, %1
  br i1 %or.cond, label %bb42, label %bb8

bb8:                                              ; preds = %start
  %_9 = icmp sgt i64 %q, 308
  br i1 %_9, label %bb42, label %bb10

bb10:                                             ; preds = %bb8
  %2 = tail call i64 @llvm.ctlz.i64(i64 %0, i1 false), !range !144
  %3 = shl i64 %0, %2
  %4 = tail call { i64, i64 } @_ZN4core3num7dec2flt6lemire22compute_product_approx17hf410f821c50e6fb4E(i64 noundef %q, i64 noundef %3, i64 noundef 55) #61
  %_15.0 = extractvalue { i64, i64 } %4, 0
  %_15.1 = extractvalue { i64, i64 } %4, 1
  %5 = icmp ne i64 %_15.0, -1
  %6 = add nsw i64 %q, 27
  %or.cond28 = icmp ult i64 %6, 83
  %or.cond33 = or i1 %or.cond28, %5
  br i1 %or.cond33, label %bb18, label %bb42

bb18:                                             ; preds = %bb10
  %7 = trunc i64 %2 to i32
  %_22 = lshr i64 %_15.1, 63
  %upperbit = trunc i64 %_22 to i32
  %_24 = add nuw nsw i64 %_22, 9
  %8 = lshr i64 %_15.1, %_24
  %_32 = trunc i64 %q to i32
  %_0.i.i = mul nsw i32 %_32, 217706
  %_2.i = ashr i32 %_0.i.i, 16
  %_0.i = add nsw i32 %_2.i, 63
  %_30 = sub nsw i32 %_0.i, %7
  %_29 = add nsw i32 %_30, %upperbit
  %_34 = icmp slt i32 %_29, -1022
  br i1 %_34, label %bb20, label %bb23

bb42:                                             ; preds = %bb22, %bb38, %bb20, %bb23, %bb10, %bb8, %start
  %_0.sroa.8.0 = phi i32 [ %spec.select, %bb38 ], [ 0, %start ], [ 2047, %bb8 ], [ %24, %bb22 ], [ 2047, %bb23 ], [ 0, %bb20 ], [ -1, %bb10 ]
  %_0.sroa.0.0 = phi i64 [ %18, %bb38 ], [ 0, %start ], [ 0, %bb8 ], [ %23, %bb22 ], [ 0, %bb23 ], [ 0, %bb20 ], [ 0, %bb10 ]
  %9 = insertvalue { i64, i32 } poison, i64 %_0.sroa.0.0, 0
  %10 = insertvalue { i64, i32 } %9, i32 %_0.sroa.8.0, 1
  ret { i64, i32 } %10

bb23:                                             ; preds = %bb18
  %_50 = icmp ult i64 %_15.0, 2
  %11 = add nsw i64 %q, 4
  %12 = icmp ult i64 %11, 28
  %or.cond2 = and i1 %12, %_50
  %_55 = and i64 %8, 3
  %13 = icmp eq i64 %_55, 1
  %or.cond30 = select i1 %or.cond2, i1 %13, i1 false
  %_58 = shl i64 %8, %_24
  %_57 = icmp eq i64 %_58, %_15.1
  %or.cond31 = select i1 %or.cond30, i1 %_57, i1 false
  %14 = and i64 %8, 72057594037927932
  %spec.select32 = select i1 %or.cond31, i64 %14, i64 %8
  %_63 = and i64 %spec.select32, 1
  %15 = add nuw nsw i64 %_63, %spec.select32
  %_65 = icmp ugt i64 %15, 18014398509481983
  %spec.select.v = select i1 %_65, i32 1024, i32 1023
  %spec.select = add nsw i32 %spec.select.v, %_29
  %_70 = icmp ugt i32 %spec.select, 2046
  br i1 %_70, label %bb42, label %bb38

bb20:                                             ; preds = %bb18
  %_36 = icmp ult i32 %_29, -1085
  br i1 %_36, label %bb42, label %bb22

bb38:                                             ; preds = %bb23
  %16 = lshr i64 %15, 1
  %17 = and i64 %16, 9218868437227405311
  %18 = select i1 %_65, i64 0, i64 %17
  br label %bb42

bb22:                                             ; preds = %bb20
  %_37 = sub nsw i32 2, %_29
  %19 = and i32 %_37, 63
  %20 = zext nneg i32 %19 to i64
  %21 = lshr i64 %8, %20
  %_43 = and i64 %21, 1
  %22 = add nuw nsw i64 %_43, %21
  %23 = lshr i64 %22, 1
  %_45 = icmp ugt i64 %22, 9007199254740991
  %24 = zext i1 %_45 to i32
  br label %bb42
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { i64, double } @_ZN4core3num7dec2flt6number6Number13try_fast_path17h64cd78a4e7903381E(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self) unnamed_addr #17 {
start:
  %_3.i = load i64, ptr %self, align 8, !noundef !48
  %0 = add i64 %_3.i, 22
  %or.cond.i = icmp ult i64 %0, 60
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %_6.i = load i64, ptr %1, align 8
  %_5.i = icmp ult i64 %_6.i, 9007199254740993
  %or.cond1.i = select i1 %or.cond.i, i1 %_5.i, i1 false
  %2 = getelementptr inbounds i8, ptr %self, i64 17
  %3 = load i8, ptr %2, align 1, !range !49
  %extract.t.i = icmp eq i8 %3, 0
  %or.cond = select i1 %or.cond1.i, i1 %extract.t.i, i1 false
  br i1 %or.cond, label %bb3, label %bb33

bb3:                                              ; preds = %start
  %_5 = icmp slt i64 %_3.i, 23
  br i1 %_5, label %bb4, label %bb14

bb4:                                              ; preds = %bb3
  %_0.i = uitofp i64 %_6.i to double
  %_9 = icmp slt i64 %_3.i, 0
  br i1 %_9, label %bb6, label %bb9

bb14:                                             ; preds = %bb3
  %shift = add nsw i64 %_3.i, -22
  %4 = getelementptr inbounds [16 x i64], ptr @4, i64 0, i64 %shift
  %_19 = load i64, ptr %4, align 8, !noundef !48
  %5 = tail call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_6.i, i64 %_19)
  %_5.1.i = extractvalue { i64, i1 } %5, 1
  %_5.0.i = extractvalue { i64, i1 } %5, 0
  %_25 = icmp ugt i64 %_5.0.i, 9007199254740992
  %or.cond14 = or i1 %_5.1.i, %_25
  br i1 %or.cond14, label %bb33, label %bb22

bb22:                                             ; preds = %bb14
  %_0.i3 = uitofp i64 %_5.0.i to double
  %_0.i4 = fmul double %_0.i3, 1.000000e+22
  br label %bb26

bb26:                                             ; preds = %bb6, %bb9, %bb22
  %value.sroa.0.0 = phi double [ %_0.i10, %bb6 ], [ %_0.i7, %bb9 ], [ %_0.i4, %bb22 ]
  %6 = getelementptr inbounds i8, ptr %self, i64 16
  %7 = load i8, ptr %6, align 8, !range !49, !noundef !48
  %_29.not = icmp eq i8 %7, 0
  %_0.i11 = fneg double %value.sroa.0.0
  %spec.select = select i1 %_29.not, double %value.sroa.0.0, double %_0.i11
  br label %bb33

bb33:                                             ; preds = %bb26, %bb14, %start
  %_0.sroa.5.1 = phi double [ undef, %bb14 ], [ undef, %start ], [ %spec.select, %bb26 ]
  %_0.sroa.0.1 = phi i64 [ 0, %bb14 ], [ 0, %start ], [ 1, %bb26 ]
  %8 = insertvalue { i64, double } poison, i64 %_0.sroa.0.1, 0
  %9 = insertvalue { i64, double } %8, double %_0.sroa.5.1, 1
  ret { i64, double } %9

bb9:                                              ; preds = %bb4
  %10 = getelementptr inbounds [32 x double], ptr @3, i64 0, i64 %_3.i
  %_0.i6 = load double, ptr %10, align 8, !noundef !48
  %_0.i7 = fmul double %_0.i6, %_0.i
  br label %bb26

bb6:                                              ; preds = %bb4
  %_12 = sub nsw i64 0, %_3.i
  %11 = getelementptr inbounds [32 x double], ptr @3, i64 0, i64 %_12
  %_0.i9 = load double, ptr %11, align 8, !noundef !48
  %_0.i10 = fdiv double %_0.i, %_0.i9
  br label %bb26
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { i32, float } @_ZN4core3num7dec2flt6number6Number13try_fast_path17h665f232865bdff26E(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self) unnamed_addr #17 {
start:
  %_3.i = load i64, ptr %self, align 8, !noundef !48
  %0 = add i64 %_3.i, 10
  %or.cond.i = icmp ult i64 %0, 28
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %_6.i = load i64, ptr %1, align 8
  %_5.i = icmp ult i64 %_6.i, 16777217
  %or.cond1.i = select i1 %or.cond.i, i1 %_5.i, i1 false
  %2 = getelementptr inbounds i8, ptr %self, i64 17
  %3 = load i8, ptr %2, align 1, !range !49
  %extract.t.i = icmp eq i8 %3, 0
  %or.cond = select i1 %or.cond1.i, i1 %extract.t.i, i1 false
  br i1 %or.cond, label %bb3, label %bb33

bb3:                                              ; preds = %start
  %_5 = icmp slt i64 %_3.i, 11
  br i1 %_5, label %bb4, label %bb14

bb4:                                              ; preds = %bb3
  %_0.i = uitofp i64 %_6.i to float
  %_9 = icmp slt i64 %_3.i, 0
  br i1 %_9, label %bb6, label %bb9

bb14:                                             ; preds = %bb3
  %shift = add nsw i64 %_3.i, -10
  %4 = getelementptr inbounds [16 x i64], ptr @4, i64 0, i64 %shift
  %_19 = load i64, ptr %4, align 8, !noundef !48
  %5 = tail call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_6.i, i64 %_19)
  %_5.1.i = extractvalue { i64, i1 } %5, 1
  %_5.0.i = extractvalue { i64, i1 } %5, 0
  %_25 = icmp ugt i64 %_5.0.i, 16777216
  %or.cond14 = or i1 %_5.1.i, %_25
  br i1 %or.cond14, label %bb33, label %bb22

bb22:                                             ; preds = %bb14
  %_0.i3 = uitofp i64 %_5.0.i to float
  %_0.i4 = fmul float %_0.i3, 1.000000e+10
  br label %bb26

bb26:                                             ; preds = %bb6, %bb9, %bb22
  %value.sroa.0.0 = phi float [ %_0.i10, %bb6 ], [ %_0.i7, %bb9 ], [ %_0.i4, %bb22 ]
  %6 = getelementptr inbounds i8, ptr %self, i64 16
  %7 = load i8, ptr %6, align 8, !range !49, !noundef !48
  %_29.not = icmp eq i8 %7, 0
  %_0.i11 = fneg float %value.sroa.0.0
  %spec.select = select i1 %_29.not, float %value.sroa.0.0, float %_0.i11
  br label %bb33

bb33:                                             ; preds = %bb26, %bb14, %start
  %_0.sroa.5.1 = phi float [ undef, %bb14 ], [ undef, %start ], [ %spec.select, %bb26 ]
  %_0.sroa.0.1 = phi i32 [ 0, %bb14 ], [ 0, %start ], [ 1, %bb26 ]
  %8 = insertvalue { i32, float } poison, i32 %_0.sroa.0.1, 0
  %9 = insertvalue { i32, float } %8, float %_0.sroa.5.1, 1
  ret { i32, float } %9

bb9:                                              ; preds = %bb4
  %10 = getelementptr inbounds [16 x float], ptr @2, i64 0, i64 %_3.i
  %_0.i6 = load float, ptr %10, align 4, !noundef !48
  %_0.i7 = fmul float %_0.i6, %_0.i
  br label %bb26

bb6:                                              ; preds = %bb4
  %_12 = sub nsw i64 0, %_3.i
  %11 = getelementptr inbounds [16 x float], ptr @2, i64 0, i64 %_12
  %_0.i9 = load float, ptr %11, align 4, !noundef !48
  %_0.i10 = fdiv float %_0.i, %_0.i9
  br label %bb26
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7dec2flt5parse12parse_number17h743311408d8e6e08E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %s2.i = alloca [16 x i8], align 8
  %tmp1.i = alloca [24 x i8], align 8
  %tmp.i = alloca [24 x i8], align 8
  %mantissa.i = alloca [8 x i8], align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !145)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %mantissa.i), !noalias !148
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %tmp.i), !noalias !148
  call fastcc void @_ZN4core3num7dec2flt5parse16try_parse_digits17h2d3e9b4863ab84ffE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %tmp.i, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef 0) #61, !noalias !150
  %_82.0.i = load ptr, ptr %tmp.i, align 8, !noalias !148, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %tmp.i, i64 8
  %_82.1.i = load i64, ptr %0, align 8, !noalias !148, !noundef !48
  %1 = getelementptr inbounds i8, ptr %tmp.i, i64 16
  %_7.i = load i64, ptr %1, align 8, !noalias !148, !noundef !48
  store i64 %_7.i, ptr %mantissa.i, align 8, !noalias !148
  %_0.i.i = sub i64 %s.1, %_82.1.i
  %_3.not.i.i = icmp eq i64 %_82.1.i, 0
  br i1 %_3.not.i.i, label %bb8.thread.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %2 = load i8, ptr %_82.0.i, align 1, !noalias !150, !noundef !48
  %3 = icmp eq i8 %2, 46
  br i1 %3, label %bb5.i, label %bb8.i

bb8.i:                                            ; preds = %bb5.i, %bb4.i
  %_48.i = phi i64 [ %_21.i, %bb5.i ], [ %_7.i, %bb4.i ]
  %s.sroa.11.0.i = phi i64 [ %_84.1.i, %bb5.i ], [ %_82.1.i, %bb4.i ]
  %s.sroa.0.0.i = phi ptr [ %_84.0.i, %bb5.i ], [ %_82.0.i, %bb4.i ]
  %exponent.sroa.0.0.i = phi i64 [ %_24.i, %bb5.i ], [ 0, %bb4.i ]
  %n_after_dot.sroa.0.0.i = phi i64 [ %_0.i18.i, %bb5.i ], [ 0, %bb4.i ]
  %4 = add i64 %n_after_dot.sroa.0.0.i, %_0.i.i
  %5 = icmp eq i64 %4, 0
  br i1 %5, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10, label %bb10.i

bb8.thread.i:                                     ; preds = %start
  %6 = icmp eq i64 %_0.i.i, 0
  br i1 %6, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10, label %bb22.i

bb5.i:                                            ; preds = %bb4.i
  %_8.1.i.i = add i64 %_82.1.i, -1
  %_8.0.i.i = getelementptr inbounds [0 x i8], ptr %_82.0.i, i64 0, i64 1
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %tmp1.i), !noalias !148
  call fastcc void @_ZN4core3num7dec2flt5parse16try_parse_digits17h2d3e9b4863ab84ffE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %tmp1.i, ptr noalias noundef nonnull readonly align 1 %_8.0.i.i, i64 noundef %_8.1.i.i, i64 noundef %_7.i) #61, !noalias !150
  %_84.0.i = load ptr, ptr %tmp1.i, align 8, !noalias !148, !nonnull !48, !align !63, !noundef !48
  %7 = getelementptr inbounds i8, ptr %tmp1.i, i64 8
  %_84.1.i = load i64, ptr %7, align 8, !noalias !148, !noundef !48
  %8 = getelementptr inbounds i8, ptr %tmp1.i, i64 16
  %_21.i = load i64, ptr %8, align 8, !noalias !148, !noundef !48
  store i64 %_21.i, ptr %mantissa.i, align 8, !noalias !148
  %_0.i18.i = sub i64 %_8.1.i.i, %_84.1.i
  %_24.i = sub i64 0, %_0.i18.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %tmp1.i), !noalias !148
  br label %bb8.i

bb10.i:                                           ; preds = %bb8.i
  %_3.not.i19.i = icmp eq i64 %s.sroa.11.0.i, 0
  br i1 %_3.not.i19.i, label %bb22.i, label %bb12.i

bb12.i:                                           ; preds = %bb10.i
  %_8.0.i21.i = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i, i64 0, i64 1
  %_8.1.i22.i = add i64 %s.sroa.11.0.i, -1
  %c.i = load i8, ptr %s.sroa.0.0.i, align 1, !noalias !150, !noundef !48
  switch i8 %c.i, label %bb22.i [
    i8 101, label %bb14.i
    i8 69, label %bb14.i
  ]

bb22.i:                                           ; preds = %bb18.i, %bb12.i, %bb10.i, %bb8.thread.i
  %_485867.i = phi i64 [ %_48.i, %bb12.i ], [ %_48.i, %bb18.i ], [ %_48.i, %bb10.i ], [ %_7.i, %bb8.thread.i ]
  %9 = phi i64 [ %4, %bb12.i ], [ %4, %bb18.i ], [ %4, %bb10.i ], [ %_0.i.i, %bb8.thread.i ]
  %s.sroa.11.1.i = phi i1 [ false, %bb12.i ], [ %_5.not.i.i.i, %bb18.i ], [ true, %bb10.i ], [ true, %bb8.thread.i ]
  %s.sroa.0.1.i = phi i1 [ true, %bb12.i ], [ %16, %bb18.i ], [ true, %bb10.i ], [ true, %bb8.thread.i ]
  %exp_number.sroa.0.0.i = phi i64 [ 0, %bb12.i ], [ %spec.select.i.i, %bb18.i ], [ 0, %bb10.i ], [ 0, %bb8.thread.i ]
  %exponent.sroa.0.1.i = phi i64 [ %exponent.sroa.0.0.i, %bb12.i ], [ %17, %bb18.i ], [ %exponent.sroa.0.0.i, %bb10.i ], [ 0, %bb8.thread.i ]
  tail call void @llvm.assume(i1 %s.sroa.0.1.i)
  %_43.i = icmp slt i64 %9, 20
  br i1 %_43.i, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit, label %bb25.i

bb14.i:                                           ; preds = %bb12.i, %bb12.i
  %_3.not.i.i.i = icmp eq i64 %_8.1.i22.i, 0
  br i1 %_3.not.i.i.i, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10, label %bb2.i.i

bb2.i.i:                                          ; preds = %bb14.i
  %c.i.i = load i8, ptr %_8.0.i21.i, align 1, !noalias !151, !noundef !48
  %10 = icmp eq i8 %c.i.i, 45
  switch i8 %c.i.i, label %bb9.i.i [
    i8 45, label %bb6.i.i
    i8 43, label %bb6.i.i
  ]

bb6.i.i:                                          ; preds = %bb2.i.i, %bb2.i.i
  %_8.1.i.i.i = add i64 %s.sroa.11.0.i, -2
  %_3.not.i5.i.i = icmp eq i64 %_8.1.i.i.i, 0
  br i1 %_3.not.i5.i.i, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10, label %bb6.bb9_crit_edge.i.i

bb6.bb9_crit_edge.i.i:                            ; preds = %bb6.i.i
  %_8.0.i.i.i = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i, i64 0, i64 2
  %.pre.i.i = load i8, ptr %_8.0.i.i.i, align 1, !alias.scope !154, !noalias !151
  br label %bb9.i.i

bb9.i.i:                                          ; preds = %bb6.bb9_crit_edge.i.i, %bb2.i.i
  %11 = phi i8 [ %.pre.i.i, %bb6.bb9_crit_edge.i.i ], [ %c.i.i, %bb2.i.i ]
  %.self.0.i28.i.i = phi ptr [ %_8.0.i.i.i, %bb6.bb9_crit_edge.i.i ], [ %_8.0.i21.i, %bb2.i.i ]
  %s.sroa.8.025.i.i = phi i64 [ %_8.1.i.i.i, %bb6.bb9_crit_edge.i.i ], [ %_8.1.i22.i, %bb2.i.i ]
  %12 = add i8 %11, -48
  %_0.sroa.0.0.off0.i.i.i = icmp ult i8 %12, 10
  br i1 %_0.sroa.0.0.off0.i.i.i, label %bb1.i6.preheader.i.i, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10

bb1.i6.preheader.i.i:                             ; preds = %bb9.i.i
  %scevgep.i.i = getelementptr i8, ptr %.self.0.i28.i.i, i64 %s.sroa.8.025.i.i
  br label %bb1.i6.i.i

bb1.i6.i.i:                                       ; preds = %bb4.i.i.i, %bb1.i6.preheader.i.i
  %exponent.sroa.0.0.i.i = phi i64 [ %exponent.sroa.0.1.i.i, %bb4.i.i.i ], [ 0, %bb1.i6.preheader.i.i ]
  %13 = phi i64 [ %15, %bb4.i.i.i ], [ 0, %bb1.i6.preheader.i.i ]
  %s.sroa.8.0.i.i.i = phi i64 [ %s_next.1.i.i.i, %bb4.i.i.i ], [ %s.sroa.8.025.i.i, %bb1.i6.preheader.i.i ]
  %s.sroa.0.0.i.i.i = phi ptr [ %s_next.0.i.i.i, %bb4.i.i.i ], [ %.self.0.i28.i.i, %bb1.i6.preheader.i.i ]
  %_5.not.i.i.i = icmp eq i64 %s.sroa.8.0.i.i.i, 0
  br i1 %_5.not.i.i.i, label %bb18.i, label %bb2.i.i.i

bb2.i.i.i:                                        ; preds = %bb1.i6.i.i
  %_9.i.i.i = load i8, ptr %s.sroa.0.0.i.i.i, align 1, !alias.scope !157, !noalias !160, !noundef !48
  %_0.i.i.i.i = add i8 %_9.i.i.i, -48
  %_10.i.i.i = icmp ult i8 %_0.i.i.i.i, 10
  br i1 %_10.i.i.i, label %bb4.i.i.i, label %bb18.i

bb4.i.i.i:                                        ; preds = %bb2.i.i.i
  %s_next.1.i.i.i = add i64 %s.sroa.8.0.i.i.i, -1
  %s_next.0.i.i.i = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i.i.i, i64 0, i64 1
  %_3.i.i.i.i = icmp slt i64 %13, 65536
  %_5.i.i.i.i = mul i64 %13, 10
  %_7.i.i.i.i = zext nneg i8 %_0.i.i.i.i to i64
  %14 = add i64 %_5.i.i.i.i, %_7.i.i.i.i
  %exponent.sroa.0.1.i.i = select i1 %_3.i.i.i.i, i64 %14, i64 %exponent.sroa.0.0.i.i
  %15 = select i1 %_3.i.i.i.i, i64 %14, i64 %13
  br label %bb1.i6.i.i

bb18.i:                                           ; preds = %bb2.i.i.i, %bb1.i6.i.i
  %s.sroa.0.0.i.lcssa.i.i = phi ptr [ %s.sroa.0.0.i.i.i, %bb2.i.i.i ], [ %scevgep.i.i, %bb1.i6.i.i ]
  %_20.i.i = sub i64 0, %exponent.sroa.0.0.i.i
  %spec.select.i.i = select i1 %10, i64 %_20.i.i, i64 %exponent.sroa.0.0.i.i
  %16 = icmp ne ptr %s.sroa.0.0.i.lcssa.i.i, null
  %17 = add i64 %spec.select.i.i, %exponent.sroa.0.0.i
  br label %bb22.i

bb25.i:                                           ; preds = %bb22.i
  %18 = add nsw i64 %9, -19
  br label %bb26.i

bb26.i:                                           ; preds = %bb30.i, %bb25.i
  %p.sroa.0.0.i = phi ptr [ %s.0, %bb25.i ], [ %_8.0.i30.i, %bb30.i ]
  %p.sroa.5.0.i = phi i64 [ %s.1, %bb25.i ], [ %_8.1.i31.i, %bb30.i ]
  %n_digits.sroa.0.0.i = phi i64 [ %18, %bb25.i ], [ %20, %bb30.i ]
  %_3.not.i28.i = icmp eq i64 %p.sroa.5.0.i, 0
  br i1 %_3.not.i28.i, label %bb33.i, label %bb28.i

bb28.i:                                           ; preds = %bb26.i
  %c5.i = load i8, ptr %p.sroa.0.0.i, align 1, !alias.scope !145, !noalias !150, !noundef !48
  switch i8 %c5.i, label %bb33.i [
    i8 46, label %bb30.i
    i8 48, label %bb30.i
  ]

bb33.i:                                           ; preds = %bb28.i, %bb26.i
  %_58.i = icmp sgt i64 %n_digits.sroa.0.0.i, 0
  br i1 %_58.i, label %bb34.i, label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread

bb30.i:                                           ; preds = %bb28.i, %bb28.i
  %_8.1.i31.i = add i64 %p.sroa.5.0.i, -1
  %_8.0.i30.i = getelementptr inbounds [0 x i8], ptr %p.sroa.0.0.i, i64 0, i64 1
  %19 = tail call noundef i8 @llvm.usub.sat.i8(i8 %c5.i, i8 47)
  %_56.i = zext nneg i8 %19 to i64
  %20 = sub i64 %n_digits.sroa.0.0.i, %_56.i
  br label %bb26.i

bb34.i:                                           ; preds = %bb33.i
  store i64 0, ptr %mantissa.i, align 8, !noalias !148
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %s2.i), !noalias !148
  store ptr %s.0, ptr %s2.i, align 8, !noalias !148
  %21 = getelementptr inbounds i8, ptr %s2.i, i64 8
  store i64 %s.1, ptr %21, align 8, !noalias !148
  call fastcc void @_ZN4core3num7dec2flt5parse18try_parse_19digits17hfb9409fb97e4d484E(ptr noalias noundef nonnull align 8 dereferenceable(16) %s2.i, ptr noalias noundef nonnull align 8 dereferenceable(8) %mantissa.i) #61, !noalias !150
  %_66.i = load i64, ptr %mantissa.i, align 8, !noalias !148, !noundef !48
  %_65.i = icmp ugt i64 %_66.i, 999999999999999999
  br i1 %_65.i, label %bb36.i, label %bb38.i

_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread: ; preds = %bb42.i, %bb33.i
  %_80.i = phi i64 [ %_80.pre.i, %bb42.i ], [ %_485867.i, %bb33.i ]
  %exponent.sroa.0.2.i = phi i64 [ %24, %bb42.i ], [ %exponent.sroa.0.1.i, %bb33.i ]
  %22 = zext i1 %_58.i to i8
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %tmp.i), !noalias !148
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %mantissa.i), !noalias !148
  br label %bb2

bb38.i:                                           ; preds = %bb34.i
  %_69.0.i = load ptr, ptr %s2.i, align 8, !noalias !148, !nonnull !48, !align !63, !noundef !48
  %_69.1.i = load i64, ptr %21, align 8, !noalias !148, !noundef !48
  %23 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 1, ptr noalias noundef nonnull readonly align 1 %_69.0.i, i64 noundef %_69.1.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e873ba9dc2d7dee98cd15f79ba0703c3) #61, !noalias !150
  %_68.0.i = extractvalue { ptr, i64 } %23, 0
  %_68.1.i = extractvalue { ptr, i64 } %23, 1
  store ptr %_68.0.i, ptr %s2.i, align 8, !noalias !148
  store i64 %_68.1.i, ptr %21, align 8, !noalias !148
  call fastcc void @_ZN4core3num7dec2flt5parse18try_parse_19digits17hfb9409fb97e4d484E(ptr noalias noundef nonnull align 8 dereferenceable(16) %s2.i, ptr noalias noundef nonnull align 8 dereferenceable(8) %mantissa.i) #61, !noalias !150
  %_75.1.i = load i64, ptr %21, align 8, !noalias !148, !noundef !48
  %_0.i36.neg.i = sub i64 %_75.1.i, %_68.1.i
  %_80.pre.pre.i = load i64, ptr %mantissa.i, align 8, !noalias !148
  br label %bb42.i

bb36.i:                                           ; preds = %bb34.i
  %_67.1.i = load i64, ptr %21, align 8, !noalias !148, !noundef !48
  %_0.i37.i = sub i64 %_67.1.i, %_82.1.i
  br label %bb42.i

bb42.i:                                           ; preds = %bb36.i, %bb38.i
  %_80.pre.i = phi i64 [ %_66.i, %bb36.i ], [ %_80.pre.pre.i, %bb38.i ]
  %_64.sroa.0.0.i = phi i64 [ %_0.i37.i, %bb36.i ], [ %_0.i36.neg.i, %bb38.i ]
  %24 = add i64 %_64.sroa.0.0.i, %exp_number.sroa.0.0.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %s2.i), !noalias !148
  br label %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread

_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10: ; preds = %bb9.i.i, %bb6.i.i, %bb14.i, %bb8.thread.i, %bb8.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %tmp.i), !noalias !148
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %mantissa.i), !noalias !148
  br label %bb6

_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit: ; preds = %bb22.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %tmp.i), !noalias !148
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %mantissa.i), !noalias !148
  br label %bb2

bb2:                                              ; preds = %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread
  %_2.sroa.0.19 = phi i64 [ %exponent.sroa.0.2.i, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread ], [ %exponent.sroa.0.1.i, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit ]
  %_2.sroa.6.18 = phi i64 [ %_80.i, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread ], [ %_485867.i, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit ]
  %_2.sroa.10.17 = phi i8 [ %22, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread ], [ 0, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit ]
  br i1 %s.sroa.11.1.i, label %bb3, label %bb6

bb3:                                              ; preds = %bb2
  store i64 %_2.sroa.0.19, ptr %_0, align 8
  %float.sroa.2.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_2.sroa.6.18, ptr %float.sroa.2.0._0.sroa_idx, align 8
  %float.sroa.3.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 0, ptr %float.sroa.3.0._0.sroa_idx, align 8
  br label %bb6

bb6:                                              ; preds = %bb3, %bb2, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10
  %.sink = phi i8 [ %_2.sroa.10.17, %bb3 ], [ 2, %_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE.exit.thread10 ], [ 2, %bb2 ]
  %25 = getelementptr inbounds i8, ptr %_0, i64 17
  store i8 %.sink, ptr %25, align 1
  ret void
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3num7dec2flt5parse16try_parse_digits17h2d3e9b4863ab84ffE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %1, i64 noundef %2) unnamed_addr #2 {
start:
  %tmp.i = alloca [8 x i8], align 8
  br label %bb1

bb1:                                              ; preds = %bb5, %start
  %x.sroa.0.0 = phi i64 [ %2, %start ], [ %_0.i5, %bb5 ]
  %s.sroa.8.0 = phi i64 [ %1, %start ], [ %_13.1, %bb5 ]
  %s.sroa.0.0 = phi ptr [ %0, %start ], [ %_13.0, %bb5 ]
  %_3 = icmp ugt i64 %s.sroa.8.0, 7
  br i1 %_3, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit", label %bb12

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit": ; preds = %bb1
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %tmp.i), !noalias !162
  store i64 0, ptr %tmp.i, align 8, !noalias !162
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %tmp.i, i64 noundef 8, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_964669ef21d4f8adbec69e4c39c44337) #61
  %_7.sroa.0.0.copyload.i = load i64, ptr %tmp.i, align 8, !noalias !162
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %tmp.i), !noalias !162
  %_0.i.i = add i64 %_7.sroa.0.0.copyload.i, 5063812098665367110
  %_0.i1.i = add i64 %_7.sroa.0.0.copyload.i, -3472328296227680304
  %_5.i = or i64 %_0.i.i, %_0.i1.i
  %_4.i = and i64 %_5.i, -9187201950435737472
  %_0.i = icmp eq i64 %_4.i, 0
  br i1 %_0.i, label %bb5, label %bb12

bb12:                                             ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit", %bb1
  %3 = icmp ne ptr %s.sroa.0.0, null
  tail call void @llvm.assume(i1 %3)
  %scevgep = getelementptr i8, ptr %s.sroa.0.0, i64 %s.sroa.8.0
  br label %bb1.i

bb1.i:                                            ; preds = %bb4.i, %bb12
  %x.sroa.0.1 = phi i64 [ %x.sroa.0.0, %bb12 ], [ %_0.i.i.i, %bb4.i ]
  %s.sroa.8.0.i = phi i64 [ %s.sroa.8.0, %bb12 ], [ %s_next.1.i, %bb4.i ]
  %s.sroa.0.0.i = phi ptr [ %s.sroa.0.0, %bb12 ], [ %s_next.0.i, %bb4.i ]
  %_5.not.i = icmp eq i64 %s.sroa.8.0.i, 0
  br i1 %_5.not.i, label %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hbe65d5a5498aa7f6E.exit", label %bb2.i

bb2.i:                                            ; preds = %bb1.i
  %_9.i = load i8, ptr %s.sroa.0.0.i, align 1, !alias.scope !165, !noalias !168, !noundef !48
  %_0.i.i7 = add i8 %_9.i, -48
  %_10.i = icmp ult i8 %_0.i.i7, 10
  br i1 %_10.i, label %bb4.i, label %"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hbe65d5a5498aa7f6E.exit"

bb4.i:                                            ; preds = %bb2.i
  %s_next.1.i = add i64 %s.sroa.8.0.i, -1
  %s_next.0.i = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0.i, i64 0, i64 1
  %_0.i1.i.i = mul i64 %x.sroa.0.1, 10
  %_6.i.i = zext nneg i8 %_0.i.i7 to i64
  %_0.i.i.i = add i64 %_0.i1.i.i, %_6.i.i
  br label %bb1.i

"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hbe65d5a5498aa7f6E.exit": ; preds = %bb2.i, %bb1.i
  %s.sroa.0.0.i.lcssa = phi ptr [ %scevgep, %bb1.i ], [ %s.sroa.0.0.i, %bb2.i ]
  store ptr %s.sroa.0.0.i.lcssa, ptr %_0, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %s.sroa.8.0.i, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %x.sroa.0.1, ptr %5, align 8
  ret void

bb5:                                              ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"
  %_0.i6 = mul i64 %x.sroa.0.0, 100000000
  %_2.i = mul i64 %_0.i1.i, 10
  %_4.i8 = lshr i64 %_0.i1.i, 8
  %6 = add i64 %_2.i, %_4.i8
  %_7.i = and i64 %6, 1095216660735
  %_0.i6.i = mul i64 %_7.i, 4294967296000100
  %_11.i = lshr i64 %6, 16
  %_10.i9 = and i64 %_11.i, 1095216660735
  %_0.i5.i = mul i64 %_10.i9, 42949672960001
  %_0.i.i10 = add i64 %_0.i5.i, %_0.i6.i
  %_14.i = lshr i64 %_0.i.i10, 32
  %_0.i5 = add i64 %_14.i, %_0.i6
  %7 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 8, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0, i64 noundef %s.sroa.8.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_2bf6a2ad9ae8740b3f03dbd7ebddcc9d) #61
  %_13.0 = extractvalue { ptr, i64 } %7, 0
  %_13.1 = extractvalue { ptr, i64 } %7, 1
  br label %bb1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i8 @llvm.usub.sat.i8(i8, i8) #1

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: none)
define internal fastcc void @_ZN4core3num7dec2flt5parse18try_parse_19digits17hfb9409fb97e4d484E(ptr noalias nocapture noundef align 8 dereferenceable(16) %s_ref, ptr noalias nocapture noundef align 8 dereferenceable(8) %x) unnamed_addr #18 {
start:
  %0 = load ptr, ptr %s_ref, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %s_ref, i64 8
  %2 = load i64, ptr %1, align 8, !noundef !48
  %x.promoted = load i64, ptr %x, align 8
  br label %bb1

bb1:                                              ; preds = %bb5, %start
  %3 = phi i64 [ %x.promoted, %start ], [ %4, %bb5 ]
  %s.sroa.8.0 = phi i64 [ %2, %start ], [ %s_next.1, %bb5 ]
  %s.sroa.0.0 = phi ptr [ %0, %start ], [ %s_next.0, %bb5 ]
  %_4 = icmp ugt i64 %3, 999999999999999999
  %_7.not = icmp eq i64 %s.sroa.8.0, 0
  %or.cond = select i1 %_4, i1 true, i1 %_7.not
  br i1 %or.cond, label %bb8, label %bb3

bb8:                                              ; preds = %bb3, %bb1
  store ptr %s.sroa.0.0, ptr %s_ref, align 8
  store i64 %s.sroa.8.0, ptr %1, align 8
  ret void

bb3:                                              ; preds = %bb1
  %_11 = load i8, ptr %s.sroa.0.0, align 1, !noundef !48
  %_0.i = add i8 %_11, -48
  %_12 = icmp ult i8 %_0.i, 10
  br i1 %_12, label %bb5, label %bb8

bb5:                                              ; preds = %bb3
  %s_next.1 = add i64 %s.sroa.8.0, -1
  %s_next.0 = getelementptr inbounds [0 x i8], ptr %s.sroa.0.0, i64 0, i64 1
  %_13 = mul nuw i64 %3, 10
  %_15 = zext nneg i8 %_0.i to i64
  %4 = add nuw i64 %_13, %_15
  store i64 %4, ptr %x, align 8
  br label %bb1
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, double } @_ZN4core3num7dec2flt5parse13parse_inf_nan17h324f3b14892654cbE(ptr noalias nocapture noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i1 noundef zeroext %negative) unnamed_addr #2 {
start:
  %tmp.i = alloca [8 x i8], align 8
  switch i64 %s.1, label %bb18 [
    i64 8, label %bb1
    i64 3, label %bb5
  ]

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %tmp.i), !noalias !170
  store i64 0, ptr %tmp.i, align 8, !noalias !170
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %tmp.i, i64 noundef 8, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_964669ef21d4f8adbec69e4c39c44337) #61
  %_7.sroa.0.0.copyload.i = load i64, ptr %tmp.i, align 8, !noalias !170
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %tmp.i), !noalias !170
  %0 = and i64 %_7.sroa.0.0.copyload.i, -2314885530818453537
  %cond = icmp eq i64 %0, 6436850368004902473
  br i1 %cond, label %bb12, label %bb18

bb12:                                             ; preds = %bb11, %bb5, %bb1
  %float.sroa.0.0 = phi double [ 0x7FF8000000000000, %bb11 ], [ 0x7FF0000000000000, %bb1 ], [ 0x7FF0000000000000, %bb5 ]
  %_0.i = fneg double %float.sroa.0.0
  %spec.select = select i1 %negative, double %_0.i, double %float.sroa.0.0
  br label %bb18

bb5:                                              ; preds = %start
  %_8 = load i8, ptr %s.0, align 1, !noundef !48
  %a = zext i8 %_8 to i64
  %1 = getelementptr inbounds [0 x i8], ptr %s.0, i64 0, i64 1
  %_11 = load i8, ptr %1, align 1, !noundef !48
  %b = zext i8 %_11 to i64
  %2 = getelementptr inbounds [0 x i8], ptr %s.0, i64 0, i64 2
  %_14 = load i8, ptr %2, align 1, !noundef !48
  %c = zext i8 %_14 to i64
  %_17 = shl nuw nsw i64 %c, 16
  %_18 = shl nuw nsw i64 %b, 8
  %_16 = or disjoint i64 %_18, %a
  %3 = or disjoint i64 %_16, %_17
  %4 = and i64 %3, 14671839
  switch i64 %4, label %bb18 [
    i64 4607561, label %bb12
    i64 5128526, label %bb11
  ]

bb11:                                             ; preds = %bb5
  br label %bb12

bb18:                                             ; preds = %bb5, %bb12, %bb1, %start
  %_0.sroa.5.1 = phi double [ undef, %start ], [ undef, %bb5 ], [ undef, %bb1 ], [ %spec.select, %bb12 ]
  %_0.sroa.0.1 = phi i64 [ 0, %start ], [ 0, %bb5 ], [ 0, %bb1 ], [ 1, %bb12 ]
  %5 = insertvalue { i64, double } poison, i64 %_0.sroa.0.1, 0
  %6 = insertvalue { i64, double } %5, double %_0.sroa.5.1, 1
  ret { i64, double } %6
}

; Function Attrs: minsize nounwind optsize
define dso_local { i32, float } @_ZN4core3num7dec2flt5parse13parse_inf_nan17h9df7cc756bd53aeeE(ptr noalias nocapture noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i1 noundef zeroext %negative) unnamed_addr #2 {
start:
  %tmp.i = alloca [8 x i8], align 8
  switch i64 %s.1, label %bb18 [
    i64 8, label %bb1
    i64 3, label %bb5
  ]

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %tmp.i), !noalias !173
  store i64 0, ptr %tmp.i, align 8, !noalias !173
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %tmp.i, i64 noundef 8, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_964669ef21d4f8adbec69e4c39c44337) #61
  %_7.sroa.0.0.copyload.i = load i64, ptr %tmp.i, align 8, !noalias !173
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %tmp.i), !noalias !173
  %0 = and i64 %_7.sroa.0.0.copyload.i, -2314885530818453537
  %cond = icmp eq i64 %0, 6436850368004902473
  br i1 %cond, label %bb12, label %bb18

bb12:                                             ; preds = %bb11, %bb5, %bb1
  %float.sroa.0.0 = phi float [ 0x7FF8000000000000, %bb11 ], [ 0x7FF0000000000000, %bb1 ], [ 0x7FF0000000000000, %bb5 ]
  %_0.i = fneg float %float.sroa.0.0
  %spec.select = select i1 %negative, float %_0.i, float %float.sroa.0.0
  br label %bb18

bb5:                                              ; preds = %start
  %_8 = load i8, ptr %s.0, align 1, !noundef !48
  %a = zext i8 %_8 to i64
  %1 = getelementptr inbounds [0 x i8], ptr %s.0, i64 0, i64 1
  %_11 = load i8, ptr %1, align 1, !noundef !48
  %b = zext i8 %_11 to i64
  %2 = getelementptr inbounds [0 x i8], ptr %s.0, i64 0, i64 2
  %_14 = load i8, ptr %2, align 1, !noundef !48
  %c = zext i8 %_14 to i64
  %_17 = shl nuw nsw i64 %c, 16
  %_18 = shl nuw nsw i64 %b, 8
  %_16 = or disjoint i64 %_18, %a
  %3 = or disjoint i64 %_16, %_17
  %4 = and i64 %3, 14671839
  switch i64 %4, label %bb18 [
    i64 4607561, label %bb12
    i64 5128526, label %bb11
  ]

bb11:                                             ; preds = %bb5
  br label %bb12

bb18:                                             ; preds = %bb5, %bb12, %bb1, %start
  %_0.sroa.5.1 = phi float [ undef, %start ], [ undef, %bb5 ], [ undef, %bb1 ], [ %spec.select, %bb12 ]
  %_0.sroa.0.1 = phi i32 [ 0, %start ], [ 0, %bb5 ], [ 0, %bb1 ], [ 1, %bb12 ]
  %5 = insertvalue { i32, float } poison, i32 %_0.sroa.0.1, 0
  %6 = insertvalue { i32, float } %5, float %_0.sroa.5.1, 1
  ret { i32, float } %6
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN74_$LT$core..num..dec2flt..ParseFloatError$u20$as$u20$core..fmt..Display$GT$3fmt17h4f970c0752bffb0eE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !49, !alias.scope !176, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  %..i = select i1 %trunc.not.i, i64 36, i64 21
  %alloc_5a9fc3a985c53716860b99bd30ab67d1.alloc_daada04787e8fdd3808aeb6c6c60d6f6.i = select i1 %trunc.not.i, ptr @alloc_5a9fc3a985c53716860b99bd30ab67d1, ptr @alloc_daada04787e8fdd3808aeb6c6c60d6f6
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %alloc_5a9fc3a985c53716860b99bd30ab67d1.alloc_daada04787e8fdd3808aeb6c6c60d6f6.i, i64 noundef %..i) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %_12 = alloca [24 x i8], align 8
  %_2.i.i = load i64, ptr %self, align 8, !range !62, !noundef !48
  %trunc.not.i.not.i = icmp eq i64 %_2.i.i, 0
  %_6 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.i.i8 = load i64, ptr %_6, align 8, !range !62
  %trunc.not.i.not.i9 = icmp eq i64 %_2.i.i8, 0
  %or.cond = select i1 %trunc.not.i.not.i, i1 %trunc.not.i.not.i9, i1 false
  br i1 %or.cond, label %bb4, label %bb8

bb8:                                              ; preds = %start
  br i1 %trunc.not.i.not.i9, label %bb18, label %bb10

bb4:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_34.0 = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_34.1 = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_34.1, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !nonnull !48
  %4 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_34.0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  br label %bb42

bb10:                                             ; preds = %bb8
  %5 = getelementptr inbounds i8, ptr %self, i64 24
  %max = load i64, ptr %5, align 8, !noundef !48
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_12)
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %s.0, i64 %s.1
  %6 = getelementptr inbounds i8, ptr %_12, i64 16
  store i64 0, ptr %6, align 8, !alias.scope !179, !noalias !182
  store ptr %s.0, ptr %_12, align 8, !alias.scope !179, !noalias !182
  %7 = getelementptr inbounds i8, ptr %_12, i64 8
  store ptr %_0.i.i.i.i.i, ptr %7, align 8, !alias.scope !179, !noalias !182
  br label %bb2.i.i

bb2.i.i:                                          ; preds = %bb5.i.i, %bb10
  %iter.sroa.0.0.i.i = phi i64 [ 0, %bb10 ], [ %_0.i.i.i.i.i.i, %bb5.i.i ]
  %exitcond.not.i.i = icmp eq i64 %iter.sroa.0.0.i.i, %max
  br i1 %exitcond.not.i.i, label %_ZN4core4iter6traits8iterator8Iterator3nth17hb7e01a9bd23a591aE.exit, label %bb5.i.i

bb5.i.i:                                          ; preds = %bb2.i.i
  %_0.i.i.i.i.i.i = add i64 %iter.sroa.0.0.i.i, 1
  %8 = call fastcc { i64, i32 } @"_ZN87_$LT$core..str..iter..CharIndices$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb1d052be083d79f1E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %_12) #61
  %9 = extractvalue { i64, i32 } %8, 1
  %.not.i.i.i = icmp eq i32 %9, 1114112
  br i1 %.not.i.i.i, label %bb17, label %bb2.i.i

_ZN4core4iter6traits8iterator8Iterator3nth17hb7e01a9bd23a591aE.exit: ; preds = %bb2.i.i
  %10 = call fastcc { i64, i32 } @"_ZN87_$LT$core..str..iter..CharIndices$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb1d052be083d79f1E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %_12) #61
  %11 = extractvalue { i64, i32 } %10, 1
  %12 = icmp eq i32 %11, 1114112
  br i1 %12, label %bb17, label %bb13

bb13:                                             ; preds = %_ZN4core4iter6traits8iterator8Iterator3nth17hb7e01a9bd23a591aE.exit
  %13 = extractvalue { i64, i32 } %10, 0
  %14 = tail call fastcc { ptr, i64 } @"_ZN4core3str6traits110_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeTo$LT$usize$GT$$GT$3get17hf4de0621e11096e2E"(i64 noundef %13, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61, !alias.scope !184
  %_15.0 = extractvalue { ptr, i64 } %14, 0
  %_15.1 = extractvalue { ptr, i64 } %14, 1
  %15 = icmp eq ptr %_15.0, null
  %default.0..i = select i1 %15, ptr %s.0, ptr %_15.0
  %default.1..i = select i1 %15, i64 %s.1, i64 %_15.1
  br label %bb17

bb17:                                             ; preds = %bb13, %_ZN4core4iter6traits8iterator8Iterator3nth17hb7e01a9bd23a591aE.exit, %bb5.i.i
  %s.sroa.10.0 = phi i64 [ %default.1..i, %bb13 ], [ %s.1, %_ZN4core4iter6traits8iterator8Iterator3nth17hb7e01a9bd23a591aE.exit ], [ %s.1, %bb5.i.i ]
  %s.sroa.0.0 = phi ptr [ %default.0..i, %bb13 ], [ %s.0, %_ZN4core4iter6traits8iterator8Iterator3nth17hb7e01a9bd23a591aE.exit ], [ %s.0, %bb5.i.i ]
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_12)
  br label %bb18

bb18:                                             ; preds = %bb17, %bb8
  %s.sroa.10.1 = phi i64 [ %s.sroa.10.0, %bb17 ], [ %s.1, %bb8 ]
  %s.sroa.0.1 = phi ptr [ %s.sroa.0.0, %bb17 ], [ %s.0, %bb8 ]
  br i1 %trunc.not.i.not.i, label %bb21, label %bb20

bb21:                                             ; preds = %bb18
  %16 = getelementptr inbounds i8, ptr %self, i64 32
  %_35.0 = load ptr, ptr %16, align 8, !nonnull !48, !align !63, !noundef !48
  %17 = getelementptr inbounds i8, ptr %self, i64 40
  %_35.1 = load ptr, ptr %17, align 8, !nonnull !48, !align !64, !noundef !48
  %18 = getelementptr inbounds i8, ptr %_35.1, i64 24
  %19 = load ptr, ptr %18, align 8, !invariant.load !48, !nonnull !48
  %20 = tail call noundef zeroext i1 %19(ptr noundef nonnull align 1 %_35.0, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.1, i64 noundef %s.sroa.10.1) #61
  br label %bb42

bb20:                                             ; preds = %bb18
  %21 = getelementptr inbounds i8, ptr %self, i64 8
  %width = load i64, ptr %21, align 8, !noundef !48
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %s.sroa.0.1, i64 %s.sroa.10.1
  %chars_count = tail call fastcc noundef i64 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h524453593279f8b9E"(ptr noundef nonnull %s.sroa.0.1, ptr noundef %_0.i.i.i.i) #61
  %_23.not = icmp ult i64 %chars_count, %width
  br i1 %_23.not, label %bb27, label %bb25

bb27:                                             ; preds = %bb20
  %_27 = sub i64 %width, %chars_count
  %22 = tail call fastcc { i64, i32 } @_ZN4core3fmt9Formatter7padding17h3199a7915f33abd3E(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i64 noundef %_27, i8 noundef 0) #61
  %23 = extractvalue { i64, i32 } %22, 0
  %24 = extractvalue { i64, i32 } %22, 1
  %25 = icmp eq i32 %24, 1114112
  br i1 %25, label %bb42, label %bb30

bb25:                                             ; preds = %bb20
  %26 = getelementptr inbounds i8, ptr %self, i64 32
  %_36.0 = load ptr, ptr %26, align 8, !nonnull !48, !align !63, !noundef !48
  %27 = getelementptr inbounds i8, ptr %self, i64 40
  %_36.1 = load ptr, ptr %27, align 8, !nonnull !48, !align !64, !noundef !48
  %28 = getelementptr inbounds i8, ptr %_36.1, i64 24
  %29 = load ptr, ptr %28, align 8, !invariant.load !48, !nonnull !48
  %30 = tail call noundef zeroext i1 %29(ptr noundef nonnull align 1 %_36.0, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.1, i64 noundef %s.sroa.10.1) #61
  br label %bb42

bb30:                                             ; preds = %bb27
  %31 = getelementptr inbounds i8, ptr %self, i64 32
  %_37.0 = load ptr, ptr %31, align 8, !nonnull !48, !align !63, !noundef !48
  %32 = getelementptr inbounds i8, ptr %self, i64 40
  %_37.1 = load ptr, ptr %32, align 8, !nonnull !48, !align !64, !noundef !48
  %33 = getelementptr inbounds i8, ptr %_37.1, i64 24
  %34 = load ptr, ptr %33, align 8, !invariant.load !48, !nonnull !48
  %_31 = tail call noundef zeroext i1 %34(ptr noundef nonnull align 1 %_37.0, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.1, i64 noundef %s.sroa.10.1) #61
  br i1 %_31, label %bb42, label %bb35

bb35:                                             ; preds = %bb30
  %35 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt11PostPadding5write17ha2e45b2602c45980E(i64 noundef %23, i32 noundef %24, ptr noalias noundef nonnull align 8 dereferenceable(64) %self) #61
  br label %bb42

bb42:                                             ; preds = %bb35, %bb30, %bb25, %bb27, %bb21, %bb4
  %_0.sroa.0.2.shrunk = phi i1 [ %4, %bb4 ], [ %30, %bb25 ], [ %35, %bb35 ], [ %20, %bb21 ], [ true, %bb27 ], [ true, %bb30 ]
  ret i1 %_0.sroa.0.2.shrunk
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc { i64, i32 } @"_ZN87_$LT$core..str..iter..CharIndices$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb1d052be083d79f1E"(ptr noalias nocapture noundef align 8 dereferenceable(24) %self) unnamed_addr #19 {
start:
  %_7.i2 = getelementptr inbounds i8, ptr %self, i64 8
  %end.i3 = load ptr, ptr %_7.i2, align 8, !alias.scope !187, !nonnull !48, !noundef !48
  %_8.i4 = load ptr, ptr %self, align 8, !alias.scope !187, !nonnull !48, !noundef !48
  %0 = tail call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190
  %1 = icmp eq i32 %0, 1114112
  br i1 %1, label %bb7, label %bb4

bb4:                                              ; preds = %start
  %2 = ptrtoint ptr %end.i3 to i64
  %3 = ptrtoint ptr %_8.i4 to i64
  %4 = getelementptr inbounds i8, ptr %self, i64 16
  %index = load i64, ptr %4, align 8, !noundef !48
  %end.i = load ptr, ptr %_7.i2, align 8, !alias.scope !191, !nonnull !48, !noundef !48
  %_8.i = load ptr, ptr %self, align 8, !alias.scope !191, !nonnull !48, !noundef !48
  %5 = ptrtoint ptr %end.i to i64
  %6 = ptrtoint ptr %_8.i to i64
  %7 = add i64 %index, %2
  %8 = add i64 %3, %5
  %_11 = sub i64 %7, %8
  %9 = add i64 %_11, %6
  store i64 %9, ptr %4, align 8
  br label %bb7

bb7:                                              ; preds = %bb4, %start
  %_0.sroa.0.0 = phi i64 [ %index, %bb4 ], [ undef, %start ]
  %10 = insertvalue { i64, i32 } poison, i64 %_0.sroa.0.0, 0
  %11 = insertvalue { i64, i32 } %10, i32 %0, 1
  ret { i64, i32 } %11
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define internal fastcc { ptr, i64 } @"_ZN4core3str6traits110_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeTo$LT$usize$GT$$GT$3get17hf4de0621e11096e2E"(i64 noundef %self, ptr noalias noundef nonnull readonly align 1 %slice.0, i64 noundef %slice.1) unnamed_addr #20 {
start:
  %0 = icmp eq i64 %self, 0
  br i1 %0, label %bb2, label %bb2.i

bb2.i:                                            ; preds = %start
  %_3.i.i.not.i = icmp ult i64 %self, %slice.1
  br i1 %_3.i.i.not.i, label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit", label %bb7.i

bb7.i:                                            ; preds = %bb2.i
  %1 = icmp eq i64 %slice.1, %self
  br i1 %1, label %bb2, label %bb5

"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit": ; preds = %bb2.i
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %slice.0, i64 %self
  %b.i = load i8, ptr %_0.i.i.i.i.i, align 1, !alias.scope !194, !noundef !48
  %_0.i.i = icmp sgt i8 %b.i, -65
  br i1 %_0.i.i, label %bb2, label %bb5

bb2:                                              ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit", %bb7.i, %start
  br label %bb5

bb5:                                              ; preds = %bb2, %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit", %bb7.i
  %_0.sroa.0.0 = phi ptr [ %slice.0, %bb2 ], [ null, %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit" ], [ null, %bb7.i ]
  %2 = insertvalue { ptr, i64 } poison, ptr %_0.sroa.0.0, 0
  %3 = insertvalue { ptr, i64 } %2, i64 %self, 1
  ret { ptr, i64 } %3
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #19 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !197)
  %_8.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %0 = load ptr, ptr %_8.i.i, align 8, !alias.scope !197, !nonnull !48, !noundef !48
  %_4.i.i.i = load ptr, ptr %self, align 8, !alias.scope !200, !nonnull !48, !noundef !48
  %_0.i.i.i = icmp eq ptr %_4.i.i.i, %0
  br i1 %_0.i.i.i, label %_ZN4core3str11validations15next_code_point17hcc383184494d4d51E.exit.thread, label %bb4.i

bb4.i:                                            ; preds = %start
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %_4.i.i.i, i64 1
  store ptr %_3.i.i.i.i.i, ptr %self, align 8, !alias.scope !203
  %x.i = load i8, ptr %_4.i.i.i, align 1, !noalias !197, !noundef !48
  %_7.i = icmp sgt i8 %x.i, -1
  br i1 %_7.i, label %bb7.i, label %bb8.i

bb8.i:                                            ; preds = %bb4.i
  %_3.i.i = and i8 %x.i, 31
  %_0.i.i = zext nneg i8 %_3.i.i to i32
  %_0.i.i3.i = icmp ne ptr %_3.i.i.i.i.i, %0
  tail call void @llvm.assume(i1 %_0.i.i3.i)
  %_3.i.i.i.i5.i = getelementptr inbounds i8, ptr %_4.i.i.i, i64 2
  store ptr %_3.i.i.i.i5.i, ptr %self, align 8, !alias.scope !208
  %y.i = load i8, ptr %_3.i.i.i.i.i, align 1, !noalias !197, !noundef !48
  %_3.i8.i = shl nuw nsw i32 %_0.i.i, 6
  %_5.i.i = and i8 %y.i, 63
  %_4.i.i = zext nneg i8 %_5.i.i to i32
  %_0.i9.i = or disjoint i32 %_3.i8.i, %_4.i.i
  %_14.i = icmp ugt i8 %x.i, -33
  br i1 %_14.i, label %bb13.i, label %_ZN4core3str11validations15next_code_point17hcc383184494d4d51E.exit.thread

bb7.i:                                            ; preds = %bb4.i
  %_8.i = zext nneg i8 %x.i to i32
  br label %_ZN4core3str11validations15next_code_point17hcc383184494d4d51E.exit.thread

bb13.i:                                           ; preds = %bb8.i
  %_0.i.i12.i = icmp ne ptr %_3.i.i.i.i5.i, %0
  tail call void @llvm.assume(i1 %_0.i.i12.i)
  %_3.i.i.i.i14.i = getelementptr inbounds i8, ptr %_4.i.i.i, i64 3
  store ptr %_3.i.i.i.i14.i, ptr %self, align 8, !alias.scope !215
  %z.i = load i8, ptr %_3.i.i.i.i5.i, align 1, !noalias !197, !noundef !48
  %_3.i17.i = shl nuw nsw i32 %_4.i.i, 6
  %_5.i18.i = and i8 %z.i, 63
  %_4.i19.i = zext nneg i8 %_5.i18.i to i32
  %_0.i20.i = or disjoint i32 %_3.i17.i, %_4.i19.i
  %_21.i = shl nuw nsw i32 %_0.i.i, 12
  %1 = or disjoint i32 %_0.i20.i, %_21.i
  %_22.i = icmp ugt i8 %x.i, -17
  br i1 %_22.i, label %bb17.i, label %_ZN4core3str11validations15next_code_point17hcc383184494d4d51E.exit.thread

bb17.i:                                           ; preds = %bb13.i
  %_0.i.i23.i = icmp ne ptr %_3.i.i.i.i14.i, %0
  tail call void @llvm.assume(i1 %_0.i.i23.i)
  %_3.i.i.i.i25.i = getelementptr inbounds i8, ptr %_4.i.i.i, i64 4
  store ptr %_3.i.i.i.i25.i, ptr %self, align 8, !alias.scope !222
  %w.i = load i8, ptr %_3.i.i.i.i14.i, align 1, !noalias !197, !noundef !48
  %_27.i = shl nuw nsw i32 %_0.i.i, 18
  %_26.i = and i32 %_27.i, 1835008
  %_3.i28.i = shl nuw nsw i32 %_0.i20.i, 6
  %_5.i29.i = and i8 %w.i, 63
  %_4.i30.i = zext nneg i8 %_5.i29.i to i32
  %_0.i31.i = or disjoint i32 %_3.i28.i, %_4.i30.i
  %2 = or disjoint i32 %_0.i31.i, %_26.i
  br label %_ZN4core3str11validations15next_code_point17hcc383184494d4d51E.exit.thread

_ZN4core3str11validations15next_code_point17hcc383184494d4d51E.exit.thread: ; preds = %bb17.i, %bb13.i, %bb7.i, %bb8.i, %start
  %3 = phi i32 [ %_0.i9.i, %bb8.i ], [ %1, %bb13.i ], [ %2, %bb17.i ], [ %_8.i, %bb7.i ], [ 1114112, %start ]
  ret i32 %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef float @_ZN4core3num7dec2flt18biased_fp_to_float17h94cdf9c429f90dbaE(i64 noundef %x.0, i32 noundef %x.1) unnamed_addr #0 {
start:
  %_4 = sext i32 %x.1 to i64
  %_3 = shl nsw i64 %_4, 23
  %0 = or i64 %_3, %x.0
  %_2.i = trunc i64 %0 to i32
  %_0.i.i.i = bitcast i32 %_2.i to float
  ret float %_0.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef double @_ZN4core3num7dec2flt18biased_fp_to_float17hfc2ee122a18c748cE(i64 noundef %x.0, i32 noundef %x.1) unnamed_addr #0 {
start:
  %_4 = zext i32 %x.1 to i64
  %_3 = shl i64 %_4, 52
  %0 = or i64 %_3, %x.0
  %_0.i.i.i = bitcast i64 %0 to double
  ret double %_0.i.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i16 } @_ZN4core3num9diy_float2Fp12normalize_to17hb4b7dc0a4582ab9eE(ptr noalias noundef readonly align 8 dereferenceable(16) %self, i16 noundef %e) unnamed_addr #2 {
start:
  %_15 = alloca [48 x i8], align 8
  %_9 = alloca [8 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_4 = load i16, ptr %0, align 8, !noundef !48
  %edelta = sub i16 %_4, %e
  %_5 = icmp sgt i16 %edelta, -1
  br i1 %_5, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_96b6e088809901f66c415b6d7636fb41, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3929e2bce206e01203758dd3afbe02ab) #62
  unreachable

bb1:                                              ; preds = %start
  %_11 = load i64, ptr %self, align 8, !noundef !48
  %1 = and i16 %edelta, 63
  %2 = zext nneg i16 %1 to i64
  %_10 = shl i64 %_11, %2
  %3 = lshr exact i64 %_10, %2
  store i64 %3, ptr %_9, align 8
  %_13 = icmp eq i64 %3, %_11
  br i1 %_13, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_15)
  store ptr null, ptr %_15, align 8
  call void @_ZN4core9panicking13assert_failed17h2c9c0e00e9a67dd5E(i8 noundef 0, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_9, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_15, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_80e594e417623fa877539176cf15d047) #62
  unreachable

bb3:                                              ; preds = %bb1
  %4 = insertvalue { i64, i16 } poison, i64 %_10, 0
  %5 = insertvalue { i64, i16 } %4, i16 %e, 1
  ret { i64, i16 } %5
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 %expr.0, i64 noundef %expr.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_6 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_6)
  store ptr %expr.0, ptr %_6, align 8
  %1 = getelementptr inbounds i8, ptr %_6, i64 8
  store i64 %expr.1, ptr %1, align 8
  store ptr %_6, ptr %_3, align 8, !alias.scope !229, !noalias !232
  %2 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %2, align 8, !alias.scope !229, !noalias !232
  %3 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !229, !noalias !232
  %4 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %4, align 8, !alias.scope !229, !noalias !232
  %5 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 0, ptr %5, align 8, !alias.scope !229, !noalias !232
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking13assert_failed17h2c9c0e00e9a67dd5E(i8 noundef %kind, ptr noalias noundef readonly align 8 dereferenceable(8) %0, ptr noalias noundef readonly align 8 dereferenceable(8) %1, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #4 {
start:
  %right = alloca [8 x i8], align 8
  %left = alloca [8 x i8], align 8
  store ptr %0, ptr %left, align 8
  store ptr %1, ptr %right, align 8
  call void @_ZN4core9panicking19assert_failed_inner17heba9f407cd45c852E(i8 noundef %kind, ptr noundef nonnull align 1 %left, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.3, ptr noundef nonnull align 1 %right, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.3, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking19assert_failed_inner17heba9f407cd45c852E(i8 noundef %0, ptr noundef nonnull align 1 %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2, ptr noundef nonnull align 1 %3, ptr noalias noundef readonly align 8 dereferenceable(24) %4, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args, ptr noalias noundef readonly align 8 dereferenceable(24) %5) unnamed_addr #4 {
start:
  %_30 = alloca [48 x i8], align 8
  %_26 = alloca [48 x i8], align 8
  %_16 = alloca [64 x i8], align 8
  %_12 = alloca [48 x i8], align 8
  %args1 = alloca [48 x i8], align 8
  %op = alloca [16 x i8], align 8
  %right = alloca [16 x i8], align 8
  %left = alloca [16 x i8], align 8
  store ptr %1, ptr %left, align 8
  %6 = getelementptr inbounds i8, ptr %left, i64 8
  store ptr %2, ptr %6, align 8
  store ptr %3, ptr %right, align 8
  %7 = getelementptr inbounds i8, ptr %right, i64 8
  store ptr %4, ptr %7, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %op)
  %8 = getelementptr inbounds i8, ptr %op, i64 8
  switch i8 %0, label %bb1 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb2
  ]

bb1:                                              ; preds = %start
  unreachable

bb3:                                              ; preds = %start
  store ptr @alloc_afe773f6aac346e81183863a42d1bf80, ptr %op, align 8
  br label %bb5

bb4:                                              ; preds = %start
  store ptr @alloc_0052d85ea4a4ba787769bf683e9f0575, ptr %op, align 8
  br label %bb5

bb2:                                              ; preds = %start
  store ptr @alloc_cf04f28336c1420ddcf7f6488de62f68, ptr %op, align 8
  br label %bb5

bb5:                                              ; preds = %bb2, %bb4, %bb3
  %.sink = phi i64 [ 7, %bb2 ], [ 2, %bb4 ], [ 2, %bb3 ]
  store i64 %.sink, ptr %8, align 8
  %9 = load ptr, ptr %args, align 8, !noundef !48
  %10 = icmp eq ptr %9, null
  br i1 %10, label %bb6, label %bb7

bb6:                                              ; preds = %bb5
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_26)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_30)
  store ptr %op, ptr %_30, align 8
  %_31.sroa.4.0._30.sroa_idx = getelementptr inbounds i8, ptr %_30, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_31.sroa.4.0._30.sroa_idx, align 8
  %11 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_30, i64 0, i64 1
  store ptr %left, ptr %11, align 8
  %_33.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_30, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E", ptr %_33.sroa.4.0..sroa_idx, align 8
  %12 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_30, i64 0, i64 2
  store ptr %right, ptr %12, align 8
  %_35.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_30, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E", ptr %_35.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_b47e81501020f96ad87aa5b7091b422a, ptr %_26, align 8, !alias.scope !234, !noalias !237
  %13 = getelementptr inbounds i8, ptr %_26, i64 8
  store i64 3, ptr %13, align 8, !alias.scope !234, !noalias !237
  %14 = getelementptr inbounds i8, ptr %_26, i64 32
  store ptr null, ptr %14, align 8, !alias.scope !234, !noalias !237
  %15 = getelementptr inbounds i8, ptr %_26, i64 16
  store ptr %_30, ptr %15, align 8, !alias.scope !234, !noalias !237
  %16 = getelementptr inbounds i8, ptr %_26, i64 24
  store i64 3, ptr %16, align 8, !alias.scope !234, !noalias !237
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_26, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %5) #62
  unreachable

bb7:                                              ; preds = %bb5
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %args1)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(48) %args1, ptr noundef nonnull align 8 dereferenceable(48) %args, i64 48, i1 false)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_12)
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %_16)
  store ptr %op, ptr %_16, align 8
  %_17.sroa.4.0._16.sroa_idx = getelementptr inbounds i8, ptr %_16, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_17.sroa.4.0._16.sroa_idx, align 8
  %17 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 1
  store ptr %args1, ptr %17, align 8
  %_19.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN59_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Display$GT$3fmt17haa9fcef2d706cb33E", ptr %_19.sroa.4.0..sroa_idx, align 8
  %18 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 2
  store ptr %left, ptr %18, align 8
  %_21.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E", ptr %_21.sroa.4.0..sroa_idx, align 8
  %19 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 3
  store ptr %right, ptr %19, align 8
  %_23.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 3, i32 0, i32 1
  store ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E", ptr %_23.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_4fbdc750fd813b0d1a3dc477ce996ad5, ptr %_12, align 8, !alias.scope !240, !noalias !243
  %20 = getelementptr inbounds i8, ptr %_12, i64 8
  store i64 4, ptr %20, align 8, !alias.scope !240, !noalias !243
  %21 = getelementptr inbounds i8, ptr %_12, i64 32
  store ptr null, ptr %21, align 8, !alias.scope !240, !noalias !243
  %22 = getelementptr inbounds i8, ptr %_12, i64 16
  store ptr %_16, ptr %22, align 8, !alias.scope !240, !noalias !243
  %23 = getelementptr inbounds i8, ptr %_12, i64 24
  store i64 4, ptr %23, align 8, !alias.scope !240, !noalias !243
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_12, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %5) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.1 = load i64, ptr %0, align 8, !noundef !48
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %_3.0, i64 noundef %_3.1) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.1 = load ptr, ptr %0, align 8, !nonnull !48, !align !64, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_3.1, i64 24
  %2 = load ptr, ptr %1, align 8, !invariant.load !48, !nonnull !48
  %_0 = tail call noundef zeroext i1 %2(ptr noundef nonnull align 1 %_3.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN59_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Display$GT$3fmt17haa9fcef2d706cb33E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %fmt, i64 32
  %_4.0 = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %fmt, i64 40
  %_4.1 = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %_4.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %_4.1, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %self) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %output.0, ptr noalias noundef readonly align 8 dereferenceable(24) %output.1, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %formatter = alloca [64 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %formatter)
  %0 = getelementptr inbounds i8, ptr %formatter, i64 52
  store i32 0, ptr %0, align 4, !alias.scope !246, !noalias !249
  %1 = getelementptr inbounds i8, ptr %formatter, i64 48
  store i32 32, ptr %1, align 8, !alias.scope !246, !noalias !249
  %2 = getelementptr inbounds i8, ptr %formatter, i64 56
  store i8 3, ptr %2, align 8, !alias.scope !246, !noalias !249
  store i64 0, ptr %formatter, align 8, !alias.scope !246, !noalias !249
  %3 = getelementptr inbounds i8, ptr %formatter, i64 16
  store i64 0, ptr %3, align 8, !alias.scope !246, !noalias !249
  %4 = getelementptr inbounds i8, ptr %formatter, i64 32
  store ptr %output.0, ptr %4, align 8, !alias.scope !246, !noalias !249
  %5 = getelementptr inbounds i8, ptr %formatter, i64 40
  store ptr %output.1, ptr %5, align 8, !alias.scope !246, !noalias !249
  %6 = getelementptr inbounds i8, ptr %args, i64 32
  %7 = load ptr, ptr %6, align 8, !noundef !48
  %8 = icmp eq ptr %7, null
  br i1 %8, label %bb4, label %bb3

bb4:                                              ; preds = %start
  %9 = getelementptr inbounds i8, ptr %args, i64 16
  %_50.0 = load ptr, ptr %9, align 8, !nonnull !48, !align !64, !noundef !48
  %10 = getelementptr inbounds i8, ptr %args, i64 24
  %_50.1 = load i64, ptr %10, align 8, !noundef !48
  %_0.i.i.i = getelementptr inbounds %"fmt::rt::Argument<'_>", ptr %_50.0, i64 %_50.1
  %_51.0 = load ptr, ptr %args, align 8, !nonnull !48, !align !64
  %11 = getelementptr inbounds i8, ptr %args, i64 8
  %_51.1 = load i64, ptr %11, align 8
  %12 = and i64 %_50.1, 1152921504606846975
  br label %bb8

bb3:                                              ; preds = %start
  %13 = getelementptr inbounds i8, ptr %args, i64 40
  %fmt.1 = load i64, ptr %13, align 8, !noundef !48
  %_0.i.i.i12 = getelementptr inbounds %"fmt::rt::Placeholder", ptr %7, i64 %fmt.1
  %_54.0 = load ptr, ptr %args, align 8, !nonnull !48, !align !64
  %14 = getelementptr inbounds i8, ptr %args, i64 8
  %_54.1 = load i64, ptr %14, align 8
  %15 = getelementptr inbounds i8, ptr %args, i64 16
  %_57.0 = load ptr, ptr %15, align 8, !nonnull !48, !align !64
  %16 = getelementptr inbounds i8, ptr %args, i64 24
  %_57.1 = load i64, ptr %16, align 8
  %17 = getelementptr inbounds i8, ptr %formatter, i64 8
  %18 = getelementptr inbounds i8, ptr %formatter, i64 24
  %19 = and i64 %fmt.1, 2305843009213693951
  br label %bb29

bb8:                                              ; preds = %bb20, %bb4
  %iter.sroa.0.0 = phi ptr [ %_50.0, %bb4 ], [ %_3.i.i.i.i.i, %bb20 ]
  %iter.sroa.8.0 = phi i64 [ 0, %bb4 ], [ %_8.0.i, %bb20 ]
  %_0.i.i.i13 = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i
  br i1 %_0.i.i.i13, label %bb47, label %bb10

bb10:                                             ; preds = %bb8
  %_3.i.i.i.i.i = getelementptr inbounds %"fmt::rt::Argument<'_>", ptr %iter.sroa.0.0, i64 1
  %_8.0.i = add nuw nsw i64 %iter.sroa.8.0, 1
  %_6.i.i = icmp ugt i64 %_51.1, %iter.sroa.8.0
  call void @llvm.assume(i1 %_6.i.i)
  %_0.i.i.i14 = getelementptr inbounds { ptr, i64 }, ptr %_51.0, i64 %iter.sroa.8.0
  %20 = getelementptr inbounds i8, ptr %_0.i.i.i14, i64 8
  %_52.1 = load i64, ptr %20, align 8, !noundef !48
  %_0.i15 = icmp eq i64 %_52.1, 0
  br i1 %_0.i15, label %bb20, label %bb14

bb47:                                             ; preds = %bb29, %bb8
  %_58.0 = phi ptr [ %_51.0, %bb8 ], [ %_54.0, %bb29 ]
  %_58.1 = phi i64 [ %_51.1, %bb8 ], [ %_54.1, %bb29 ]
  %idx.sroa.0.1 = phi i64 [ %12, %bb8 ], [ %19, %bb29 ]
  %_3.i.i.not = icmp ult i64 %idx.sroa.0.1, %_58.1
  br i1 %_3.i.i.not, label %bb49, label %bb55

bb14:                                             ; preds = %bb10
  %_52.0 = load ptr, ptr %_0.i.i.i14, align 8, !nonnull !48, !align !63, !noundef !48
  %_53.0 = load ptr, ptr %4, align 8, !nonnull !48, !align !63, !noundef !48
  %_53.1 = load ptr, ptr %5, align 8, !nonnull !48, !align !64, !noundef !48
  %21 = getelementptr inbounds i8, ptr %_53.1, i64 24
  %22 = load ptr, ptr %21, align 8, !invariant.load !48, !nonnull !48
  %_18 = call noundef zeroext i1 %22(ptr noundef nonnull align 1 %_53.0, ptr noalias noundef nonnull readonly align 1 %_52.0, i64 noundef %_52.1) #61
  br i1 %_18, label %bb58, label %bb20

bb20:                                             ; preds = %bb14, %bb10
  call void @llvm.experimental.noalias.scope.decl(metadata !251)
  %23 = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 8
  %24 = load ptr, ptr %23, align 8, !alias.scope !251, !noalias !254, !nonnull !48, !noundef !48
  %value.i = load ptr, ptr %iter.sroa.0.0, align 8, !alias.scope !251, !noalias !254, !nonnull !48, !align !63, !noundef !48
  %_0.i = call noundef zeroext i1 %24(ptr noundef nonnull align 1 %value.i, ptr noalias noundef nonnull align 8 dereferenceable(64) %formatter) #61, !noalias !251
  br i1 %_0.i, label %bb58, label %bb8

bb58:                                             ; preds = %bb41, %bb35, %bb49, %bb20, %bb14
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %formatter)
  br label %bb59

bb29:                                             ; preds = %bb41, %bb3
  %iter1.sroa.0.0 = phi ptr [ %7, %bb3 ], [ %_3.i.i.i.i.i20, %bb41 ]
  %iter1.sroa.8.0 = phi i64 [ 0, %bb3 ], [ %_8.0.i22, %bb41 ]
  %_0.i.i.i18 = icmp eq ptr %iter1.sroa.0.0, %_0.i.i.i12
  br i1 %_0.i.i.i18, label %bb47, label %"_ZN110_$LT$core..iter..adapters..enumerate..Enumerate$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h514a31bf7e86fca0E.exit"

"_ZN110_$LT$core..iter..adapters..enumerate..Enumerate$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h514a31bf7e86fca0E.exit": ; preds = %bb29
  %_3.i.i.i.i.i20 = getelementptr inbounds %"fmt::rt::Placeholder", ptr %iter1.sroa.0.0, i64 1
  %_8.0.i22 = add nuw nsw i64 %iter1.sroa.8.0, 1
  %_6.i.i25 = icmp ugt i64 %_54.1, %iter1.sroa.8.0
  call void @llvm.assume(i1 %_6.i.i25)
  %_0.i.i.i26 = getelementptr inbounds { ptr, i64 }, ptr %_54.0, i64 %iter1.sroa.8.0
  %25 = getelementptr inbounds i8, ptr %_0.i.i.i26, i64 8
  %_55.1 = load i64, ptr %25, align 8, !noundef !48
  %_0.i27 = icmp eq i64 %_55.1, 0
  br i1 %_0.i27, label %bb41, label %bb35

bb49:                                             ; preds = %bb47
  %_0.i.i.i.i = getelementptr inbounds { ptr, i64 }, ptr %_58.0, i64 %idx.sroa.0.1
  %_59.0 = load ptr, ptr %4, align 8, !nonnull !48, !align !63, !noundef !48
  %_59.1 = load ptr, ptr %5, align 8, !nonnull !48, !align !64, !noundef !48
  %_60.0 = load ptr, ptr %_0.i.i.i.i, align 8, !nonnull !48, !align !63, !noundef !48
  %26 = getelementptr inbounds i8, ptr %_0.i.i.i.i, i64 8
  %_60.1 = load i64, ptr %26, align 8, !noundef !48
  %27 = getelementptr inbounds i8, ptr %_59.1, i64 24
  %28 = load ptr, ptr %27, align 8, !invariant.load !48, !nonnull !48
  %_48 = call noundef zeroext i1 %28(ptr noundef nonnull align 1 %_59.0, ptr noalias noundef nonnull readonly align 1 %_60.0, i64 noundef %_60.1) #61
  br i1 %_48, label %bb58, label %bb55

bb55:                                             ; preds = %bb49, %bb47
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %formatter)
  br label %bb59

bb59:                                             ; preds = %bb55, %bb58
  %_0.sroa.0.2.off0 = phi i1 [ false, %bb55 ], [ true, %bb58 ]
  ret i1 %_0.sroa.0.2.off0

bb35:                                             ; preds = %"_ZN110_$LT$core..iter..adapters..enumerate..Enumerate$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h514a31bf7e86fca0E.exit"
  %_55.0 = load ptr, ptr %_0.i.i.i26, align 8, !nonnull !48, !align !63, !noundef !48
  %_56.0 = load ptr, ptr %4, align 8, !nonnull !48, !align !63, !noundef !48
  %_56.1 = load ptr, ptr %5, align 8, !nonnull !48, !align !64, !noundef !48
  %29 = getelementptr inbounds i8, ptr %_56.1, i64 24
  %30 = load ptr, ptr %29, align 8, !invariant.load !48, !nonnull !48
  %_37 = call noundef zeroext i1 %30(ptr noundef nonnull align 1 %_56.0, ptr noalias noundef nonnull readonly align 1 %_55.0, i64 noundef %_55.1) #61
  br i1 %_37, label %bb58, label %bb41

bb41:                                             ; preds = %bb35, %"_ZN110_$LT$core..iter..adapters..enumerate..Enumerate$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h514a31bf7e86fca0E.exit"
  call void @llvm.experimental.noalias.scope.decl(metadata !256)
  call void @llvm.experimental.noalias.scope.decl(metadata !259)
  call void @llvm.experimental.noalias.scope.decl(metadata !261)
  %31 = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 40
  %_4.i = load i32, ptr %31, align 8, !range !65, !alias.scope !259, !noalias !263, !noundef !48
  store i32 %_4.i, ptr %1, align 8, !alias.scope !256, !noalias !264
  %32 = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 48
  %_5.i = load i8, ptr %32, align 8, !range !69, !alias.scope !259, !noalias !263, !noundef !48
  store i8 %_5.i, ptr %2, align 8, !alias.scope !256, !noalias !264
  %33 = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 44
  %_6.i = load i32, ptr %33, align 4, !alias.scope !259, !noalias !263, !noundef !48
  store i32 %_6.i, ptr %0, align 4, !alias.scope !256, !noalias !264
  %_8.i = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 16
  %34 = call fastcc { i64, i64 } @_ZN4core3fmt8getcount17h6f36d16f8cd149bdE(ptr noalias noundef nonnull readonly align 8 %_57.0, i64 noundef %_57.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_8.i) #61, !noalias !256
  %_7.0.i = extractvalue { i64, i64 } %34, 0
  %_7.1.i = extractvalue { i64, i64 } %34, 1
  store i64 %_7.0.i, ptr %formatter, align 8, !alias.scope !256, !noalias !264
  store i64 %_7.1.i, ptr %17, align 8, !alias.scope !256, !noalias !264
  %35 = call fastcc { i64, i64 } @_ZN4core3fmt8getcount17h6f36d16f8cd149bdE(ptr noalias noundef nonnull readonly align 8 %_57.0, i64 noundef %_57.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %iter1.sroa.0.0) #61, !noalias !256
  %_9.0.i = extractvalue { i64, i64 } %35, 0
  %_9.1.i = extractvalue { i64, i64 } %35, 1
  store i64 %_9.0.i, ptr %3, align 8, !alias.scope !256, !noalias !264
  store i64 %_9.1.i, ptr %18, align 8, !alias.scope !256, !noalias !264
  %36 = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 32
  %_12.i = load i64, ptr %36, align 8, !alias.scope !259, !noalias !263, !noundef !48
  %_6.i.i.i = icmp ult i64 %_12.i, %_57.1
  call void @llvm.assume(i1 %_6.i.i.i)
  %_0.i.i.i.i28 = getelementptr inbounds %"fmt::rt::Argument<'_>", ptr %_57.0, i64 %_12.i
  call void @llvm.experimental.noalias.scope.decl(metadata !265)
  %37 = getelementptr inbounds i8, ptr %_0.i.i.i.i28, i64 8
  %38 = load ptr, ptr %37, align 8, !alias.scope !268, !noalias !269, !nonnull !48, !noundef !48
  %value.i.i = load ptr, ptr %_0.i.i.i.i28, align 8, !alias.scope !268, !noalias !269, !nonnull !48, !align !63, !noundef !48
  %_0.i.i = call noundef zeroext i1 %38(ptr noundef nonnull align 1 %value.i.i, ptr noalias noundef nonnull align 8 dereferenceable(64) %formatter) #61, !noalias !271
  br i1 %_0.i.i, label %bb58, label %bb29
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read, inaccessiblemem: write)
define internal fastcc { i64, i64 } @_ZN4core3fmt8getcount17h6f36d16f8cd149bdE(ptr noalias nocapture noundef nonnull readonly align 8 %args.0, i64 noundef %args.1, ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %cnt) unnamed_addr #21 {
start:
  %_3 = load i64, ptr %cnt, align 8, !range !272, !noundef !48
  switch i64 %_3, label %default.unreachable1 [
    i64 0, label %bb3
    i64 1, label %bb2
    i64 2, label %bb6
  ]

default.unreachable1:                             ; preds = %start
  unreachable

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %cnt, i64 8
  %n = load i64, ptr %0, align 8, !noundef !48
  br label %bb6

bb2:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %cnt, i64 8
  %i = load i64, ptr %1, align 8, !noundef !48
  %_6.i.i = icmp ult i64 %i, %args.1
  tail call void @llvm.assume(i1 %_6.i.i)
  %_0.i.i.i = getelementptr inbounds %"fmt::rt::Argument<'_>", ptr %args.0, i64 %i
  %2 = getelementptr inbounds i8, ptr %_0.i.i.i, i64 8
  %3 = load ptr, ptr %2, align 8, !alias.scope !273, !noundef !48
  %4 = icmp eq ptr %3, null
  %count.i = load i64, ptr %_0.i.i.i, align 8, !alias.scope !273
  %_0.sroa.3.0.i = select i1 %4, i64 %count.i, i64 undef
  %_0.sroa.0.0.i = zext i1 %4 to i64
  br label %bb6

bb6:                                              ; preds = %bb2, %bb3, %start
  %_0.sroa.4.0 = phi i64 [ %_0.sroa.3.0.i, %bb2 ], [ %n, %bb3 ], [ undef, %start ]
  %_0.sroa.0.0 = phi i64 [ %_0.sroa.0.0.i, %bb2 ], [ 1, %bb3 ], [ 0, %start ]
  %5 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %6 = insertvalue { i64, i64 } %5, i64 %_0.sroa.4.0, 1
  ret { i64, i64 } %6
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal void @"_ZN4core3ptr26drop_in_place$LT$usize$GT$17h6f3628f8a3be889fE"(ptr noalias nocapture readnone align 8 %_1) unnamed_addr #5 {
start:
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfadaa0306efb218bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h1e16dfc91b588533E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_3, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h1e16dfc91b588533E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %0 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i = load i32, ptr %0, align 4, !noundef !48
  %_2.i = and i32 %_3.i, 16
  %_0.i.not = icmp eq i32 %_2.i, 0
  br i1 %_0.i.not, label %bb3, label %bb2

bb3:                                              ; preds = %start
  %_2.i2 = and i32 %_3.i, 32
  %_0.i3.not = icmp eq i32 %_2.i2, 0
  br i1 %_0.i3.not, label %bb6, label %bb5

bb2:                                              ; preds = %start
  %1 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb6:                                              ; preds = %bb3
  %2 = tail call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb5:                                              ; preds = %bb3
  %3 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb8:                                              ; preds = %bb5, %bb6, %bb2
  %_0.sroa.0.0.in = phi i1 [ %1, %bb2 ], [ %3, %bb5 ], [ %2, %bb6 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h5c4971a56c9ff560E(ptr noalias nonnull readonly align 1 poison, i64 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h106d6e8a580d6d3aE(ptr noalias nonnull readonly align 1 poison, i64 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h106d6e8a580d6d3aE(ptr noalias nocapture nonnull readonly align 1 %self, i64 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i64 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i64 %x.sroa.0.1, 4
  %2 = trunc i64 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..UpperHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hf725d2ea98a7c9aeE"(i8 noundef %_0.i27) #61, !range !276
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !277
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i64 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef readonly align 1 dereferenceable(128) %self, i64 noundef %index) unnamed_addr #8 {
start:
  %_3.i = icmp ugt i64 %index, 128
  br i1 %_3.i, label %bb1.i, label %"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3dfb136e4e7c75d9E.exit"

bb1.i:                                            ; preds = %start
  tail call void @_ZN4core5slice5index26slice_start_index_len_fail17h2fc82cf7a08c910bE(i64 noundef %index, i64 noundef 128, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_c343b8efa201113477588aa769aac035) #62, !noalias !280
  unreachable

"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3dfb136e4e7c75d9E.exit": ; preds = %start
  %new_len.i.i.i = sub nuw nsw i64 128, %index
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 %index
  %0 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i.i, 0
  %1 = insertvalue { ptr, i64 } %0, i64 %new_len.i.i.i, 1
  ret { ptr, i64 } %1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN73_$LT$core..fmt..num..UpperHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hf725d2ea98a7c9aeE"(i8 noundef %x) unnamed_addr #2 {
start:
  %_13 = alloca [32 x i8], align 8
  %_9 = alloca [48 x i8], align 8
  %x1 = alloca [1 x i8], align 1
  %_5 = icmp ult i8 %x, 10
  br i1 %_5, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %_3 = icmp ult i8 %x, 16
  br i1 %_3, label %bb4, label %bb1

bb2:                                              ; preds = %start
  %0 = or disjoint i8 %x, 48
  br label %bb10

bb1:                                              ; preds = %bb3
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %x1)
  store i8 %x, ptr %x1, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_13)
  store ptr @alloc_7cf52f152520f02eb9cd3381415a12ee, ptr %_13, align 8
  %_14.sroa.4.0._13.sroa_idx = getelementptr inbounds i8, ptr %_13, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_14.sroa.4.0._13.sroa_idx, align 8
  %1 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_13, i64 0, i64 1
  store ptr %x1, ptr %1, align 8
  %_15.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_13, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_15.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_0910cc5fbc4a172966fb446fe44ddba7, ptr %_9, align 8, !alias.scope !283, !noalias !286
  %2 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 2, ptr %2, align 8, !alias.scope !283, !noalias !286
  %3 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !283, !noalias !286
  %4 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr %_13, ptr %4, align 8, !alias.scope !283, !noalias !286
  %5 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 2, ptr %5, align 8, !alias.scope !283, !noalias !286
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e355b24ddc42f84072df15eaab7acc4f) #62
  unreachable

bb4:                                              ; preds = %bb3
  %6 = add nuw nsw i8 %x, 55
  br label %bb10

bb10:                                             ; preds = %bb4, %bb2
  %_0.sroa.0.0 = phi i8 [ %0, %bb2 ], [ %6, %bb4 ]
  ret i8 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i8, ptr %self, align 1, !alias.scope !289, !noundef !48
  %_0.i = zext i8 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %_0.i, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h5c4971a56c9ff560E(ptr noalias nocapture nonnull readonly align 1 %self, i64 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i64 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i64 %x.sroa.0.1, 4
  %2 = trunc i64 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..LowerHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hbe1d7a8c946dab49E"(i8 noundef %_0.i27) #61, !range !292
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !293
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i64 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN73_$LT$core..fmt..num..LowerHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hbe1d7a8c946dab49E"(i8 noundef %x) unnamed_addr #2 {
start:
  %_13 = alloca [32 x i8], align 8
  %_9 = alloca [48 x i8], align 8
  %x1 = alloca [1 x i8], align 1
  %_5 = icmp ult i8 %x, 10
  br i1 %_5, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %_3 = icmp ult i8 %x, 16
  br i1 %_3, label %bb4, label %bb1

bb2:                                              ; preds = %start
  %0 = or disjoint i8 %x, 48
  br label %bb10

bb1:                                              ; preds = %bb3
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %x1)
  store i8 %x, ptr %x1, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_13)
  store ptr @alloc_7cf52f152520f02eb9cd3381415a12ee, ptr %_13, align 8
  %_14.sroa.4.0._13.sroa_idx = getelementptr inbounds i8, ptr %_13, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_14.sroa.4.0._13.sroa_idx, align 8
  %1 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_13, i64 0, i64 1
  store ptr %x1, ptr %1, align 8
  %_15.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_13, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_15.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_0910cc5fbc4a172966fb446fe44ddba7, ptr %_9, align 8, !alias.scope !296, !noalias !299
  %2 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 2, ptr %2, align 8, !alias.scope !296, !noalias !299
  %3 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !296, !noalias !299
  %4 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr %_13, ptr %4, align 8, !alias.scope !296, !noalias !299
  %5 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 2, ptr %5, align 8, !alias.scope !296, !noalias !299
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_effe43d24df403c949bfd2418bddda7d) #62
  unreachable

bb4:                                              ; preds = %bb3
  %6 = add nuw nsw i8 %x, 87
  br label %bb10

bb10:                                             ; preds = %bb4, %bb2
  %_0.sroa.0.0 = phi i8 [ %0, %bb2 ], [ %6, %bb4 ]
  ret i8 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @_ZN4core3num7flt2dec7decoder6decode17h4c2a429b90ce98b2E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, float noundef %v) unnamed_addr #16 {
start:
  %_5 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_5)
  call void @"_ZN59_$LT$f32$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$14integer_decode17hb028ec82cde4ec39E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_5, float noundef %v) #61
  %mant = load i64, ptr %_5, align 8, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_5, i64 8
  %exp = load i16, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_5, i64 10
  %sign = load i8, ptr %1, align 2, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_5)
  %_7 = and i64 %mant, 1
  %_0.i = tail call noundef i8 @"_ZN4core3f3221_$LT$impl$u20$f32$GT$8classify17hd39f94431e27abbaE"(float noundef %v) #61, !range !1
  switch i8 %_0.i, label %default.unreachable12 [
    i8 0, label %bb14
    i8 1, label %bb6
    i8 2, label %bb7
    i8 3, label %bb8
    i8 4, label %bb4
  ]

default.unreachable12:                            ; preds = %start
  unreachable

bb6:                                              ; preds = %start
  br label %bb14

bb7:                                              ; preds = %start
  br label %bb14

bb8:                                              ; preds = %start
  %2 = trunc i64 %_7 to i8
  %3 = xor i8 %2, 1
  br label %bb14

bb4:                                              ; preds = %start
  %_14 = icmp eq i64 %mant, 8388608
  %_20 = shl i64 %mant, 1
  %.sink = select i1 %_14, i16 -2, i16 -1
  %decoded.sroa.0.sroa.0.1 = select i1 %_14, i64 33554432, i64 %_20
  %decoded.sroa.0.sroa.7.1 = select i1 %_14, i64 2, i64 1
  %_18 = add i16 %exp, %.sink
  %decoded.sroa.6.1.in = trunc i64 %_7 to i8
  %decoded.sroa.6.1 = xor i8 %decoded.sroa.6.1.in, 1
  br label %bb14

bb14:                                             ; preds = %bb4, %bb8, %bb7, %bb6, %start
  %decoded.sroa.0.sroa.0.0 = phi i64 [ %decoded.sroa.0.sroa.0.1, %bb4 ], [ %mant, %bb8 ], [ undef, %bb7 ], [ undef, %bb6 ], [ undef, %start ]
  %decoded.sroa.0.sroa.7.0 = phi i64 [ %decoded.sroa.0.sroa.7.1, %bb4 ], [ 1, %bb8 ], [ undef, %bb7 ], [ undef, %bb6 ], [ undef, %start ]
  %decoded.sroa.0.sroa.8.0 = phi i16 [ %_18, %bb4 ], [ %exp, %bb8 ], [ undef, %bb7 ], [ undef, %bb6 ], [ undef, %start ]
  %decoded.sroa.6.0 = phi i8 [ %decoded.sroa.6.1, %bb4 ], [ %3, %bb8 ], [ 4, %bb7 ], [ 3, %bb6 ], [ 2, %start ]
  %sign.lobit = lshr i8 %sign, 7
  store i8 %sign.lobit, ptr %_0, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %decoded.sroa.0.sroa.0.0, ptr %4, align 8
  %_23.sroa.4.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 1, ptr %_23.sroa.4.0..sroa_idx, align 8
  %_23.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %decoded.sroa.0.sroa.7.0, ptr %_23.sroa.5.0..sroa_idx, align 8
  %_23.sroa.6.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 32
  store i16 %decoded.sroa.0.sroa.8.0, ptr %_23.sroa.6.0..sroa_idx, align 8
  %_23.sroa.7.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 34
  store i8 %decoded.sroa.6.0, ptr %_23.sroa.7.0..sroa_idx, align 2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @_ZN4core3num7flt2dec7decoder6decode17h640b8210f432f1bcE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, double noundef %v) unnamed_addr #16 {
start:
  %_5 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_5)
  call void @"_ZN59_$LT$f64$u20$as$u20$core..num..dec2flt..float..RawFloat$GT$14integer_decode17h61309f0ba453e845E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_5, double noundef %v) #61
  %mant = load i64, ptr %_5, align 8, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_5, i64 8
  %exp = load i16, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_5, i64 10
  %sign = load i8, ptr %1, align 2, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_5)
  %_7 = and i64 %mant, 1
  %_0.i = tail call noundef i8 @"_ZN4core3f6421_$LT$impl$u20$f64$GT$8classify17h1ac63c9cc8c7075dE"(double noundef %v) #61, !range !1
  switch i8 %_0.i, label %default.unreachable12 [
    i8 0, label %bb14
    i8 1, label %bb6
    i8 2, label %bb7
    i8 3, label %bb8
    i8 4, label %bb4
  ]

default.unreachable12:                            ; preds = %start
  unreachable

bb6:                                              ; preds = %start
  br label %bb14

bb7:                                              ; preds = %start
  br label %bb14

bb8:                                              ; preds = %start
  %2 = trunc i64 %_7 to i8
  %3 = xor i8 %2, 1
  br label %bb14

bb4:                                              ; preds = %start
  %_14 = icmp eq i64 %mant, 4503599627370496
  %_20 = shl i64 %mant, 1
  %.sink = select i1 %_14, i16 -2, i16 -1
  %decoded.sroa.0.sroa.0.1 = select i1 %_14, i64 18014398509481984, i64 %_20
  %decoded.sroa.0.sroa.7.1 = select i1 %_14, i64 2, i64 1
  %_18 = add i16 %exp, %.sink
  %decoded.sroa.6.1.in = trunc i64 %_7 to i8
  %decoded.sroa.6.1 = xor i8 %decoded.sroa.6.1.in, 1
  br label %bb14

bb14:                                             ; preds = %bb4, %bb8, %bb7, %bb6, %start
  %decoded.sroa.0.sroa.0.0 = phi i64 [ %decoded.sroa.0.sroa.0.1, %bb4 ], [ %mant, %bb8 ], [ undef, %bb7 ], [ undef, %bb6 ], [ undef, %start ]
  %decoded.sroa.0.sroa.7.0 = phi i64 [ %decoded.sroa.0.sroa.7.1, %bb4 ], [ 1, %bb8 ], [ undef, %bb7 ], [ undef, %bb6 ], [ undef, %start ]
  %decoded.sroa.0.sroa.8.0 = phi i16 [ %_18, %bb4 ], [ %exp, %bb8 ], [ undef, %bb7 ], [ undef, %bb6 ], [ undef, %start ]
  %decoded.sroa.6.0 = phi i8 [ %decoded.sroa.6.1, %bb4 ], [ %3, %bb8 ], [ 4, %bb7 ], [ 3, %bb6 ], [ 2, %start ]
  %sign.lobit = lshr i8 %sign, 7
  store i8 %sign.lobit, ptr %_0, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %decoded.sroa.0.sroa.0.0, ptr %4, align 8
  %_23.sroa.4.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 1, ptr %_23.sroa.4.0..sroa_idx, align 8
  %_23.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %decoded.sroa.0.sroa.7.0, ptr %_23.sroa.5.0..sroa_idx, align 8
  %_23.sroa.6.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 32
  store i16 %decoded.sroa.0.sroa.8.0, ptr %_23.sroa.6.0..sroa_idx, align 8
  %_23.sroa.7.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 34
  store i8 %decoded.sroa.6.0, ptr %_23.sroa.7.0..sroa_idx, align 2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef i16 @_ZN4core3num7flt2dec9estimator23estimate_scaling_factor17hdf7bfae5eb24c9daE(i64 noundef %mant, i16 noundef %exp) unnamed_addr #0 {
start:
  %_6 = add i64 %mant, -1
  %0 = tail call i64 @llvm.ctlz.i64(i64 %_6, i1 false), !range !144
  %_10 = sext i16 %exp to i64
  %reass.sub = sub nsw i64 %_10, %0
  %1 = mul nsw i64 %reass.sub, 1292913986
  %_8 = add nsw i64 %1, 82746495104
  %_7 = lshr i64 %_8, 32
  %_0 = trunc i64 %_7 to i16
  ret i16 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num7flt2dec8strategy6dragon9mul_pow1017hdff3718a5b21da30E(ptr noalias noundef returned align 8 dereferenceable(168) %x, i64 noundef %n) unnamed_addr #2 {
start:
  %_3 = and i64 %n, 7
  %0 = icmp eq i64 %_3, 0
  br i1 %0, label %bb4, label %bb2

bb4:                                              ; preds = %bb2, %start
  %_8 = and i64 %n, 8
  %1 = icmp eq i64 %_8, 0
  br i1 %1, label %bb8, label %bb5

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [10 x i32], ptr @5, i64 0, i64 %_3
  %_5 = load i32, ptr %2, align 4, !noundef !48
  %_4 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, i32 noundef %_5) #61
  br label %bb4

bb5:                                              ; preds = %bb4
  %_9 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, i32 noundef 100000000) #61
  br label %bb8

bb8:                                              ; preds = %bb5, %bb4
  %_10 = and i64 %n, 16
  %3 = icmp eq i64 %_10, 0
  br i1 %3, label %bb12, label %bb9

bb9:                                              ; preds = %bb8
  %_11 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x4010mul_digits17hb26fc6d4b2292eb9E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, ptr noalias noundef nonnull readonly align 4 @_ZN4core3num7flt2dec8strategy6dragon9POW10TO1617h306de2f520b34711E, i64 noundef 2) #61
  br label %bb12

bb12:                                             ; preds = %bb9, %bb8
  %_13 = and i64 %n, 32
  %4 = icmp eq i64 %_13, 0
  br i1 %4, label %bb16, label %bb13

bb13:                                             ; preds = %bb12
  %_14 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x4010mul_digits17hb26fc6d4b2292eb9E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, ptr noalias noundef nonnull readonly align 4 @_ZN4core3num7flt2dec8strategy6dragon9POW10TO3217h6deaaf1a1de4f065E, i64 noundef 4) #61
  br label %bb16

bb16:                                             ; preds = %bb13, %bb12
  %_16 = and i64 %n, 64
  %5 = icmp eq i64 %_16, 0
  br i1 %5, label %bb20, label %bb17

bb17:                                             ; preds = %bb16
  %_17 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x4010mul_digits17hb26fc6d4b2292eb9E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, ptr noalias noundef nonnull readonly align 4 @_ZN4core3num7flt2dec8strategy6dragon9POW10TO6417hdaf3d66781644f3cE, i64 noundef 7) #61
  br label %bb20

bb20:                                             ; preds = %bb17, %bb16
  %_19 = and i64 %n, 128
  %6 = icmp eq i64 %_19, 0
  br i1 %6, label %bb24, label %bb21

bb21:                                             ; preds = %bb20
  %_20 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x4010mul_digits17hb26fc6d4b2292eb9E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, ptr noalias noundef nonnull readonly align 4 @_ZN4core3num7flt2dec8strategy6dragon10POW10TO12817h9dc62f1c40cc3977E, i64 noundef 14) #61
  br label %bb24

bb24:                                             ; preds = %bb21, %bb20
  %_22 = and i64 %n, 256
  %7 = icmp eq i64 %_22, 0
  br i1 %7, label %bb28, label %bb25

bb25:                                             ; preds = %bb24
  %_23 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x4010mul_digits17hb26fc6d4b2292eb9E(ptr noalias noundef nonnull align 8 dereferenceable(168) %x, ptr noalias noundef nonnull readonly align 4 @_ZN4core3num7flt2dec8strategy6dragon10POW10TO25617h699994208bdbd6a4E, i64 noundef 27) #61
  br label %bb28

bb28:                                             ; preds = %bb25, %bb24
  ret ptr %x
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef returned align 8 dereferenceable(168) %self, i32 noundef %other) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %1 = load i64, ptr %0, align 8, !noundef !48
  %2 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h92beaa518c5fc937E"(ptr noalias noundef nonnull align 4 dereferenceable(160) %self, i64 noundef %1) #61
  %_6.0 = extractvalue { ptr, i64 } %2, 0
  %_6.1 = extractvalue { ptr, i64 } %2, 1
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %_6.0, i64 %_6.1
  %3 = icmp ne ptr %_6.0, null
  tail call void @llvm.assume(i1 %3)
  %_7.i = zext i32 %other to i64
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %iter.sroa.0.0 = phi ptr [ %_6.0, %start ], [ %_3.i.i.i.i, %bb6 ]
  %carry.sroa.0.0 = phi i32 [ 0, %start ], [ %_10.i, %bb6 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  %_20.not = icmp eq i32 %carry.sroa.0.0, 0
  br i1 %_20.not, label %bb12, label %bb9

bb6:                                              ; preds = %bb3
  %_3.i.i.i.i = getelementptr inbounds i32, ptr %iter.sroa.0.0, i64 1
  %_18 = load i32, ptr %iter.sroa.0.0, align 4, !noundef !48
  %_6.i = zext i32 %_18 to i64
  %_0.i1.i = mul nuw i64 %_6.i, %_7.i
  %_8.i6 = zext i32 %carry.sroa.0.0 to i64
  %_0.i.i7 = add nuw i64 %_0.i1.i, %_8.i6
  %_9.i = trunc i64 %_0.i.i7 to i32
  %_11.i = lshr i64 %_0.i.i7, 32
  %_10.i = trunc i64 %_11.i to i32
  store i32 %_9.i, ptr %iter.sroa.0.0, align 4
  br label %bb3

bb9:                                              ; preds = %bb7
  %_24 = icmp ult i64 %1, 40
  br i1 %_24, label %bb11, label %panic

bb12:                                             ; preds = %bb11, %bb7
  %sz.sroa.0.0 = phi i64 [ %5, %bb11 ], [ %1, %bb7 ]
  store i64 %sz.sroa.0.0, ptr %0, align 8
  ret ptr %self

bb11:                                             ; preds = %bb9
  %4 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %1
  store i32 %carry.sroa.0.0, ptr %4, align 4
  %5 = add nuw nsw i64 %1, 1
  br label %bb12

panic:                                            ; preds = %bb9
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %1, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x4010mul_digits17hb26fc6d4b2292eb9E(ptr noalias noundef returned align 8 dereferenceable(168) %self, ptr noalias noundef nonnull readonly align 4 %other.0, i64 noundef %other.1) unnamed_addr #2 {
start:
  %ret = alloca [160 x i8], align 4
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(160) %ret, i8 0, i64 160, i1 false)
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_6 = load i64, ptr %0, align 8, !noundef !48
  %_5 = icmp ult i64 %_6, %other.1
  %1 = tail call { ptr, i64 } @_ZN4core3num6bignum8Big32x406digits17h11e81ca7e681ef07E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self) #61
  %_9.0 = extractvalue { ptr, i64 } %1, 0
  %_9.1 = extractvalue { ptr, i64 } %1, 1
  br i1 %_5, label %bb1, label %bb4

bb4:                                              ; preds = %start
  %2 = call fastcc noundef i64 @_ZN4core3num6bignum8Big32x4010mul_digits9mul_inner17h37e338335868d53bE(ptr noalias noundef nonnull align 4 dereferenceable(160) %ret, ptr noalias noundef nonnull readonly align 4 %other.0, i64 noundef %other.1, ptr noalias noundef nonnull readonly align 4 %_9.0, i64 noundef %_9.1) #61
  br label %bb7

bb1:                                              ; preds = %start
  %3 = call fastcc noundef i64 @_ZN4core3num6bignum8Big32x4010mul_digits9mul_inner17h37e338335868d53bE(ptr noalias noundef nonnull align 4 dereferenceable(160) %ret, ptr noalias noundef nonnull readonly align 4 %_9.0, i64 noundef %_9.1, ptr noalias noundef nonnull readonly align 4 %other.0, i64 noundef %other.1) #61
  br label %bb7

bb7:                                              ; preds = %bb1, %bb4
  %retsz.sroa.0.0 = phi i64 [ %3, %bb1 ], [ %2, %bb4 ]
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %self, ptr noundef nonnull align 4 dereferenceable(160) %ret, i64 160, i1 false)
  store i64 %retsz.sroa.0.0, ptr %0, align 8
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i64 } @_ZN4core3num6bignum8Big32x406digits17h11e81ca7e681ef07E(ptr noalias noundef readonly align 8 dereferenceable(168) %self) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_4 = load i64, ptr %0, align 8, !noundef !48
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(160) %self, i64 noundef %_4) #61
  ret { ptr, i64 } %1
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef i64 @_ZN4core3num6bignum8Big32x4010mul_digits9mul_inner17h37e338335868d53bE(ptr noalias nocapture noundef align 4 dereferenceable(160) %ret, ptr noalias noundef nonnull readonly align 4 %aa.0, i64 noundef %aa.1, ptr noalias noundef nonnull readonly align 4 %bb.0, i64 noundef %bb.1) unnamed_addr #2 {
start:
  %_0.i.i.i = getelementptr inbounds i32, ptr %aa.0, i64 %aa.1
  %_0.i.i.i11 = getelementptr inbounds i32, ptr %bb.0, i64 %bb.1
  %0 = add i64 %bb.1, 1
  br label %bb4.outer

bb4.outer:                                        ; preds = %bb24, %start
  %iter.sroa.0.0.ph = phi ptr [ %_3.i.i.i.i.i, %bb24 ], [ %aa.0, %start ]
  %iter.sroa.7.0.ph = phi i64 [ %_8.0.i, %bb24 ], [ 0, %start ]
  %retsz.sroa.0.0.ph = phi i64 [ %spec.select, %bb24 ], [ 0, %start ]
  br label %bb4

bb4:                                              ; preds = %bb7, %bb4.outer
  %iter.sroa.0.0 = phi ptr [ %_3.i.i.i.i.i, %bb7 ], [ %iter.sroa.0.0.ph, %bb4.outer ]
  %iter.sroa.7.0 = phi i64 [ %_8.0.i, %bb7 ], [ %iter.sroa.7.0.ph, %bb4.outer ]
  %_0.i.i.i10 = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i
  br i1 %_0.i.i.i10, label %bb8, label %bb7

bb8:                                              ; preds = %bb4
  ret i64 %retsz.sroa.0.0.ph

bb7:                                              ; preds = %bb4
  %_3.i.i.i.i.i = getelementptr inbounds i32, ptr %iter.sroa.0.0, i64 1
  %_8.0.i = add i64 %iter.sroa.7.0, 1
  %a = load i32, ptr %iter.sroa.0.0, align 4, !noundef !48
  %1 = icmp eq i32 %a, 0
  br i1 %1, label %bb4, label %bb10

bb10:                                             ; preds = %bb7
  %_8.i = zext i32 %a to i64
  br label %bb14

bb14:                                             ; preds = %bb18, %bb10
  %iter1.sroa.0.0 = phi ptr [ %bb.0, %bb10 ], [ %_3.i.i.i.i.i16, %bb18 ]
  %iter1.sroa.7.0 = phi i64 [ 0, %bb10 ], [ %_8.0.i18, %bb18 ]
  %carry.sroa.0.0 = phi i32 [ 0, %bb10 ], [ %_12.i, %bb18 ]
  %_0.i.i.i14 = icmp eq ptr %iter1.sroa.0.0, %_0.i.i.i11
  br i1 %_0.i.i.i14, label %bb17, label %bb16

bb17:                                             ; preds = %bb14
  %_32.not = icmp eq i32 %carry.sroa.0.0, 0
  br i1 %_32.not, label %bb24, label %bb21

bb16:                                             ; preds = %bb14
  %_29 = add nuw nsw i64 %iter1.sroa.7.0, %iter.sroa.7.0
  %_30 = icmp ult i64 %_29, 40
  br i1 %_30, label %bb18, label %panic2

bb21:                                             ; preds = %bb17
  %_35 = add i64 %iter.sroa.7.0, %bb.1
  %_37 = icmp ult i64 %_35, 40
  br i1 %_37, label %bb23, label %panic

bb24:                                             ; preds = %bb23, %bb17
  %sz.sroa.0.0 = phi i64 [ %0, %bb23 ], [ %bb.1, %bb17 ]
  %_40 = add i64 %sz.sroa.0.0, %iter.sroa.7.0
  %spec.select = tail call i64 @llvm.umax.i64(i64 %retsz.sroa.0.0.ph, i64 %_40)
  br label %bb4.outer

bb23:                                             ; preds = %bb21
  %2 = getelementptr inbounds [40 x i32], ptr %ret, i64 0, i64 %_35
  store i32 %carry.sroa.0.0, ptr %2, align 4
  br label %bb24

panic:                                            ; preds = %bb21
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_35, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb18:                                             ; preds = %bb16
  %_8.0.i18 = add nuw nsw i64 %iter1.sroa.7.0, 1
  %_3.i.i.i.i.i16 = getelementptr inbounds i32, ptr %iter1.sroa.0.0, i64 1
  %b = load i32, ptr %iter1.sroa.0.0, align 4, !noundef !48
  %3 = getelementptr inbounds [40 x i32], ptr %ret, i64 0, i64 %_29
  %_28 = load i32, ptr %3, align 4, !noundef !48
  %_9.i = zext i32 %b to i64
  %_7.i = mul nuw i64 %_9.i, %_8.i
  %_10.i = zext i32 %_28 to i64
  %_11.i = zext i32 %carry.sroa.0.0 to i64
  %_6.i = add nuw nsw i64 %_10.i, %_11.i
  %v.i = add nuw i64 %_6.i, %_7.i
  %_13.i = lshr i64 %v.i, 32
  %_12.i = trunc i64 %_13.i to i32
  %_14.i = trunc i64 %v.i to i32
  store i32 %_14.i, ptr %3, align 4
  br label %bb14

panic2:                                           ; preds = %bb16
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_29, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef readonly align 4 dereferenceable(160) %self, i64 noundef %index) unnamed_addr #8 {
start:
  %_7.i.i = icmp ugt i64 %index, 40
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3953a884b63c4d12E.exit"

bb3.i.i:                                          ; preds = %start
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %index, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62, !noalias !302
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3953a884b63c4d12E.exit": ; preds = %start
  %0 = insertvalue { ptr, i64 } poison, ptr %self, 0
  %1 = insertvalue { ptr, i64 } %0, i64 %index, 1
  ret { ptr, i64 } %1
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h92beaa518c5fc937E"(ptr noalias noundef align 4 dereferenceable(160) %self, i64 noundef %index) unnamed_addr #8 {
start:
  %_7.i.i = icmp ugt i64 %index, 40
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17hfb24af3a50083534E.exit"

bb3.i.i:                                          ; preds = %start
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %index, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62, !noalias !307
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17hfb24af3a50083534E.exit": ; preds = %start
  %0 = insertvalue { ptr, i64 } poison, ptr %self, 0
  %1 = insertvalue { ptr, i64 } %0, i64 %index, 1
  ret { ptr, i64 } %1
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy6dragon15format_shortest17hf506cc28c89af461E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) unnamed_addr #2 {
start:
  %_120 = alloca [168 x i8], align 8
  %scale8 = alloca [168 x i8], align 8
  %scale4 = alloca [168 x i8], align 8
  %scale2 = alloca [168 x i8], align 8
  %_72 = alloca [168 x i8], align 8
  %scale = alloca [168 x i8], align 8
  %plus = alloca [168 x i8], align 8
  %minus = alloca [168 x i8], align 8
  %mant = alloca [168 x i8], align 8
  %_4 = load i64, ptr %d, align 8, !noundef !48
  %_3.not = icmp eq i64 %_4, 0
  br i1 %_3.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_c409a38eb575aa546cabd2a6f0425ac8, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_5cc1eb1caffbf827f90c9e6e75ccc76a) #62
  unreachable

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %d, i64 8
  %_7 = load i64, ptr %0, align 8, !noundef !48
  %_6.not = icmp eq i64 %_7, 0
  br i1 %_6.not, label %bb4, label %bb3

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_dad2d05688d54952968b46c5ac62bf81, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_26dbfe68dd0a79aafdf2bf6d406c347e) #62
  unreachable

bb3:                                              ; preds = %bb1
  %1 = getelementptr inbounds i8, ptr %d, i64 16
  %_10 = load i64, ptr %1, align 8, !noundef !48
  %_9.not = icmp eq i64 %_10, 0
  br i1 %_9.not, label %bb6, label %bb5

bb6:                                              ; preds = %bb3
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_e907cf7f2c3d0506ab2e9c56f723841f, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9da16fd820ef9daf69ed937a50242cb5) #62
  unreachable

bb5:                                              ; preds = %bb3
  %2 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_4, i64 %_10)
  %_5.1.i = extractvalue { i64, i1 } %2, 1
  br i1 %_5.1.i, label %bb10, label %bb9

bb10:                                             ; preds = %bb5
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_b4d8a7e23661e4b0ba3ffdc9c3b5b80b, i64 noundef 54, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fbe16a257ddb53da0cee8b925e53100f) #62
  unreachable

bb9:                                              ; preds = %bb5
  %_3.i.not = icmp ult i64 %_4, %_7
  br i1 %_3.i.not, label %bb14, label %bb13

bb14:                                             ; preds = %bb9
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_21d39b6f321ea2fcbb67d5e2a3e533eb, i64 noundef 55, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_33fc8b4b738427d15c71b10d5292c8b6) #62
  unreachable

bb13:                                             ; preds = %bb9
  %_20 = icmp ugt i64 %buf.1, 16
  br i1 %_20, label %bb15, label %bb16

bb16:                                             ; preds = %bb13
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_0bc0b5856a47707b2fef25d0f63b892f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_0f241ddd48314a55f59fb809947e8aad) #62
  unreachable

bb15:                                             ; preds = %bb13
  %3 = getelementptr inbounds i8, ptr %d, i64 26
  %4 = load i8, ptr %3, align 2, !range !49, !noundef !48
  %5 = getelementptr inbounds i8, ptr %d, i64 24
  %_27 = load i16, ptr %5, align 8, !noundef !48
  %_26 = add i64 %_4, -1
  %_6.i = add i64 %_26, %_10
  %6 = tail call i64 @llvm.ctlz.i64(i64 %_6.i, i1 false), !range !144
  %_10.i = sext i16 %_27 to i64
  %reass.sub.i = sub nsw i64 %_10.i, %6
  %7 = mul nsw i64 %reass.sub.i, 1292913986
  %_8.i = add nsw i64 %7, 82746495104
  %_7.i = lshr i64 %_8.i, 32
  %_0.i = trunc i64 %_7.i to i16
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %mant)
  call void @_ZN4core3num6bignum8Big32x408from_u6417h8f6280f36b18e525E(ptr noalias nocapture noundef nonnull sret([168 x i8]) align 8 dereferenceable(168) %mant, i64 noundef %_4) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %minus)
  call void @_ZN4core3num6bignum8Big32x408from_u6417h8f6280f36b18e525E(ptr noalias nocapture noundef nonnull sret([168 x i8]) align 8 dereferenceable(168) %minus, i64 noundef %_7) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %plus)
  call void @_ZN4core3num6bignum8Big32x408from_u6417h8f6280f36b18e525E(ptr noalias nocapture noundef nonnull sret([168 x i8]) align 8 dereferenceable(168) %plus, i64 noundef %_10) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale)
  %_3.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %scale, i64 4
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(156) %_3.sroa.4.0._0.sroa_idx.i, i8 0, i64 156, i1 false), !alias.scope !312
  %8 = getelementptr inbounds i8, ptr %scale, i64 160
  store i64 1, ptr %8, align 8, !alias.scope !312
  store i32 1, ptr %scale, align 8, !alias.scope !312
  %_32 = icmp slt i16 %_27, 0
  br i1 %_32, label %bb25, label %bb27

bb27:                                             ; preds = %bb15
  %_39 = zext nneg i16 %_27 to i64
  %_37 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i64 noundef %_39) #61
  %_40 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %minus, i64 noundef %_39) #61
  %_42 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %plus, i64 noundef %_39) #61
  br label %bb31

bb25:                                             ; preds = %bb15
  %_36 = sub i16 0, %_27
  %_35 = sext i16 %_36 to i64
  %_33 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale, i64 noundef %_35) #61
  br label %bb31

bb31:                                             ; preds = %bb25, %bb27
  %_44 = icmp sgt i16 %_0.i, -1
  br i1 %_44, label %bb32, label %bb34

bb34:                                             ; preds = %bb31
  %_53 = sub nsw i64 0, %_7.i
  %_52 = and i64 %_53, 65535
  %_50 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num7flt2dec8strategy6dragon9mul_pow1017hdff3718a5b21da30E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i64 noundef %_52) #61
  %_55 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num7flt2dec8strategy6dragon9mul_pow1017hdff3718a5b21da30E(ptr noalias noundef nonnull align 8 dereferenceable(168) %minus, i64 noundef %_52) #61
  %_60 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num7flt2dec8strategy6dragon9mul_pow1017hdff3718a5b21da30E(ptr noalias noundef nonnull align 8 dereferenceable(168) %plus, i64 noundef %_52) #61
  br label %bb38

bb32:                                             ; preds = %bb31
  %_48 = and i64 %_7.i, 65535
  %_46 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num7flt2dec8strategy6dragon9mul_pow1017hdff3718a5b21da30E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale, i64 noundef %_48) #61
  br label %bb38

bb38:                                             ; preds = %bb32, %bb34
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %_72)
  call void @llvm.experimental.noalias.scope.decl(metadata !315)
  call void @llvm.experimental.noalias.scope.decl(metadata !318)
  %9 = getelementptr inbounds i8, ptr %mant, i64 160
  %_2.i18 = load i64, ptr %9, align 8, !alias.scope !318, !noalias !315, !noundef !48
  %10 = getelementptr inbounds i8, ptr %_72, i64 160
  store i64 %_2.i18, ptr %10, align 8, !alias.scope !315, !noalias !318
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %_72, ptr noundef nonnull align 8 dereferenceable(160) %mant, i64 160, i1 false), !alias.scope !320
  %_70 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403add17he3bb3066b06e4ffcE(ptr noalias noundef nonnull align 8 dereferenceable(168) %_72, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %plus) #61
  %11 = call noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %_72) #61, !range !321
  %12 = icmp slt i8 %11, %4
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %_72)
  br i1 %12, label %bb43, label %bb44

bb44:                                             ; preds = %bb38
  %_76 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i32 noundef 10) #61
  %_78 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %minus, i32 noundef 10) #61
  %_80 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %plus, i32 noundef 10) #61
  br label %bb48

bb43:                                             ; preds = %bb38
  %13 = add nsw i16 %_0.i, 1
  br label %bb48

bb48:                                             ; preds = %bb43, %bb44
  %k.sroa.0.0 = phi i16 [ %13, %bb43 ], [ %_0.i, %bb44 ]
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale2)
  call void @llvm.experimental.noalias.scope.decl(metadata !322)
  call void @llvm.experimental.noalias.scope.decl(metadata !325)
  %_2.i19 = load i64, ptr %8, align 8, !alias.scope !325, !noalias !322, !noundef !48
  %14 = getelementptr inbounds i8, ptr %scale2, i64 160
  store i64 %_2.i19, ptr %14, align 8, !alias.scope !322, !noalias !325
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %scale2, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !327
  %_84 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale2, i64 noundef 1) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale4)
  call void @llvm.experimental.noalias.scope.decl(metadata !328)
  call void @llvm.experimental.noalias.scope.decl(metadata !331)
  %_2.i20 = load i64, ptr %8, align 8, !alias.scope !331, !noalias !328, !noundef !48
  %15 = getelementptr inbounds i8, ptr %scale4, i64 160
  store i64 %_2.i20, ptr %15, align 8, !alias.scope !328, !noalias !331
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %scale4, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !333
  %_88 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale4, i64 noundef 2) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale8)
  call void @llvm.experimental.noalias.scope.decl(metadata !334)
  call void @llvm.experimental.noalias.scope.decl(metadata !337)
  %_2.i21 = load i64, ptr %8, align 8, !alias.scope !337, !noalias !334, !noundef !48
  %16 = getelementptr inbounds i8, ptr %scale8, i64 160
  store i64 %_2.i21, ptr %16, align 8, !alias.scope !334, !noalias !337
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %scale8, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !339
  %_92 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale8, i64 noundef 3) #61
  %17 = getelementptr inbounds i8, ptr %_120, i64 160
  br label %bb55

bb55:                                             ; preds = %bb67, %bb48
  %i.sroa.0.0 = phi i64 [ 0, %bb48 ], [ %22, %bb67 ]
  %_7.i22 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale8) #61, !noalias !340
  br i1 %_7.i22, label %bb2.i, label %bb5.i

bb2.i:                                            ; preds = %bb55
  %_9.i = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale8) #61, !noalias !340
  br label %bb5.i

bb5.i:                                            ; preds = %bb2.i, %bb55
  %d.sroa.0.0.i = phi i8 [ 8, %bb2.i ], [ 0, %bb55 ]
  %_10.i23 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale4) #61, !noalias !345
  br i1 %_10.i23, label %bb7.i, label %bb10.i

bb7.i:                                            ; preds = %bb5.i
  %_12.i = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale4) #61, !noalias !345
  %18 = or disjoint i8 %d.sroa.0.0.i, 4
  br label %bb10.i

bb10.i:                                           ; preds = %bb7.i, %bb5.i
  %d.sroa.0.1.i = phi i8 [ %18, %bb7.i ], [ %d.sroa.0.0.i, %bb5.i ]
  %_13.i = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale2) #61, !noalias !346
  br i1 %_13.i, label %bb12.i, label %bb15.i

bb12.i:                                           ; preds = %bb10.i
  %_15.i = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale2) #61, !noalias !346
  %19 = add nuw nsw i8 %d.sroa.0.1.i, 2
  br label %bb15.i

bb15.i:                                           ; preds = %bb12.i, %bb10.i
  %d.sroa.0.2.i = phi i8 [ %19, %bb12.i ], [ %d.sroa.0.1.i, %bb10.i ]
  %_16.i = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61
  br i1 %_16.i, label %bb17.i, label %_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE.exit

bb17.i:                                           ; preds = %bb15.i
  %_18.i = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61
  %20 = add nuw nsw i8 %d.sroa.0.2.i, 1
  br label %_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE.exit

_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE.exit: ; preds = %bb17.i, %bb15.i
  %d.sroa.0.3.i = phi i8 [ %20, %bb17.i ], [ %d.sroa.0.2.i, %bb15.i ]
  %exitcond.not = icmp eq i64 %i.sroa.0.0, %buf.1
  br i1 %exitcond.not, label %panic, label %bb58

bb58:                                             ; preds = %_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE.exit
  %_103 = add nuw nsw i8 %d.sroa.0.3.i, 48
  %21 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %i.sroa.0.0
  store i8 %_103, ptr %21, align 1
  %22 = add i64 %i.sroa.0.0, 1
  %23 = call noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %minus) #61, !range !321
  %24 = icmp slt i8 %23, %4
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %_120)
  call void @llvm.experimental.noalias.scope.decl(metadata !347)
  call void @llvm.experimental.noalias.scope.decl(metadata !350)
  %_2.i24 = load i64, ptr %9, align 8, !alias.scope !350, !noalias !347, !noundef !48
  store i64 %_2.i24, ptr %17, align 8, !alias.scope !347, !noalias !350
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %_120, ptr noundef nonnull align 8 dereferenceable(160) %mant, i64 160, i1 false), !alias.scope !352
  %_118 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403add17he3bb3066b06e4ffcE(ptr noalias noundef nonnull align 8 dereferenceable(168) %_120, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %plus) #61
  %25 = call noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %_120) #61, !range !321
  %26 = icmp slt i8 %25, %4
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %_120)
  %brmerge = or i1 %24, %26
  br i1 %brmerge, label %bb66, label %bb67

panic:                                            ; preds = %_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE.exit
  call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %buf.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_674ef302d495cc7f3c0e726df86c8355) #62
  unreachable

bb66:                                             ; preds = %bb58
  br i1 %26, label %bb71, label %bb85

bb67:                                             ; preds = %bb58
  %_124 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i32 noundef 10) #61
  %_126 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %minus, i32 noundef 10) #61
  %_128 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %plus, i32 noundef 10) #61
  br label %bb55

bb85:                                             ; preds = %bb82, %bb72, %bb76, %bb66
  %i.sroa.0.1 = phi i64 [ %22, %bb72 ], [ %22, %bb66 ], [ %22, %bb76 ], [ %34, %bb82 ]
  %k.sroa.0.1 = phi i16 [ %k.sroa.0.0, %bb72 ], [ %k.sroa.0.0, %bb66 ], [ %k.sroa.0.0, %bb76 ], [ %35, %bb82 ]
  %_7.i.i = icmp ugt i64 %i.sroa.0.1, %buf.1
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit"

bb3.i.i:                                          ; preds = %bb85
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %i.sroa.0.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_008e6e4083b00b41b779d984666c7f6d) #62, !noalias !353
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit": ; preds = %bb85
  store ptr %buf.0, ptr %_0, align 8
  %27 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %i.sroa.0.1, ptr %27, align 8
  %28 = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %k.sroa.0.1, ptr %28, align 8
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale8)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale4)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale2)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %plus)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %minus)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %mant)
  ret void

bb71:                                             ; preds = %bb66
  br i1 %24, label %bb72, label %bb76

bb76:                                             ; preds = %bb72, %bb71
  %29 = call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %22, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_db6ef9ce821b2917b42acbad27131e7a) #61
  %_136.0 = extractvalue { ptr, i64 } %29, 0
  %_136.1 = extractvalue { ptr, i64 } %29, 1
  %30 = call { i1, i8 } @_ZN4core3num7flt2dec8round_up17h316f9becc5c10a6dE(ptr noalias noundef nonnull align 1 %_136.0, i64 noundef %_136.1) #61
  %31 = extractvalue { i1, i8 } %30, 0
  br i1 %31, label %bb80, label %bb85

bb72:                                             ; preds = %bb71
  %_132 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i64 noundef 1) #61
  %_130 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61
  br i1 %_130, label %bb76, label %bb85

bb80:                                             ; preds = %bb76
  %_145 = icmp ult i64 %22, %buf.1
  br i1 %_145, label %bb82, label %panic1

bb82:                                             ; preds = %bb80
  %32 = extractvalue { i1, i8 } %30, 1
  %33 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %22
  store i8 %32, ptr %33, align 1
  %34 = add nuw i64 %i.sroa.0.0, 2
  %35 = add nsw i16 %k.sroa.0.0, 1
  br label %bb85

panic1:                                           ; preds = %bb80
  call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %22, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a031f378c48cb8ce155234921dc39a5b) #62
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num6bignum8Big32x408from_u6417h8f6280f36b18e525E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([168 x i8]) align 8 dereferenceable(168) %_0, i64 noundef %0) unnamed_addr #2 {
start:
  %base = alloca [160 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 160, ptr nonnull %base)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(160) %base, i8 0, i64 160, i1 false)
  br label %bb1

bb1:                                              ; preds = %bb3, %start
  %sz.sroa.0.0 = phi i64 [ 0, %start ], [ %5, %bb3 ]
  %v.sroa.0.0 = phi i64 [ %0, %start ], [ %4, %bb3 ]
  %_4.not = icmp eq i64 %v.sroa.0.0, 0
  br i1 %_4.not, label %bb4, label %bb2

bb4:                                              ; preds = %bb1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %_0, ptr noundef nonnull align 4 dereferenceable(160) %base, i64 160, i1 false)
  %1 = getelementptr inbounds i8, ptr %_0, i64 160
  store i64 %sz.sroa.0.0, ptr %1, align 8
  call void @llvm.lifetime.end.p0(i64 160, ptr nonnull %base)
  ret void

bb2:                                              ; preds = %bb1
  %exitcond.not = icmp eq i64 %sz.sroa.0.0, 40
  br i1 %exitcond.not, label %panic, label %bb3

bb3:                                              ; preds = %bb2
  %2 = getelementptr inbounds [40 x i32], ptr %base, i64 0, i64 %sz.sroa.0.0
  %3 = trunc i64 %v.sroa.0.0 to i32
  store i32 %3, ptr %2, align 4
  %4 = lshr i64 %v.sroa.0.0, 32
  %5 = add nuw nsw i64 %sz.sroa.0.0, 1
  br label %bb1

panic:                                            ; preds = %bb2
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 40, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef returned align 8 dereferenceable(168) %self, i64 noundef %bits) unnamed_addr #2 {
start:
  %digits22 = lshr i64 %bits, 5
  %bits3 = and i64 %bits, 31
  %_5 = icmp ult i64 %bits, 1280
  br i1 %_5, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_8ae238b062414f59d4cc21366e265faf, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_10 = load i64, ptr %0, align 8, !noundef !48
  %_17.first_iter = icmp ult i64 %_10, 41
  br label %bb5

bb5:                                              ; preds = %bb11, %bb1
  %iter.sroa.4.0 = phi i64 [ %_10, %bb1 ], [ %_0.i.i.i.i.i, %bb11 ]
  %_0.i.i.i.i.not = icmp eq i64 %iter.sroa.4.0, 0
  br i1 %_0.i.i.i.i.not, label %bb13, label %bb8

bb8:                                              ; preds = %bb5
  %_0.i.i.i.i.i = add i64 %iter.sroa.4.0, -1
  br i1 %_17.first_iter, label %bb10, label %panic12

bb13:                                             ; preds = %bb17, %bb5
  %iter1.sroa.0.0 = phi i64 [ %_0.i.i.i.i26, %bb17 ], [ 0, %bb5 ]
  %exitcond.not = icmp eq i64 %iter1.sroa.0.0, %digits22
  br i1 %exitcond.not, label %bb16, label %bb15

bb16:                                             ; preds = %bb13
  %_29 = load i64, ptr %0, align 8, !noundef !48
  %1 = add i64 %_29, %digits22
  %_30.not = icmp eq i64 %bits3, 0
  br i1 %_30.not, label %bb33, label %bb18

bb15:                                             ; preds = %bb13
  %exitcond52.not = icmp eq i64 %iter1.sroa.0.0, 40
  br i1 %exitcond52.not, label %panic10, label %bb17

bb33:                                             ; preds = %bb28, %bb16
  %sz.sroa.0.0 = phi i64 [ %sz.sroa.0.1, %bb28 ], [ %1, %bb16 ]
  store i64 %sz.sroa.0.0, ptr %0, align 8
  ret ptr %self

bb18:                                             ; preds = %bb16
  %_34 = add i64 %1, -1
  %_35 = icmp ult i64 %_34, 40
  br i1 %_35, label %bb19, label %panic

bb19:                                             ; preds = %bb18
  %2 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %_34
  %_33 = load i32, ptr %2, align 4, !noundef !48
  %3 = trunc i64 %bits to i32
  %4 = sub nsw i32 0, %3
  %5 = and i32 %4, 31
  %overflow = lshr i32 %_33, %5
  %_37.not = icmp eq i32 %overflow, 0
  br i1 %_37.not, label %bb22, label %bb20

panic:                                            ; preds = %bb18
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_34, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb22:                                             ; preds = %bb21, %bb19
  %sz.sroa.0.1 = phi i64 [ %8, %bb21 ], [ %1, %bb19 ]
  %_42 = add nuw nsw i64 %digits22, 1
  %6 = trunc i64 %bits3 to i32
  br label %bb25

bb20:                                             ; preds = %bb19
  %_38 = icmp ult i64 %1, 40
  br i1 %_38, label %bb21, label %panic4

bb21:                                             ; preds = %bb20
  %7 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %1
  store i32 %overflow, ptr %7, align 4
  %8 = add nuw nsw i64 %1, 1
  br label %bb22

panic4:                                           ; preds = %bb20
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %1, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb25:                                             ; preds = %bb31, %bb22
  %_49 = phi i32 [ %_33, %bb22 ], [ %_52, %bb31 ]
  %iter2.sroa.4.0 = phi i64 [ %1, %bb22 ], [ %_0.i.i.i.i.i34, %bb31 ]
  %_0.i.i.i.i30 = icmp ult i64 %_42, %iter2.sroa.4.0
  br i1 %_0.i.i.i.i30, label %bb29, label %bb28

bb28:                                             ; preds = %bb25
  %9 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %digits22
  %10 = load i32, ptr %9, align 4, !noundef !48
  %11 = shl i32 %10, %6
  store i32 %11, ptr %9, align 4
  br label %bb33

bb29:                                             ; preds = %bb25
  %_53 = add nsw i64 %iter2.sroa.4.0, -2
  %_54 = icmp ult i64 %_53, 40
  br i1 %_54, label %bb31, label %panic7

panic7:                                           ; preds = %bb29
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef -1, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb31:                                             ; preds = %bb29
  %_0.i.i.i.i.i34 = add nsw i64 %iter2.sroa.4.0, -1
  %12 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %_0.i.i.i.i.i34
  %_48 = shl i32 %_49, %6
  %13 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %_53
  %_52 = load i32, ptr %13, align 4, !noundef !48
  %_51 = lshr i32 %_52, %5
  %14 = or i32 %_51, %_48
  store i32 %14, ptr %12, align 4
  br label %bb25

bb17:                                             ; preds = %bb15
  %_0.i.i.i.i26 = add nuw nsw i64 %iter1.sroa.0.0, 1
  %15 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %iter1.sroa.0.0
  store i32 0, ptr %15, align 4
  br label %bb13

panic10:                                          ; preds = %bb15
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 40, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb10:                                             ; preds = %bb8
  %_18 = add nuw nsw i64 %_0.i.i.i.i.i, %digits22
  %_19 = icmp ult i64 %_18, 40
  br i1 %_19, label %bb11, label %panic13

panic12:                                          ; preds = %bb8
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_0.i.i.i.i.i, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb11:                                             ; preds = %bb10
  %16 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %_0.i.i.i.i.i
  %_16 = load i32, ptr %16, align 4, !noundef !48
  %17 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %_18
  store i32 %_16, ptr %17, align 4
  br label %bb5

panic13:                                          ; preds = %bb10
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_18, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403add17he3bb3066b06e4ffcE(ptr noalias noundef returned align 8 dereferenceable(168) %self, ptr noalias noundef readonly align 8 dereferenceable(168) %other) unnamed_addr #2 {
start:
  %_8 = alloca [56 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_4 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %other, i64 160
  %_5 = load i64, ptr %1, align 8, !noundef !48
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_4, i64 %_5)
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_8)
  %2 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h92beaa518c5fc937E"(ptr noalias noundef nonnull align 4 dereferenceable(160) %self, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_9.0 = extractvalue { ptr, i64 } %2, 0
  %_9.1 = extractvalue { ptr, i64 } %2, 1
  %3 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(160) %other, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_13.0 = extractvalue { ptr, i64 } %3, 0
  %_13.1 = extractvalue { ptr, i64 } %3, 1
  call void @_ZN4core4iter8adapters3zip3zip17he4c9b60659143584E(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_8, ptr noalias noundef nonnull align 4 %_9.0, i64 noundef %_9.1, ptr noalias noundef nonnull readonly align 4 %_13.0, i64 noundef %_13.1) #61
  %_7.sroa.0.0.copyload = load ptr, ptr %_8, align 8, !alias.scope !358
  %_7.sroa.5.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 16
  %_7.sroa.5.0.copyload = load ptr, ptr %_7.sroa.5.0._8.sroa_idx, align 8, !alias.scope !358
  %_7.sroa.7.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 32
  %_7.sroa.7.0.copyload = load i64, ptr %_7.sroa.7.0._8.sroa_idx, align 8, !alias.scope !358
  %_7.sroa.8.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 40
  %_7.sroa.8.0.copyload = load i64, ptr %_7.sroa.8.0._8.sroa_idx, align 8, !alias.scope !358
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_8)
  %4 = icmp ne ptr %_7.sroa.0.0.copyload, null
  %5 = icmp ne ptr %_7.sroa.5.0.copyload, null
  %umax = tail call i64 @llvm.umax.i64(i64 %_7.sroa.7.0.copyload, i64 %_7.sroa.8.0.copyload)
  br label %bb6

bb6:                                              ; preds = %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit", %start
  %iter.sroa.57.0 = phi i64 [ %_7.sroa.7.0.copyload, %start ], [ %6, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit" ]
  %carry.sroa.0.0.off0 = phi i1 [ false, %start ], [ %_11.sroa.0.0.off0.i, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit" ]
  %exitcond.not = icmp eq i64 %iter.sroa.57.0, %umax
  br i1 %exitcond.not, label %bb10, label %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit"

"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit": ; preds = %bb6
  tail call void @llvm.assume(i1 %4)
  tail call void @llvm.assume(i1 %5)
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %_7.sroa.0.0.copyload, i64 %iter.sroa.57.0
  %_0.i.i2.i.i = getelementptr inbounds i32, ptr %_7.sroa.5.0.copyload, i64 %iter.sroa.57.0
  %6 = add i64 %iter.sroa.57.0, 1
  %_26 = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_27 = load i32, ptr %_0.i.i2.i.i, align 4, !noundef !48
  %7 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_26, i32 %_27)
  %_6.0.i = extractvalue { i32, i1 } %7, 0
  %_6.1.i = extractvalue { i32, i1 } %7, 1
  %_10.i = zext i1 %carry.sroa.0.0.off0 to i32
  %8 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_6.0.i, i32 %_10.i)
  %_9.1.i = extractvalue { i32, i1 } %8, 1
  %_11.sroa.0.0.off0.i = or i1 %_6.1.i, %_9.1.i
  %_25.0 = extractvalue { i32, i1 } %8, 0
  store i32 %_25.0, ptr %_0.i.i.i.i, align 4
  br label %bb6

bb10:                                             ; preds = %bb6
  br i1 %carry.sroa.0.0.off0, label %bb12, label %bb14

bb14:                                             ; preds = %bb13, %bb10
  %sz.sroa.0.0 = phi i64 [ %10, %bb13 ], [ %_0.sroa.0.0.sroa.speculated.i.i.i, %bb10 ]
  store i64 %sz.sroa.0.0, ptr %0, align 8
  ret ptr %self

bb12:                                             ; preds = %bb10
  %_31 = icmp ult i64 %_0.sroa.0.0.sroa.speculated.i.i.i, 40
  br i1 %_31, label %bb13, label %panic

bb13:                                             ; preds = %bb12
  %9 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %_0.sroa.0.0.sroa.speculated.i.i.i
  store i32 1, ptr %9, align 4
  %10 = add nuw nsw i64 %_0.sroa.0.0.sroa.speculated.i.i.i, 1
  br label %bb14

panic:                                            ; preds = %bb12
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef readonly align 8 dereferenceable(168) %self, ptr noalias noundef readonly align 8 dereferenceable(168) %other) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_4 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %other, i64 160
  %_5 = load i64, ptr %1, align 8, !noundef !48
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_4, i64 %_5)
  %2 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(160) %self, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_9.0 = extractvalue { ptr, i64 } %2, 0
  %_9.1 = extractvalue { ptr, i64 } %2, 1
  %_0.i.i.i = getelementptr inbounds i32, ptr %_9.0, i64 %_9.1
  %3 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(160) %other, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_15.0 = extractvalue { ptr, i64 } %3, 0
  %_15.1 = extractvalue { ptr, i64 } %3, 1
  %_0.i.i.i1 = getelementptr inbounds i32, ptr %_15.0, i64 %_15.1
  %_0.i = tail call noundef i8 @_ZN4core4iter6traits8iterator8Iterator6cmp_by17h544798d1f4a8ef9cE(ptr noundef nonnull %_9.0, ptr noundef %_0.i.i.i, ptr noundef nonnull %_15.0, ptr noundef %_0.i.i.i1) #61, !range !321
  ret i8 %_0.i
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef readonly align 8 dereferenceable(168) %self, ptr noalias noundef readonly align 8 dereferenceable(168) %other) unnamed_addr #8 {
start:
  %_3.i = tail call noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %other) #61, !range !321
  %switch = icmp ult i8 %_3.i, 2
  ret i1 %switch
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef returned align 8 dereferenceable(168) %self, ptr noalias noundef readonly align 8 dereferenceable(168) %other) unnamed_addr #2 {
start:
  %_8 = alloca [56 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_4 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %other, i64 160
  %_5 = load i64, ptr %1, align 8, !noundef !48
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_4, i64 %_5)
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_8)
  %2 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h92beaa518c5fc937E"(ptr noalias noundef nonnull align 4 dereferenceable(160) %self, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_9.0 = extractvalue { ptr, i64 } %2, 0
  %_9.1 = extractvalue { ptr, i64 } %2, 1
  %3 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(160) %other, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_12.0 = extractvalue { ptr, i64 } %3, 0
  %_12.1 = extractvalue { ptr, i64 } %3, 1
  call void @_ZN4core4iter8adapters3zip3zip17he4c9b60659143584E(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_8, ptr noalias noundef nonnull align 4 %_9.0, i64 noundef %_9.1, ptr noalias noundef nonnull readonly align 4 %_12.0, i64 noundef %_12.1) #61
  %_7.sroa.0.0.copyload = load ptr, ptr %_8, align 8, !alias.scope !362
  %_7.sroa.5.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 16
  %_7.sroa.5.0.copyload = load ptr, ptr %_7.sroa.5.0._8.sroa_idx, align 8, !alias.scope !362
  %_7.sroa.7.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 32
  %_7.sroa.7.0.copyload = load i64, ptr %_7.sroa.7.0._8.sroa_idx, align 8, !alias.scope !362
  %_7.sroa.8.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 40
  %_7.sroa.8.0.copyload = load i64, ptr %_7.sroa.8.0._8.sroa_idx, align 8, !alias.scope !362
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_8)
  %4 = icmp ne ptr %_7.sroa.0.0.copyload, null
  %5 = icmp ne ptr %_7.sroa.5.0.copyload, null
  %umax = tail call i64 @llvm.umax.i64(i64 %_7.sroa.7.0.copyload, i64 %_7.sroa.8.0.copyload)
  br label %bb6

bb6:                                              ; preds = %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit", %start
  %iter.sroa.53.0 = phi i64 [ %_7.sroa.7.0.copyload, %start ], [ %6, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit" ]
  %noborrow.sroa.0.0.off0 = phi i1 [ true, %start ], [ %_11.sroa.0.0.off0.i, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit" ]
  %exitcond.not = icmp eq i64 %iter.sroa.53.0, %umax
  br i1 %exitcond.not, label %bb10, label %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit"

"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc8e80873e1b48ea3E.exit": ; preds = %bb6
  tail call void @llvm.assume(i1 %4)
  tail call void @llvm.assume(i1 %5)
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %_7.sroa.0.0.copyload, i64 %iter.sroa.53.0
  %_0.i.i2.i.i = getelementptr inbounds i32, ptr %_7.sroa.5.0.copyload, i64 %iter.sroa.53.0
  %6 = add i64 %iter.sroa.53.0, 1
  %_23 = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_25 = load i32, ptr %_0.i.i2.i.i, align 4, !noundef !48
  %_24 = xor i32 %_25, -1
  %7 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_23, i32 %_24)
  %_6.0.i = extractvalue { i32, i1 } %7, 0
  %_6.1.i = extractvalue { i32, i1 } %7, 1
  %_10.i = zext i1 %noborrow.sroa.0.0.off0 to i32
  %8 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_6.0.i, i32 %_10.i)
  %_9.1.i = extractvalue { i32, i1 } %8, 1
  %_11.sroa.0.0.off0.i = or i1 %_6.1.i, %_9.1.i
  %_22.0 = extractvalue { i32, i1 } %8, 0
  store i32 %_22.0, ptr %_0.i.i.i.i, align 4
  br label %bb6

bb10:                                             ; preds = %bb6
  br i1 %noborrow.sroa.0.0.off0, label %bb12, label %bb13

bb13:                                             ; preds = %bb10
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_8e008b8fe1865d89b2878c6835eb4802, i64 noundef 26, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb12:                                             ; preds = %bb10
  store i64 %_0.sroa.0.0.sroa.speculated.i.i.i, ptr %0, align 8
  ret ptr %self
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %self, ptr noalias noundef nonnull align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %1 = tail call fastcc { ptr, i64 } @"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h3b608ce159d59d7cE"(i64 noundef 0, i64 noundef %self, ptr noalias noundef nonnull align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #61
  ret { ptr, i64 } %1
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: write)
define dso_local { i1, i8 } @_ZN4core3num7flt2dec8round_up17h316f9becc5c10a6dE(ptr noalias noundef nonnull align 1 %d.0, i64 noundef %d.1) unnamed_addr #22 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %d.0, i64 %d.1
  br label %bb7.i

bb7.i:                                            ; preds = %bb9.i, %start
  %0 = phi ptr [ %_0.i.i.i, %start ], [ %_3.i.i.i.i.i.i, %bb9.i ]
  %i.sroa.0.0.i = phi i64 [ %d.1, %start ], [ %1, %bb9.i ]
  %_0.i.i.i12 = icmp eq ptr %0, %d.0
  br i1 %_0.i.i.i12, label %bb12, label %bb9.i

bb9.i:                                            ; preds = %bb7.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %0, i64 -1
  %1 = add i64 %i.sroa.0.0.i, -1
  %c.i.i = load i8, ptr %_3.i.i.i.i.i.i, align 1, !alias.scope !366, !noalias !369, !noundef !48
  %_0.i.not.i = icmp eq i8 %c.i.i, 57
  br i1 %_0.i.not.i, label %bb7.i, label %bb4

bb12:                                             ; preds = %bb7.i
  %_21.not = icmp eq i64 %d.1, 0
  br i1 %_21.not, label %bb22, label %bb15

bb4:                                              ; preds = %bb9.i
  %_19.i = icmp ult i64 %1, %d.1
  tail call void @llvm.assume(i1 %_19.i)
  %2 = getelementptr inbounds [0 x i8], ptr %d.0, i64 0, i64 %1
  %3 = load i8, ptr %2, align 1, !noundef !48
  %4 = add i8 %3, 1
  store i8 %4, ptr %2, align 1
  br label %bb7

bb22:                                             ; preds = %bb7, %bb17, %bb12
  %_0.sroa.4.0 = phi i8 [ 49, %bb12 ], [ 48, %bb17 ], [ undef, %bb7 ]
  %5 = insertvalue { i1, i8 } poison, i1 %_0.i.i.i12, 0
  %6 = insertvalue { i1, i8 } %5, i8 %_0.sroa.4.0, 1
  ret { i1, i8 } %6

bb15:                                             ; preds = %bb12
  store i8 49, ptr %d.0, align 1
  br label %bb17

bb17:                                             ; preds = %bb21, %bb15
  %iter1.sroa.0.0 = phi i64 [ 1, %bb15 ], [ %_0.i.i.i.i, %bb21 ]
  %exitcond39.not = icmp eq i64 %iter1.sroa.0.0, %d.1
  br i1 %exitcond39.not, label %bb22, label %bb21

bb21:                                             ; preds = %bb17
  %_0.i.i.i.i = add i64 %iter1.sroa.0.0, 1
  %7 = getelementptr inbounds [0 x i8], ptr %d.0, i64 0, i64 %iter1.sroa.0.0
  store i8 48, ptr %7, align 1
  br label %bb17

bb7:                                              ; preds = %bb11, %bb4
  %iter.sroa.0.0 = phi i64 [ %i.sroa.0.0.i, %bb4 ], [ %_0.i.i.i.i20, %bb11 ]
  %exitcond.not = icmp eq i64 %iter.sroa.0.0, %d.1
  br i1 %exitcond.not, label %bb22, label %bb11

bb11:                                             ; preds = %bb7
  %_0.i.i.i.i20 = add i64 %iter.sroa.0.0, 1
  %8 = getelementptr inbounds [0 x i8], ptr %d.0, i64 0, i64 %iter.sroa.0.0
  store i8 48, ptr %8, align 1
  br label %bb7
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h3b608ce159d59d7cE"(i64 noundef %self.0, i64 noundef %self.1, ptr noalias noundef nonnull align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %_3 = icmp ugt i64 %self.0, %self.1
  br i1 %_3, label %bb1, label %bb2

bb2:                                              ; preds = %start
  %_7 = icmp ugt i64 %self.1, %slice.1
  br i1 %_7, label %bb3, label %bb4

bb1:                                              ; preds = %start
  tail call void @_ZN4core5slice5index22slice_index_order_fail17hc1c530795a95ae96E(i64 noundef %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable

bb4:                                              ; preds = %bb2
  %new_len.i = sub nuw i64 %self.1, %self.0
  %_0.i.i = getelementptr inbounds i8, ptr %slice.0, i64 %self.0
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %new_len.i, 1
  ret { ptr, i64 } %2

bb3:                                              ; preds = %bb2
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %self.1, i64 noundef %slice.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core5slice5index22slice_index_order_fail17hc1c530795a95ae96E(i64 noundef %index, i64 noundef %end, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call fastcc void @_ZN4core5slice5index25slice_index_order_fail_rt17ha84880043cb97720E(i64 noundef %index, i64 noundef %end, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: inlinehint minsize noreturn nounwind optsize
define internal fastcc void @_ZN4core5slice5index25slice_index_order_fail_rt17ha84880043cb97720E(i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #12 {
start:
  %_8 = alloca [32 x i8], align 8
  %_4 = alloca [48 x i8], align 8
  %end = alloca [8 x i8], align 8
  %index = alloca [8 x i8], align 8
  store i64 %0, ptr %index, align 8
  store i64 %1, ptr %end, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_4)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  store ptr %index, ptr %_8, align 8
  %_9.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_9.sroa.4.0._8.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1
  store ptr %end, ptr %3, align 8
  %_11.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_11.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_d0c968ac9dd71bf5bd2649c64a3c50b0, ptr %_4, align 8, !alias.scope !372, !noalias !375
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  store i64 2, ptr %4, align 8, !alias.scope !372, !noalias !375
  %5 = getelementptr inbounds i8, ptr %_4, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !372, !noalias !375
  %6 = getelementptr inbounds i8, ptr %_4, i64 16
  store ptr %_8, ptr %6, align 8, !alias.scope !372, !noalias !375
  %7 = getelementptr inbounds i8, ptr %_4, i64 24
  store i64 2, ptr %7, align 8, !alias.scope !372, !noalias !375
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write)
define dso_local void @_ZN4core4iter8adapters3zip3zip17he4c9b60659143584E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noalias noundef nonnull align 4 %a.0, i64 noundef %a.1, ptr noalias noundef nonnull readonly align 4 %b.0, i64 noundef %b.1) unnamed_addr #23 {
start:
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %a.0, i64 %a.1
  %_0.i.i.i.i1 = getelementptr inbounds i32, ptr %b.0, i64 %b.1
  tail call void @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h8df6a06faad2c730E"(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noundef nonnull %a.0, ptr noundef nonnull %_0.i.i.i.i, ptr noundef nonnull %b.0, ptr noundef nonnull %_0.i.i.i.i1) #61
  ret void
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i32, i1 } @llvm.uadd.with.overflow.i32(i32, i32) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write)
define dso_local void @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h8df6a06faad2c730E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noundef nonnull %0, ptr noundef %1, ptr noundef nonnull %2, ptr noundef %3) unnamed_addr #23 {
start:
  %4 = icmp ne ptr %1, null
  tail call void @llvm.assume(i1 %4)
  %5 = ptrtoint ptr %1 to i64
  %6 = ptrtoint ptr %0 to i64
  %7 = sub nuw i64 %5, %6
  %8 = lshr exact i64 %7, 2
  %9 = icmp ne ptr %3, null
  tail call void @llvm.assume(i1 %9)
  %10 = ptrtoint ptr %3 to i64
  %11 = ptrtoint ptr %2 to i64
  %12 = sub nuw i64 %10, %11
  %13 = lshr exact i64 %12, 2
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %8, i64 %13)
  store ptr %0, ptr %_0, align 8
  %14 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %1, ptr %14, align 8
  %15 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %2, ptr %15, align 8
  %16 = getelementptr inbounds i8, ptr %_0, i64 24
  store ptr %3, ptr %16, align 8
  %17 = getelementptr inbounds i8, ptr %_0, i64 32
  store i64 0, ptr %17, align 8
  %18 = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 %_0.sroa.0.0.sroa.speculated.i.i.i, ptr %18, align 8
  %19 = getelementptr inbounds i8, ptr %_0, i64 48
  store i64 %8, ptr %19, align 8
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite)
define dso_local noundef i8 @_ZN4core4iter6traits8iterator8Iterator6cmp_by17h544798d1f4a8ef9cE(ptr noundef nonnull %self.0, ptr noundef %self.1, ptr noundef nonnull %other.0, ptr noundef %other.1) unnamed_addr #24 {
start:
  %b.i = alloca [16 x i8], align 8
  %a.i = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %b.i)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %a.i)
  store ptr %self.0, ptr %a.i, align 8
  %0 = getelementptr inbounds i8, ptr %a.i, i64 8
  store ptr %self.1, ptr %0, align 8
  store ptr %other.0, ptr %b.i, align 8
  %1 = getelementptr inbounds i8, ptr %b.i, i64 8
  store ptr %other.1, ptr %1, align 8
  %2 = call { i8, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9try_rfold17h7120a7c3a587419bE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %a.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %b.i) #61
  %3 = extractvalue { i8, i8 } %2, 0
  %4 = icmp eq i8 %3, 2
  %5 = extractvalue { i8, i8 } %2, 1
  %6 = load ptr, ptr %1, align 8, !nonnull !48
  %_4.i.i.i.i = load ptr, ptr %b.i, align 8, !nonnull !48
  %_0.i.i.i.i = icmp ne ptr %_4.i.i.i.i, %6
  %spec.select.i = sext i1 %_0.i.i.i.i to i8
  %_0.sroa.3.0.i = select i1 %4, i8 %spec.select.i, i8 %5
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %b.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %a.i)
  ret i8 %_0.sroa.3.0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define dso_local { i8, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9try_rfold17h7120a7c3a587419bE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(16) %f) unnamed_addr #25 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !378)
  %_8.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %_4.i.i.i = load ptr, ptr %self, align 8, !alias.scope !381, !noalias !386, !nonnull !48, !noundef !48
  %_8.i.promoted.i = load ptr, ptr %_8.i.i, align 8, !alias.scope !389, !noalias !390
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i.i.i.i, %start
  %_3.i.i.i.i.i6.i = phi ptr [ %_8.i.promoted.i, %start ], [ %_3.i.i.i.i.i.i, %bb3.i.i.i.i ]
  %_0.i.i.i = icmp eq ptr %_4.i.i.i, %_3.i.i.i.i.i6.i
  br i1 %_0.i.i.i, label %_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17hfc48cf7cf337830eE.exit, label %bb3.i

bb3.i:                                            ; preds = %bb1.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i32, ptr %_3.i.i.i.i.i6.i, i64 -1
  store ptr %_3.i.i.i.i.i.i, ptr %_8.i.i, align 8, !alias.scope !391, !noalias !390
  tail call void @llvm.experimental.noalias.scope.decl(metadata !396)
  %_0.i.i2.i = load i32, ptr %_3.i.i.i.i.i.i, align 4, !alias.scope !399, !noalias !402, !noundef !48
  %0 = tail call { i32, i32 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h76d43a0924726a9bE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %f) #61, !noalias !404
  %1 = extractvalue { i32, i32 } %0, 0
  %switch.i.i.i.i.not = icmp ne i32 %1, 0
  br i1 %switch.i.i.i.i.not, label %bb3.i.i.i.i, label %bb8.i

bb3.i.i.i.i:                                      ; preds = %bb3.i
  %2 = extractvalue { i32, i32 } %0, 1
  %3 = icmp ugt i32 %2, %_0.i.i2.i
  %.not.i.i.i.i.i.i.i = icmp ne i32 %2, %_0.i.i2.i
  %4 = zext i1 %.not.i.i.i.i.i.i.i to i8
  %_0.i.i.i.i.i.i.i = select i1 %3, i8 -1, i8 %4
  %5 = icmp eq i8 %_0.i.i.i.i.i.i.i, 0
  br i1 %5, label %bb1.i, label %bb8.i

bb8.i:                                            ; preds = %bb3.i.i.i.i, %bb3.i
  %_0.sroa.3.0.i.i.i.ph.i = phi i8 [ %_0.i.i.i.i.i.i.i, %bb3.i.i.i.i ], [ 1, %bb3.i ]
  %6 = zext i1 %switch.i.i.i.i.not to i8
  br label %_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17hfc48cf7cf337830eE.exit

_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17hfc48cf7cf337830eE.exit: ; preds = %bb8.i, %bb1.i
  %_0.sroa.3.0.i = phi i8 [ %_0.sroa.3.0.i.i.i.ph.i, %bb8.i ], [ undef, %bb1.i ]
  %_0.sroa.0.0.i = phi i8 [ %6, %bb8.i ], [ 2, %bb1.i ]
  %7 = insertvalue { i8, i8 } poison, i8 %_0.sroa.0.0.i, 0
  %8 = insertvalue { i8, i8 } %7, i8 %_0.sroa.3.0.i, 1
  ret { i8, i8 } %8
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: none)
define dso_local { i32, i32 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h76d43a0924726a9bE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #26 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 8
  %0 = load ptr, ptr %_8.i, align 8, !alias.scope !409, !nonnull !48, !noundef !48
  %_4.i.i = load ptr, ptr %self, align 8, !alias.scope !412, !noalias !415, !nonnull !48, !noundef !48
  %_0.i.i = icmp eq ptr %_4.i.i, %0
  br i1 %_0.i.i, label %"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17ha3ddb39ea93d44efE.exit", label %bb3.i

bb3.i:                                            ; preds = %start
  %_3.i.i.i.i.i = getelementptr inbounds i32, ptr %0, i64 -1
  store ptr %_3.i.i.i.i.i, ptr %_8.i, align 8, !alias.scope !417
  %_0.i.i1 = load i32, ptr %_3.i.i.i.i.i, align 4, !alias.scope !422, !noundef !48
  br label %"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17ha3ddb39ea93d44efE.exit"

"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17ha3ddb39ea93d44efE.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.i2 = phi i32 [ 1, %bb3.i ], [ 0, %start ]
  %_0.sroa.3.0.i = phi i32 [ %_0.i.i1, %bb3.i ], [ undef, %start ]
  %1 = insertvalue { i32, i32 } poison, i32 %_0.sroa.0.0.i2, 0
  %2 = insertvalue { i32, i32 } %1, i32 %_0.sroa.3.0.i, 1
  ret { i32, i32 } %2
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy6dragon12format_exact17h9894ca984bd10edaE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i16 noundef %limit) unnamed_addr #2 {
start:
  %scale8 = alloca [168 x i8], align 8
  %scale4 = alloca [168 x i8], align 8
  %scale2 = alloca [168 x i8], align 8
  %_49 = alloca [168 x i8], align 8
  %scale = alloca [168 x i8], align 8
  %mant = alloca [168 x i8], align 8
  %_5 = load i64, ptr %d, align 8, !noundef !48
  %_4.not = icmp eq i64 %_5, 0
  br i1 %_4.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_c409a38eb575aa546cabd2a6f0425ac8, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d0af3a6c9258bd60065e3a8b721ae73d) #62
  unreachable

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %d, i64 8
  %_8 = load i64, ptr %0, align 8, !noundef !48
  %_7.not = icmp eq i64 %_8, 0
  br i1 %_7.not, label %bb4, label %bb3

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_dad2d05688d54952968b46c5ac62bf81, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_1ef3c5a7e3b2f14ca87e38ceb841f892) #62
  unreachable

bb3:                                              ; preds = %bb1
  %1 = getelementptr inbounds i8, ptr %d, i64 16
  %_11 = load i64, ptr %1, align 8, !noundef !48
  %_10.not = icmp eq i64 %_11, 0
  br i1 %_10.not, label %bb6, label %bb5

bb6:                                              ; preds = %bb3
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_e907cf7f2c3d0506ab2e9c56f723841f, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b7b6d01bb96402a26f4ec6fc309ebb0e) #62
  unreachable

bb5:                                              ; preds = %bb3
  %2 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_5, i64 %_11)
  %_5.1.i = extractvalue { i64, i1 } %2, 1
  br i1 %_5.1.i, label %bb10, label %bb9

bb10:                                             ; preds = %bb5
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_b4d8a7e23661e4b0ba3ffdc9c3b5b80b, i64 noundef 54, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_88c91d0c4d3f1ceef6b4260919c0de04) #62
  unreachable

bb9:                                              ; preds = %bb5
  %_3.i.not = icmp ult i64 %_5, %_8
  br i1 %_3.i.not, label %bb14, label %bb13

bb14:                                             ; preds = %bb9
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_21d39b6f321ea2fcbb67d5e2a3e533eb, i64 noundef 55, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b98476f062a5f068bd3b5e86b58e4237) #62
  unreachable

bb13:                                             ; preds = %bb9
  %3 = getelementptr inbounds i8, ptr %d, i64 24
  %_22 = load i16, ptr %3, align 8, !noundef !48
  %_6.i = add i64 %_5, -1
  %4 = tail call i64 @llvm.ctlz.i64(i64 %_6.i, i1 false), !range !144
  %_10.i = sext i16 %_22 to i64
  %reass.sub.i = sub nsw i64 %_10.i, %4
  %5 = mul nsw i64 %reass.sub.i, 1292913986
  %_8.i = add nsw i64 %5, 82746495104
  %_7.i = lshr i64 %_8.i, 32
  %_0.i = trunc i64 %_7.i to i16
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %mant)
  call void @_ZN4core3num6bignum8Big32x408from_u6417h8f6280f36b18e525E(ptr noalias nocapture noundef nonnull sret([168 x i8]) align 8 dereferenceable(168) %mant, i64 noundef %_5) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale)
  %_3.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %scale, i64 4
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(156) %_3.sroa.4.0._0.sroa_idx.i, i8 0, i64 156, i1 false), !alias.scope !427
  %6 = getelementptr inbounds i8, ptr %scale, i64 160
  store i64 1, ptr %6, align 8, !alias.scope !427
  store i32 1, ptr %scale, align 8, !alias.scope !427
  %_25 = icmp slt i16 %_22, 0
  br i1 %_25, label %bb18, label %bb20

bb20:                                             ; preds = %bb13
  %_32 = zext nneg i16 %_22 to i64
  %_30 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i64 noundef %_32) #61
  br label %bb22

bb18:                                             ; preds = %bb13
  %_29 = sub i16 0, %_22
  %_28 = sext i16 %_29 to i64
  %_26 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale, i64 noundef %_28) #61
  br label %bb22

bb22:                                             ; preds = %bb18, %bb20
  %_33 = icmp sgt i16 %_0.i, -1
  %_42 = sub nsw i64 0, %_7.i
  %_7.i.sink = select i1 %_33, i64 %_7.i, i64 %_42
  %scale.sink = select i1 %_33, ptr %scale, ptr %mant
  %_37 = and i64 %_7.i.sink, 65535
  %_35 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num7flt2dec8strategy6dragon9mul_pow1017hdff3718a5b21da30E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale.sink, i64 noundef %_37) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %_49)
  call void @llvm.experimental.noalias.scope.decl(metadata !430)
  call void @llvm.experimental.noalias.scope.decl(metadata !433)
  %_2.i40 = load i64, ptr %6, align 8, !alias.scope !433, !noalias !430, !noundef !48
  %7 = getelementptr inbounds i8, ptr %_49, i64 160
  store i64 %_2.i40, ptr %7, align 8, !alias.scope !430, !noalias !433
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %_49, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !435
  br label %bb1.i

bb1.i:                                            ; preds = %bb2.i, %bb22
  %n.sroa.0.0.i = phi i64 [ %buf.1, %bb22 ], [ %9, %bb2.i ]
  %_3.i41 = icmp ugt i64 %n.sroa.0.0.i, 9
  br i1 %_3.i41, label %bb2.i, label %_ZN4core3num7flt2dec8strategy6dragon10div_2pow1017h30cc80e8a2121a0cE.exit

bb2.i:                                            ; preds = %bb1.i
  %8 = call { ptr, i32 } @_ZN4core3num6bignum8Big32x4013div_rem_small17h51d1d742a596bbbfE(ptr noalias noundef nonnull align 8 dereferenceable(168) %_49, i32 noundef 1000000000) #61
  %9 = add i64 %n.sroa.0.0.i, -9
  br label %bb1.i

_ZN4core3num7flt2dec8strategy6dragon10div_2pow1017h30cc80e8a2121a0cE.exit: ; preds = %bb1.i
  %10 = getelementptr inbounds [10 x i32], ptr @_ZN4core3num7flt2dec8strategy6dragon8TWOPOW1017hcb479bbb75b2ad2dE, i64 0, i64 %n.sroa.0.0.i
  %_7.i42 = load i32, ptr %10, align 4, !noalias !436, !noundef !48
  %11 = call { ptr, i32 } @_ZN4core3num6bignum8Big32x4013div_rem_small17h51d1d742a596bbbfE(ptr noalias noundef nonnull align 8 dereferenceable(168) %_49, i32 noundef %_7.i42) #61
  %_46 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403add17he3bb3066b06e4ffcE(ptr noalias noundef nonnull align 8 dereferenceable(168) %_49, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant) #61
  %_44 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %_49, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %_49)
  br i1 %_44, label %bb32, label %bb33

bb33:                                             ; preds = %_ZN4core3num7flt2dec8strategy6dragon10div_2pow1017h30cc80e8a2121a0cE.exit
  %_54 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i32 noundef 10) #61
  br label %bb35

bb32:                                             ; preds = %_ZN4core3num7flt2dec8strategy6dragon10div_2pow1017h30cc80e8a2121a0cE.exit
  %12 = add nsw i16 %_0.i, 1
  br label %bb35

bb35:                                             ; preds = %bb32, %bb33
  %k.sroa.0.0 = phi i16 [ %12, %bb32 ], [ %_0.i, %bb33 ]
  %_57 = icmp slt i16 %k.sroa.0.0, %limit
  br i1 %_57, label %bb91, label %bb37

bb37:                                             ; preds = %bb35
  %_62 = sext i16 %k.sroa.0.0 to i64
  %_64 = sext i16 %limit to i64
  %_61 = sub nsw i64 %_62, %_64
  %_59 = icmp ult i64 %_61, %buf.1
  %_66 = sub i16 %k.sroa.0.0, %limit
  %13 = sext i16 %_66 to i64
  %len.sroa.0.0 = select i1 %_59, i64 %13, i64 %buf.1
  %_68.not = icmp eq i64 %len.sroa.0.0, 0
  br i1 %_68.not, label %bb91, label %bb42

bb42:                                             ; preds = %bb37
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale2)
  call void @llvm.experimental.noalias.scope.decl(metadata !439)
  call void @llvm.experimental.noalias.scope.decl(metadata !442)
  %_2.i43 = load i64, ptr %6, align 8, !alias.scope !442, !noalias !439, !noundef !48
  %14 = getelementptr inbounds i8, ptr %scale2, i64 160
  store i64 %_2.i43, ptr %14, align 8, !alias.scope !439, !noalias !442
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %scale2, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !444
  %_72 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale2, i64 noundef 1) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale4)
  call void @llvm.experimental.noalias.scope.decl(metadata !445)
  call void @llvm.experimental.noalias.scope.decl(metadata !448)
  %_2.i44 = load i64, ptr %6, align 8, !alias.scope !448, !noalias !445, !noundef !48
  %15 = getelementptr inbounds i8, ptr %scale4, i64 160
  store i64 %_2.i44, ptr %15, align 8, !alias.scope !445, !noalias !448
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %scale4, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !450
  %_76 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale4, i64 noundef 2) #61
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %scale8)
  call void @llvm.experimental.noalias.scope.decl(metadata !451)
  call void @llvm.experimental.noalias.scope.decl(metadata !454)
  %_2.i45 = load i64, ptr %6, align 8, !alias.scope !454, !noalias !451, !noundef !48
  %16 = getelementptr inbounds i8, ptr %scale8, i64 160
  store i64 %_2.i45, ptr %16, align 8, !alias.scope !451, !noalias !454
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(160) %scale8, ptr noundef nonnull align 8 dereferenceable(160) %scale, i64 160, i1 false), !alias.scope !456
  %_80 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale8, i64 noundef 3) #61
  br label %bb50

bb91:                                             ; preds = %bb54, %bb37, %bb35
  %_6857 = phi i1 [ false, %bb37 ], [ true, %bb54 ], [ false, %bb35 ]
  %len.sroa.0.056 = phi i64 [ 0, %bb37 ], [ %len.sroa.0.0, %bb54 ], [ 0, %bb35 ]
  %_143 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %scale, i32 noundef 5) #61
  %17 = call noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61, !range !321
  %_0.i46 = icmp eq i8 %17, 1
  br i1 %_0.i46, label %bb103, label %bb96

bb50:                                             ; preds = %bb88, %bb42
  %iter.sroa.0.0 = phi i64 [ 0, %bb42 ], [ %_0.i.i.i.i, %bb88 ]
  %exitcond.not = icmp eq i64 %iter.sroa.0.0, %len.sroa.0.0
  br i1 %exitcond.not, label %bb54, label %bb53

bb54:                                             ; preds = %bb50
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale8)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale4)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale2)
  br label %bb91

bb53:                                             ; preds = %bb50
  %_0.i.i.i.i = add i64 %iter.sroa.0.0, 1
  %_90 = call noundef zeroext i1 @_ZN4core3num6bignum8Big32x407is_zero17h0c7b3d2344ec920aE(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant) #61
  br i1 %_90, label %bb56, label %bb66

bb96:                                             ; preds = %bb91
  %_0.i48 = icmp eq i8 %17, 0
  %or.cond = and i1 %_6857, %_0.i48
  br i1 %or.cond, label %bb99, label %bb119

bb119:                                            ; preds = %bb109, %bb107, %bb103, %bb100, %bb96
  %len.sroa.0.1 = phi i64 [ %len.sroa.0.056, %bb100 ], [ %len.sroa.0.056, %bb96 ], [ %len.sroa.0.056, %bb103 ], [ %27, %bb109 ], [ %len.sroa.0.056, %bb107 ]
  %k.sroa.0.1 = phi i16 [ %k.sroa.0.0, %bb100 ], [ %k.sroa.0.0, %bb96 ], [ %k.sroa.0.0, %bb103 ], [ %25, %bb109 ], [ %25, %bb107 ]
  %_7.i.i = icmp ugt i64 %len.sroa.0.1, %buf.1
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit"

bb3.i.i:                                          ; preds = %bb119
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %len.sroa.0.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_af213fbe1f8b667663cab07c5828e36a) #62, !noalias !457
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit": ; preds = %bb119
  store ptr %buf.0, ptr %_0, align 8
  %18 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %len.sroa.0.1, ptr %18, align 8
  %19 = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %k.sroa.0.1, ptr %19, align 8
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %mant)
  br label %bb122

bb99:                                             ; preds = %bb96
  %_154 = add i64 %len.sroa.0.056, -1
  %_157 = icmp ult i64 %_154, %buf.1
  br i1 %_157, label %bb100, label %panic

bb100:                                            ; preds = %bb99
  %20 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %_154
  %_153 = load i8, ptr %20, align 1
  %_151 = and i8 %_153, 1
  %.not = icmp eq i8 %_151, 0
  br i1 %.not, label %bb119, label %bb103

panic:                                            ; preds = %bb99
  call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_154, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_92ced5dfcfb0f2fc1d23fe89434b65a7) #62
  unreachable

bb103:                                            ; preds = %bb100, %bb91
  %21 = call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %len.sroa.0.056, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ad80618beeaaee25f41921bb4639e1c0) #61
  %_159.0 = extractvalue { ptr, i64 } %21, 0
  %_159.1 = extractvalue { ptr, i64 } %21, 1
  %22 = call { i1, i8 } @_ZN4core3num7flt2dec8round_up17h316f9becc5c10a6dE(ptr noalias noundef nonnull align 1 %_159.0, i64 noundef %_159.1) #61
  %23 = extractvalue { i1, i8 } %22, 0
  %24 = extractvalue { i1, i8 } %22, 1
  br i1 %23, label %bb107, label %bb119

bb107:                                            ; preds = %bb103
  %25 = add nsw i16 %k.sroa.0.0, 1
  %_165 = icmp sge i16 %k.sroa.0.0, %limit
  %_167 = icmp ult i64 %len.sroa.0.056, %buf.1
  %or.cond6 = and i1 %_165, %_167
  br i1 %or.cond6, label %bb109, label %bb119

bb109:                                            ; preds = %bb107
  %26 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %len.sroa.0.056
  store i8 %24, ptr %26, align 1
  %27 = add nuw i64 %len.sroa.0.056, 1
  br label %bb119

bb122:                                            ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit37", %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit"
  ret void

bb66:                                             ; preds = %bb53
  %_109 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale8) #61
  br i1 %_109, label %bb68, label %bb71

bb56:                                             ; preds = %bb53
  %28 = call fastcc { ptr, i64 } @"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h3b608ce159d59d7cE"(i64 noundef %iter.sroa.0.0, i64 noundef %len.sroa.0.0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e23d7dd1a46a59eb5b914f7613ceae0c) #61
  %_93.0 = extractvalue { ptr, i64 } %28, 0
  %_93.1 = extractvalue { ptr, i64 } %28, 1
  %_0.i.i.i.i49 = getelementptr inbounds i8, ptr %_93.0, i64 %_93.1
  %29 = icmp ne ptr %_93.0, null
  call void @llvm.assume(i1 %29)
  br label %bb59

bb68:                                             ; preds = %bb66
  %_112 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale8) #61
  br label %bb71

bb71:                                             ; preds = %bb68, %bb66
  %d2.sroa.0.0 = phi i8 [ 8, %bb68 ], [ 0, %bb66 ]
  %_115 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale4) #61
  br i1 %_115, label %bb73, label %bb76

bb73:                                             ; preds = %bb71
  %_118 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale4) #61
  %30 = or disjoint i8 %d2.sroa.0.0, 4
  br label %bb76

bb76:                                             ; preds = %bb73, %bb71
  %d2.sroa.0.1 = phi i8 [ %30, %bb73 ], [ %d2.sroa.0.0, %bb71 ]
  %_121 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale2) #61
  br i1 %_121, label %bb78, label %bb81

bb78:                                             ; preds = %bb76
  %_124 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale2) #61
  %31 = add nuw nsw i8 %d2.sroa.0.1, 2
  br label %bb81

bb81:                                             ; preds = %bb78, %bb76
  %d2.sroa.0.2 = phi i8 [ %31, %bb78 ], [ %d2.sroa.0.1, %bb76 ]
  %_127 = call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61
  br i1 %_127, label %bb83, label %bb86

bb83:                                             ; preds = %bb81
  %_130 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %scale) #61
  %32 = add nuw nsw i8 %d2.sroa.0.2, 1
  br label %bb86

bb86:                                             ; preds = %bb83, %bb81
  %d2.sroa.0.3 = phi i8 [ %32, %bb83 ], [ %d2.sroa.0.2, %bb81 ]
  %exitcond67.not = icmp eq i64 %iter.sroa.0.0, %buf.1
  br i1 %exitcond67.not, label %panic4, label %bb88

bb88:                                             ; preds = %bb86
  %_134 = add nuw nsw i8 %d2.sroa.0.3, 48
  %33 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %iter.sroa.0.0
  store i8 %_134, ptr %33, align 1
  %_138 = call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %mant, i32 noundef 10) #61
  br label %bb50

panic4:                                           ; preds = %bb86
  call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %buf.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_2a61ef805957958b13a8191de1982b44) #62
  unreachable

bb59:                                             ; preds = %bb61, %bb56
  %iter1.sroa.0.0 = phi ptr [ %_93.0, %bb56 ], [ %_3.i.i.i.i, %bb61 ]
  %_0.i.i = icmp eq ptr %iter1.sroa.0.0, %_0.i.i.i.i49
  br i1 %_0.i.i, label %bb62, label %bb61

bb62:                                             ; preds = %bb59
  %_7.i.i35 = icmp ugt i64 %len.sroa.0.0, %buf.1
  br i1 %_7.i.i35, label %bb3.i.i36, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit37"

bb3.i.i36:                                        ; preds = %bb62
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %len.sroa.0.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9bb74939b23cd8de660b1dfbc3b73792) #62, !noalias !462
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit37": ; preds = %bb62
  store ptr %buf.0, ptr %_0, align 8
  %34 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %len.sroa.0.0, ptr %34, align 8
  %35 = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %k.sroa.0.0, ptr %35, align 8
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale8)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale4)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale2)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %scale)
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %mant)
  br label %bb122

bb61:                                             ; preds = %bb59
  %_3.i.i.i.i = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 1
  store i8 48, ptr %iter1.sroa.0.0, align 1
  br label %bb59
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i32 } @_ZN4core3num6bignum8Big32x4013div_rem_small17h51d1d742a596bbbfE(ptr noalias noundef align 8 dereferenceable(168) %self, i32 noundef %other) unnamed_addr #2 {
start:
  %_3.not = icmp eq i32 %other, 0
  br i1 %_3.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_baf2d6c16b94202b5abe24b4832fda2e, i64 noundef 27, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %sz = load i64, ptr %0, align 8, !noundef !48
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h92beaa518c5fc937E"(ptr noalias noundef nonnull align 4 dereferenceable(160) %self, i64 noundef %sz) #61
  %_10.0 = extractvalue { ptr, i64 } %1, 0
  %_10.1 = extractvalue { ptr, i64 } %1, 1
  %_0.i.i.i = getelementptr inbounds i32, ptr %_10.0, i64 %_10.1
  %2 = icmp ne ptr %_10.0, null
  tail call void @llvm.assume(i1 %2)
  br label %bb7

bb7:                                              ; preds = %bb10, %bb1
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i, %bb1 ], [ %_3.i.i.i.i.i.i, %bb10 ]
  %borrow.sroa.0.0 = phi i32 [ 0, %bb1 ], [ %_20.1, %bb10 ]
  %_0.i.i.i2 = icmp eq ptr %_10.0, %iter.sroa.4.0
  br i1 %_0.i.i.i2, label %bb11, label %bb10

bb11:                                             ; preds = %bb7
  %3 = insertvalue { ptr, i32 } poison, ptr %self, 0
  %4 = insertvalue { ptr, i32 } %3, i32 %borrow.sroa.0.0, 1
  ret { ptr, i32 } %4

bb10:                                             ; preds = %bb7
  %_3.i.i.i.i.i.i = getelementptr inbounds i32, ptr %iter.sroa.4.0, i64 -1
  %_21 = load i32, ptr %_3.i.i.i.i.i.i, align 4, !noundef !48
  %5 = tail call { i32, i32 } @"_ZN50_$LT$u32$u20$as$u20$core..num..bignum..FullOps$GT$12full_div_rem17h1f19c54ab9644bf9E"(i32 noundef %_21, i32 noundef %other, i32 noundef %borrow.sroa.0.0) #61
  %_20.0 = extractvalue { i32, i32 } %5, 0
  %_20.1 = extractvalue { i32, i32 } %5, 1
  store i32 %_20.0, ptr %_3.i.i.i.i.i.i, align 4
  br label %bb7
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3num6bignum8Big32x407is_zero17h0c7b3d2344ec920aE(ptr noalias noundef readonly align 8 dereferenceable(168) %self) unnamed_addr #2 {
start:
  %0 = tail call { ptr, i64 } @_ZN4core3num6bignum8Big32x406digits17h11e81ca7e681ef07E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self) #61
  %_4.0 = extractvalue { ptr, i64 } %0, 0
  %_4.1 = extractvalue { ptr, i64 } %0, 1
  %_0.i.i.i = getelementptr inbounds i32, ptr %_4.0, i64 %_4.1
  %1 = icmp ne ptr %_4.0, null
  tail call void @llvm.assume(i1 %1)
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %_3.i.i.i.i2.i = phi ptr [ %_3.i.i.i.i.i, %bb3.i ], [ %_4.0, %start ]
  %_0.i.i.i1 = icmp eq ptr %_3.i.i.i.i2.i, %_0.i.i.i
  br i1 %_0.i.i.i1, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h6cf977ab9d6abd33E.exit", label %bb3.i

bb3.i:                                            ; preds = %bb1.i
  %_3.i.i.i.i.i = getelementptr inbounds i32, ptr %_3.i.i.i.i2.i, i64 1
  %v.i.i = load i32, ptr %_3.i.i.i.i2.i, align 4, !alias.scope !467, !noalias !470, !noundef !48
  %_0.i.i = icmp eq i32 %v.i.i, 0
  br i1 %_0.i.i, label %bb1.i, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h6cf977ab9d6abd33E.exit"

"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h6cf977ab9d6abd33E.exit": ; preds = %bb3.i, %bb1.i
  ret i1 %_0.i.i.i1
}

; Function Attrs: minsize nounwind optsize
define dso_local { i32, i32 } @"_ZN50_$LT$u32$u20$as$u20$core..num..bignum..FullOps$GT$12full_div_rem17h1f19c54ab9644bf9E"(i32 noundef %self, i32 noundef %other, i32 noundef %borrow) unnamed_addr #2 {
start:
  %_11 = icmp eq i32 %other, 0
  br i1 %_11, label %panic, label %bb1

bb1:                                              ; preds = %start
  %rhs = zext i32 %other to i64
  %_6 = zext i32 %borrow to i64
  %_5 = shl nuw i64 %_6, 32
  %_7 = zext i32 %self to i64
  %lhs = or disjoint i64 %_5, %_7
  %lhs.frozen = freeze i64 %lhs
  %_10 = udiv i64 %lhs.frozen, %rhs
  %_9 = trunc i64 %_10 to i32
  %0 = mul i64 %_10, %rhs
  %_13.decomposed = sub i64 %lhs.frozen, %0
  %_12 = trunc i64 %_13.decomposed to i32
  %1 = insertvalue { i32, i32 } poison, i32 %_9, 0
  %2 = insertvalue { i32, i32 } %1, i32 %_12, 1
  ret { i32, i32 } %2

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f5e7471ed2c44a09d68c10698975aeb4) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_8f76ea01f7653320539cee13e24b5ba5, ptr %_2, align 8, !alias.scope !473, !noalias !476
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !473, !noalias !476
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !473, !noalias !476
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !473, !noalias !476
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !473, !noalias !476
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy5grisu12cached_power17h6a10c69c96d10668E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i16 %alpha, i16 noundef %gamma) unnamed_addr #2 {
start:
  %_7 = sext i16 %gamma to i32
  %0 = mul nsw i32 %_7, 80
  %_5 = add nsw i32 %0, 86960
  %idx = sdiv i32 %_5, 2126
  %_11 = sext i32 %idx to i64
  %_12 = icmp ult i32 %idx, 81
  br i1 %_12, label %bb1, label %panic

bb1:                                              ; preds = %start
  %1 = getelementptr inbounds [81 x { i64, i16, i16, [2 x i16] }], ptr @_ZN4core3num7flt2dec8strategy5grisu12CACHED_POW1017habfd8047efd24b90E, i64 0, i64 %_11
  %f = load i64, ptr %1, align 8, !noundef !48
  %2 = getelementptr inbounds i8, ptr %1, i64 8
  %e = load i16, ptr %2, align 8, !noundef !48
  %3 = getelementptr inbounds i8, ptr %1, i64 10
  %k = load i16, ptr %3, align 2, !noundef !48
  store i16 %k, ptr %_0, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %f, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %e, ptr %5, align 8
  ret void

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_11, i64 noundef 81, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_8da4cfc057000f84a5d40d5f2d2dba03) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy5grisu19format_shortest_opt17h76dc0f1fffbea22aE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) unnamed_addr #2 {
start:
  %_40 = alloca [24 x i8], align 8
  %cached = alloca [16 x i8], align 8
  %_37 = alloca [16 x i8], align 8
  %v = alloca [16 x i8], align 8
  %_32 = alloca [16 x i8], align 8
  %minus = alloca [16 x i8], align 8
  %_28 = alloca [16 x i8], align 8
  %plus = alloca [16 x i8], align 8
  %_4 = load i64, ptr %d, align 8, !noundef !48
  %_3.not = icmp eq i64 %_4, 0
  br i1 %_3.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_c409a38eb575aa546cabd2a6f0425ac8, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_0ed4241cbcc506705c607e8269190e1d) #62
  unreachable

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %d, i64 8
  %_7 = load i64, ptr %0, align 8, !noundef !48
  %_6.not = icmp eq i64 %_7, 0
  br i1 %_6.not, label %bb4, label %bb3

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_dad2d05688d54952968b46c5ac62bf81, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_70099913ae72143d3e87f6588458aa00) #62
  unreachable

bb3:                                              ; preds = %bb1
  %1 = getelementptr inbounds i8, ptr %d, i64 16
  %_10 = load i64, ptr %1, align 8, !noundef !48
  %_9.not = icmp eq i64 %_10, 0
  br i1 %_9.not, label %bb6, label %bb5

bb6:                                              ; preds = %bb3
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_e907cf7f2c3d0506ab2e9c56f723841f, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_0a273f631148aeb0eaf53f35df7ea817) #62
  unreachable

bb5:                                              ; preds = %bb3
  %2 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_4, i64 %_10)
  %_5.1.i = extractvalue { i64, i1 } %2, 1
  br i1 %_5.1.i, label %bb10, label %bb9

bb10:                                             ; preds = %bb5
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_b4d8a7e23661e4b0ba3ffdc9c3b5b80b, i64 noundef 54, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_1d9c1ecd669a9f61c30ccfefcd5c88b2) #62
  unreachable

bb9:                                              ; preds = %bb5
  %_3.i.not = icmp ult i64 %_4, %_7
  %_4.i = sub i64 %_4, %_7
  br i1 %_3.i.not, label %bb14, label %bb13

bb14:                                             ; preds = %bb9
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_21d39b6f321ea2fcbb67d5e2a3e533eb, i64 noundef 55, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_32dbe0e078e628f9c51945b0dcb4ec72) #62
  unreachable

bb13:                                             ; preds = %bb9
  %_20 = icmp ugt i64 %buf.1, 16
  br i1 %_20, label %bb15, label %bb16

bb16:                                             ; preds = %bb13
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_0bc0b5856a47707b2fef25d0f63b892f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_76dfd48a23fb119df1fb2e5e9eff2bdb) #62
  unreachable

bb15:                                             ; preds = %bb13
  %_24 = add i64 %_10, %_4
  %_23 = icmp ult i64 %_24, 2305843009213693952
  br i1 %_23, label %bb17, label %bb18

bb18:                                             ; preds = %bb15
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_cccc358e79aacda60c6422597935870f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_c89557152ef384c14c0d38061d78b600) #62
  unreachable

bb17:                                             ; preds = %bb15
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %plus)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_28)
  %3 = getelementptr inbounds i8, ptr %d, i64 24
  %_29 = load i16, ptr %3, align 8, !noundef !48
  store i64 %_24, ptr %_28, align 8
  %4 = getelementptr inbounds i8, ptr %_28, i64 8
  store i16 %_29, ptr %4, align 8
  %5 = call fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp9normalize17h6794194322c51d79E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_28) #61
  %6 = extractvalue { i64, i16 } %5, 0
  %7 = extractvalue { i64, i16 } %5, 1
  store i64 %6, ptr %plus, align 8
  %8 = getelementptr inbounds i8, ptr %plus, i64 8
  store i16 %7, ptr %8, align 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_28)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %minus)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_32)
  store i64 %_4.i, ptr %_32, align 8
  %9 = getelementptr inbounds i8, ptr %_32, i64 8
  store i16 %_29, ptr %9, align 8
  %10 = call { i64, i16 } @_ZN4core3num9diy_float2Fp12normalize_to17hb4b7dc0a4582ab9eE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_32, i16 noundef %7) #61
  %11 = extractvalue { i64, i16 } %10, 0
  %12 = extractvalue { i64, i16 } %10, 1
  store i64 %11, ptr %minus, align 8
  %13 = getelementptr inbounds i8, ptr %minus, i64 8
  store i16 %12, ptr %13, align 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_32)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %v)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_37)
  store i64 %_4, ptr %_37, align 8
  %14 = getelementptr inbounds i8, ptr %_37, i64 8
  store i16 %_29, ptr %14, align 8
  %15 = call { i64, i16 } @_ZN4core3num9diy_float2Fp12normalize_to17hb4b7dc0a4582ab9eE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_37, i16 noundef %7) #61
  %16 = extractvalue { i64, i16 } %15, 0
  %17 = extractvalue { i64, i16 } %15, 1
  store i64 %16, ptr %v, align 8
  %18 = getelementptr inbounds i8, ptr %v, i64 8
  store i16 %17, ptr %18, align 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_37)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_40)
  %_43 = sub i16 -96, %7
  call void @_ZN4core3num7flt2dec8strategy5grisu12cached_power17h6a10c69c96d10668E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_40, i16 poison, i16 noundef %_43) #61
  %minusk = load i16, ptr %_40, align 8, !noundef !48
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %cached)
  %19 = getelementptr inbounds i8, ptr %_40, i64 8
  %20 = load i64, ptr %19, align 8, !noundef !48
  %21 = getelementptr inbounds i8, ptr %_40, i64 16
  %22 = load i16, ptr %21, align 8, !noundef !48
  store i64 %20, ptr %cached, align 8
  %23 = getelementptr inbounds i8, ptr %cached, i64 8
  store i16 %22, ptr %23, align 8
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_40)
  %24 = call fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp3mul17h6aa28013cc6b406aE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %plus, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %cached) #61
  %plus.0 = extractvalue { i64, i16 } %24, 0
  %plus.1 = extractvalue { i64, i16 } %24, 1
  %25 = call fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp3mul17h6aa28013cc6b406aE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %minus, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %cached) #61
  %minus.0 = extractvalue { i64, i16 } %25, 0
  %26 = call fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp3mul17h6aa28013cc6b406aE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %v, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %cached) #61
  %v.0 = extractvalue { i64, i16 } %26, 0
  %plus1 = add i64 %plus.0, 1
  %_63 = sub i16 0, %plus.1
  %27 = and i16 %_63, 63
  %28 = zext nneg i16 %27 to i64
  %_66 = lshr i64 %plus1, %28
  %plus1int = trunc i64 %_66 to i32
  %ten_kappa2 = shl nuw i64 1, %28
  %_68 = add i64 %ten_kappa2, -1
  %plus1frac = and i64 %_68, %plus1
  %29 = call fastcc { i8, i32 } @_ZN4core3num7flt2dec8strategy5grisu22max_pow10_no_more_than17h4d387c939877817fE(i32 noundef %plus1int) #61
  %_72.0 = extractvalue { i8, i32 } %29, 0
  %_72.1 = extractvalue { i8, i32 } %29, 1
  %_76 = zext nneg i8 %_72.0 to i16
  %_75 = sub i16 %_76, %minusk
  %exp = add i16 %_75, 1
  %30 = sub i64 %plus.0, %minus.0
  %delta1 = add i64 %30, 2
  %delta1frac = and i64 %_68, %delta1
  %_110 = zext i8 %_72.0 to i64
  br label %bb27

bb27:                                             ; preds = %bb38, %bb17
  %remainder.sroa.0.0 = phi i32 [ %plus1int, %bb17 ], [ %r.decomposed, %bb38 ]
  %ten_kappa.sroa.0.0 = phi i32 [ %_72.1, %bb17 ], [ %35, %bb38 ]
  %i.sroa.0.0 = phi i64 [ 0, %bb17 ], [ %33, %bb38 ]
  %_84 = icmp eq i32 %ten_kappa.sroa.0.0, 0
  br i1 %_84, label %panic, label %bb29

panic:                                            ; preds = %bb27
  call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_37fe7639a1dc87f4dcc22d0f139e4f75) #62
  unreachable

bb29:                                             ; preds = %bb27
  %remainder.sroa.0.0.frozen = freeze i32 %remainder.sroa.0.0
  %ten_kappa.sroa.0.0.frozen = freeze i32 %ten_kappa.sroa.0.0
  %q = udiv i32 %remainder.sroa.0.0.frozen, %ten_kappa.sroa.0.0.frozen
  %31 = mul i32 %q, %ten_kappa.sroa.0.0.frozen
  %r.decomposed = sub i32 %remainder.sroa.0.0.frozen, %31
  %exitcond.not = icmp eq i64 %i.sroa.0.0, %buf.1
  br i1 %exitcond.not, label %panic4, label %bb31

bb31:                                             ; preds = %bb29
  %_91 = trunc i32 %q to i8
  %_90 = add i8 %_91, 48
  %32 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %i.sroa.0.0
  store i8 %_90, ptr %32, align 1
  %33 = add nuw nsw i64 %i.sroa.0.0, 1
  %_97 = zext i32 %r.decomposed to i64
  %_96 = shl i64 %_97, %28
  %plus1rem = add i64 %_96, %plus1frac
  %_98 = icmp ult i64 %plus1rem, %delta1
  br i1 %_98, label %bb32, label %bb36

panic4:                                           ; preds = %bb29
  call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %buf.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_48261b1611ecede33c0c92b7875df618) #62
  unreachable

bb36:                                             ; preds = %bb31
  %exitcond55.not = icmp eq i64 %i.sroa.0.0, %_110
  br i1 %exitcond55.not, label %bb39, label %bb38

bb32:                                             ; preds = %bb31
  %_100 = zext i32 %ten_kappa.sroa.0.0 to i64
  %ten_kappa8 = shl i64 %_100, %28
  %34 = call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %33, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3f52c91c2fd9f42bb7f467062c554056) #61
  %_102.0 = extractvalue { ptr, i64 } %34, 0
  %_102.1 = extractvalue { ptr, i64 } %34, 1
  %_106 = sub i64 %plus1, %v.0
  call fastcc void @_ZN4core3num7flt2dec8strategy5grisu19format_shortest_opt14round_and_weed17h22d3116670067d7aE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %_102.0, i64 noundef %_102.1, i16 noundef %exp, i64 noundef %plus1rem, i64 noundef %delta1, i64 noundef %_106, i64 noundef %ten_kappa8, i64 noundef 1) #61
  br label %bb47

bb38:                                             ; preds = %bb36
  %35 = udiv i32 %ten_kappa.sroa.0.0, 10
  br label %bb27

bb39:                                             ; preds = %bb41, %bb36
  %ulp.sroa.0.0 = phi i64 [ %37, %bb41 ], [ 1, %bb36 ]
  %threshold.sroa.0.0 = phi i64 [ %38, %bb41 ], [ %delta1frac, %bb36 ]
  %remainder1.sroa.0.0 = phi i64 [ %r6, %bb41 ], [ %plus1frac, %bb36 ]
  %i.sroa.0.1 = phi i64 [ %40, %bb41 ], [ %33, %bb36 ]
  %_124 = icmp ult i64 %i.sroa.0.1, %buf.1
  br i1 %_124, label %bb41, label %panic7

bb41:                                             ; preds = %bb39
  %36 = mul i64 %remainder1.sroa.0.0, 10
  %r6 = and i64 %36, %_68
  %37 = mul i64 %ulp.sroa.0.0, 10
  %38 = mul i64 %threshold.sroa.0.0, 10
  %q5 = lshr i64 %36, %28
  %_121 = trunc i64 %q5 to i8
  %_120 = add i8 %_121, 48
  %39 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %i.sroa.0.1
  store i8 %_120, ptr %39, align 1
  %40 = add nuw i64 %i.sroa.0.1, 1
  %_125 = icmp ult i64 %r6, %38
  br i1 %_125, label %bb42, label %bb39

panic7:                                           ; preds = %bb39
  call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %i.sroa.0.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_242194fb484f2721f76102e90b8c3c64) #62
  unreachable

bb42:                                             ; preds = %bb41
  %41 = call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %40, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3ad850dde8d2543d685480069c661ba9) #61
  %_127.0 = extractvalue { ptr, i64 } %41, 0
  %_127.1 = extractvalue { ptr, i64 } %41, 1
  %_133 = sub i64 %plus1, %v.0
  %_132 = mul i64 %37, %_133
  call fastcc void @_ZN4core3num7flt2dec8strategy5grisu19format_shortest_opt14round_and_weed17h22d3116670067d7aE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %_127.0, i64 noundef %_127.1, i16 noundef %exp, i64 noundef %r6, i64 noundef %38, i64 noundef %_132, i64 noundef %ten_kappa2, i64 noundef %37) #61
  br label %bb47

bb47:                                             ; preds = %bb42, %bb32
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %cached)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %v)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %minus)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %plus)
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define internal fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp9normalize17h6794194322c51d79E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #17 {
start:
  %0 = load i64, ptr %self, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %2 = load i16, ptr %1, align 8, !noundef !48
  %3 = icmp ult i64 %0, 4294967296
  %4 = shl nuw i64 %0, 32
  %5 = add i16 %2, -32
  %e.sroa.0.0 = select i1 %3, i16 %5, i16 %2
  %f.sroa.0.0 = select i1 %3, i64 %4, i64 %0
  %6 = icmp ult i64 %f.sroa.0.0, 281474976710656
  %7 = shl nuw i64 %f.sroa.0.0, 16
  %8 = add i16 %e.sroa.0.0, -16
  %e.sroa.0.1 = select i1 %6, i16 %8, i16 %e.sroa.0.0
  %f.sroa.0.1 = select i1 %6, i64 %7, i64 %f.sroa.0.0
  %9 = icmp ult i64 %f.sroa.0.1, 72057594037927936
  %10 = shl nuw i64 %f.sroa.0.1, 8
  %11 = add i16 %e.sroa.0.1, -8
  %e.sroa.0.2 = select i1 %9, i16 %11, i16 %e.sroa.0.1
  %f.sroa.0.2 = select i1 %9, i64 %10, i64 %f.sroa.0.1
  %12 = icmp ult i64 %f.sroa.0.2, 1152921504606846976
  %13 = shl nuw i64 %f.sroa.0.2, 4
  %14 = add i16 %e.sroa.0.2, -4
  %e.sroa.0.3 = select i1 %12, i16 %14, i16 %e.sroa.0.2
  %f.sroa.0.3 = select i1 %12, i64 %13, i64 %f.sroa.0.2
  %15 = icmp ult i64 %f.sroa.0.3, 4611686018427387904
  %16 = shl nuw i64 %f.sroa.0.3, 2
  %17 = add i16 %e.sroa.0.3, -2
  %e.sroa.0.4 = select i1 %15, i16 %17, i16 %e.sroa.0.3
  %f.sroa.0.4 = select i1 %15, i64 %16, i64 %f.sroa.0.3
  %18 = icmp sgt i64 %f.sroa.0.4, -1
  %19 = sext i1 %18 to i16
  %e.sroa.0.5 = add i16 %e.sroa.0.4, %19
  %20 = zext i1 %18 to i64
  %f.sroa.0.5 = shl nuw i64 %f.sroa.0.4, %20
  %21 = insertvalue { i64, i16 } poison, i64 %f.sroa.0.5, 0
  %22 = insertvalue { i64, i16 } %21, i16 %e.sroa.0.5, 1
  ret { i64, i16 } %22
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define internal fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp3mul17h6aa28013cc6b406aE(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #17 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %a = lshr i64 %_4, 32
  %b = and i64 %_4, 4294967295
  %_7 = load i64, ptr %other, align 8, !noundef !48
  %c = lshr i64 %_7, 32
  %d = and i64 %_7, 4294967295
  %ac = mul nuw i64 %c, %a
  %bc = mul nuw i64 %c, %b
  %ad = mul nuw i64 %d, %a
  %bd = mul nuw i64 %d, %b
  %_16 = lshr i64 %bd, 32
  %_17 = and i64 %ad, 4294967295
  %_18 = and i64 %bc, 4294967295
  %_15 = add nuw nsw i64 %_17, 2147483648
  %_14 = add nuw nsw i64 %_15, %_16
  %tmp = add nuw nsw i64 %_14, %_18
  %_22 = lshr i64 %ad, 32
  %_21 = add nuw i64 %_22, %ac
  %_23 = lshr i64 %bc, 32
  %_20 = add nuw i64 %_21, %_23
  %_24 = lshr i64 %tmp, 32
  %f = add i64 %_20, %_24
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_27 = load i16, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %other, i64 8
  %_28 = load i16, ptr %1, align 8, !noundef !48
  %_26 = add i16 %_27, 64
  %e = add i16 %_26, %_28
  %2 = insertvalue { i64, i16 } poison, i64 %f, 0
  %3 = insertvalue { i64, i16 } %2, i16 %e, 1
  ret { i64, i16 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc { i8, i32 } @_ZN4core3num7flt2dec8strategy5grisu22max_pow10_no_more_than17h4d387c939877817fE(i32 noundef %x) unnamed_addr #0 {
start:
  %_2 = icmp ult i32 %x, 10000
  br i1 %_2, label %bb1, label %bb11

bb11:                                             ; preds = %start
  %_6 = icmp ult i32 %x, 1000000
  br i1 %_6, label %bb12, label %bb16

bb1:                                              ; preds = %start
  %_3 = icmp ult i32 %x, 100
  br i1 %_3, label %bb2, label %bb6

bb16:                                             ; preds = %bb11
  %_8 = icmp ult i32 %x, 100000000
  br i1 %_8, label %bb17, label %bb21

bb12:                                             ; preds = %bb11
  %_7 = icmp ult i32 %x, 100000
  %. = select i1 %_7, i32 10000, i32 100000
  %.1 = select i1 %_7, i8 4, i8 5
  br label %bb27

bb21:                                             ; preds = %bb16
  %_10 = icmp ult i32 %x, 1000000000
  %.2 = select i1 %_10, i32 100000000, i32 1000000000
  %.3 = select i1 %_10, i8 8, i8 9
  br label %bb27

bb17:                                             ; preds = %bb16
  %_9 = icmp ult i32 %x, 10000000
  %.4 = select i1 %_9, i32 1000000, i32 10000000
  %.5 = select i1 %_9, i8 6, i8 7
  br label %bb27

bb27:                                             ; preds = %bb2, %bb6, %bb17, %bb21, %bb12
  %_0.sroa.11.0 = phi i32 [ %., %bb12 ], [ %.2, %bb21 ], [ %.4, %bb17 ], [ %.6, %bb6 ], [ %.8, %bb2 ]
  %_0.sroa.0.0 = phi i8 [ %.1, %bb12 ], [ %.3, %bb21 ], [ %.5, %bb17 ], [ %.7, %bb6 ], [ %.9, %bb2 ]
  %0 = insertvalue { i8, i32 } poison, i8 %_0.sroa.0.0, 0
  %1 = insertvalue { i8, i32 } %0, i32 %_0.sroa.11.0, 1
  ret { i8, i32 } %1

bb6:                                              ; preds = %bb1
  %_5 = icmp ult i32 %x, 1000
  %.6 = select i1 %_5, i32 100, i32 1000
  %.7 = select i1 %_5, i8 2, i8 3
  br label %bb27

bb2:                                              ; preds = %bb1
  %_4 = icmp ugt i32 %x, 9
  %.8 = select i1 %_4, i32 10, i32 1
  %.9 = zext i1 %_4 to i8
  br label %bb27
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3num7flt2dec8strategy5grisu19format_shortest_opt14round_and_weed17h22d3116670067d7aE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i16 noundef %exp, i64 noundef %remainder, i64 noundef %threshold, i64 noundef %plus1v, i64 noundef %ten_kappa, i64 noundef %ulp) unnamed_addr #2 {
start:
  %_0.i = icmp eq i64 %buf.1, 0
  br i1 %_0.i, label %bb2, label %"_ZN4core6option15Option$LT$T$GT$6unwrap17h0c1400e281e726d7E.exit"

"_ZN4core6option15Option$LT$T$GT$6unwrap17h0c1400e281e726d7E.exit": ; preds = %start
  %plus1v_down = add i64 %ulp, %plus1v
  %plus1v_up = sub i64 %plus1v, %ulp
  %0 = add i64 %buf.1, -1
  %_5.i = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %0
  br label %bb6

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_ca9d4653b40d82b40dfc1398082ed3f4, i64 noundef 33, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_246a68f6a9bf93dc301681ea990d929a) #62
  unreachable

bb6:                                              ; preds = %bb12, %"_ZN4core6option15Option$LT$T$GT$6unwrap17h0c1400e281e726d7E.exit"
  %plus1w.sroa.0.0 = phi i64 [ %remainder, %"_ZN4core6option15Option$LT$T$GT$6unwrap17h0c1400e281e726d7E.exit" ], [ %_22, %bb12 ]
  %_16 = icmp uge i64 %plus1w.sroa.0.0, %plus1v_up
  %_19 = sub i64 %threshold, %plus1w.sroa.0.0
  %_18.not = icmp ult i64 %_19, %ten_kappa
  %or.cond = or i1 %_16, %_18.not
  br i1 %or.cond, label %bb16, label %bb8

bb16:                                             ; preds = %bb10, %bb6
  %_18.not.lcssa = phi i1 [ false, %bb10 ], [ %_18.not, %bb6 ]
  %_30 = icmp uge i64 %plus1w.sroa.0.0, %plus1v_down
  %or.cond13 = or i1 %_30, %_18.not.lcssa
  br i1 %or.cond13, label %bb26, label %bb19

bb8:                                              ; preds = %bb6
  %_22 = add i64 %plus1w.sroa.0.0, %ten_kappa
  %_21 = icmp ult i64 %_22, %plus1v_up
  br i1 %_21, label %bb12, label %bb10

bb10:                                             ; preds = %bb8
  %_25 = sub i64 %plus1v_up, %plus1w.sroa.0.0
  %_27 = sub i64 %_22, %plus1v_up
  %_24.not = icmp ult i64 %_25, %_27
  br i1 %_24.not, label %bb16, label %bb12

bb26:                                             ; preds = %bb21, %bb16
  %_45 = shl i64 %ulp, 1
  %_44.not = icmp ugt i64 %_45, %plus1w.sroa.0.0
  br i1 %_44.not, label %bb31, label %bb27

bb19:                                             ; preds = %bb16
  %_36 = add i64 %plus1w.sroa.0.0, %ten_kappa
  %_35 = icmp ult i64 %_36, %plus1v_down
  br i1 %_35, label %bb23, label %bb21

bb21:                                             ; preds = %bb19
  %_39 = sub i64 %plus1v_down, %plus1w.sroa.0.0
  %_41 = sub i64 %_36, %plus1v_down
  %_38.not = icmp ult i64 %_39, %_41
  br i1 %_38.not, label %bb26, label %bb23

bb27:                                             ; preds = %bb26
  %_50 = shl i64 %ulp, 2
  %_49 = sub i64 %threshold, %_50
  %_47.not = icmp ugt i64 %plus1w.sroa.0.0, %_49
  br i1 %_47.not, label %bb31, label %bb29

bb31:                                             ; preds = %bb27, %bb26
  store ptr null, ptr %_0, align 8
  br label %bb33

bb29:                                             ; preds = %bb27
  store ptr %buf.0, ptr %_0, align 8
  %_51.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %buf.1, ptr %_51.sroa.4.0._0.sroa_idx, align 8
  %_51.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %exp, ptr %_51.sroa.5.0._0.sroa_idx, align 8
  br label %bb33

bb33:                                             ; preds = %bb23, %bb29, %bb31
  ret void

bb23:                                             ; preds = %bb21, %bb19
  store ptr null, ptr %_0, align 8
  br label %bb33

bb12:                                             ; preds = %bb10, %bb8
  %1 = load i8, ptr %_5.i, align 1, !noundef !48
  %2 = add i8 %1, -1
  store i8 %2, ptr %_5.i, align 1
  br label %bb6
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy5grisu15format_shortest17haa6c573648c94d7cE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) unnamed_addr #2 {
start:
  %_3 = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_3)
  call void @_ZN4core3num7flt2dec8strategy5grisu19format_shortest_opt17h76dc0f1fffbea22aE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) #61
  %0 = load ptr, ptr %_3, align 8, !noundef !48
  %1 = icmp eq ptr %0, null
  br i1 %1, label %bb3, label %bb4

bb3:                                              ; preds = %start
  tail call void @_ZN4core3num7flt2dec8strategy6dragon15format_shortest17hf506cc28c89af461E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) #61
  br label %bb5

bb4:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %_0, ptr noundef nonnull align 8 dereferenceable(24) %_3, i64 24, i1 false)
  br label %bb5

bb5:                                              ; preds = %bb4, %bb3
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy5grisu16format_exact_opt17h0f227596549b5b59E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i16 noundef %limit) unnamed_addr #2 {
start:
  %_18 = alloca [24 x i8], align 8
  %cached = alloca [16 x i8], align 8
  %_14 = alloca [16 x i8], align 8
  %v = alloca [16 x i8], align 8
  %_5 = load i64, ptr %d, align 8, !noundef !48
  %_4.not = icmp eq i64 %_5, 0
  br i1 %_4.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_c409a38eb575aa546cabd2a6f0425ac8, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_2ae68d457b73ab8493014da7c13e4977) #62
  unreachable

bb1:                                              ; preds = %start
  %_7 = icmp ult i64 %_5, 2305843009213693952
  br i1 %_7, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_295e16bf3f60d74bdb1a1f10bf7ac331, i64 noundef 36, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_4d8756c46a726bd01827bb64d12235ad) #62
  unreachable

bb3:                                              ; preds = %bb1
  %_0.i = icmp eq i64 %buf.1, 0
  br i1 %_0.i, label %bb6, label %bb7

bb7:                                              ; preds = %bb3
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %v)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_14)
  %0 = getelementptr inbounds i8, ptr %d, i64 24
  %_15 = load i16, ptr %0, align 8, !noundef !48
  store i64 %_5, ptr %_14, align 8
  %1 = getelementptr inbounds i8, ptr %_14, i64 8
  store i16 %_15, ptr %1, align 8
  %2 = call fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp9normalize17h6794194322c51d79E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_14) #61
  %3 = extractvalue { i64, i16 } %2, 0
  %4 = extractvalue { i64, i16 } %2, 1
  store i64 %3, ptr %v, align 8
  %5 = getelementptr inbounds i8, ptr %v, i64 8
  store i16 %4, ptr %5, align 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_14)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_18)
  %_22 = sub i16 -96, %4
  call void @_ZN4core3num7flt2dec8strategy5grisu12cached_power17h6a10c69c96d10668E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_18, i16 poison, i16 noundef %_22) #61
  %minusk = load i16, ptr %_18, align 8, !noundef !48
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %cached)
  %6 = getelementptr inbounds i8, ptr %_18, i64 8
  %7 = load i64, ptr %6, align 8, !noundef !48
  %8 = getelementptr inbounds i8, ptr %_18, i64 16
  %9 = load i16, ptr %8, align 8, !noundef !48
  store i64 %7, ptr %cached, align 8
  %10 = getelementptr inbounds i8, ptr %cached, i64 8
  store i16 %9, ptr %10, align 8
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_18)
  %11 = call fastcc { i64, i16 } @_ZN4core3num9diy_float2Fp3mul17h6aa28013cc6b406aE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %v, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %cached) #61
  %v.0 = extractvalue { i64, i16 } %11, 0
  %v.1 = extractvalue { i64, i16 } %11, 1
  %_28 = sub i16 0, %v.1
  %e54 = zext i16 %_28 to i64
  %12 = and i64 %e54, 63
  %_31 = lshr i64 %v.0, %12
  %vint = trunc i64 %_31 to i32
  %_35 = shl nuw i64 1, %12
  %_34 = add i64 %_35, -1
  %vfrac = and i64 %_34, %v.0
  %13 = icmp eq i64 %vfrac, 0
  br i1 %13, label %bb11, label %bb17

bb6:                                              ; preds = %bb3
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_ca9d4653b40d82b40dfc1398082ed3f4, i64 noundef 33, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b424ca81a227609c9662a20e23317651) #62
  unreachable

bb11:                                             ; preds = %bb7
  %_37 = icmp ugt i64 %buf.1, 10
  br i1 %_37, label %bb15, label %bb13

bb17:                                             ; preds = %bb13, %bb7
  %14 = tail call fastcc { i8, i32 } @_ZN4core3num7flt2dec8strategy5grisu22max_pow10_no_more_than17h4d387c939877817fE(i32 noundef %vint) #61
  %_46.0 = extractvalue { i8, i32 } %14, 0
  %_46.1 = extractvalue { i8, i32 } %14, 1
  %_50 = zext nneg i8 %_46.0 to i16
  %_49 = sub i16 %_50, %minusk
  %exp = add i16 %_49, 1
  %_52.not = icmp sgt i16 %exp, %limit
  br i1 %_52.not, label %bb21, label %bb19

bb15:                                             ; preds = %bb13, %bb11
  store ptr null, ptr %_0, align 8
  br label %bb46

bb13:                                             ; preds = %bb11
  %_41 = add nsw i64 %buf.1, -1
  %15 = getelementptr inbounds [10 x i32], ptr @5, i64 0, i64 %_41
  %_39 = load i32, ptr %15, align 4, !noundef !48
  %_38 = icmp ugt i32 %_39, %vint
  br i1 %_38, label %bb15, label %bb17

bb46:                                             ; preds = %bb39, %bb42, %bb30, %bb19, %bb15
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %cached)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %v)
  ret void

bb21:                                             ; preds = %bb17
  %_61 = sext i16 %exp to i64
  %_62 = sext i16 %limit to i64
  %_60 = sub nsw i64 %_61, %_62
  %_58 = icmp ult i64 %_60, %buf.1
  %_64 = sub i16 %exp, %limit
  %16 = sext i16 %_64 to i64
  %len.sroa.0.0 = select i1 %_58, i64 %16, i64 %buf.1
  %_96 = zext i8 %_46.0 to i64
  br label %bb25

bb19:                                             ; preds = %bb17
  %_53 = udiv i64 %v.0, 10
  %_55 = zext nneg i32 %_46.1 to i64
  %_54 = shl i64 %_55, %12
  tail call fastcc void @_ZN4core3num7flt2dec8strategy5grisu16format_exact_opt14possibly_round17h918b5dd6182afdf0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i64 noundef 0, i16 noundef %exp, i16 noundef %limit, i64 noundef %_53, i64 noundef %_54, i64 noundef %_35) #61
  br label %bb46

bb25:                                             ; preds = %bb34, %bb21
  %remainder.sroa.0.0 = phi i32 [ %vint, %bb21 ], [ %r.decomposed, %bb34 ]
  %ten_kappa.sroa.0.0 = phi i32 [ %_46.1, %bb21 ], [ %20, %bb34 ]
  %i.sroa.0.0 = phi i64 [ 0, %bb21 ], [ %19, %bb34 ]
  %_71 = icmp eq i32 %ten_kappa.sroa.0.0, 0
  br i1 %_71, label %panic2, label %bb27

panic2:                                           ; preds = %bb25
  tail call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_49c8994ccd61608fdae67202430eadfe) #62
  unreachable

bb27:                                             ; preds = %bb25
  %remainder.sroa.0.0.frozen = freeze i32 %remainder.sroa.0.0
  %ten_kappa.sroa.0.0.frozen = freeze i32 %ten_kappa.sroa.0.0
  %q = udiv i32 %remainder.sroa.0.0.frozen, %ten_kappa.sroa.0.0.frozen
  %17 = mul i32 %q, %ten_kappa.sroa.0.0.frozen
  %r.decomposed = sub i32 %remainder.sroa.0.0.frozen, %17
  %exitcond.not = icmp eq i64 %i.sroa.0.0, %buf.1
  br i1 %exitcond.not, label %panic4, label %bb29

bb29:                                             ; preds = %bb27
  %_78 = trunc i32 %q to i8
  %_77 = add i8 %_78, 48
  %18 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %i.sroa.0.0
  store i8 %_77, ptr %18, align 1
  %19 = add nuw nsw i64 %i.sroa.0.0, 1
  %_82 = icmp eq i64 %19, %len.sroa.0.0
  br i1 %_82, label %bb30, label %bb32

panic4:                                           ; preds = %bb27
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %buf.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_0b6449ec51c50d9d2b94eaf61f5580c2) #62
  unreachable

bb32:                                             ; preds = %bb29
  %exitcond53.not = icmp eq i64 %i.sroa.0.0, %_96
  br i1 %exitcond53.not, label %bb33, label %bb34

bb30:                                             ; preds = %bb29
  %_87 = zext i32 %r.decomposed to i64
  %_86 = shl i64 %_87, %12
  %vrem = add i64 %_86, %vfrac
  %_90 = zext i32 %ten_kappa.sroa.0.0 to i64
  %_89 = shl i64 %_90, %12
  tail call fastcc void @_ZN4core3num7flt2dec8strategy5grisu16format_exact_opt14possibly_round17h918b5dd6182afdf0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i64 noundef %len.sroa.0.0, i16 noundef %exp, i16 noundef %limit, i64 noundef %vrem, i64 noundef %_89, i64 noundef %_35) #61
  br label %bb46

bb34:                                             ; preds = %bb32
  %20 = udiv i32 %ten_kappa.sroa.0.0, 10
  br label %bb25

bb33:                                             ; preds = %bb32
  %_101 = add nuw nsw i64 %e54, 63
  %21 = and i64 %_101, 63
  br label %bb35

bb35:                                             ; preds = %bb38, %bb33
  %remainder1.sroa.0.0 = phi i64 [ %vfrac, %bb33 ], [ %r6, %bb38 ]
  %i.sroa.0.1 = phi i64 [ %19, %bb33 ], [ %25, %bb38 ]
  %err.sroa.0.0 = phi i64 [ 1, %bb33 ], [ %23, %bb38 ]
  %err.sroa.0.0.highbits = lshr i64 %err.sroa.0.0, %21
  %_102 = icmp eq i64 %err.sroa.0.0.highbits, 0
  br i1 %_102, label %bb36, label %bb42

bb42:                                             ; preds = %bb35
  store ptr null, ptr %_0, align 8
  br label %bb46

bb36:                                             ; preds = %bb35
  %_113 = icmp ult i64 %i.sroa.0.1, %buf.1
  br i1 %_113, label %bb38, label %panic7

bb38:                                             ; preds = %bb36
  %22 = mul i64 %remainder1.sroa.0.0, 10
  %r6 = and i64 %22, %_34
  %23 = mul i64 %err.sroa.0.0, 10
  %q5 = lshr i64 %22, %12
  %_110 = trunc i64 %q5 to i8
  %_109 = add i8 %_110, 48
  %24 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %i.sroa.0.1
  store i8 %_109, ptr %24, align 1
  %25 = add nuw i64 %i.sroa.0.1, 1
  %_114 = icmp eq i64 %25, %len.sroa.0.0
  br i1 %_114, label %bb39, label %bb35

panic7:                                           ; preds = %bb36
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %i.sroa.0.1, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a371507e15caeb03ef0e3b36d136aac9) #62
  unreachable

bb39:                                             ; preds = %bb38
  tail call fastcc void @_ZN4core3num7flt2dec8strategy5grisu16format_exact_opt14possibly_round17h918b5dd6182afdf0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i64 noundef %len.sroa.0.0, i16 noundef %exp, i16 noundef %limit, i64 noundef %r6, i64 noundef %_35, i64 noundef %23) #61
  br label %bb46
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3num7flt2dec8strategy5grisu16format_exact_opt14possibly_round17h918b5dd6182afdf0E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i64 noundef %0, i16 noundef %1, i16 noundef %limit, i64 noundef %remainder, i64 noundef %ten_kappa, i64 noundef %ulp) unnamed_addr #2 {
start:
  %_8.not = icmp ult i64 %ulp, %ten_kappa
  br i1 %_8.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  %_10 = sub i64 %ten_kappa, %ulp
  %_9.not = icmp ugt i64 %_10, %ulp
  br i1 %_9.not, label %bb4, label %bb3

bb1:                                              ; preds = %start
  store ptr null, ptr %_0, align 8
  br label %bb30

bb4:                                              ; preds = %bb2
  %_12 = sub i64 %ten_kappa, %remainder
  %_11 = icmp ugt i64 %_12, %remainder
  br i1 %_11, label %bb5, label %bb11

bb3:                                              ; preds = %bb2
  store ptr null, ptr %_0, align 8
  br label %bb30

bb5:                                              ; preds = %bb4
  %_15 = shl i64 %remainder, 1
  %_14 = sub i64 %ten_kappa, %_15
  %_16 = shl i64 %ulp, 1
  %_13.not = icmp ult i64 %_14, %_16
  br i1 %_13.not, label %bb11, label %bb7

bb11:                                             ; preds = %bb5, %bb4
  %_24 = icmp ugt i64 %remainder, %ulp
  br i1 %_24, label %bb12, label %bb29

bb7:                                              ; preds = %bb5
  %_7.i.i10 = icmp ugt i64 %0, %buf.1
  br i1 %_7.i.i10, label %bb3.i.i11, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit12"

bb3.i.i11:                                        ; preds = %bb7
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9feb6241535bcb50163c0a91d24674bb) #62, !noalias !478
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit12": ; preds = %bb7
  store ptr %buf.0, ptr %_0, align 8
  %_17.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %0, ptr %_17.sroa.4.0._0.sroa_idx, align 8
  %_17.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %1, ptr %_17.sroa.5.0._0.sroa_idx, align 8
  br label %bb30

bb29:                                             ; preds = %bb12, %bb11
  store ptr null, ptr %_0, align 8
  br label %bb30

bb12:                                             ; preds = %bb11
  %_27 = sub i64 %remainder, %ulp
  %_26 = sub i64 %ten_kappa, %_27
  %_25.not = icmp ugt i64 %_26, %_27
  br i1 %_25.not, label %bb29, label %bb13

bb13:                                             ; preds = %bb12
  %2 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %0, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9be83a8e13570a8d0ed62e86accab553) #61
  %_29.0 = extractvalue { ptr, i64 } %2, 0
  %_29.1 = extractvalue { ptr, i64 } %2, 1
  %3 = tail call { i1, i8 } @_ZN4core3num7flt2dec8round_up17h316f9becc5c10a6dE(ptr noalias noundef nonnull align 1 %_29.0, i64 noundef %_29.1) #61
  %4 = extractvalue { i1, i8 } %3, 0
  %5 = extractvalue { i1, i8 } %3, 1
  br i1 %4, label %bb17, label %bb25

bb30:                                             ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit", %bb29, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit12", %bb3, %bb1
  ret void

bb17:                                             ; preds = %bb13
  %6 = add i16 %1, 1
  %_35 = icmp sgt i16 %6, %limit
  %_37 = icmp ult i64 %0, %buf.1
  %or.cond = and i1 %_37, %_35
  br i1 %or.cond, label %bb19, label %bb25

bb25:                                             ; preds = %bb19, %bb17, %bb13
  %exp.sroa.0.0 = phi i16 [ %1, %bb13 ], [ %6, %bb19 ], [ %6, %bb17 ]
  %len.sroa.0.0 = phi i64 [ %0, %bb13 ], [ %8, %bb19 ], [ %0, %bb17 ]
  %_7.i.i = icmp ugt i64 %len.sroa.0.0, %buf.1
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit"

bb3.i.i:                                          ; preds = %bb25
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %len.sroa.0.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_81da641b4d19c6db653d7a6f9b1dd6f5) #62, !noalias !483
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E.exit": ; preds = %bb25
  store ptr %buf.0, ptr %_0, align 8
  %_44.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %len.sroa.0.0, ptr %_44.sroa.4.0._0.sroa_idx, align 8
  %_44.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 %exp.sroa.0.0, ptr %_44.sroa.5.0._0.sroa_idx, align 8
  br label %bb30

bb19:                                             ; preds = %bb17
  %7 = getelementptr inbounds [0 x i8], ptr %buf.0, i64 0, i64 %0
  store i8 %5, ptr %7, align 1
  %8 = add nuw i64 %0, 1
  br label %bb25
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec8strategy5grisu12format_exact17h7319e583a5324fe4E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i16 noundef %limit) unnamed_addr #2 {
start:
  %_4 = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_4)
  call void @_ZN4core3num7flt2dec8strategy5grisu16format_exact_opt17h0f227596549b5b59E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i16 noundef %limit) #61
  %0 = load ptr, ptr %_4, align 8, !noundef !48
  %1 = icmp eq ptr %0, null
  br i1 %1, label %bb3, label %bb4

bb3:                                              ; preds = %start
  tail call void @_ZN4core3num7flt2dec8strategy6dragon12format_exact17h9894ca984bd10edaE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %d, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, i16 noundef %limit) #61
  br label %bb5

bb4:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %_0, ptr noundef nonnull align 8 dereferenceable(24) %_4, i64 24, i1 false)
  br label %bb5

bb5:                                              ; preds = %bb4, %bb3
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_4)
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1, i16 noundef %exp, i64 noundef %frac_digits, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_0.i = icmp eq i64 %buf.1, 0
  br i1 %_0.i, label %bb2, label %bb4

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_ca9d4653b40d82b40dfc1398082ed3f4, i64 noundef 33, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_c43820b6611c26250a40e6b4fd4eae79) #62
  unreachable

bb4:                                              ; preds = %start
  %_8 = load i8, ptr %buf.0, align 1, !noundef !48
  %_7 = icmp ugt i8 %_8, 48
  br i1 %_7, label %bb5, label %bb6

bb6:                                              ; preds = %bb4
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_d22d7a1d98bc2fa22510d3a67590eba0, i64 noundef 31, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f7d9a06852df98c613fc30b93d4f9d0c) #62
  unreachable

bb5:                                              ; preds = %bb4
  %_12 = icmp ugt i64 %parts.1, 3
  br i1 %_12, label %bb7, label %bb8

bb8:                                              ; preds = %bb5
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_70fb27be1cc3d418779153a69d1fd1de, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_bd18d1e9365208c6152ecc6adc2b1e7c) #62
  unreachable

bb7:                                              ; preds = %bb5
  %_15 = icmp slt i16 %exp, 1
  br i1 %_15, label %bb9, label %bb10

bb10:                                             ; preds = %bb7
  %exp1 = zext nneg i16 %exp to i64
  %_47 = icmp ult i64 %exp1, %buf.1
  %_48.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_48.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  store ptr %buf.0, ptr %_48.sroa.5.0.parts.0.sroa_idx, align 8
  br i1 %_47, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit", label %bb45

bb9:                                              ; preds = %bb7
  %_18 = sext i16 %exp to i64
  %_17 = sub nsw i64 0, %_18
  store i16 2, ptr %parts.0, align 8
  %_19.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_19.sroa.5.0.parts.0.sroa_idx, align 8
  %_19.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 2, ptr %_19.sroa.6.0.parts.0.sroa_idx, align 8
  %0 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %0, align 8
  %_24.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %_17, ptr %_24.sroa.5.0..sroa_idx, align 8
  %1 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2
  store i16 2, ptr %1, align 8
  %_28.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 1
  store ptr %buf.0, ptr %_28.sroa.5.0..sroa_idx, align 8
  %_28.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 2
  store i64 %buf.1, ptr %_28.sroa.6.0..sroa_idx, align 8
  %_32 = icmp ugt i64 %frac_digits, %buf.1
  br i1 %_32, label %bb17, label %bb62

bb45:                                             ; preds = %bb10
  store i64 %buf.1, ptr %_48.sroa.6.0.parts.0.sroa_idx, align 8
  %_84 = sub nsw i64 %exp1, %buf.1
  %2 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %2, align 8
  %_82.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %_84, ptr %_82.sroa.5.0..sroa_idx, align 8
  %_87.not = icmp eq i64 %frac_digits, 0
  br i1 %_87.not, label %bb62, label %bb50

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit": ; preds = %bb10
  store i64 %exp1, ptr %_48.sroa.6.0.parts.0.sroa_idx, align 8
  %3 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 2, ptr %3, align 8
  %_54.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, ptr %_54.sroa.5.0..sroa_idx, align 8
  %_54.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 2
  store i64 1, ptr %_54.sroa.6.0..sroa_idx, align 8
  %4 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef %exp1, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_19fc8a077f7b1dd5dd455aa49212969e) #61
  %_61.0 = extractvalue { ptr, i64 } %4, 0
  %_61.1 = extractvalue { ptr, i64 } %4, 1
  %5 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2
  store i16 2, ptr %5, align 8
  %_59.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 1
  store ptr %_61.0, ptr %_59.sroa.5.0..sroa_idx, align 8
  %_59.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 2
  store i64 %_61.1, ptr %_59.sroa.6.0..sroa_idx, align 8
  %_66 = sub i64 %buf.1, %exp1
  %_65 = icmp ult i64 %_66, %frac_digits
  br i1 %_65, label %bb36, label %bb62

bb50:                                             ; preds = %bb45
  %6 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2
  store i16 2, ptr %6, align 8
  %_88.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 1
  store ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, ptr %_88.sroa.5.0..sroa_idx, align 8
  %_88.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 2
  store i64 1, ptr %_88.sroa.6.0..sroa_idx, align 8
  br label %bb62.sink.split

bb36:                                             ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"
  %_69 = sub i64 %frac_digits, %_66
  br label %bb62.sink.split

bb62.sink.split:                                  ; preds = %bb18, %bb36, %bb50
  %_37.sink = phi i64 [ %_37, %bb18 ], [ %_69, %bb36 ], [ %frac_digits, %bb50 ]
  %7 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 3
  store i16 0, ptr %7, align 8
  %_35.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 3, i32 0, i64 1
  store i64 %_37.sink, ptr %_35.sroa.5.0..sroa_idx, align 8
  br label %bb62

bb62:                                             ; preds = %bb17, %bb62.sink.split, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit", %bb45, %bb9
  %.pn56 = phi i64 [ 2, %bb45 ], [ 3, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit" ], [ 3, %bb17 ], [ 3, %bb9 ], [ 4, %bb62.sink.split ]
  %.pn55 = insertvalue { ptr, i64 } undef, ptr %parts.0, 0
  %.pn = insertvalue { ptr, i64 } %.pn55, i64 %.pn56, 1
  ret { ptr, i64 } %.pn

bb17:                                             ; preds = %bb9
  %_34 = sub i64 %frac_digits, %buf.1
  %_33 = icmp ugt i64 %_34, %_17
  br i1 %_33, label %bb18, label %bb62

bb18:                                             ; preds = %bb17
  %_37 = add i64 %_34, %_18
  br label %bb62.sink.split
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_exp_str17h2b35a365c5261707E(ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1, i16 noundef %exp, i64 noundef %min_ndigits, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_0.i = icmp eq i64 %buf.1, 0
  br i1 %_0.i, label %bb2, label %bb4

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_ca9d4653b40d82b40dfc1398082ed3f4, i64 noundef 33, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e3403077f857e25366219e2179712008) #62
  unreachable

bb4:                                              ; preds = %start
  %_9 = load i8, ptr %buf.0, align 1, !noundef !48
  %_8 = icmp ugt i8 %_9, 48
  br i1 %_8, label %bb5, label %bb6

bb6:                                              ; preds = %bb4
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_d22d7a1d98bc2fa22510d3a67590eba0, i64 noundef 31, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_52d2cee8fa66a2af777430a9d99fb2d2) #62
  unreachable

bb5:                                              ; preds = %bb4
  %_13 = icmp ugt i64 %parts.1, 5
  br i1 %_13, label %bb7, label %bb8

bb8:                                              ; preds = %bb5
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_66ebf8aad3a2977e71055354e0514bbc, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_394b6eecb7f679e3ce8b4c6b8e38ab66) #62
  unreachable

bb7:                                              ; preds = %bb5
  store i16 2, ptr %parts.0, align 8
  %_17.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr %buf.0, ptr %_17.sroa.5.0.parts.0.sroa_idx, align 8
  %_17.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 1, ptr %_17.sroa.6.0.parts.0.sroa_idx, align 8
  %_23 = icmp ne i64 %buf.1, 1
  %_24 = icmp ugt i64 %min_ndigits, 1
  %or.cond = or i1 %_23, %_24
  br i1 %or.cond, label %bb13, label %bb23

bb13:                                             ; preds = %bb7
  %0 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 2, ptr %0, align 8
  %_25.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store ptr @alloc_0f52f98e9fa44caf6668aeb0b1c94ca5, ptr %_25.sroa.5.0..sroa_idx, align 8
  %_25.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 2
  store i64 1, ptr %_25.sroa.6.0..sroa_idx, align 8
  %1 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 1, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3967fab90e308ff55f79d60d61030a62) #61
  %_33.0 = extractvalue { ptr, i64 } %1, 0
  %_33.1 = extractvalue { ptr, i64 } %1, 1
  %2 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2
  store i16 2, ptr %2, align 8
  %_31.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 1
  store ptr %_33.0, ptr %_31.sroa.5.0..sroa_idx, align 8
  %_31.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 2
  store i64 %_33.1, ptr %_31.sroa.6.0..sroa_idx, align 8
  %_38 = icmp ugt i64 %min_ndigits, %buf.1
  br i1 %_38, label %bb19, label %bb23

bb23:                                             ; preds = %bb19, %bb13, %bb7
  %n.sroa.0.0 = phi i64 [ 4, %bb19 ], [ 3, %bb13 ], [ 1, %bb7 ]
  %_47 = icmp slt i16 %exp, 1
  br i1 %_47, label %bb24, label %bb32

bb19:                                             ; preds = %bb13
  %_41 = sub i64 %min_ndigits, %buf.1
  %3 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 3
  store i16 0, ptr %3, align 8
  %_39.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 3, i32 0, i64 1
  store i64 %_41, ptr %_39.sroa.5.0..sroa_idx, align 8
  br label %bb23

bb32:                                             ; preds = %bb23
  %exp5 = add nsw i16 %exp, -1
  %alloc_c92bab2dec2582f45f478f51a76e64ac.alloc_c1fa64f4e819a506b7859bc956f830ca = select i1 %upper, ptr @alloc_c92bab2dec2582f45f478f51a76e64ac, ptr @alloc_c1fa64f4e819a506b7859bc956f830ca
  %4 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 %n.sroa.0.0
  store i16 2, ptr %4, align 8
  %_62.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %4, i64 8
  store ptr %alloc_c92bab2dec2582f45f478f51a76e64ac.alloc_c1fa64f4e819a506b7859bc956f830ca, ptr %_62.sroa.5.0..sroa_idx, align 8
  %_62.sroa.6.0..sroa_idx = getelementptr inbounds i8, ptr %4, i64 16
  store i64 1, ptr %_62.sroa.6.0..sroa_idx, align 8
  br label %bb40

bb24:                                             ; preds = %bb23
  %alloc_67f6e8fa0092f83290ab6f2828a97087.alloc_f9bc894b0ffc7d53cb08367551f5e4a7 = select i1 %upper, ptr @alloc_67f6e8fa0092f83290ab6f2828a97087, ptr @alloc_f9bc894b0ffc7d53cb08367551f5e4a7
  %5 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 %n.sroa.0.0
  store i16 2, ptr %5, align 8
  %_48.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %5, i64 8
  store ptr %alloc_67f6e8fa0092f83290ab6f2828a97087.alloc_f9bc894b0ffc7d53cb08367551f5e4a7, ptr %_48.sroa.5.0..sroa_idx, align 8
  %_48.sroa.6.0..sroa_idx = getelementptr inbounds i8, ptr %5, i64 16
  store i64 2, ptr %_48.sroa.6.0..sroa_idx, align 8
  %_57 = sub i16 1, %exp
  br label %bb40

bb40:                                             ; preds = %bb24, %bb32
  %_57.sink = phi i16 [ %_57, %bb24 ], [ %exp5, %bb32 ]
  %_58 = add nuw nsw i64 %n.sroa.0.0, 1
  %6 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 %_58
  %_54.sroa.4.0..sroa_idx = getelementptr inbounds i8, ptr %6, i64 2
  store i16 1, ptr %6, align 8
  store i16 %_57.sink, ptr %_54.sroa.4.0..sroa_idx, align 2
  %_78 = add nuw nsw i64 %n.sroa.0.0, 2
  %7 = insertvalue { ptr, i64 } poison, ptr %parts.0, 0
  %8 = insertvalue { ptr, i64 } %7, i64 %_78, 1
  ret { ptr, i64 } %8
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec15to_shortest_str17h00bfb9fa8cc5c4f2E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, float noundef %v, i1 noundef zeroext %sign, i64 noundef %frac_digits, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_59 = alloca [24 x i8], align 8
  %_15 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_7 = icmp ugt i64 %parts.1, 3
  br i1 %_7, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_70fb27be1cc3d418779153a69d1fd1de, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f4c0ac4aa0876a7dfbc0c9fb3bfc3258) #62
  unreachable

bb1:                                              ; preds = %start
  %_10 = icmp ugt i64 %buf.1, 16
  br i1 %_10, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_0bc0b5856a47707b2fef25d0f63b892f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_eb6a02a0c2f3d49914d10620e2883978) #62
  unreachable

bb3:                                              ; preds = %bb1
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_15)
  call void @_ZN4core3num7flt2dec7decoder6decode17h4c2a429b90ce98b2E(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_15, float noundef %v) #61
  %0 = load i8, ptr %_15, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_15, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_15)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb3
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb3
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb3 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb3 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb9
    i8 1, label %bb14
    i8 2, label %bb19
    i8 3, label %bb8
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb9:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_19.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_19.sroa.5.0.parts.0.sroa_idx, align 8
  %_19.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_19.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb35

bb14:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_27.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_27.sroa.5.0.parts.0.sroa_idx, align 8
  %_27.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_27.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb35

bb19:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_35.not = icmp eq i64 %frac_digits, 0
  %_48.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_48.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  br i1 %_35.not, label %bb27, label %bb20

bb8:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_59)
  call void @_ZN4core3num7flt2dec8strategy5grisu15format_shortest17haa6c573648c94d7cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_59, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) #61
  %buf.05 = load ptr, ptr %_59, align 8, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_59, i64 8
  %buf.16 = load i64, ptr %4, align 8, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_59, i64 16
  %exp = load i16, ptr %5, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_59)
  %6 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.05, i64 noundef %buf.16, i16 noundef %exp, i64 noundef %frac_digits, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  %_63.0 = extractvalue { ptr, i64 } %6, 0
  %_63.1 = extractvalue { ptr, i64 } %6, 1
  br label %bb35

bb35:                                             ; preds = %bb20, %bb27, %bb8, %bb14, %bb9
  %parts.0.sink = phi ptr [ %parts.0, %bb27 ], [ %parts.0, %bb20 ], [ %_63.0, %bb8 ], [ %parts.0, %bb14 ], [ %parts.0, %bb9 ]
  %.sink = phi i64 [ 1, %bb27 ], [ 2, %bb20 ], [ %_63.1, %bb8 ], [ 1, %bb14 ], [ 1, %bb9 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %parts.0.sink, ptr %8, align 8
  %9 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %.sink, ptr %9, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb27:                                             ; preds = %bb19
  store ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %_48.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 1, ptr %_48.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb35

bb20:                                             ; preds = %bb19
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_48.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 2, ptr %_48.sroa.6.0.parts.0.sroa_idx, align 8
  %10 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %10, align 8
  %_41.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %frac_digits, ptr %_41.sroa.5.0..sroa_idx, align 8
  br label %bb35
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i8 @llvm.umin.i8(i8, i8) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec15to_shortest_str17hb822d5b8fe222f5aE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, double noundef %v, i1 noundef zeroext %sign, i64 noundef %frac_digits, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_59 = alloca [24 x i8], align 8
  %_15 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_7 = icmp ugt i64 %parts.1, 3
  br i1 %_7, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_70fb27be1cc3d418779153a69d1fd1de, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f4c0ac4aa0876a7dfbc0c9fb3bfc3258) #62
  unreachable

bb1:                                              ; preds = %start
  %_10 = icmp ugt i64 %buf.1, 16
  br i1 %_10, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_0bc0b5856a47707b2fef25d0f63b892f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_eb6a02a0c2f3d49914d10620e2883978) #62
  unreachable

bb3:                                              ; preds = %bb1
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_15)
  call void @_ZN4core3num7flt2dec7decoder6decode17h640b8210f432f1bcE(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_15, double noundef %v) #61
  %0 = load i8, ptr %_15, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_15, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_15)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb3
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb3
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb3 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb3 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb9
    i8 1, label %bb14
    i8 2, label %bb19
    i8 3, label %bb8
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb9:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_19.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_19.sroa.5.0.parts.0.sroa_idx, align 8
  %_19.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_19.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb35

bb14:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_27.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_27.sroa.5.0.parts.0.sroa_idx, align 8
  %_27.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_27.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb35

bb19:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_35.not = icmp eq i64 %frac_digits, 0
  %_48.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_48.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  br i1 %_35.not, label %bb27, label %bb20

bb8:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_59)
  call void @_ZN4core3num7flt2dec8strategy5grisu15format_shortest17haa6c573648c94d7cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_59, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) #61
  %buf.05 = load ptr, ptr %_59, align 8, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_59, i64 8
  %buf.16 = load i64, ptr %4, align 8, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_59, i64 16
  %exp = load i16, ptr %5, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_59)
  %6 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.05, i64 noundef %buf.16, i16 noundef %exp, i64 noundef %frac_digits, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  %_63.0 = extractvalue { ptr, i64 } %6, 0
  %_63.1 = extractvalue { ptr, i64 } %6, 1
  br label %bb35

bb35:                                             ; preds = %bb20, %bb27, %bb8, %bb14, %bb9
  %parts.0.sink = phi ptr [ %parts.0, %bb27 ], [ %parts.0, %bb20 ], [ %_63.0, %bb8 ], [ %parts.0, %bb14 ], [ %parts.0, %bb9 ]
  %.sink = phi i64 [ 1, %bb27 ], [ 2, %bb20 ], [ %_63.1, %bb8 ], [ 1, %bb14 ], [ 1, %bb9 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %parts.0.sink, ptr %8, align 8
  %9 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %.sink, ptr %9, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb27:                                             ; preds = %bb19
  store ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %_48.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 1, ptr %_48.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb35

bb20:                                             ; preds = %bb19
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_48.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 2, ptr %_48.sroa.6.0.parts.0.sroa_idx, align 8
  %10 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %10, align 8
  %_41.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %frac_digits, ptr %_41.sroa.5.0..sroa_idx, align 8
  br label %bb35
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec19to_shortest_exp_str17h2c0fcb39ea051da2E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, double noundef %v, i1 noundef zeroext %sign, i16 noundef %dec_bounds.0, i16 noundef %dec_bounds.1, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_55 = alloca [24 x i8], align 8
  %_20 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_8 = icmp ugt i64 %parts.1, 5
  br i1 %_8, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_66ebf8aad3a2977e71055354e0514bbc, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_6272ab11ef71758f53122e0d231c53e1) #62
  unreachable

bb1:                                              ; preds = %start
  %_11 = icmp ugt i64 %buf.1, 16
  br i1 %_11, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_0bc0b5856a47707b2fef25d0f63b892f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_313b659ee9cd4a8bca6b8b1b213f8814) #62
  unreachable

bb3:                                              ; preds = %bb1
  %_14.not = icmp sgt i16 %dec_bounds.0, %dec_bounds.1
  br i1 %_14.not, label %bb6, label %bb5

bb6:                                              ; preds = %bb3
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_01a14d5a494fc4efaf9c22ca423f1867, i64 noundef 46, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_416af99c00bc31ee7f515963d36a74fe) #62
  unreachable

bb5:                                              ; preds = %bb3
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_20)
  call void @_ZN4core3num7flt2dec7decoder6decode17h640b8210f432f1bcE(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_20, double noundef %v) #61
  %0 = load i8, ptr %_20, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_20, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_20)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb5
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb5
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb5 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb5 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb11
    i8 1, label %bb16
    i8 2, label %bb21
    i8 3, label %bb10
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb11:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_24.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_24.sroa.5.0.parts.0.sroa_idx, align 8
  %_24.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_24.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb42

bb16:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_32.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_32.sroa.5.0.parts.0.sroa_idx, align 8
  %_32.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_32.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb42

bb21:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_41 = icmp slt i16 %dec_bounds.0, 1
  %_42 = icmp sgt i16 %dec_bounds.1, 0
  %or.cond = and i1 %_41, %_42
  %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0 = select i1 %upper, ptr @alloc_c37b0fec0162c102a8af4e529a7ba22b, ptr @alloc_bb4834bcf17433df7246633d7e9ec4c0
  %_40.sroa.6.0 = select i1 %or.cond, ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0
  %_40.sroa.7.0 = select i1 %or.cond, i64 1, i64 3
  store i16 2, ptr %parts.0, align 8
  %_40.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr %_40.sroa.6.0, ptr %_40.sroa.6.0.parts.0.sroa_idx, align 8
  %_40.sroa.7.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 %_40.sroa.7.0, ptr %_40.sroa.7.0.parts.0.sroa_idx, align 8
  br label %bb42

bb10:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_55)
  call void @_ZN4core3num7flt2dec8strategy5grisu15format_shortest17haa6c573648c94d7cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_55, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) #61
  %buf.03 = load ptr, ptr %_55, align 8, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_55, i64 8
  %buf.14 = load i64, ptr %4, align 8, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_55, i64 16
  %exp = load i16, ptr %5, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_55)
  %_62 = icmp sgt i16 %exp, %dec_bounds.0
  %_64 = icmp sle i16 %exp, %dec_bounds.1
  %or.cond5 = and i1 %_62, %_64
  br i1 %or.cond5, label %bb36, label %bb39

bb42:                                             ; preds = %bb41, %bb21, %bb16, %bb11
  %parts.sroa.0.0.sink = phi ptr [ %parts.sroa.0.0, %bb41 ], [ %parts.0, %bb21 ], [ %parts.0, %bb16 ], [ %parts.0, %bb11 ]
  %parts.sroa.5.0.sink = phi i64 [ %parts.sroa.5.0, %bb41 ], [ 1, %bb21 ], [ 1, %bb16 ], [ 1, %bb11 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %parts.sroa.0.0.sink, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %parts.sroa.5.0.sink, ptr %8, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb39:                                             ; preds = %bb10
  %9 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_exp_str17h2b35a365c5261707E(ptr noalias noundef nonnull readonly align 1 %buf.03, i64 noundef %buf.14, i16 noundef %exp, i64 noundef 0, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  br label %bb41

bb36:                                             ; preds = %bb10
  %10 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.03, i64 noundef %buf.14, i16 noundef %exp, i64 noundef 0, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  br label %bb41

bb41:                                             ; preds = %bb36, %bb39
  %.pn = phi { ptr, i64 } [ %10, %bb36 ], [ %9, %bb39 ]
  %parts.sroa.5.0 = extractvalue { ptr, i64 } %.pn, 1
  %parts.sroa.0.0 = extractvalue { ptr, i64 } %.pn, 0
  %11 = icmp ne ptr %parts.sroa.0.0, null
  tail call void @llvm.assume(i1 %11)
  br label %bb42
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec19to_shortest_exp_str17h822380b58b8e2392E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, float noundef %v, i1 noundef zeroext %sign, i16 noundef %dec_bounds.0, i16 noundef %dec_bounds.1, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_55 = alloca [24 x i8], align 8
  %_20 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_8 = icmp ugt i64 %parts.1, 5
  br i1 %_8, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_66ebf8aad3a2977e71055354e0514bbc, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_6272ab11ef71758f53122e0d231c53e1) #62
  unreachable

bb1:                                              ; preds = %start
  %_11 = icmp ugt i64 %buf.1, 16
  br i1 %_11, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_0bc0b5856a47707b2fef25d0f63b892f, i64 noundef 45, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_313b659ee9cd4a8bca6b8b1b213f8814) #62
  unreachable

bb3:                                              ; preds = %bb1
  %_14.not = icmp sgt i16 %dec_bounds.0, %dec_bounds.1
  br i1 %_14.not, label %bb6, label %bb5

bb6:                                              ; preds = %bb3
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_01a14d5a494fc4efaf9c22ca423f1867, i64 noundef 46, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_416af99c00bc31ee7f515963d36a74fe) #62
  unreachable

bb5:                                              ; preds = %bb3
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_20)
  call void @_ZN4core3num7flt2dec7decoder6decode17h4c2a429b90ce98b2E(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_20, float noundef %v) #61
  %0 = load i8, ptr %_20, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_20, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_20)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb5
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb5
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb5 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb5 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb11
    i8 1, label %bb16
    i8 2, label %bb21
    i8 3, label %bb10
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb11:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_24.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_24.sroa.5.0.parts.0.sroa_idx, align 8
  %_24.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_24.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb42

bb16:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_32.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_32.sroa.5.0.parts.0.sroa_idx, align 8
  %_32.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_32.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb42

bb21:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_41 = icmp slt i16 %dec_bounds.0, 1
  %_42 = icmp sgt i16 %dec_bounds.1, 0
  %or.cond = and i1 %_41, %_42
  %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0 = select i1 %upper, ptr @alloc_c37b0fec0162c102a8af4e529a7ba22b, ptr @alloc_bb4834bcf17433df7246633d7e9ec4c0
  %_40.sroa.6.0 = select i1 %or.cond, ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0
  %_40.sroa.7.0 = select i1 %or.cond, i64 1, i64 3
  store i16 2, ptr %parts.0, align 8
  %_40.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr %_40.sroa.6.0, ptr %_40.sroa.6.0.parts.0.sroa_idx, align 8
  %_40.sroa.7.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 %_40.sroa.7.0, ptr %_40.sroa.7.0.parts.0.sroa_idx, align 8
  br label %bb42

bb10:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_55)
  call void @_ZN4core3num7flt2dec8strategy5grisu15format_shortest17haa6c573648c94d7cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_55, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1) #61
  %buf.03 = load ptr, ptr %_55, align 8, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_55, i64 8
  %buf.14 = load i64, ptr %4, align 8, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_55, i64 16
  %exp = load i16, ptr %5, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_55)
  %_62 = icmp sgt i16 %exp, %dec_bounds.0
  %_64 = icmp sle i16 %exp, %dec_bounds.1
  %or.cond5 = and i1 %_62, %_64
  br i1 %or.cond5, label %bb36, label %bb39

bb42:                                             ; preds = %bb41, %bb21, %bb16, %bb11
  %parts.sroa.0.0.sink = phi ptr [ %parts.sroa.0.0, %bb41 ], [ %parts.0, %bb21 ], [ %parts.0, %bb16 ], [ %parts.0, %bb11 ]
  %parts.sroa.5.0.sink = phi i64 [ %parts.sroa.5.0, %bb41 ], [ 1, %bb21 ], [ 1, %bb16 ], [ 1, %bb11 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %parts.sroa.0.0.sink, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %parts.sroa.5.0.sink, ptr %8, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb39:                                             ; preds = %bb10
  %9 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_exp_str17h2b35a365c5261707E(ptr noalias noundef nonnull readonly align 1 %buf.03, i64 noundef %buf.14, i16 noundef %exp, i64 noundef 0, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  br label %bb41

bb36:                                             ; preds = %bb10
  %10 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.03, i64 noundef %buf.14, i16 noundef %exp, i64 noundef 0, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  br label %bb41

bb41:                                             ; preds = %bb36, %bb39
  %.pn = phi { ptr, i64 } [ %10, %bb36 ], [ %9, %bb39 ]
  %parts.sroa.5.0 = extractvalue { ptr, i64 } %.pn, 1
  %parts.sroa.0.0 = extractvalue { ptr, i64 } %.pn, 0
  %11 = icmp ne ptr %parts.sroa.0.0, null
  tail call void @llvm.assume(i1 %11)
  br label %bb42
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec16to_exact_exp_str17h4ce683d2cf496872E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, float noundef %v, i1 noundef zeroext %sign, i64 noundef %ndigits, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_74 = alloca [24 x i8], align 8
  %_15 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_8 = icmp ugt i64 %parts.1, 5
  br i1 %_8, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_66ebf8aad3a2977e71055354e0514bbc, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_808c084a6bedf4ea53944e458624b1cc) #62
  unreachable

bb1:                                              ; preds = %start
  %_11.not = icmp eq i64 %ndigits, 0
  br i1 %_11.not, label %bb4, label %bb3

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_d9b104aa62ebf5c32480a41eec877503, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3586b249c39192d15cfd38294ef5a11f) #62
  unreachable

bb3:                                              ; preds = %bb1
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_15)
  call void @_ZN4core3num7flt2dec7decoder6decode17h4c2a429b90ce98b2E(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_15, float noundef %v) #61
  %0 = load i8, ptr %_15, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_15, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_15)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb3
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb3
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb3 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb3 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb9
    i8 1, label %bb14
    i8 2, label %bb19
    i8 3, label %bb8
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb9:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_19.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_19.sroa.5.0.parts.0.sroa_idx, align 8
  %_19.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_19.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb53

bb14:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_27.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_27.sroa.5.0.parts.0.sroa_idx, align 8
  %_27.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_27.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb53

bb19:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_35.not = icmp eq i64 %ndigits, 1
  br i1 %_35.not, label %bb32, label %bb20

bb8:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %4 = getelementptr inbounds i8, ptr %full_decoded, i64 24
  %_64 = load i16, ptr %4, align 8, !noundef !48
  %_6.i = icmp slt i16 %_64, 0
  %..i22 = select i1 %_6.i, i64 -12, i64 5
  %_7.i = sext i16 %_64 to i64
  %_4.i = mul nsw i64 %..i22, %_7.i
  %_2.i23 = lshr i64 %_4.i, 4
  %_0.i = add nuw nsw i64 %_2.i23, 21
  %_65 = icmp uge i64 %buf.1, %ndigits
  %_67 = icmp ule i64 %_0.i, %buf.1
  %or.cond = or i1 %_65, %_67
  br i1 %or.cond, label %bb46, label %bb45

bb53:                                             ; preds = %bb46, %bb20, %bb32, %bb14, %bb9
  %parts.0.sink = phi ptr [ %parts.0, %bb32 ], [ %parts.0, %bb20 ], [ %_81.0, %bb46 ], [ %parts.0, %bb14 ], [ %parts.0, %bb9 ]
  %.sink = phi i64 [ 1, %bb32 ], [ 3, %bb20 ], [ %_81.1, %bb46 ], [ 1, %bb14 ], [ 1, %bb9 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %parts.0.sink, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %.sink, ptr %7, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb32:                                             ; preds = %bb19
  %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0 = select i1 %upper, ptr @alloc_c37b0fec0162c102a8af4e529a7ba22b, ptr @alloc_bb4834bcf17433df7246633d7e9ec4c0
  store i16 2, ptr %parts.0, align 8
  %_54.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0, ptr %_54.sroa.5.0.parts.0.sroa_idx, align 8
  %_54.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_54.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb53

bb20:                                             ; preds = %bb19
  store i16 2, ptr %parts.0, align 8
  %_36.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_36.sroa.5.0.parts.0.sroa_idx, align 8
  %_36.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 2, ptr %_36.sroa.6.0.parts.0.sroa_idx, align 8
  %_43 = add i64 %ndigits, -1
  %8 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %8, align 8
  %_41.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %_43, ptr %_41.sroa.5.0..sroa_idx, align 8
  %_48.sroa.0.0 = select i1 %upper, ptr @alloc_23b514e982326b62c490bda33406c0a0, ptr @alloc_1f06cf0730f7e279ded177f1c30ff6a3
  %9 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2
  store i16 2, ptr %9, align 8
  %_46.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 1
  store ptr %_48.sroa.0.0, ptr %_46.sroa.5.0..sroa_idx, align 8
  %_46.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 2
  store i64 2, ptr %_46.sroa.6.0..sroa_idx, align 8
  br label %bb53

bb45:                                             ; preds = %bb8
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_d6a4652d79721ef02808efe19f997d0f, i64 noundef 61, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ba862bf5fc2b453d4674e76de400b2ca) #62
  unreachable

bb46:                                             ; preds = %bb8
  %ndigits.maxlen = tail call i64 @llvm.umin.i64(i64 %_0.i, i64 %ndigits)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_74)
  %10 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %ndigits.maxlen, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9cefcaacba6254380a1a91a7822d412c) #61
  %_78.0 = extractvalue { ptr, i64 } %10, 0
  %_78.1 = extractvalue { ptr, i64 } %10, 1
  %11 = icmp ne ptr %_78.0, null
  tail call void @llvm.assume(i1 %11)
  call void @_ZN4core3num7flt2dec8strategy5grisu12format_exact17h7319e583a5324fe4E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_74, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %_78.0, i64 noundef %_78.1, i16 noundef -32768) #61
  %buf.06 = load ptr, ptr %_74, align 8, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_74, i64 8
  %buf.17 = load i64, ptr %12, align 8, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_74, i64 16
  %exp = load i16, ptr %13, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_74)
  %14 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_exp_str17h2b35a365c5261707E(ptr noalias noundef nonnull readonly align 1 %buf.06, i64 noundef %buf.17, i16 noundef %exp, i64 noundef %ndigits, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  %_81.0 = extractvalue { ptr, i64 } %14, 0
  %_81.1 = extractvalue { ptr, i64 } %14, 1
  br label %bb53
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec16to_exact_exp_str17hab5a3cd4282c3197E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, double noundef %v, i1 noundef zeroext %sign, i64 noundef %ndigits, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_74 = alloca [24 x i8], align 8
  %_15 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_8 = icmp ugt i64 %parts.1, 5
  br i1 %_8, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_66ebf8aad3a2977e71055354e0514bbc, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_808c084a6bedf4ea53944e458624b1cc) #62
  unreachable

bb1:                                              ; preds = %start
  %_11.not = icmp eq i64 %ndigits, 0
  br i1 %_11.not, label %bb4, label %bb3

bb4:                                              ; preds = %bb1
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_d9b104aa62ebf5c32480a41eec877503, i64 noundef 29, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3586b249c39192d15cfd38294ef5a11f) #62
  unreachable

bb3:                                              ; preds = %bb1
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_15)
  call void @_ZN4core3num7flt2dec7decoder6decode17h640b8210f432f1bcE(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_15, double noundef %v) #61
  %0 = load i8, ptr %_15, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_15, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_15)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb3
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb3
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb3 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb3 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb9
    i8 1, label %bb14
    i8 2, label %bb19
    i8 3, label %bb8
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb9:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_19.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_19.sroa.5.0.parts.0.sroa_idx, align 8
  %_19.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_19.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb53

bb14:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_27.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_27.sroa.5.0.parts.0.sroa_idx, align 8
  %_27.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_27.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb53

bb19:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_35.not = icmp eq i64 %ndigits, 1
  br i1 %_35.not, label %bb32, label %bb20

bb8:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %4 = getelementptr inbounds i8, ptr %full_decoded, i64 24
  %_64 = load i16, ptr %4, align 8, !noundef !48
  %_6.i = icmp slt i16 %_64, 0
  %..i22 = select i1 %_6.i, i64 -12, i64 5
  %_7.i = sext i16 %_64 to i64
  %_4.i = mul nsw i64 %..i22, %_7.i
  %_2.i23 = lshr i64 %_4.i, 4
  %_0.i = add nuw nsw i64 %_2.i23, 21
  %_65 = icmp uge i64 %buf.1, %ndigits
  %_67 = icmp ule i64 %_0.i, %buf.1
  %or.cond = or i1 %_65, %_67
  br i1 %or.cond, label %bb46, label %bb45

bb53:                                             ; preds = %bb46, %bb20, %bb32, %bb14, %bb9
  %parts.0.sink = phi ptr [ %parts.0, %bb32 ], [ %parts.0, %bb20 ], [ %_81.0, %bb46 ], [ %parts.0, %bb14 ], [ %parts.0, %bb9 ]
  %.sink = phi i64 [ 1, %bb32 ], [ 3, %bb20 ], [ %_81.1, %bb46 ], [ 1, %bb14 ], [ 1, %bb9 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %parts.0.sink, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %.sink, ptr %7, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb32:                                             ; preds = %bb19
  %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0 = select i1 %upper, ptr @alloc_c37b0fec0162c102a8af4e529a7ba22b, ptr @alloc_bb4834bcf17433df7246633d7e9ec4c0
  store i16 2, ptr %parts.0, align 8
  %_54.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr %alloc_c37b0fec0162c102a8af4e529a7ba22b.alloc_bb4834bcf17433df7246633d7e9ec4c0, ptr %_54.sroa.5.0.parts.0.sroa_idx, align 8
  %_54.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_54.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb53

bb20:                                             ; preds = %bb19
  store i16 2, ptr %parts.0, align 8
  %_36.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_36.sroa.5.0.parts.0.sroa_idx, align 8
  %_36.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 2, ptr %_36.sroa.6.0.parts.0.sroa_idx, align 8
  %_43 = add i64 %ndigits, -1
  %8 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %8, align 8
  %_41.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %_43, ptr %_41.sroa.5.0..sroa_idx, align 8
  %_48.sroa.0.0 = select i1 %upper, ptr @alloc_23b514e982326b62c490bda33406c0a0, ptr @alloc_1f06cf0730f7e279ded177f1c30ff6a3
  %9 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2
  store i16 2, ptr %9, align 8
  %_46.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 1
  store ptr %_48.sroa.0.0, ptr %_46.sroa.5.0..sroa_idx, align 8
  %_46.sroa.6.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 2, i32 0, i64 2
  store i64 2, ptr %_46.sroa.6.0..sroa_idx, align 8
  br label %bb53

bb45:                                             ; preds = %bb8
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_d6a4652d79721ef02808efe19f997d0f, i64 noundef 61, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ba862bf5fc2b453d4674e76de400b2ca) #62
  unreachable

bb46:                                             ; preds = %bb8
  %ndigits.maxlen = tail call i64 @llvm.umin.i64(i64 %_0.i, i64 %ndigits)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_74)
  %10 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %ndigits.maxlen, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9cefcaacba6254380a1a91a7822d412c) #61
  %_78.0 = extractvalue { ptr, i64 } %10, 0
  %_78.1 = extractvalue { ptr, i64 } %10, 1
  %11 = icmp ne ptr %_78.0, null
  tail call void @llvm.assume(i1 %11)
  call void @_ZN4core3num7flt2dec8strategy5grisu12format_exact17h7319e583a5324fe4E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_74, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %_78.0, i64 noundef %_78.1, i16 noundef -32768) #61
  %buf.06 = load ptr, ptr %_74, align 8, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_74, i64 8
  %buf.17 = load i64, ptr %12, align 8, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_74, i64 16
  %exp = load i16, ptr %13, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_74)
  %14 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_exp_str17h2b35a365c5261707E(ptr noalias noundef nonnull readonly align 1 %buf.06, i64 noundef %buf.17, i16 noundef %exp, i64 noundef %ndigits, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  %_81.0 = extractvalue { ptr, i64 } %14, 0
  %_81.1 = extractvalue { ptr, i64 } %14, 1
  br label %bb53
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec18to_exact_fixed_str17hc0bfda11527dbb39E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, double noundef %v, i1 noundef zeroext %sign, i64 noundef %frac_digits, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_64 = alloca [24 x i8], align 8
  %_12 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_7 = icmp ugt i64 %parts.1, 3
  br i1 %_7, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_70fb27be1cc3d418779153a69d1fd1de, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_277ad8952ec8833856dc9f4dd99d06aa) #62
  unreachable

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_12)
  call void @_ZN4core3num7flt2dec7decoder6decode17h640b8210f432f1bcE(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_12, double noundef %v) #61
  %0 = load i8, ptr %_12, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_12, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_12)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb1
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb1
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb1 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb1 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb7
    i8 1, label %bb12
    i8 2, label %bb17
    i8 3, label %bb6
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb7:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_16.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_16.sroa.5.0.parts.0.sroa_idx, align 8
  %_16.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_16.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb12:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_24.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_24.sroa.5.0.parts.0.sroa_idx, align 8
  %_24.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_24.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb17:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_32.not = icmp eq i64 %frac_digits, 0
  %_45.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_45.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  br i1 %_32.not, label %bb25, label %bb18

bb6:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %4 = getelementptr inbounds i8, ptr %full_decoded, i64 24
  %_55 = load i16, ptr %4, align 8, !noundef !48
  %_6.i = icmp slt i16 %_55, 0
  %..i33 = select i1 %_6.i, i64 -12, i64 5
  %_7.i = sext i16 %_55 to i64
  %_4.i = mul nsw i64 %..i33, %_7.i
  %_2.i34 = lshr i64 %_4.i, 4
  %_0.i = add nuw nsw i64 %_2.i34, 21
  %_56.not = icmp ugt i64 %_0.i, %buf.1
  br i1 %_56.not, label %bb33, label %bb32

bb56:                                             ; preds = %bb40, %bb47, %bb53, %bb18, %bb25, %bb12, %bb7
  %_95.0.sink = phi ptr [ %_95.0, %bb53 ], [ %parts.0, %bb40 ], [ %parts.0, %bb47 ], [ %parts.0, %bb25 ], [ %parts.0, %bb18 ], [ %parts.0, %bb12 ], [ %parts.0, %bb7 ]
  %_95.1.sink = phi i64 [ %_95.1, %bb53 ], [ 2, %bb40 ], [ 1, %bb47 ], [ 1, %bb25 ], [ 2, %bb18 ], [ 1, %bb12 ], [ 1, %bb7 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %_95.0.sink, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_95.1.sink, ptr %7, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb25:                                             ; preds = %bb17
  store ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %_45.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 1, ptr %_45.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb18:                                             ; preds = %bb17
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_45.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 2, ptr %_45.sroa.6.0.parts.0.sroa_idx, align 8
  %8 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %8, align 8
  %_38.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %frac_digits, ptr %_38.sroa.5.0..sroa_idx, align 8
  br label %bb56

bb33:                                             ; preds = %bb6
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_3a4326b7258a32f31b14bf8e84a074e3, i64 noundef 37, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fc2edf17f3dbe6f2aeed0f392bae5ede) #62
  unreachable

bb32:                                             ; preds = %bb6
  %_60 = icmp ult i64 %frac_digits, 32768
  %_61 = trunc i64 %frac_digits to i16
  %9 = sub nsw i16 0, %_61
  %limit.sroa.0.0 = select i1 %_60, i16 %9, i16 -32768
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_64)
  %10 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %_0.i, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f0ce75b7daaff4e6a2d2eaa77c20ec86) #61
  %_68.0 = extractvalue { ptr, i64 } %10, 0
  %_68.1 = extractvalue { ptr, i64 } %10, 1
  %11 = icmp ne ptr %_68.0, null
  tail call void @llvm.assume(i1 %11)
  call void @_ZN4core3num7flt2dec8strategy5grisu12format_exact17h7319e583a5324fe4E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_64, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %_68.0, i64 noundef %_68.1, i16 noundef %limit.sroa.0.0) #61
  %buf.05 = load ptr, ptr %_64, align 8, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_64, i64 8
  %buf.16 = load i64, ptr %12, align 8, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_64, i64 16
  %exp = load i16, ptr %13, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_64)
  %_71.not = icmp sgt i16 %exp, %limit.sroa.0.0
  br i1 %_71.not, label %bb53, label %bb39

bb53:                                             ; preds = %bb32
  %14 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.05, i64 noundef %buf.16, i16 noundef %exp, i64 noundef %frac_digits, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  %_95.0 = extractvalue { ptr, i64 } %14, 0
  %_95.1 = extractvalue { ptr, i64 } %14, 1
  br label %bb56

bb39:                                             ; preds = %bb32
  %_74.not = icmp eq i64 %frac_digits, 0
  %_87.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_87.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  br i1 %_74.not, label %bb47, label %bb40

bb47:                                             ; preds = %bb39
  store ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %_87.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 1, ptr %_87.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb40:                                             ; preds = %bb39
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_87.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 2, ptr %_87.sroa.6.0.parts.0.sroa_idx, align 8
  %15 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %15, align 8
  %_80.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %frac_digits, ptr %_80.sroa.5.0..sroa_idx, align 8
  br label %bb56
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num7flt2dec18to_exact_fixed_str17he75fe607f266fbc0E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, float noundef %v, i1 noundef zeroext %sign, i64 noundef %frac_digits, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) unnamed_addr #2 {
start:
  %_64 = alloca [24 x i8], align 8
  %_12 = alloca [40 x i8], align 8
  %full_decoded = alloca [32 x i8], align 8
  %_7 = icmp ugt i64 %parts.1, 3
  br i1 %_7, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_70fb27be1cc3d418779153a69d1fd1de, i64 noundef 34, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_277ad8952ec8833856dc9f4dd99d06aa) #62
  unreachable

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_12)
  call void @_ZN4core3num7flt2dec7decoder6decode17h4c2a429b90ce98b2E(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_12, float noundef %v) #61
  %0 = load i8, ptr %_12, align 8, !range !49, !noundef !48
  %negative.not = icmp eq i8 %0, 0
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %full_decoded)
  %1 = getelementptr inbounds i8, ptr %_12, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %full_decoded, ptr noundef nonnull align 8 dereferenceable(32) %1, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_12)
  %_4.sroa.1.0.decoded.sroa_idx.i = getelementptr inbounds i8, ptr %full_decoded, i64 26
  %_4.sroa.1.0.copyload.i = load i8, ptr %_4.sroa.1.0.decoded.sroa_idx.i, align 2
  %2 = icmp eq i8 %_4.sroa.1.0.copyload.i, 2
  br i1 %2, label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit, label %bb2.i

bb2.i:                                            ; preds = %bb1
  br i1 %sign, label %bb3.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i = select i1 %negative.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  %..i = zext nneg i8 %0 to i64
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

bb3.i:                                            ; preds = %bb2.i
  %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i = select i1 %negative.not, ptr @alloc_88439313272f114aafb8d5d45088d925, ptr @alloc_3bb2650aa074fcfb8c10a9c40791bfbc
  br label %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit

_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit: ; preds = %bb3.i, %bb5.i, %bb1
  %_0.sroa.0.0.i = phi ptr [ inttoptr (i64 1 to ptr), %bb1 ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc..i, %bb5.i ], [ %alloc_3bb2650aa074fcfb8c10a9c40791bfbc.alloc_88439313272f114aafb8d5d45088d925.i, %bb3.i ]
  %_0.sroa.6.0.i = phi i64 [ 0, %bb1 ], [ %..i, %bb5.i ], [ 1, %bb3.i ]
  %3 = add nsw i8 %_4.sroa.1.0.copyload.i, -2
  %narrow = tail call i8 @llvm.umin.i8(i8 %3, i8 3)
  switch i8 %narrow, label %default.unreachable [
    i8 0, label %bb7
    i8 1, label %bb12
    i8 2, label %bb17
    i8 3, label %bb6
  ]

default.unreachable:                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  unreachable

bb7:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_16.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6dc902770b3728786f1603e430305586, ptr %_16.sroa.5.0.parts.0.sroa_idx, align 8
  %_16.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_16.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb12:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  store i16 2, ptr %parts.0, align 8
  %_24.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  store ptr @alloc_6c433d3c07b7c6453f8a17b49b46c496, ptr %_24.sroa.5.0.parts.0.sroa_idx, align 8
  %_24.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i64 3, ptr %_24.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb17:                                             ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %_32.not = icmp eq i64 %frac_digits, 0
  %_45.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_45.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  br i1 %_32.not, label %bb25, label %bb18

bb6:                                              ; preds = %_ZN4core3num7flt2dec14determine_sign17h30bb92de7116796fE.exit
  %4 = getelementptr inbounds i8, ptr %full_decoded, i64 24
  %_55 = load i16, ptr %4, align 8, !noundef !48
  %_6.i = icmp slt i16 %_55, 0
  %..i33 = select i1 %_6.i, i64 -12, i64 5
  %_7.i = sext i16 %_55 to i64
  %_4.i = mul nsw i64 %..i33, %_7.i
  %_2.i34 = lshr i64 %_4.i, 4
  %_0.i = add nuw nsw i64 %_2.i34, 21
  %_56.not = icmp ugt i64 %_0.i, %buf.1
  br i1 %_56.not, label %bb33, label %bb32

bb56:                                             ; preds = %bb40, %bb47, %bb53, %bb18, %bb25, %bb12, %bb7
  %_95.0.sink = phi ptr [ %_95.0, %bb53 ], [ %parts.0, %bb40 ], [ %parts.0, %bb47 ], [ %parts.0, %bb25 ], [ %parts.0, %bb18 ], [ %parts.0, %bb12 ], [ %parts.0, %bb7 ]
  %_95.1.sink = phi i64 [ %_95.1, %bb53 ], [ 2, %bb40 ], [ 1, %bb47 ], [ 1, %bb25 ], [ 2, %bb18 ], [ 1, %bb12 ], [ 1, %bb7 ]
  store ptr %_0.sroa.0.0.i, ptr %_0, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_0.sroa.6.0.i, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %_95.0.sink, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_95.1.sink, ptr %7, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %full_decoded)
  ret void

bb25:                                             ; preds = %bb17
  store ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %_45.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 1, ptr %_45.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb18:                                             ; preds = %bb17
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_45.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 2, ptr %_45.sroa.6.0.parts.0.sroa_idx, align 8
  %8 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %8, align 8
  %_38.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %frac_digits, ptr %_38.sroa.5.0..sroa_idx, align 8
  br label %bb56

bb33:                                             ; preds = %bb6
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_3a4326b7258a32f31b14bf8e84a074e3, i64 noundef 37, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fc2edf17f3dbe6f2aeed0f392bae5ede) #62
  unreachable

bb32:                                             ; preds = %bb6
  %_60 = icmp ult i64 %frac_digits, 32768
  %_61 = trunc i64 %frac_digits to i16
  %9 = sub nsw i16 0, %_61
  %limit.sroa.0.0 = select i1 %_60, i16 %9, i16 -32768
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_64)
  %10 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h32f052a6b1f95ffcE"(i64 noundef %_0.i, ptr noalias noundef nonnull align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f0ce75b7daaff4e6a2d2eaa77c20ec86) #61
  %_68.0 = extractvalue { ptr, i64 } %10, 0
  %_68.1 = extractvalue { ptr, i64 } %10, 1
  %11 = icmp ne ptr %_68.0, null
  tail call void @llvm.assume(i1 %11)
  call void @_ZN4core3num7flt2dec8strategy5grisu12format_exact17h7319e583a5324fe4E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_64, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %full_decoded, ptr noalias noundef nonnull align 1 %_68.0, i64 noundef %_68.1, i16 noundef %limit.sroa.0.0) #61
  %buf.05 = load ptr, ptr %_64, align 8, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_64, i64 8
  %buf.16 = load i64, ptr %12, align 8, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_64, i64 16
  %exp = load i16, ptr %13, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_64)
  %_71.not = icmp sgt i16 %exp, %limit.sroa.0.0
  br i1 %_71.not, label %bb53, label %bb39

bb53:                                             ; preds = %bb32
  %14 = tail call { ptr, i64 } @_ZN4core3num7flt2dec17digits_to_dec_str17h4195db3dab11c7f7E(ptr noalias noundef nonnull readonly align 1 %buf.05, i64 noundef %buf.16, i16 noundef %exp, i64 noundef %frac_digits, ptr noalias noundef nonnull align 8 %parts.0, i64 noundef %parts.1) #61
  %_95.0 = extractvalue { ptr, i64 } %14, 0
  %_95.1 = extractvalue { ptr, i64 } %14, 1
  br label %bb56

bb39:                                             ; preds = %bb32
  %_74.not = icmp eq i64 %frac_digits, 0
  %_87.sroa.5.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 8
  %_87.sroa.6.0.parts.0.sroa_idx = getelementptr inbounds i8, ptr %parts.0, i64 16
  store i16 2, ptr %parts.0, align 8
  br i1 %_74.not, label %bb47, label %bb40

bb47:                                             ; preds = %bb39
  store ptr @alloc_dda1ee2b88b89b9cdac753eef7988035, ptr %_87.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 1, ptr %_87.sroa.6.0.parts.0.sroa_idx, align 8
  br label %bb56

bb40:                                             ; preds = %bb39
  store ptr @alloc_56b92abae5c87f18f837a9b2ee1659aa, ptr %_87.sroa.5.0.parts.0.sroa_idx, align 8
  store i64 2, ptr %_87.sroa.6.0.parts.0.sroa_idx, align 8
  %15 = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1
  store i16 0, ptr %15, align 8
  %_80.sroa.5.0..sroa_idx = getelementptr inbounds [0 x %"mem::maybe_uninit::MaybeUninit<num::fmt::Part<'_>>"], ptr %parts.0, i64 0, i64 1, i32 0, i64 1
  store i64 %frac_digits, ptr %_80.sroa.5.0..sroa_idx, align 8
  br label %bb56
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i64 } @_ZN4core3num3fmt4Part5write17h3872ed695cea554fE(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1) unnamed_addr #2 {
start:
  %len = tail call fastcc noundef i64 @_ZN4core3num3fmt4Part3len17hb6b55a9544275e0bE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %self) #61
  %_4.not = icmp ugt i64 %len, %out.1
  br i1 %_4.not, label %bb24, label %bb2

bb2:                                              ; preds = %start
  %0 = load i16, ptr %self, align 8, !range !488, !noundef !48
  switch i16 %0, label %default.unreachable11 [
    i16 0, label %bb5
    i16 1, label %bb12
    i16 2, label %bb4
  ]

bb24:                                             ; preds = %bb17, %bb8, %bb4, %start
  %_0.sroa.0.0 = phi i64 [ 0, %start ], [ 1, %bb4 ], [ 1, %bb8 ], [ 1, %bb17 ]
  %1 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %2 = insertvalue { i64, i64 } %1, i64 %len, 1
  ret { i64, i64 } %2

default.unreachable11:                            ; preds = %bb2
  unreachable

bb5:                                              ; preds = %bb2
  %3 = getelementptr inbounds i8, ptr %self, i64 8
  %nzeroes = load i64, ptr %3, align 8, !noundef !48
  %4 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %nzeroes, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_63fea60f69591f3a3f71caea2273dba8) #61
  %_9.0 = extractvalue { ptr, i64 } %4, 0
  %_9.1 = extractvalue { ptr, i64 } %4, 1
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_9.0, i64 %_9.1
  %5 = icmp ne ptr %_9.0, null
  tail call void @llvm.assume(i1 %5)
  br label %bb8

bb12:                                             ; preds = %bb2
  %6 = getelementptr inbounds i8, ptr %self, i64 2
  %7 = load i16, ptr %6, align 2, !noundef !48
  %8 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %len, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_da3d9da20069dd536c19712c3960cc1a) #61
  %_20.0 = extractvalue { ptr, i64 } %8, 0
  %_20.1 = extractvalue { ptr, i64 } %8, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_20.0, i64 %_20.1
  %9 = icmp ne ptr %_20.0, null
  tail call void @llvm.assume(i1 %9)
  br label %bb17

bb4:                                              ; preds = %bb2
  %10 = getelementptr inbounds i8, ptr %self, i64 8
  %buf.0 = load ptr, ptr %10, align 8, !nonnull !48, !align !63, !noundef !48
  %11 = getelementptr inbounds i8, ptr %self, i64 16
  %buf.1 = load i64, ptr %11, align 8, !noundef !48
  %12 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %buf.1, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_8d1a7972c5fbc9f45ca3b0ea9a0e6434) #61
  %_32.0 = extractvalue { ptr, i64 } %12, 0
  %_32.1 = extractvalue { ptr, i64 } %12, 1
  tail call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %_32.0, i64 noundef %_32.1, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_4b4a0835b1e855c60eb1b85df2523c7f) #61
  br label %bb24

bb8:                                              ; preds = %bb10, %bb5
  %iter.sroa.0.0 = phi ptr [ %_9.0, %bb5 ], [ %_3.i.i.i.i, %bb10 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb24, label %bb10

bb10:                                             ; preds = %bb8
  %_3.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 1
  store i8 48, ptr %iter.sroa.0.0, align 1
  br label %bb8

bb17:                                             ; preds = %bb19, %bb12
  %iter1.sroa.4.0 = phi ptr [ %_0.i.i.i, %bb12 ], [ %_3.i.i.i.i.i.i, %bb19 ]
  %v.sroa.0.0 = phi i16 [ %7, %bb12 ], [ %13, %bb19 ]
  %_0.i.i.i4 = icmp eq ptr %_20.0, %iter1.sroa.4.0
  br i1 %_0.i.i.i4, label %bb24, label %bb19

bb19:                                             ; preds = %bb17
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %iter1.sroa.4.0, i64 -1
  %v.sroa.0.0.frozen = freeze i16 %v.sroa.0.0
  %13 = udiv i16 %v.sroa.0.0.frozen, 10
  %14 = mul i16 %13, 10
  %_28.decomposed = sub i16 %v.sroa.0.0.frozen, %14
  %_27 = trunc i16 %_28.decomposed to i8
  %15 = or disjoint i8 %_27, 48
  store i8 %15, ptr %_3.i.i.i.i.i.i, align 1
  br label %bb17
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define internal fastcc noundef i64 @_ZN4core3num3fmt4Part3len17hb6b55a9544275e0bE(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self) unnamed_addr #17 {
start:
  %0 = load i16, ptr %self, align 8, !range !488, !noundef !48
  switch i16 %0, label %default.unreachable2 [
    i16 0, label %bb3
    i16 1, label %bb4
    i16 2, label %bb2
  ]

default.unreachable2:                             ; preds = %start
  unreachable

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %nzeroes = load i64, ptr %1, align 8, !noundef !48
  br label %bb17

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds i8, ptr %self, i64 2
  %v = load i16, ptr %2, align 2, !noundef !48
  %_5 = icmp ult i16 %v, 1000
  br i1 %_5, label %bb5, label %bb12

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds i8, ptr %self, i64 16
  %buf.1 = load i64, ptr %3, align 8, !noundef !48
  br label %bb17

bb17:                                             ; preds = %bb7, %bb5, %bb12, %bb2, %bb3
  %_0.sroa.0.0 = phi i64 [ %buf.1, %bb2 ], [ %nzeroes, %bb3 ], [ %., %bb12 ], [ %.1, %bb7 ], [ 1, %bb5 ]
  ret i64 %_0.sroa.0.0

bb12:                                             ; preds = %bb4
  %_8 = icmp ult i16 %v, 10000
  %. = select i1 %_8, i64 4, i64 5
  br label %bb17

bb5:                                              ; preds = %bb4
  %_6 = icmp ult i16 %v, 10
  br i1 %_6, label %bb17, label %bb7

bb7:                                              ; preds = %bb5
  %_7 = icmp ult i16 %v, 100
  %.1 = select i1 %_7, i64 2, i64 3
  br label %bb17
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: none)
define dso_local noundef i64 @_ZN4core3num3fmt9Formatted3len17h7d28e97703a5f971E(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #27 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_11.1 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 16
  %_4.0 = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %self, i64 24
  %_4.1 = load i64, ptr %2, align 8, !noundef !48
  %_0.i.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %_4.0, i64 %_4.1
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %iter.sroa.0.0 = phi ptr [ %_4.0, %start ], [ %_3.i.i.i.i, %bb6 ]
  %len.sroa.0.0 = phi i64 [ %_11.1, %start ], [ %3, %bb6 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  ret i64 %len.sroa.0.0

bb6:                                              ; preds = %bb3
  %_3.i.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %iter.sroa.0.0, i64 1
  %_10 = tail call fastcc noundef i64 @_ZN4core3num3fmt4Part3len17hb6b55a9544275e0bE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %iter.sroa.0.0) #61
  %3 = add i64 %_10, %len.sroa.0.0
  br label %bb3
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i64 } @_ZN4core3num3fmt9Formatted5write17hfee5de50b3237783E(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_27.1 = load i64, ptr %0, align 8, !noundef !48
  %_3 = icmp ugt i64 %_27.1, %out.1
  br i1 %_3, label %bb21, label %bb3

bb3:                                              ; preds = %start
  %_27.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %_27.1, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_5eb508005193a34b540928216bfe9f53) #61
  %_7.0 = extractvalue { ptr, i64 } %1, 0
  %_7.1 = extractvalue { ptr, i64 } %1, 1
  tail call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %_7.0, i64 noundef %_7.1, ptr noalias noundef nonnull readonly align 1 %_27.0, i64 noundef %_27.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b0811e9eb54f567c55f1ae5f4c878990) #61
  %2 = getelementptr inbounds i8, ptr %self, i64 16
  %_13.0 = load ptr, ptr %2, align 8, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %self, i64 24
  %_13.1 = load i64, ptr %3, align 8, !noundef !48
  %_0.i.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %_13.0, i64 %_13.1
  br label %bb10

bb10:                                             ; preds = %bb18, %bb3
  %iter.sroa.0.0 = phi ptr [ %_13.0, %bb3 ], [ %_3.i.i.i.i, %bb18 ]
  %written.sroa.0.0 = phi i64 [ %_27.1, %bb3 ], [ %8, %bb18 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb21, label %bb13

bb13:                                             ; preds = %bb10
  %4 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h45e15398bb33cc48E"(i64 noundef %written.sroa.0.0, ptr noalias noundef nonnull align 1 %out.0, i64 noundef %out.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_25f106618c5b4f24a712c0cc2fac4ac5) #61
  %_21.0 = extractvalue { ptr, i64 } %4, 0
  %_21.1 = extractvalue { ptr, i64 } %4, 1
  %5 = tail call { i64, i64 } @_ZN4core3num3fmt4Part5write17h3872ed695cea554fE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %iter.sroa.0.0, ptr noalias noundef nonnull align 1 %_21.0, i64 noundef %_21.1) #61
  %_20.0 = extractvalue { i64, i64 } %5, 0
  %switch.i = icmp eq i64 %_20.0, 0
  br i1 %switch.i, label %bb21, label %bb18

bb21:                                             ; preds = %bb13, %bb10, %start
  %_0.sroa.4.0 = phi i64 [ undef, %start ], [ %written.sroa.0.0, %bb10 ], [ %written.sroa.0.0, %bb13 ]
  %_0.sroa.0.0 = phi i64 [ 0, %start ], [ 0, %bb13 ], [ 1, %bb10 ]
  %6 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %7 = insertvalue { i64, i64 } %6, i64 %_0.sroa.4.0, 1
  ret { i64, i64 } %7

bb18:                                             ; preds = %bb13
  %_20.1 = extractvalue { i64, i64 } %5, 1
  %_3.i.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %iter.sroa.0.0, i64 1
  %8 = add i64 %_20.1, %written.sroa.0.0
  br label %bb10
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN72_$LT$core..num..error..TryFromIntError$u20$as$u20$core..fmt..Display$GT$3fmt17h7dd69a98aa6eab37E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 1 @alloc_9dee83ea5582b9ec5b4a46a1bb11a9af, i64 noundef 47) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..fmt..Display$GT$3fmt17hb01c2abaf358192dE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !1, !alias.scope !489, !noundef !48
  %1 = zext nneg i8 %0 to i64
  %switch.gep = getelementptr inbounds [5 x i64], ptr @"switch.table._ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..fmt..Display$GT$3fmt17hb01c2abaf358192dE", i64 0, i64 %1
  %switch.load = load i64, ptr %switch.gep, align 8
  %2 = zext nneg i8 %0 to i64
  %switch.gep1 = getelementptr inbounds [5 x ptr], ptr @"switch.table._ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..fmt..Display$GT$3fmt17hb01c2abaf358192dE.1", i64 0, i64 %2
  %switch.load2 = load ptr, ptr %switch.gep1, align 8
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %switch.load2, i64 noundef %switch.load) #61
  ret i1 %_0.i
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num9int_log1030panic_for_nonpositive_argument17hb873eb1234201323E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_b69f7e82c913681ee37b85c7e230716c, ptr %_2, align 8, !alias.scope !492, !noalias !495
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !492, !noalias !495
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !492, !noalias !495
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !492, !noalias !495
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !492, !noalias !495
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3add17hecbdfbedfb71a54eE(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_4bc86246c974efa1b2fe3c313f7ad45b, ptr %_2, align 8, !alias.scope !497, !noalias !500
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !497, !noalias !500
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !497, !noalias !500
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !497, !noalias !500
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !497, !noalias !500
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3sub17h0d429e837029ec18E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_8e08b6342816b7833945ba3643875757, ptr %_2, align 8, !alias.scope !502, !noalias !505
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !502, !noalias !505
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !502, !noalias !505
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !502, !noalias !505
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !502, !noalias !505
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3mul17hf585a2f87edafee9E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_52049cc1db438122c924fa30809efc85, ptr %_2, align 8, !alias.scope !507, !noalias !510
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !507, !noalias !510
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !507, !noalias !510
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !507, !noalias !510
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !507, !noalias !510
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3div17h0e386b8f41bc4e97E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_b041811f39d2ecd4cc241c597675070f, ptr %_2, align 8, !alias.scope !512, !noalias !515
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !512, !noalias !515
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !512, !noalias !515
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !512, !noalias !515
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !512, !noalias !515
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3rem17h76ac1f758a8429c6E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_077bb3c1f45593e28b6719c6ddb80431, ptr %_2, align 8, !alias.scope !517, !noalias !520
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !517, !noalias !520
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !517, !noalias !520
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !517, !noalias !520
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !517, !noalias !520
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3neg17h7acc0a4c027b0b1bE(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_aacb10a519688455f52fdf3b3c1930c0, ptr %_2, align 8, !alias.scope !522, !noalias !525
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !522, !noalias !525
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !522, !noalias !525
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !522, !noalias !525
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !522, !noalias !525
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3shr17ha95f13d16f15c536E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_8c023836852a747169de7a6faab27e1a, ptr %_2, align 8, !alias.scope !527, !noalias !530
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !527, !noalias !530
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !527, !noalias !530
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !527, !noalias !530
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !527, !noalias !530
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num14overflow_panic3shl17hf57e020b242a8fc1E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #28 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_493bf43fb5563c84a1740604f632a446, ptr %_2, align 8, !alias.scope !532, !noalias !535
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !532, !noalias !535
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !532, !noalias !535
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !532, !noalias !535
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !532, !noalias !535
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num23from_str_radix_panic_ct17h89605c82c927375cE(i32 noundef %_radix, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #29 {
start:
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  store ptr @alloc_9c0f3f0bc74d16b6efbd51b4562f2e38, ptr %_3, align 8, !alias.scope !537, !noalias !540
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !537, !noalias !540
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !537, !noalias !540
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !537, !noalias !540
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !537, !noalias !540
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize noreturn nounwind optsize
define dso_local void @_ZN4core3num23from_str_radix_panic_rt17h3b7bcc4bb60940e9E(i32 noundef %0, ptr noalias noundef readonly align 8 dereferenceable(24) %1) unnamed_addr #29 {
start:
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  %radix = alloca [4 x i8], align 4
  store i32 %0, ptr %radix, align 4
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  store ptr %radix, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_d81bfac4353fac6d355b96e6e3c01fca, ptr %_3, align 8, !alias.scope !542, !noalias !545
  %2 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %2, align 8, !alias.scope !542, !noalias !545
  %3 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !542, !noalias !545
  %4 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %4, align 8, !alias.scope !542, !noalias !545
  %5 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %5, align 8, !alias.scope !542, !noalias !545
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %1) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i32, ptr %self, align 4, !alias.scope !548, !noundef !48
  %_0.i = zext i32 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %_0.i, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call void @_ZN4core3num23from_str_radix_panic_rt17h3b7bcc4bb60940e9E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i64 } @"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$15copy_from_slice17h1e2130b6fe96d00dE"(ptr noalias noundef nonnull align 1 %this.0, i64 noundef %this.1, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h971ae61e4617e6c1E"(ptr noalias noundef nonnull align 1 %this.0, i64 noundef %this.1, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9d6159ae46ac15724d69f242996f6727) #61
  %0 = insertvalue { ptr, i64 } poison, ptr %this.0, 0
  %1 = insertvalue { ptr, i64 } %0, i64 %this.1, 1
  ret { ptr, i64 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local i32 @"_ZN76_$LT$core..mem..transmutability..Assume$u20$as$u20$core..ops..arith..Add$GT$3add17h8605a8a6d7677a0fE"(i32 %0, i32 %1) unnamed_addr #0 {
start:
  %2 = and i32 %0, 1
  %_4.not.i = icmp eq i32 %2, 0
  %3 = and i32 %1, 1
  %_3.sroa.0.0.off0.i = select i1 %_4.not.i, i32 %3, i32 1
  %4 = and i32 %0, 256
  %_6.not.i = icmp eq i32 %4, 0
  %.lobit6.i = and i32 %1, 256
  %_5.sroa.0.0.off0.i = select i1 %_6.not.i, i32 %.lobit6.i, i32 256
  %5 = and i32 %0, 65536
  %_8.not.i = icmp eq i32 %5, 0
  %.lobit5.i = and i32 %1, 65536
  %_7.sroa.0.0.off0.i = select i1 %_8.not.i, i32 %.lobit5.i, i32 65536
  %6 = and i32 %0, 16777216
  %_10.not.i = icmp eq i32 %6, 0
  %.lobit.i = and i32 %1, 16777216
  %_9.sroa.0.0.off0.i = select i1 %_10.not.i, i32 %.lobit.i, i32 16777216
  %_0.sroa.3.0.insert.insert.i = or disjoint i32 %_9.sroa.0.0.off0.i, %_7.sroa.0.0.off0.i
  %_0.sroa.2.0.insert.insert.i = or disjoint i32 %_0.sroa.3.0.insert.insert.i, %_5.sroa.0.0.off0.i
  %_0.sroa.0.0.insert.insert.i = or disjoint i32 %_0.sroa.2.0.insert.insert.i, %_3.sroa.0.0.off0.i
  ret i32 %_0.sroa.0.0.insert.insert.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local i32 @"_ZN76_$LT$core..mem..transmutability..Assume$u20$as$u20$core..ops..arith..Sub$GT$3sub17hd34b46c6241dc77fE"(i32 %0, i32 %1) unnamed_addr #0 {
start:
  %2 = and i32 %0, 1
  %_4.not.i = icmp eq i32 %2, 0
  %3 = and i32 %1, 1
  %4 = xor i32 %3, 1
  %_3.sroa.0.0.off0.i = select i1 %_4.not.i, i32 0, i32 %4
  %5 = and i32 %0, 256
  %_7.not.i = icmp eq i32 %5, 0
  %.lobit6.i = and i32 %1, 256
  %6 = xor i32 %.lobit6.i, 256
  %_6.sroa.0.0.off0.i = select i1 %_7.not.i, i32 0, i32 %6
  %7 = and i32 %0, 65536
  %_10.not.i = icmp eq i32 %7, 0
  %.lobit5.i = and i32 %1, 65536
  %8 = xor i32 %.lobit5.i, 65536
  %_9.sroa.0.0.off0.i = select i1 %_10.not.i, i32 0, i32 %8
  %9 = and i32 %0, 16777216
  %_13.not.i = icmp eq i32 %9, 0
  %.lobit.i = and i32 %1, 16777216
  %10 = xor i32 %.lobit.i, 16777216
  %_12.sroa.0.0.off0.i = select i1 %_13.not.i, i32 0, i32 %10
  %_0.sroa.3.0.insert.insert.i = or disjoint i32 %_12.sroa.0.0.off0.i, %_9.sroa.0.0.off0.i
  %_0.sroa.2.0.insert.insert.i = or disjoint i32 %_0.sroa.3.0.insert.insert.i, %_6.sroa.0.0.off0.i
  %_0.sroa.0.0.insert.insert.i = or disjoint i32 %_0.sroa.2.0.insert.insert.i, %_3.sroa.0.0.off0.i
  ret i32 %_0.sroa.0.0.insert.insert.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN68_$LT$core..ptr..alignment..Alignment$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c380b62ab627defE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_14 = alloca [4 x i8], align 4
  %_10 = alloca [8 x i8], align 8
  %_7 = alloca [32 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_7)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_10)
  %_11 = load i64, ptr %self, align 8, !range !551, !noundef !48
  store i64 %_11, ptr %_10, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_14)
  %0 = tail call i64 @llvm.cttz.i64(i64 %_11, i1 true), !range !144
  %1 = trunc i64 %0 to i32
  store i32 %1, ptr %_14, align 4
  store ptr %_10, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN73_$LT$core..num..nonzero..NonZero$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he74189a2d8d53c1dE", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  %2 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 1
  store ptr %_14, ptr %2, align 8
  %_12.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4aa9028b5be59deaE", ptr %_12.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_420f18a71a13306f2e1417d123ec3ab0, ptr %_3, align 8, !alias.scope !552, !noalias !555
  %3 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 3, ptr %3, align 8, !alias.scope !552, !noalias !555
  %4 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %4, align 8, !alias.scope !552, !noalias !555
  %5 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %5, align 8, !alias.scope !552, !noalias !555
  %6 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 2, ptr %6, align 8, !alias.scope !552, !noalias !555
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_14)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_10)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.cttz.i64(i64, i1 immarg) #1

; Function Attrs: inlinehint minsize nounwind optsize
define internal noundef zeroext i1 @"_ZN73_$LT$core..num..nonzero..NonZero$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he74189a2d8d53c1dE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %_4 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_4)
  %_5 = load i64, ptr %self, align 8, !range !558, !noundef !48
  store i64 %_5, ptr %_4, align 8
  %_0 = call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4aa9028b5be59deaE"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %0 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i = load i32, ptr %0, align 4, !noundef !48
  %_2.i = and i32 %_3.i, 16
  %_0.i.not = icmp eq i32 %_2.i, 0
  br i1 %_0.i.not, label %bb3, label %bb2

bb3:                                              ; preds = %start
  %_2.i2 = and i32 %_3.i, 32
  %_0.i3.not = icmp eq i32 %_2.i2, 0
  br i1 %_0.i3.not, label %bb6, label %bb5

bb2:                                              ; preds = %start
  %1 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17ha3abba7996f2c0a4E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb6:                                              ; preds = %bb3
  %2 = tail call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb5:                                              ; preds = %bb3
  %3 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17h1be009ff0578dd89E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb8:                                              ; preds = %bb5, %bb6, %bb2
  %_0.sroa.0.0.in = phi i1 [ %1, %bb2 ], [ %3, %bb5 ], [ %2, %bb6 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %fmt) unnamed_addr #8 {
start:
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %fmt) #61
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb3, label %bb2

bb2:                                              ; preds = %start
  %3 = extractvalue { ptr, i64 } %0, 1
  %4 = getelementptr inbounds i8, ptr %self, i64 32
  %_7.0 = load ptr, ptr %4, align 8, !nonnull !48, !align !63, !noundef !48
  %5 = getelementptr inbounds i8, ptr %self, i64 40
  %_7.1 = load ptr, ptr %5, align 8, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_7.1, i64 24
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !nonnull !48
  %8 = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_7.0, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %3) #61
  br label %bb4

bb3:                                              ; preds = %start
  %9 = getelementptr inbounds i8, ptr %self, i64 32
  %_8.0 = load ptr, ptr %9, align 8, !nonnull !48, !align !63, !noundef !48
  %10 = getelementptr inbounds i8, ptr %self, i64 40
  %_8.1 = load ptr, ptr %10, align 8, !nonnull !48, !align !64, !noundef !48
  %11 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %_8.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %_8.1, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %fmt) #61
  br label %bb4

bb4:                                              ; preds = %bb3, %bb2
  %_0.sroa.0.0.in = phi i1 [ %11, %bb3 ], [ %8, %bb2 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none)
define internal fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %self) unnamed_addr #30 {
start:
  ret { ptr, i64 } { ptr null, i64 undef }
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17ha3abba7996f2c0a4E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h9936b7c89e345988E(ptr noalias nonnull readonly align 1 poison, i32 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17h1be009ff0578dd89E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h34c26488c35426b9E(ptr noalias nonnull readonly align 1 poison, i32 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h34c26488c35426b9E(ptr noalias nocapture nonnull readonly align 1 %self, i32 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i32 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i32 %x.sroa.0.1, 4
  %2 = trunc i32 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..UpperHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hf725d2ea98a7c9aeE"(i8 noundef %_0.i27) #61, !range !276
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !559
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i32 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h9936b7c89e345988E(ptr noalias nocapture nonnull readonly align 1 %self, i32 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i32 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i32 %x.sroa.0.1, 4
  %2 = trunc i32 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..LowerHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hbe1d7a8c946dab49E"(i8 noundef %_0.i27) #61, !range !292
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !562
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i32 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %0 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i = load i32, ptr %0, align 4, !noundef !48
  %_2.i = and i32 %_3.i, 16
  %_0.i.not = icmp eq i32 %_2.i, 0
  br i1 %_0.i.not, label %bb3, label %bb2

bb3:                                              ; preds = %start
  %_2.i2 = and i32 %_3.i, 32
  %_0.i3.not = icmp eq i32 %_2.i2, 0
  br i1 %_0.i3.not, label %bb6, label %bb5

bb2:                                              ; preds = %start
  %1 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb6:                                              ; preds = %bb3
  %2 = tail call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb5:                                              ; preds = %bb3
  %3 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb8

bb8:                                              ; preds = %bb5, %bb6, %bb2
  %_0.sroa.0.0.in = phi i1 [ %1, %bb2 ], [ %3, %bb5 ], [ %2, %bb6 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7sub_ptr14runtime_ptr_ge17ha5ff97fdbfda8523E"(ptr noundef readnone %this, ptr noundef readnone %origin) unnamed_addr #0 {
start:
  %_0.i = icmp uge ptr %this, %origin
  ret i1 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(inaccessiblemem: write)
define dso_local noundef i64 @_ZN4core3ptr12align_offset17h6ab0241f77139061E(ptr noundef %p, i64 noundef %a) unnamed_addr #31 {
start:
  %addr = ptrtoint ptr %p to i64
  %a_minus_one = add i64 %a, -1
  %_9 = add i64 %a_minus_one, %addr
  %_10 = sub i64 0, %a
  %aligned_address = and i64 %_9, %_10
  %byte_offset = sub i64 %aligned_address, %addr
  %_12 = icmp ult i64 %byte_offset, %a
  tail call void @llvm.assume(i1 %_12)
  ret i64 %byte_offset
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN57_$LT$core..error..Request$u20$as$u20$core..fmt..Debug$GT$3fmt17h30239c57744109c9E"(ptr nocapture noundef nonnull readnone align 1 %self.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self.1, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !565)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !568)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !570)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !573, !noalias !574, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !573, !noalias !574, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !577, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_16b904f64f1d82ec04a9032c7f3bdf55, i64 noundef 7) #61, !noalias !578
  store ptr %f, ptr %_4, align 8, !alias.scope !565, !noalias !579
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !565, !noalias !579
  %6 = getelementptr inbounds i8, ptr %_4, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !565, !noalias !579
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive17h11aaf8b4df3d8344E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive17h11aaf8b4df3d8344E(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %state.i.i = alloca [1 x i8], align 1
  %slot.i.i = alloca [24 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_3.not = icmp eq i8 %1, 0
  tail call void @llvm.experimental.noalias.scope.decl(metadata !580)
  br i1 %_3.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E.exit"

bb3.i:                                            ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !583)
  %2 = getelementptr inbounds i8, ptr %self, i64 9
  %3 = load i8, ptr %2, align 1, !range !49, !alias.scope !586, !noundef !48
  %_3.not.i.i = icmp eq i8 %3, 0
  %_23.i.i = load ptr, ptr %self, align 8, !alias.scope !586, !nonnull !48, !align !64, !noundef !48
  br i1 %_3.not.i.i, label %bb15.i.i, label %bb1.i.i

bb15.i.i:                                         ; preds = %bb3.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !587)
  %4 = getelementptr inbounds i8, ptr %_23.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %4, align 8, !alias.scope !587, !noalias !590, !nonnull !48, !align !63, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_23.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %5, align 8, !alias.scope !587, !noalias !590, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !592, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_2a41d197430b5718602f5a4b07cec1e9, i64 noundef 7) #61, !noalias !593
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E.exit"

bb1.i.i:                                          ; preds = %bb3.i
  %8 = getelementptr inbounds i8, ptr %_23.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %8, align 4, !alias.scope !594, !noalias !597, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  br i1 %_0.i.i.not.i.i, label %bb13.i.i, label %bb3.i.i

bb13.i.i:                                         ; preds = %bb1.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !600)
  %9 = getelementptr inbounds i8, ptr %_23.i.i, i64 32
  %_3.0.i1.i.i = load ptr, ptr %9, align 8, !alias.scope !600, !noalias !603, !nonnull !48, !align !63, !noundef !48
  %10 = getelementptr inbounds i8, ptr %_23.i.i, i64 40
  %_3.1.i2.i.i = load ptr, ptr %10, align 8, !alias.scope !600, !noalias !603, !nonnull !48, !align !64, !noundef !48
  %11 = getelementptr inbounds i8, ptr %_3.1.i2.i.i, i64 24
  %12 = load ptr, ptr %11, align 8, !invariant.load !48, !noalias !605, !nonnull !48
  %_0.i3.i.i = tail call noundef zeroext i1 %12(ptr noundef nonnull align 1 %_3.0.i1.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_6fd3f1445b2cb93ab0d7e55a0fdfdba7, i64 noundef 6) #61, !noalias !606
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E.exit"

bb3.i.i:                                          ; preds = %bb1.i.i
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %slot.i.i), !noalias !586
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %state.i.i), !noalias !586
  store i8 1, ptr %state.i.i, align 1, !noalias !586
  tail call void @llvm.experimental.noalias.scope.decl(metadata !607)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !610)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !612)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !615)
  %13 = getelementptr inbounds i8, ptr %_23.i.i, i64 32
  %_10.0.i.i.i.i = load ptr, ptr %13, align 8, !alias.scope !617, !noalias !618, !nonnull !48, !align !63, !noundef !48
  %14 = getelementptr inbounds i8, ptr %_23.i.i, i64 40
  %_10.1.i.i.i.i = load ptr, ptr %14, align 8, !alias.scope !617, !noalias !618, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i.i.i.i, ptr %slot.i.i, align 8, !alias.scope !623, !noalias !629
  %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 8
  store ptr %_10.1.i.i.i.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !623, !noalias !629
  %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 16
  store ptr %state.i.i, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !623, !noalias !629
  %_0.i6.i.i = call noundef zeroext i1 @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17hc3e5d5b2d0df035bE"(ptr noundef nonnull align 1 %slot.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_728838405157ade182bcf16dd908fd61, i64 noundef 3) #61, !noalias !632
  br i1 %_0.i6.i.i, label %bb10.i.i, label %bb9.i.i

bb9.i.i:                                          ; preds = %bb3.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !635)
  %_3.0.i7.i.i = load ptr, ptr %13, align 8, !alias.scope !635, !noalias !638, !nonnull !48, !align !63, !noundef !48
  %_3.1.i8.i.i = load ptr, ptr %14, align 8, !alias.scope !635, !noalias !638, !nonnull !48, !align !64, !noundef !48
  %15 = getelementptr inbounds i8, ptr %_3.1.i8.i.i, i64 24
  %16 = load ptr, ptr %15, align 8, !invariant.load !48, !noalias !640, !nonnull !48
  %_0.i9.i.i = call noundef zeroext i1 %16(ptr noundef nonnull align 1 %_3.0.i7.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_fcd552ca5ffc948e1053f652f94fed71, i64 noundef 1) #61, !noalias !641
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !586
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !586
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E.exit"

bb10.i.i:                                         ; preds = %bb3.i.i
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !586
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !586
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E.exit": ; preds = %bb10.i.i, %bb9.i.i, %bb13.i.i, %bb15.i.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ true, %start ], [ true, %bb10.i.i ], [ %_0.i9.i.i, %bb9.i.i ], [ %_0.i3.i.i, %bb13.i.i ], [ %_0.i.i.i, %bb15.i.i ]
  %17 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %17, ptr %0, align 8
  ret i1 %_0.sroa.0.0.off0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17hc3e5d5b2d0df035bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %e.i.i.i = alloca [0 x i8], align 1
  %_38.i.i.i = alloca [16 x i8], align 8
  %slice.i.i.i = alloca [16 x i8], align 8
  %utf8_encoded.i.i = alloca [4 x i8], align 4
  %iter = alloca [72 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %utf8_encoded.i.i), !noalias !642
  store i32 0, ptr %utf8_encoded.i.i, align 4, !noalias !642
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef 10, ptr noalias noundef nonnull align 1 %utf8_encoded.i.i) #61
  %_8.1.i.i = extractvalue { ptr, i64 } %0, 1
  %_2.i.i.i.i = icmp ugt i64 %_8.1.i.i, 255
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i.i.i), !noalias !642
  br i1 %_2.i.i.i.i, label %bb2.i.i.i, label %"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E.exit"

bb2.i.i.i:                                        ; preds = %start
  call void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 @alloc_611ea47e56fe111765d49cc77e8ab451, i64 noundef 32, ptr noundef nonnull align 1 %e.i.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3e0a250c4b269f132e22737f2e5ef216) #62, !noalias !642
  unreachable

"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E.exit": ; preds = %start
  %_3.i.i.i.i = trunc i64 %_8.1.i.i to i8
  call void @llvm.lifetime.end.p0(i64 0, ptr nonnull %e.i.i.i), !noalias !642
  %_13.sroa.0.0.copyload.i.i = load i32, ptr %utf8_encoded.i.i, align 4, !noalias !642
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %utf8_encoded.i.i), !noalias !642
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %iter)
  store i64 0, ptr %iter, align 8
  %_3.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store i64 %s.1, ptr %_3.sroa.5.0.iter.sroa_idx, align 8
  %_3.sroa.6.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  store ptr %s.0, ptr %_3.sroa.6.0.iter.sroa_idx, align 8
  %_3.sroa.7.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 24
  store i64 %s.1, ptr %_3.sroa.7.0.iter.sroa_idx, align 8
  %_3.sroa.8.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 32
  store i64 0, ptr %_3.sroa.8.0.iter.sroa_idx, align 8
  %_3.sroa.9.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 40
  store i64 %s.1, ptr %_3.sroa.9.0.iter.sroa_idx, align 8
  %_3.sroa.10.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 48
  store i32 %_13.sroa.0.0.copyload.i.i, ptr %_3.sroa.10.0.iter.sroa_idx, align 8
  %_3.sroa.11.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 52
  store i32 10, ptr %_3.sroa.11.0.iter.sroa_idx, align 4
  %_3.sroa.12.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 56
  store i8 %_3.i.i.i.i, ptr %_3.sroa.12.0.iter.sroa_idx, align 8
  %_3.sroa.14.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 64
  store i8 0, ptr %_3.sroa.14.0.iter.sroa_idx, align 8
  %_3.sroa.15.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 65
  store i8 0, ptr %_3.sroa.15.0.iter.sroa_idx, align 1
  %1 = getelementptr inbounds i8, ptr %slice.i.i.i, i64 8
  %2 = getelementptr inbounds i8, ptr %_38.i.i.i, i64 8
  %3 = getelementptr inbounds i8, ptr %self, i64 16
  %_19 = load ptr, ptr %3, align 8, !nonnull !48, !align !63
  %_20.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63
  %4 = getelementptr inbounds i8, ptr %self, i64 8
  %_20.1 = load ptr, ptr %4, align 8, !nonnull !48, !align !64
  %5 = getelementptr inbounds i8, ptr %_20.1, i64 24
  br label %bb3

bb3thread-pre-split:                              ; preds = %bb14
  %.pr = load i8, ptr %_3.sroa.15.0.iter.sroa_idx, align 1, !alias.scope !649
  br label %bb3

bb3:                                              ; preds = %bb3thread-pre-split, %"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E.exit"
  %6 = phi i8 [ %.pr, %bb3thread-pre-split ], [ 0, %"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E.exit" ]
  call void @llvm.experimental.noalias.scope.decl(metadata !654)
  call void @llvm.experimental.noalias.scope.decl(metadata !655)
  %_2.not.i.i = icmp eq i8 %6, 0
  br i1 %_2.not.i.i, label %bb2.i.i, label %bb7

bb2.i.i:                                          ; preds = %bb3
  %_0.0.i.i.i = load ptr, ptr %_3.sroa.6.0.iter.sroa_idx, align 8, !alias.scope !649, !nonnull !48, !align !63, !noundef !48
  %_0.1.i.i.i = load i64, ptr %_3.sroa.7.0.iter.sroa_idx, align 8, !alias.scope !649, !noundef !48
  call void @llvm.experimental.noalias.scope.decl(metadata !656)
  %_7.i.i.i = load i64, ptr %_3.sroa.9.0.iter.sroa_idx, align 8, !alias.scope !659, !noalias !660, !noundef !48
  %_6.i.i.i.i.i = icmp ugt i64 %_7.i.i.i, %_0.1.i.i.i
  %_2.i.i.i.i4 = load i8, ptr %_3.sroa.12.0.iter.sroa_idx, align 8, !alias.scope !659, !noalias !660
  %_0.i.i.i.i.i.i = zext i8 %_2.i.i.i.i4 to i64
  %_14.i.i.i = add nsw i64 %_0.i.i.i.i.i.i, -1
  %_6.i.i2.i.i.i = icmp ult i64 %_14.i.i.i, 4
  %_0.i.i.i3.i.i.i = getelementptr inbounds i8, ptr %_3.sroa.10.0.iter.sroa_idx, i64 %_14.i.i.i
  %_7.i.i.i.i.i = icmp ugt i8 %_2.i.i.i.i4, 4
  br i1 %_6.i.i.i.i.i, label %bb1.i2.i.i, label %bb1.preheader.i.i.i

bb1.preheader.i.i.i:                              ; preds = %bb2.i.i
  %.promoted.i.i.i = load i64, ptr %_3.sroa.8.0.iter.sroa_idx, align 8, !alias.scope !659, !noalias !660
  br label %bb1.i.i.i

bb1.i.i.i:                                        ; preds = %bb1.i.i.i.backedge, %bb1.preheader.i.i.i
  %7 = phi i64 [ %.promoted.i.i.i, %bb1.preheader.i.i.i ], [ %11, %bb1.i.i.i.backedge ]
  %_3.i.i.i.i.i = icmp ugt i64 %7, %_7.i.i.i
  br i1 %_3.i.i.i.i.i, label %bb1.i2.i.i, label %bb6.i.i.i

bb6.i.i.i:                                        ; preds = %bb1.i.i.i
  %_0.i.i.i.i.i.i.i = getelementptr inbounds i8, ptr %_0.0.i.i.i, i64 %7
  %new_len.i.i.i.i.i.i = sub nuw i64 %_7.i.i.i, %7
  call void @llvm.assume(i1 %_6.i.i2.i.i.i)
  %last_byte.i.i.i = load i8, ptr %_0.i.i.i3.i.i.i, align 1, !alias.scope !659, !noalias !660, !noundef !48
  %8 = call fastcc { i64, i64 } @_ZN4core5slice6memchr6memchr17h450a5efa0a575ebaE(i8 noundef %last_byte.i.i.i, ptr noalias noundef nonnull readonly align 1 %_0.i.i.i.i.i.i.i, i64 noundef %new_len.i.i.i.i.i.i) #61, !noalias !660
  %9 = extractvalue { i64, i64 } %8, 0
  %switch.i.i.i = icmp eq i64 %9, 1
  br i1 %switch.i.i.i, label %bb12.i.i.i, label %bb27.i.i.i

bb12.i.i.i:                                       ; preds = %bb6.i.i.i
  %10 = extractvalue { i64, i64 } %8, 1
  %_20.i.i.i = add i64 %7, 1
  %11 = add i64 %_20.i.i.i, %10
  store i64 %11, ptr %_3.sroa.8.0.iter.sroa_idx, align 8, !alias.scope !659, !noalias !660
  %_21.not.i.i.i = icmp ult i64 %11, %_0.i.i.i.i.i.i
  %_6.i.i9.i.i.i = icmp ugt i64 %11, %_0.1.i.i.i
  %or.cond.i.i = or i1 %_21.not.i.i.i, %_6.i.i9.i.i.i
  br i1 %or.cond.i.i, label %bb1.i.i.i.backedge, label %bb18.i.i.i

bb1.i.i.i.backedge:                               ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hecf92d1ccc4b5bccE.exit.i.i.i", %bb12.i.i.i
  br label %bb1.i.i.i

bb27.i.i.i:                                       ; preds = %bb6.i.i.i
  store i64 %_7.i.i.i, ptr %_3.sroa.8.0.iter.sroa_idx, align 8, !alias.scope !659, !noalias !660
  br label %bb1.i2.i.i

bb18.i.i.i:                                       ; preds = %bb12.i.i.i
  %found_char.i.i.i = sub i64 %11, %_0.i.i.i.i.i.i
  %_0.i.i.i.i12.i.i.i = getelementptr inbounds i8, ptr %_0.0.i.i.i, i64 %found_char.i.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %slice.i.i.i), !noalias !662
  store ptr %_0.i.i.i.i12.i.i.i, ptr %slice.i.i.i, align 8, !noalias !662
  store i64 %_0.i.i.i.i.i.i, ptr %1, align 8, !noalias !662
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_38.i.i.i), !noalias !662
  br i1 %_7.i.i.i.i.i, label %bb3.i.i.i.i.i, label %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hecf92d1ccc4b5bccE.exit.i.i.i"

bb3.i.i.i.i.i:                                    ; preds = %bb18.i.i.i
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_0.i.i.i.i.i.i, i64 noundef 4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_eeb42c02afbdec7d7534439dfb18708f) #62, !noalias !663
  unreachable

"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hecf92d1ccc4b5bccE.exit.i.i.i": ; preds = %bb18.i.i.i
  store ptr %_3.sroa.10.0.iter.sroa_idx, ptr %_38.i.i.i, align 8, !noalias !662
  store i64 %_0.i.i.i.i.i.i, ptr %2, align 8, !noalias !662
  %_35.i.i.i = call fastcc noundef zeroext i1 @"_ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h89fc8951f91000d9E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %slice.i.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_38.i.i.i) #61, !noalias !660
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_38.i.i.i), !noalias !662
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %slice.i.i.i), !noalias !662
  br i1 %_35.i.i.i, label %bb7.i.i, label %bb1.i.i.i.backedge

bb1.i2.i.i:                                       ; preds = %bb27.i.i.i, %bb1.i.i.i, %bb2.i.i
  store i8 1, ptr %_3.sroa.15.0.iter.sroa_idx, align 1, !alias.scope !668
  %12 = load i8, ptr %_3.sroa.14.0.iter.sroa_idx, align 8, !range !49, !alias.scope !668, !noundef !48
  %_3.not.i.i.i = icmp eq i8 %12, 0
  %_12.pre.i.i.i = load i64, ptr %iter, align 8, !alias.scope !668
  %_6.i.i.i = load i64, ptr %_3.sroa.5.0.iter.sroa_idx, align 8, !alias.scope !668
  %_4.not.i.i.i = icmp eq i64 %_6.i.i.i, %_12.pre.i.i.i
  %or.cond.i.i.i = select i1 %_3.not.i.i.i, i1 %_4.not.i.i.i, i1 false
  %new_len.i.i.i.i.i = sub nuw i64 %_6.i.i.i, %_12.pre.i.i.i
  br i1 %or.cond.i.i.i, label %bb7, label %bb6

bb7.i.i:                                          ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hecf92d1ccc4b5bccE.exit.i.i.i"
  %_11.i.i = load i64, ptr %iter, align 8, !alias.scope !649, !noundef !48
  %new_len.i.i.i.i = sub nuw i64 %11, %_11.i.i
  store i64 %11, ptr %iter, align 8, !alias.scope !649
  br label %bb6

bb7:                                              ; preds = %bb1.i2.i.i, %bb3
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %iter)
  br label %bb22

bb6:                                              ; preds = %bb7.i.i, %bb1.i2.i.i
  %_0.sroa.4.1.i.i = phi i64 [ %new_len.i.i.i.i, %bb7.i.i ], [ %new_len.i.i.i.i.i, %bb1.i2.i.i ]
  %_11.i.i.pn = phi i64 [ %_11.i.i, %bb7.i.i ], [ %_12.pre.i.i.i, %bb1.i2.i.i ]
  %_0.sroa.0.1.i.i = getelementptr inbounds i8, ptr %_0.0.i.i.i, i64 %_11.i.i.pn
  %13 = load i8, ptr %_19, align 1, !range !49, !noundef !48
  %_10.not = icmp eq i8 %13, 0
  br i1 %_10.not, label %bb14, label %bb8

bb22:                                             ; preds = %bb21, %bb7
  %_0.sroa.0.0.off0 = phi i1 [ false, %bb7 ], [ true, %bb21 ]
  ret i1 %_0.sroa.0.0.off0

bb14:                                             ; preds = %bb8, %bb6
  %_15 = call noundef zeroext i1 @"_ZN4core3str21_$LT$impl$u20$str$GT$9ends_with17h3b9ef3491905f70aE"(ptr noalias noundef nonnull readonly align 1 %_0.sroa.0.1.i.i, i64 noundef %_0.sroa.4.1.i.i, i32 noundef 10) #61
  %14 = zext i1 %_15 to i8
  store i8 %14, ptr %_19, align 1
  %15 = load ptr, ptr %5, align 8, !invariant.load !48, !nonnull !48
  %_17 = call noundef zeroext i1 %15(ptr noundef nonnull align 1 %_20.0, ptr noalias noundef nonnull readonly align 1 %_0.sroa.0.1.i.i, i64 noundef %_0.sroa.4.1.i.i) #61
  br i1 %_17, label %bb21, label %bb3thread-pre-split

bb8:                                              ; preds = %bb6
  %16 = load ptr, ptr %5, align 8, !invariant.load !48, !nonnull !48
  %_12 = call noundef zeroext i1 %16(ptr noundef nonnull align 1 %_20.0, ptr noalias noundef nonnull readonly align 1 @alloc_7926774156b504d85a3c261767c6333c, i64 noundef 4) #61
  br i1 %_12, label %bb21, label %bb14

bb21:                                             ; preds = %bb8, %bb14
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %iter)
  br label %bb22
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %self, ptr noalias noundef nonnull align 1 %dst.0) unnamed_addr #8 {
start:
  %_2.i.i = icmp ult i32 %self, 128
  br i1 %_2.i.i, label %bb8.i, label %bb2.i.i

bb2.i.i:                                          ; preds = %start
  %_3.i.i = icmp ult i32 %self, 2048
  br i1 %_3.i.i, label %bb9.i, label %bb4.i.i

bb4.i.i:                                          ; preds = %bb2.i.i
  %_4.i.i = icmp ult i32 %self, 65536
  br i1 %_4.i.i, label %bb10.i, label %bb11.i

bb8.i:                                            ; preds = %start
  %0 = trunc i32 %self to i8
  store i8 %0, ptr %dst.0, align 1, !alias.scope !671
  br label %_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E.exit

bb9.i:                                            ; preds = %bb2.i.i
  %_18.i = lshr i32 %self, 6
  %1 = trunc i32 %_18.i to i8
  %2 = or disjoint i8 %1, -64
  store i8 %2, ptr %dst.0, align 1, !alias.scope !671
  %3 = trunc i32 %self to i8
  %_19.i = and i8 %3, 63
  %4 = getelementptr inbounds [0 x i8], ptr %dst.0, i64 0, i64 1
  %5 = or disjoint i8 %_19.i, -128
  store i8 %5, ptr %4, align 1, !alias.scope !671
  br label %_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E.exit

bb10.i:                                           ; preds = %bb4.i.i
  %_26.i = lshr i32 %self, 12
  %6 = trunc i32 %_26.i to i8
  %7 = or disjoint i8 %6, -32
  store i8 %7, ptr %dst.0, align 1, !alias.scope !671
  %_29.i = lshr i32 %self, 6
  %8 = trunc i32 %_29.i to i8
  %_27.i = and i8 %8, 63
  %9 = getelementptr inbounds [0 x i8], ptr %dst.0, i64 0, i64 1
  %10 = or disjoint i8 %_27.i, -128
  store i8 %10, ptr %9, align 1, !alias.scope !671
  %11 = trunc i32 %self to i8
  %_30.i = and i8 %11, 63
  %12 = getelementptr inbounds [0 x i8], ptr %dst.0, i64 0, i64 2
  %13 = or disjoint i8 %_30.i, -128
  store i8 %13, ptr %12, align 1, !alias.scope !671
  br label %_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E.exit

bb11.i:                                           ; preds = %bb4.i.i
  %_38.i = lshr i32 %self, 18
  %14 = trunc i32 %_38.i to i8
  %_36.i = and i8 %14, 7
  %15 = or disjoint i8 %_36.i, -16
  store i8 %15, ptr %dst.0, align 1, !alias.scope !671
  %_41.i = lshr i32 %self, 12
  %16 = trunc i32 %_41.i to i8
  %_39.i = and i8 %16, 63
  %17 = getelementptr inbounds [0 x i8], ptr %dst.0, i64 0, i64 1
  %18 = or disjoint i8 %_39.i, -128
  store i8 %18, ptr %17, align 1, !alias.scope !671
  %_44.i = lshr i32 %self, 6
  %19 = trunc i32 %_44.i to i8
  %_42.i = and i8 %19, 63
  %20 = getelementptr inbounds [0 x i8], ptr %dst.0, i64 0, i64 2
  %21 = or disjoint i8 %_42.i, -128
  store i8 %21, ptr %20, align 1, !alias.scope !671
  %22 = trunc i32 %self to i8
  %_45.i = and i8 %22, 63
  %23 = getelementptr inbounds [0 x i8], ptr %dst.0, i64 0, i64 3
  %24 = or disjoint i8 %_45.i, -128
  store i8 %24, ptr %23, align 1, !alias.scope !671
  br label %_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E.exit

_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E.exit: ; preds = %bb11.i, %bb10.i, %bb9.i, %bb8.i
  %_0.sroa.0.0.i10.i = phi i64 [ 4, %bb11.i ], [ 3, %bb10.i ], [ 2, %bb9.i ], [ 1, %bb8.i ]
  %25 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %_0.sroa.0.0.i10.i, ptr noalias noundef nonnull align 1 %dst.0, i64 noundef 4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3f8d513e850bd523909efffe41de2319) #61
  ret { ptr, i64 } %25
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %1, ptr noundef nonnull align 1 %2, ptr noalias noundef readonly align 8 dereferenceable(24) %3, ptr noalias noundef readonly align 8 dereferenceable(24) %4) unnamed_addr #4 {
start:
  %_8 = alloca [32 x i8], align 8
  %_4 = alloca [48 x i8], align 8
  %error = alloca [16 x i8], align 8
  %msg = alloca [16 x i8], align 8
  store ptr %0, ptr %msg, align 8
  %5 = getelementptr inbounds i8, ptr %msg, i64 8
  store i64 %1, ptr %5, align 8
  store ptr %2, ptr %error, align 8
  %6 = getelementptr inbounds i8, ptr %error, i64 8
  store ptr %3, ptr %6, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_4)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  store ptr %msg, ptr %_8, align 8
  %_9.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_9.sroa.4.0._8.sroa_idx, align 8
  %7 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1
  store ptr %error, ptr %7, align 8
  %_11.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_8, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h229d43df2843f552E", ptr %_11.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_7fd13544aa69fcb3281c2adb95eede52, ptr %_4, align 8, !alias.scope !674, !noalias !677
  %8 = getelementptr inbounds i8, ptr %_4, i64 8
  store i64 2, ptr %8, align 8, !alias.scope !674, !noalias !677
  %9 = getelementptr inbounds i8, ptr %_4, i64 32
  store ptr null, ptr %9, align 8, !alias.scope !674, !noalias !677
  %10 = getelementptr inbounds i8, ptr %_4, i64 16
  store ptr %_8, ptr %10, align 8, !alias.scope !674, !noalias !677
  %11 = getelementptr inbounds i8, ptr %_4, i64 24
  store i64 2, ptr %11, align 8, !alias.scope !674, !noalias !677
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %4) #62
  unreachable
}

; Function Attrs: inlinehint minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define internal fastcc { i64, i64 } @_ZN4core5slice6memchr6memchr17h450a5efa0a575ebaE(i8 noundef %x, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) unnamed_addr #32 {
start:
  %_3 = icmp ult i64 %text.1, 16
  br i1 %_3, label %bb1, label %bb3

bb3:                                              ; preds = %start
  %0 = tail call { i64, i64 } @_ZN4core5slice6memchr14memchr_aligned17h955acc985bb3225dE(i8 noundef %x, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) #61
  br label %bb4

bb1:                                              ; preds = %start
  %1 = tail call fastcc { i64, i64 } @_ZN4core5slice6memchr12memchr_naive17h56ad4eb107b61e37E(i8 noundef %x, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) #61
  br label %bb4

bb4:                                              ; preds = %bb1, %bb3
  %.pn = phi { i64, i64 } [ %1, %bb1 ], [ %0, %bb3 ]
  ret { i64, i64 } %.pn
}

; Function Attrs: inlinehint minsize mustprogress nofree nounwind optsize willreturn memory(read, inaccessiblemem: none)
define internal fastcc noundef zeroext i1 @"_ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h89fc8951f91000d9E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #33 {
start:
  %_3.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.1 = load i64, ptr %0, align 8, !noundef !48
  %_4.0 = load ptr, ptr %other, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %other, i64 8
  %_4.1 = load i64, ptr %1, align 8, !noundef !48
  %_0.i = tail call noundef zeroext i1 @"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE"(ptr noalias noundef nonnull readonly align 1 %_3.0, i64 noundef %_3.1, ptr noalias noundef nonnull readonly align 1 %_4.0, i64 noundef %_4.1) #61, !alias.scope !680
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3str21_$LT$impl$u20$str$GT$9ends_with17h3b9ef3491905f70aE"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i32 noundef %pat) unnamed_addr #2 {
start:
  %_7.i = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_7.i), !noalias !684
  store i32 0, ptr %_7.i, align 4, !noalias !684
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %pat, ptr noalias noundef nonnull align 1 %_7.i) #61
  %_4.0.i = extractvalue { ptr, i64 } %0, 0
  %_4.1.i = extractvalue { ptr, i64 } %0, 1
  %_0.i.i = call noundef zeroext i1 @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$9ends_with17h9df7a2947abc2373E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 1 %_4.0.i, i64 noundef %_4.1.i) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_7.i), !noalias !684
  ret i1 %_0.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$9ends_with17h9df7a2947abc2373E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %1) unnamed_addr #2 {
start:
  %_8 = alloca [16 x i8], align 8
  %needle = alloca [16 x i8], align 8
  store ptr %0, ptr %needle, align 8
  %2 = getelementptr inbounds i8, ptr %needle, i64 8
  store i64 %1, ptr %2, align 8
  %_5.not = icmp ult i64 %self.1, %1
  br i1 %_5.not, label %bb5, label %bb1

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_8)
  %_11 = sub i64 %self.1, %1
  %3 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef %_11, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fc1313f871493a65a1656643a905118d) #61
  %_9.0 = extractvalue { ptr, i64 } %3, 0
  %_9.1 = extractvalue { ptr, i64 } %3, 1
  store ptr %_9.0, ptr %_8, align 8
  %4 = getelementptr inbounds i8, ptr %_8, i64 8
  store i64 %_9.1, ptr %4, align 8
  %5 = call fastcc noundef zeroext i1 @"_ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h89fc8951f91000d9E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %needle, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_8) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_8)
  br label %bb5

bb5:                                              ; preds = %bb1, %start
  %_0.sroa.0.0.off0 = phi i1 [ %5, %bb1 ], [ false, %start ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE"(ptr noalias nocapture noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef nonnull readonly align 1 %other.0, i64 noundef %other.1) unnamed_addr #34 {
start:
  %_3.not = icmp eq i64 %self.1, %other.1
  br i1 %_3.not, label %bb2, label %bb7

bb2:                                              ; preds = %start
  %0 = tail call i32 @memcmp(ptr nonnull %self.0, ptr nonnull %other.0, i64 %self.1)
  %1 = icmp eq i32 %0, 0
  br label %bb7

bb7:                                              ; preds = %bb2, %start
  %_0.sroa.0.0.off0 = phi i1 [ %1, %bb2 ], [ false, %start ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define dso_local { i64, i64 } @_ZN4core5slice6memchr14memchr_aligned17h955acc985bb3225dE(i8 noundef %x, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) unnamed_addr #11 {
start:
  %addr.i.i = ptrtoint ptr %text.0 to i64
  %_9.i.i = add i64 %addr.i.i, 7
  %aligned_address.i.i = and i64 %_9.i.i, -8
  %byte_offset.i.i = sub i64 %aligned_address.i.i, %addr.i.i
  %_12.i.i = icmp ult i64 %byte_offset.i.i, 8
  tail call void @llvm.assume(i1 %_12.i.i)
  %_6.not = icmp eq i64 %aligned_address.i.i, %addr.i.i
  br i1 %_6.not, label %bb13, label %bb3

bb3:                                              ; preds = %start
  %.text.1 = tail call i64 @llvm.umin.i64(i64 %byte_offset.i.i, i64 %text.1)
  %0 = tail call fastcc { i64, i64 } @_ZN4core5slice6memchr12memchr_naive17h56ad4eb107b61e37E(i8 noundef %x, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %.text.1) #61
  %1 = extractvalue { i64, i64 } %0, 0
  %switch14 = icmp eq i64 %1, 1
  br i1 %switch14, label %bb10, label %bb13

bb13:                                             ; preds = %bb3, %start
  %offset.sroa.0.0 = phi i64 [ 0, %start ], [ %.text.1, %bb3 ]
  %_2.sroa.0.0.zext.i = zext i8 %x to i64
  %_2.sroa.0.0.isplat.i = mul nuw i64 %_2.sroa.0.0.zext.i, 72340172838076673
  %_20 = add i64 %text.1, -16
  %invariant.gep = getelementptr i8, ptr %text.0, i64 8
  br label %bb14

bb10:                                             ; preds = %bb3
  %2 = extractvalue { i64, i64 } %0, 1
  br label %bb31

bb31:                                             ; preds = %bb23, %bb10
  %_0.sroa.4.0 = phi i64 [ %_0.sroa.4.1, %bb23 ], [ %2, %bb10 ]
  %_0.sroa.0.0 = phi i64 [ %7, %bb23 ], [ 1, %bb10 ]
  %3 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %4 = insertvalue { i64, i64 } %3, i64 %_0.sroa.4.0, 1
  ret { i64, i64 } %4

bb14:                                             ; preds = %bb21, %bb13
  %offset.sroa.0.1 = phi i64 [ %offset.sroa.0.0, %bb13 ], [ %9, %bb21 ]
  %_18.not = icmp ugt i64 %offset.sroa.0.1, %_20
  br i1 %_18.not, label %bb23, label %bb15

bb15:                                             ; preds = %bb14
  %_0.i16 = getelementptr inbounds i8, ptr %text.0, i64 %offset.sroa.0.1
  %u = load i64, ptr %_0.i16, align 8, !noundef !48
  %gep = getelementptr i8, ptr %invariant.gep, i64 %offset.sroa.0.1
  %v = load i64, ptr %gep, align 8, !noundef !48
  %_31 = xor i64 %u, %_2.sroa.0.0.isplat.i
  %_0.i.i = add i64 %_31, -72340172838076673
  %_5.i = and i64 %_31, -9187201950435737472
  %_3.i = xor i64 %_5.i, -9187201950435737472
  %_2.i = and i64 %_3.i, %_0.i.i
  %_33 = xor i64 %v, %_2.sroa.0.0.isplat.i
  %_0.i.i18 = add i64 %_33, -72340172838076673
  %_5.i19 = and i64 %_33, -9187201950435737472
  %_3.i20 = xor i64 %_5.i19, -9187201950435737472
  %_2.i21 = and i64 %_3.i20, %_0.i.i18
  %5 = or i64 %_2.i21, %_2.i
  %brmerge.not = icmp eq i64 %5, 0
  br i1 %brmerge.not, label %bb21, label %bb23

bb23:                                             ; preds = %bb15, %bb14
  %_0.i = getelementptr inbounds i8, ptr %text.0, i64 %offset.sroa.0.1
  %_38 = sub i64 %text.1, %offset.sroa.0.1
  %6 = tail call fastcc { i64, i64 } @_ZN4core5slice6memchr12memchr_naive17h56ad4eb107b61e37E(i8 noundef %x, ptr noalias noundef nonnull readonly align 1 %_0.i, i64 noundef %_38) #61
  %7 = extractvalue { i64, i64 } %6, 0
  %switch = icmp eq i64 %7, 1
  %8 = extractvalue { i64, i64 } %6, 1
  %_43 = add i64 %8, %offset.sroa.0.1
  %_0.sroa.4.1 = select i1 %switch, i64 %_43, i64 undef
  br label %bb31

bb21:                                             ; preds = %bb15
  %9 = add i64 %offset.sroa.0.1, 16
  br label %bb14
}

; Function Attrs: inlinehint minsize nofree norecurse nosync nounwind optsize memory(argmem: read)
define internal fastcc { i64, i64 } @_ZN4core5slice6memchr12memchr_naive17h56ad4eb107b61e37E(i8 noundef %x, ptr noalias nocapture noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) unnamed_addr #35 {
start:
  br label %bb1

bb1:                                              ; preds = %bb5, %start
  %i.sroa.0.0 = phi i64 [ 0, %start ], [ %3, %bb5 ]
  %exitcond.not = icmp eq i64 %i.sroa.0.0, %text.1
  br i1 %exitcond.not, label %bb7, label %bb3

bb7:                                              ; preds = %bb3, %bb1
  %i.sroa.0.0.lcssa = phi i64 [ %i.sroa.0.0, %bb3 ], [ %text.1, %bb1 ]
  %_0.sroa.0.0 = phi i64 [ 1, %bb3 ], [ 0, %bb1 ]
  %0 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %1 = insertvalue { i64, i64 } %0, i64 %i.sroa.0.0.lcssa, 1
  ret { i64, i64 } %1

bb3:                                              ; preds = %bb1
  %2 = getelementptr inbounds [0 x i8], ptr %text.0, i64 0, i64 %i.sroa.0.0
  %_8 = load i8, ptr %2, align 1, !noundef !48
  %_7 = icmp eq i8 %_8, %x
  br i1 %_7, label %bb7, label %bb5

bb5:                                              ; preds = %bb3
  %3 = add i64 %i.sroa.0.0, 1
  br label %bb1
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal noundef zeroext i1 @"_ZN70_$LT$core..num..error..TryFromIntError$u20$as$u20$core..fmt..Debug$GT$3fmt17h12d200579ed93558E"(ptr noalias noundef nonnull readonly align 1 %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %_6 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_6)
  store ptr %self, ptr %_6, align 8
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17ha9ca65676da12af1E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_5cb263f26a5d50117adfcc5c7225745e, i64 noundef 15, ptr noundef nonnull align 1 %_6, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.h) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_6)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17ha9ca65676da12af1E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1) unnamed_addr #2 {
start:
  %builder = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !687)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !690)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !692)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !695, !noalias !696, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !695, !noalias !696, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !699, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !700
  %_0.i1.i = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  store ptr %self, ptr %4, align 8, !alias.scope !687, !noalias !701
  %5 = getelementptr inbounds i8, ptr %builder, i64 16
  %6 = zext i1 %_0.i.i to i8
  store i8 %6, ptr %5, align 8, !alias.scope !687, !noalias !701
  store i64 0, ptr %builder, align 8, !alias.scope !687, !noalias !701
  %7 = getelementptr inbounds i8, ptr %builder, i64 17
  %8 = zext i1 %_0.i1.i to i8
  store i8 %8, ptr %7, align 1, !alias.scope !687, !noalias !701
  %_0.i = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef returned align 8 dereferenceable(24) %self, ptr noundef nonnull align 1 %value_fmt.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value_fmt.1) unnamed_addr #2 {
start:
  %writer.i.i = alloca [64 x i8], align 8
  %state.i.i = alloca [1 x i8], align 1
  %slot.i.i = alloca [24 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 16
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_4.not = icmp eq i8 %1, 0
  %.pre = load i64, ptr %self, align 8
  br i1 %_4.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit"

bb3.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i.i = load ptr, ptr %2, align 8, !noalias !702, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %3, align 4, !noalias !702, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  %4 = icmp eq i64 %.pre, 0
  br i1 %_0.i.i.not.i.i, label %bb20.i.i, label %bb2.i.i

bb20.i.i:                                         ; preds = %bb3.i
  %alloc_1ff25e6ad58d770003043bae3c4113bf.alloc_94b00be069aafad82a2c6df764237b82.i.i = select i1 %4, ptr @alloc_1ff25e6ad58d770003043bae3c4113bf, ptr @alloc_94b00be069aafad82a2c6df764237b82
  %..i.i = select i1 %4, i64 1, i64 2
  tail call void @llvm.experimental.noalias.scope.decl(metadata !707)
  %5 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %5, align 8, !alias.scope !707, !noalias !710, !nonnull !48, !align !63, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %6, align 8, !alias.scope !707, !noalias !710, !nonnull !48, !align !64, !noundef !48
  %7 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %8 = load ptr, ptr %7, align 8, !invariant.load !48, !noalias !712, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %8(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 %alloc_1ff25e6ad58d770003043bae3c4113bf.alloc_94b00be069aafad82a2c6df764237b82.i.i, i64 noundef %..i.i) #61, !noalias !713
  br i1 %_0.i.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit", label %bb26.i.i

bb2.i.i:                                          ; preds = %bb3.i
  br i1 %4, label %bb3.i.i, label %bb11.i.i

bb26.i.i:                                         ; preds = %bb20.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !714)
  %9 = getelementptr inbounds i8, ptr %value_fmt.1, i64 24
  %10 = load ptr, ptr %9, align 8, !invariant.load !48, !alias.scope !714, !noalias !717, !nonnull !48
  %_0.i3.i.i = tail call noundef zeroext i1 %10(ptr noundef nonnull align 1 %value_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %_3.i.i.i) #61, !noalias !719
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit"

bb3.i.i:                                          ; preds = %bb2.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !720)
  %11 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i4.i.i = load ptr, ptr %11, align 8, !alias.scope !720, !noalias !723, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i5.i.i = load ptr, ptr %12, align 8, !alias.scope !720, !noalias !723, !nonnull !48, !align !64, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_3.1.i5.i.i, i64 24
  %14 = load ptr, ptr %13, align 8, !invariant.load !48, !noalias !725, !nonnull !48
  %_0.i6.i.i = tail call noundef zeroext i1 %14(ptr noundef nonnull align 1 %_3.0.i4.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_8159f4b9039299ef4f45ddaf1f2d3679, i64 noundef 2) #61, !noalias !726
  br i1 %_0.i6.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit", label %bb3.bb11_crit_edge.i.i

bb3.bb11_crit_edge.i.i:                           ; preds = %bb3.i.i
  %_5.i.i.pre.i.i = load i32, ptr %3, align 4, !alias.scope !727, !noalias !732
  br label %bb11.i.i

bb11.i.i:                                         ; preds = %bb3.bb11_crit_edge.i.i, %bb2.i.i
  %_5.i.i.i.i = phi i32 [ %_5.i.i.pre.i.i, %bb3.bb11_crit_edge.i.i ], [ %_3.i.i.i.i, %bb2.i.i ]
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %slot.i.i), !noalias !702
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %state.i.i), !noalias !702
  store i8 1, ptr %state.i.i, align 1, !noalias !702
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %writer.i.i), !noalias !702
  tail call void @llvm.experimental.noalias.scope.decl(metadata !739)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !740)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !741)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !742)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !743)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !744)
  %15 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_10.0.i.i.i.i = load ptr, ptr %15, align 8, !alias.scope !727, !noalias !732, !nonnull !48, !align !63, !noundef !48
  %16 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_10.1.i.i.i.i = load ptr, ptr %16, align 8, !alias.scope !727, !noalias !732, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i.i.i.i, ptr %slot.i.i, align 8, !alias.scope !745, !noalias !751
  %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 8
  store ptr %_10.1.i.i.i.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !745, !noalias !751
  %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 16
  store ptr %state.i.i, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !745, !noalias !751
  %17 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 48
  %_6.i.i.i.i = load i32, ptr %17, align 8, !range !65, !alias.scope !727, !noalias !732, !noundef !48
  %18 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 56
  %_7.i.i.i.i = load i8, ptr %18, align 8, !range !69, !alias.scope !727, !noalias !732, !noundef !48
  %_8.0.i.i.i.i = load i64, ptr %_3.i.i.i, align 8, !range !62, !alias.scope !727, !noalias !732, !noundef !48
  %19 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 8
  %_8.1.i.i.i.i = load i64, ptr %19, align 8, !alias.scope !727, !noalias !732
  %20 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 16
  %_9.0.i.i.i.i = load i64, ptr %20, align 8, !range !62, !alias.scope !727, !noalias !732, !noundef !48
  %21 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 24
  %_9.1.i.i.i.i = load i64, ptr %21, align 8, !alias.scope !727, !noalias !732
  %22 = getelementptr inbounds i8, ptr %writer.i.i, i64 52
  store i32 %_5.i.i.i.i, ptr %22, align 4, !alias.scope !754, !noalias !755
  %23 = getelementptr inbounds i8, ptr %writer.i.i, i64 48
  store i32 %_6.i.i.i.i, ptr %23, align 8, !alias.scope !754, !noalias !755
  %24 = getelementptr inbounds i8, ptr %writer.i.i, i64 56
  store i8 %_7.i.i.i.i, ptr %24, align 8, !alias.scope !754, !noalias !755
  store i64 %_8.0.i.i.i.i, ptr %writer.i.i, align 8, !alias.scope !754, !noalias !755
  %25 = getelementptr inbounds i8, ptr %writer.i.i, i64 8
  store i64 %_8.1.i.i.i.i, ptr %25, align 8, !alias.scope !754, !noalias !755
  %26 = getelementptr inbounds i8, ptr %writer.i.i, i64 16
  store i64 %_9.0.i.i.i.i, ptr %26, align 8, !alias.scope !754, !noalias !755
  %27 = getelementptr inbounds i8, ptr %writer.i.i, i64 24
  store i64 %_9.1.i.i.i.i, ptr %27, align 8, !alias.scope !754, !noalias !755
  %28 = getelementptr inbounds i8, ptr %writer.i.i, i64 32
  store ptr %slot.i.i, ptr %28, align 8, !alias.scope !754, !noalias !755
  %29 = getelementptr inbounds i8, ptr %writer.i.i, i64 40
  store ptr @vtable.6, ptr %29, align 8, !alias.scope !754, !noalias !755
  call void @llvm.experimental.noalias.scope.decl(metadata !756)
  %30 = getelementptr inbounds i8, ptr %value_fmt.1, i64 24
  %31 = load ptr, ptr %30, align 8, !invariant.load !48, !alias.scope !756, !noalias !759, !nonnull !48
  %_0.i7.i.i = call noundef zeroext i1 %31(ptr noundef nonnull align 1 %value_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %writer.i.i) #61, !noalias !761
  br i1 %_0.i7.i.i, label %bb17.i.i, label %bb16.i.i

bb16.i.i:                                         ; preds = %bb11.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !762)
  %_3.0.i8.i.i = load ptr, ptr %28, align 8, !alias.scope !762, !noalias !765, !nonnull !48, !align !63, !noundef !48
  %_3.1.i9.i.i = load ptr, ptr %29, align 8, !alias.scope !762, !noalias !765, !nonnull !48, !align !64, !noundef !48
  %32 = getelementptr inbounds i8, ptr %_3.1.i9.i.i, i64 24
  %33 = load ptr, ptr %32, align 8, !invariant.load !48, !noalias !767, !nonnull !48
  %_0.i10.i.i = call noundef zeroext i1 %33(ptr noundef nonnull align 1 %_3.0.i8.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_f7ac0c356c6ac6fcd03badb685e09ca2, i64 noundef 2) #61, !noalias !768
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !702
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !702
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !702
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit"

bb17.i.i:                                         ; preds = %bb11.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !702
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !702
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !702
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE.exit": ; preds = %bb17.i.i, %bb16.i.i, %bb3.i.i, %bb26.i.i, %bb20.i.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ true, %start ], [ true, %bb17.i.i ], [ %_0.i10.i.i, %bb16.i.i ], [ %_0.i3.i.i, %bb26.i.i ], [ true, %bb20.i.i ], [ true, %bb3.i.i ]
  %34 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %34, ptr %0, align 8
  %35 = add i64 %.pre, 1
  store i64 %35, ptr %self, align 8
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias nocapture noundef align 8 dereferenceable(24) %self) unnamed_addr #2 {
start:
  %_3 = load i64, ptr %self, align 8, !noundef !48
  %_2.not = icmp eq i64 %_3, 0
  %.phi.trans.insert = getelementptr inbounds i8, ptr %self, i64 16
  %.pre = load i8, ptr %.phi.trans.insert, align 8, !range !49
  br i1 %_2.not, label %start.bb4_crit_edge, label %bb1

start.bb4_crit_edge:                              ; preds = %start
  %0 = icmp ne i8 %.pre, 0
  br label %bb4

bb1:                                              ; preds = %start
  %_5.not = icmp eq i8 %.pre, 0
  tail call void @llvm.experimental.noalias.scope.decl(metadata !769)
  br i1 %_5.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E.exit"

bb3.i:                                            ; preds = %bb1
  tail call void @llvm.experimental.noalias.scope.decl(metadata !772)
  %1 = icmp ne i64 %_3, 1
  %2 = getelementptr inbounds i8, ptr %self, i64 17
  %3 = load i8, ptr %2, align 1, !range !49, !alias.scope !775
  %_4.not.i.i = icmp eq i8 %3, 0
  %or.cond.i.i = select i1 %1, i1 true, i1 %_4.not.i.i
  %.phi.trans.insert.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %_14.pre.i.i = load ptr, ptr %.phi.trans.insert.i.i, align 8, !alias.scope !775
  br i1 %or.cond.i.i, label %bb13.i.i, label %bb2.i.i

bb13.i.i:                                         ; preds = %bb5.i.i, %bb2.i.i, %bb3.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !776)
  %4 = getelementptr inbounds i8, ptr %_14.pre.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %4, align 8, !alias.scope !776, !noalias !779, !nonnull !48, !align !63, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_14.pre.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %5, align 8, !alias.scope !776, !noalias !779, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !781, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_9e3f62b0e6490cc45676dc85f910c2d0, i64 noundef 1) #61, !noalias !782
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E.exit"

bb2.i.i:                                          ; preds = %bb3.i
  %8 = getelementptr inbounds i8, ptr %_14.pre.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %8, align 4, !alias.scope !783, !noalias !786, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  br i1 %_0.i.i.not.i.i, label %bb5.i.i, label %bb13.i.i

bb5.i.i:                                          ; preds = %bb2.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !789)
  %9 = getelementptr inbounds i8, ptr %_14.pre.i.i, i64 32
  %_3.0.i2.i.i = load ptr, ptr %9, align 8, !alias.scope !789, !noalias !792, !nonnull !48, !align !63, !noundef !48
  %10 = getelementptr inbounds i8, ptr %_14.pre.i.i, i64 40
  %_3.1.i3.i.i = load ptr, ptr %10, align 8, !alias.scope !789, !noalias !792, !nonnull !48, !align !64, !noundef !48
  %11 = getelementptr inbounds i8, ptr %_3.1.i3.i.i, i64 24
  %12 = load ptr, ptr %11, align 8, !invariant.load !48, !noalias !794, !nonnull !48
  %_0.i4.i.i = tail call noundef zeroext i1 %12(ptr noundef nonnull align 1 %_3.0.i2.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_41a776d8d06dc2b9b0480e88fa257ffe, i64 noundef 1) #61, !noalias !795
  br i1 %_0.i4.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E.exit", label %bb13.i.i

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E.exit": ; preds = %bb5.i.i, %bb13.i.i, %bb1
  %_0.sroa.0.0.off0.i = phi i1 [ true, %bb1 ], [ %_0.i.i.i, %bb13.i.i ], [ true, %bb5.i.i ]
  %13 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %13, ptr %.phi.trans.insert, align 8
  br label %bb4

bb4:                                              ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E.exit", %start.bb4_crit_edge
  %_0 = phi i1 [ %0, %start.bb4_crit_edge ], [ %_0.sroa.0.0.off0.i, %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E.exit" ]
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$10write_char17hb93fe0e791c6ac6fE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self, i32 noundef %c) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 16
  %_8 = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = load i8, ptr %_8, align 1, !range !49, !noundef !48
  %_3.not = icmp eq i8 %1, 0
  %_11.0.pre = load ptr, ptr %self, align 8
  %.phi.trans.insert = getelementptr inbounds i8, ptr %self, i64 8
  %_11.1.pre = load ptr, ptr %.phi.trans.insert, align 8
  br i1 %_3.not, label %bb8, label %bb1

bb8:                                              ; preds = %bb1, %start
  %2 = icmp eq i32 %c, 10
  %3 = zext i1 %2 to i8
  store i8 %3, ptr %_8, align 1
  %4 = getelementptr inbounds i8, ptr %_11.1.pre, i64 32
  %5 = load ptr, ptr %4, align 8, !invariant.load !48, !nonnull !48
  %6 = tail call noundef zeroext i1 %5(ptr noundef nonnull align 1 %_11.0.pre, i32 noundef %c) #61
  br label %bb9

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds i8, ptr %_11.1.pre, i64 24
  %8 = load ptr, ptr %7, align 8, !invariant.load !48, !nonnull !48
  %_5 = tail call noundef zeroext i1 %8(ptr noundef nonnull align 1 %_11.0.pre, ptr noalias noundef nonnull readonly align 1 @alloc_7926774156b504d85a3c261767c6333c, i64 noundef 4) #61
  br i1 %_5, label %bb9, label %bb8

bb9:                                              ; preds = %bb1, %bb8
  %_0.sroa.0.0.off0 = phi i1 [ %6, %bb8 ], [ true, %bb1 ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hb9a70d232c497d5fE(ptr noalias noundef align 8 dereferenceable(24) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %args) #61, !noalias !796
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb3.i, label %bb2.i

bb2.i:                                            ; preds = %start
  %3 = extractvalue { ptr, i64 } %0, 1
  %4 = tail call noundef zeroext i1 @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17hc3e5d5b2d0df035bE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %self, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %3) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h622cc83655087be0E.exit"

bb3.i:                                            ; preds = %start
  %5 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.6, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h622cc83655087be0E.exit"

"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h622cc83655087be0E.exit": ; preds = %bb3.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %5, %bb3.i ], [ %4, %bb2.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7f015ac45fe7daE"(ptr noalias nocapture readonly align 8 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_ae6dc619079e3c3b08144a35532ecff7, i64 noundef 2) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, ptr } @"_ZN78_$LT$core..error..Source$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7310385060f6321cE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %current.0 = load ptr, ptr %self, align 8, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %current.1 = load ptr, ptr %0, align 8
  %1 = icmp eq ptr %current.0, null
  br i1 %1, label %"_ZN4core6option15Option$LT$T$GT$8and_then17h8abaa300fa501949E.exit", label %bb3.i

bb3.i:                                            ; preds = %start
  %2 = icmp ne ptr %current.1, null
  tail call void @llvm.assume(i1 %2)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !799)
  %3 = getelementptr inbounds i8, ptr %current.1, i64 48
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !alias.scope !799, !nonnull !48
  %5 = tail call { ptr, ptr } %4(ptr noundef nonnull align 1 %current.0) #61, !noalias !799
  %6 = extractvalue { ptr, ptr } %5, 0
  %7 = extractvalue { ptr, ptr } %5, 1
  br label %"_ZN4core6option15Option$LT$T$GT$8and_then17h8abaa300fa501949E.exit"

"_ZN4core6option15Option$LT$T$GT$8and_then17h8abaa300fa501949E.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.i = phi ptr [ %6, %bb3.i ], [ null, %start ]
  %_0.sroa.3.0.i = phi ptr [ %7, %bb3.i ], [ undef, %start ]
  store ptr %_0.sroa.0.0.i, ptr %self, align 8
  store ptr %_0.sroa.3.0.i, ptr %0, align 8
  %8 = insertvalue { ptr, ptr } poison, ptr %current.0, 0
  %9 = insertvalue { ptr, ptr } %8, ptr %current.1, 1
  ret { ptr, ptr } %9
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, i32 noundef %0) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !802)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !805)
  %_3.i.i = load ptr, ptr %_3, align 8, !alias.scope !808, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !809)
  %1 = getelementptr inbounds i8, ptr %_3.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %1, align 8, !alias.scope !809, !noalias !808, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %2, align 8, !alias.scope !809, !noalias !808, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 32
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !812, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i.i.i, i32 noundef %0) #61, !noalias !812
  ret i1 %_0.i.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17ha113602a77913c43E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, i32 noundef %0) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !813)
  %_3.i = load ptr, ptr %_3, align 8, !alias.scope !813, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !816)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !819)
  %_3.i.i.i = load ptr, ptr %_3.i, align 8, !alias.scope !822, !noalias !813, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !823)
  %1 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i.i.i.i = load ptr, ptr %1, align 8, !alias.scope !823, !noalias !826, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i.i.i.i = load ptr, ptr %2, align 8, !alias.scope !823, !noalias !826, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i.i.i.i, i64 32
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !827, !nonnull !48
  %_0.i.i.i.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i.i.i.i, i32 noundef %0) #61, !noalias !827
  ret i1 %_0.i.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local i48 @"_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h3ea0d806417ba206E"(ptr noalias nocapture noundef nonnull readnone align 1 %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %0) unnamed_addr #17 {
start:
  %_4.i.i = load i8, ptr %0, align 1, !alias.scope !828, !noundef !48
  %1 = tail call i48 @_ZN4core6escape12escape_ascii17he4c71f7f914e9cbdE(i8 noundef %_4.i.i) #61, !range !833
  ret i48 %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local i48 @_ZN4core6escape12escape_ascii17he4c71f7f914e9cbdE(i8 noundef %byte) unnamed_addr #0 {
start:
  switch i8 %byte, label %bb1 [
    i8 9, label %bb22
    i8 13, label %bb3
    i8 10, label %bb4
    i8 92, label %bb5
    i8 39, label %bb6
    i8 34, label %bb7
  ]

bb1:                                              ; preds = %start
  %spec.select.i.i = tail call noundef i8 @llvm.umin.i8(i8 %byte, i8 -128)
  %0 = icmp slt i8 %byte, 0
  br i1 %0, label %bb16, label %bb9

bb3:                                              ; preds = %start
  br label %bb22

bb4:                                              ; preds = %start
  br label %bb22

bb5:                                              ; preds = %start
  br label %bb22

bb6:                                              ; preds = %start
  br label %bb22

bb7:                                              ; preds = %start
  br label %bb22

bb22:                                             ; preds = %bb16, %bb12, %bb7, %bb6, %bb5, %bb4, %bb3, %start
  %_0.sroa.11.0 = phi i8 [ 2, %bb7 ], [ 2, %bb6 ], [ 2, %bb5 ], [ 2, %bb4 ], [ 2, %bb3 ], [ 2, %start ], [ 4, %bb16 ], [ 1, %bb12 ]
  %_0.sroa.0.0 = phi i32 [ 8796, %bb7 ], [ 10076, %bb6 ], [ 23644, %bb5 ], [ 28252, %bb4 ], [ 29276, %bb3 ], [ 29788, %start ], [ %_25.sroa.0.0.insert.insert, %bb16 ], [ %_11.sroa.0.0.insert.ext, %bb12 ]
  %_0.sroa.11.0.insert.ext = zext nneg i8 %_0.sroa.11.0 to i48
  %_0.sroa.11.0.insert.shift = shl nuw nsw i48 %_0.sroa.11.0.insert.ext, 40
  %_0.sroa.0.0.insert.ext = zext nneg i32 %_0.sroa.0.0 to i48
  %_0.sroa.0.0.insert.insert = or disjoint i48 %_0.sroa.11.0.insert.shift, %_0.sroa.0.0.insert.ext
  ret i48 %_0.sroa.0.0.insert.insert

bb9:                                              ; preds = %bb1
  %_3.i = icmp ult i8 %byte, 32
  %1 = icmp eq i8 %byte, 127
  %_0.sroa.0.0.off0.i = or i1 %_3.i, %1
  br i1 %_0.sroa.0.0.off0.i, label %bb16, label %bb12

bb12:                                             ; preds = %bb9
  %_11.sroa.0.0.insert.ext = zext nneg i8 %spec.select.i.i to i32
  br label %bb22

bb16:                                             ; preds = %bb9, %bb1
  %_19 = and i8 %byte, 15
  %_18 = zext nneg i8 %_19 to i64
  %_15 = lshr i8 %byte, 4
  %_14 = zext nneg i8 %_15 to i64
  %2 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_14
  %hi = load i8, ptr %2, align 1, !range !834, !noundef !48
  %3 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_18
  %lo = load i8, ptr %3, align 1, !range !834, !noundef !48
  %_25.sroa.6.0.insert.ext = zext nneg i8 %lo to i32
  %_25.sroa.6.0.insert.shift = shl nuw nsw i32 %_25.sroa.6.0.insert.ext, 24
  %_25.sroa.5.0.insert.ext = zext nneg i8 %hi to i32
  %_25.sroa.5.0.insert.shift = shl nuw nsw i32 %_25.sroa.5.0.insert.ext, 16
  %_25.sroa.5.0.insert.insert = or disjoint i32 %_25.sroa.5.0.insert.shift, %_25.sroa.6.0.insert.shift
  %_25.sroa.0.0.insert.insert = or disjoint i32 %_25.sroa.5.0.insert.insert, 30812
  br label %bb22
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN64_$LT$core..ops..range..RangeFull$u20$as$u20$core..fmt..Debug$GT$3fmt17h6abc6b45e236f238E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  store ptr @alloc_5b045408385ad7c4e3ee698a70eafaea, ptr %_3, align 8, !alias.scope !835, !noalias !838
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !835, !noalias !838
  %1 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !835, !noalias !838
  %2 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %2, align 8, !alias.scope !835, !noalias !838
  %3 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 0, ptr %3, align 8, !alias.scope !835, !noalias !838
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN71_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe5d5b1228360146E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_9 = alloca [48 x i8], align 8
  %_4 = tail call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  br i1 %_4, label %bb18, label %bb4

bb4:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  store ptr @alloc_5b045408385ad7c4e3ee698a70eafaea, ptr %_9, align 8, !alias.scope !840, !noalias !843
  %0 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !840, !noalias !843
  %1 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !840, !noalias !843
  %2 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %2, align 8, !alias.scope !840, !noalias !843
  %3 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 0, ptr %3, align 8, !alias.scope !840, !noalias !843
  %_8 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_9)
  br i1 %_8, label %bb18, label %bb10

bb10:                                             ; preds = %bb4
  %_14 = getelementptr inbounds i8, ptr %self, i64 8
  %_13 = tail call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_14, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %start
  %_0.sroa.0.0.off0 = phi i1 [ true, %start ], [ true, %bb4 ], [ %_13, %bb10 ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN105_$LT$dyn$u20$core..any..Any$u2b$core..marker..Sync$u2b$core..marker..Send$u20$as$u20$core..fmt..Debug$GT$3fmt17hc15f039c07e1d16eE"(ptr nocapture noundef nonnull readnone align 1 %self.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self.1, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !845)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !848)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !850)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !853, !noalias !854, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !853, !noalias !854, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !857, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_d26aedab12deb72fc81845f912a02fd7, i64 noundef 3) #61, !noalias !858
  store ptr %f, ptr %_4, align 8, !alias.scope !845, !noalias !859
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !845, !noalias !859
  %6 = getelementptr inbounds i8, ptr %_4, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !845, !noalias !859
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive17h11aaf8b4df3d8344E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { i64, i64 } @_ZN4core3any6TypeId2of17h050cd0e45745b968E() unnamed_addr #0 {
start:
  ret { i64, i64 } { i64 -5076933981314334344, i64 7199936582794304877 }
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { i64, i64 } @_ZN4core3any6TypeId2of17h8a224056dee4caeaE() unnamed_addr #0 {
start:
  ret { i64, i64 } { i64 -6484605925106147466, i64 1586522297241177453 }
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core5array4iter94_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17h29f7519c5dc020b7E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i32 %0) unnamed_addr #16 {
start:
  %1 = getelementptr inbounds i8, ptr %_0, i64 16
  store i32 %0, ptr %1, align 8
  store i64 0, ptr %_0, align 8
  %2 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 4, ptr %2, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @"_ZN4core5array4iter94_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17hba60b7ed8fce6a2fE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noalias nocapture noundef readonly align 1 dereferenceable(16) %self) unnamed_addr #36 {
start:
  tail call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %_0, ptr noundef nonnull align 1 dereferenceable(16) %self, i64 16, i1 false)
  %0 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 0, ptr %0, align 8
  %1 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 16, ptr %1, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { ptr, i64 } @"_ZN4core5array4iter21IntoIter$LT$T$C$_$GT$8as_slice17h13fcc8ccc09f19d0E"(ptr noalias noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.i = load i64, ptr %self, align 8, !alias.scope !860, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i = load i64, ptr %0, align 8, !alias.scope !860, !noundef !48
  %_0.i.i.i = getelementptr inbounds i32, ptr %_4, i64 %_2.i
  %_0.i2.i.i = sub nuw i64 %_3.i, %_2.i
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %_0.i2.i.i, 1
  ret { ptr, i64 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { ptr, i64 } @"_ZN4core5array4iter21IntoIter$LT$T$C$_$GT$12as_mut_slice17h64935d5f08fe5f61E"(ptr noalias noundef align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_6 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.i = load i64, ptr %_6, align 8, !alias.scope !863, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 24
  %_3.i = load i64, ptr %0, align 8, !alias.scope !863, !noundef !48
  %_0.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_2.i
  %_0.i2.i.i = sub nuw i64 %_3.i, %_2.i
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %_0.i2.i.i, 1
  ret { ptr, i64 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { ptr, i64 } @"_ZN4core5array4iter21IntoIter$LT$T$C$_$GT$12as_mut_slice17h8ef2818d31b31137E"(ptr noalias noundef align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.i = load i64, ptr %self, align 8, !alias.scope !866, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i = load i64, ptr %0, align 8, !alias.scope !866, !noundef !48
  %_0.i.i.i = getelementptr inbounds i32, ptr %_4, i64 %_2.i
  %_0.i2.i.i = sub nuw i64 %_3.i, %_2.i
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %_0.i2.i.i, 1
  ret { ptr, i64 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { ptr, i64 } @"_ZN4core5array4iter21IntoIter$LT$T$C$_$GT$12as_mut_slice17ha7cf0053b825e776E"(ptr noalias noundef align 8 dereferenceable(24) %self) unnamed_addr #17 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.i = load i64, ptr %self, align 8, !alias.scope !869, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i = load i64, ptr %0, align 8, !alias.scope !869, !noundef !48
  %_0.i.i.i = getelementptr inbounds i8, ptr %_4, i64 %_2.i
  %_0.i2.i.i = sub nuw i64 %_3.i, %_2.i
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %_0.i2.i.i, 1
  ret { ptr, i64 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local noundef i32 @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h3e6857cdebf23bf9E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #37 {
start:
  %0 = tail call fastcc { i64, i64 } @"_ZN93_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0548043f30c00d8fE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61
  %_2.0 = extractvalue { i64, i64 } %0, 0
  %switch.i = icmp eq i64 %_2.0, 0
  br i1 %switch.i, label %"_ZN4core6option15Option$LT$T$GT$3map17hef633e043e25d56aE.exit", label %bb3.i

bb3.i:                                            ; preds = %start
  %_5 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.1 = extractvalue { i64, i64 } %0, 1
  %_6.i.i.i.i = icmp ult i64 %_2.1, 3
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr %_5, i64 %_2.1
  %_0.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !range !65, !alias.scope !872, !noundef !48
  br label %"_ZN4core6option15Option$LT$T$GT$3map17hef633e043e25d56aE.exit"

"_ZN4core6option15Option$LT$T$GT$3map17hef633e043e25d56aE.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.i = phi i32 [ %_0.i.i.i.i, %bb3.i ], [ 1114112, %start ]
  ret i32 %_0.sroa.0.0.i
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define internal fastcc { i64, i64 } @"_ZN93_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0548043f30c00d8fE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %0) unnamed_addr #38 {
start:
  %1 = getelementptr inbounds i8, ptr %0, i64 8
  %_2.i.i.i = load i64, ptr %1, align 8, !alias.scope !877, !noalias !882, !noundef !48
  %_3.i.i.i = load i64, ptr %0, align 8, !noundef !48
  %_2.not = icmp eq i64 %_2.i.i.i, %_3.i.i.i
  br i1 %_2.not, label %bb5, label %bb2

bb2:                                              ; preds = %start
  %_2.i = add nuw i64 %_3.i.i.i, 1
  store i64 %_2.i, ptr %0, align 8, !alias.scope !885
  br label %bb5

bb5:                                              ; preds = %bb2, %start
  %_0.sroa.0.0 = phi i64 [ 1, %bb2 ], [ 0, %start ]
  %2 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %3 = insertvalue { i64, i64 } %2, i64 %_3.i.i.i, 1
  ret { i64, i64 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local { i1, i8 } @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7fbb1b3459eccdedE"(ptr noalias nocapture noundef align 8 dereferenceable(24) %self) unnamed_addr #37 {
start:
  %0 = tail call fastcc { i64, i64 } @"_ZN93_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0548043f30c00d8fE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61
  %_2.0 = extractvalue { i64, i64 } %0, 0
  %switch.i = icmp ne i64 %_2.0, 0
  br i1 %switch.i, label %bb3.i, label %"_ZN4core6option15Option$LT$T$GT$3map17hfc9b42fcd0b3e3e9E.exit"

bb3.i:                                            ; preds = %start
  %_5 = getelementptr inbounds i8, ptr %self, i64 16
  %_2.1 = extractvalue { i64, i64 } %0, 1
  %_6.i.i.i.i = icmp ult i64 %_2.1, 4
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %_5, i64 %_2.1
  %_0.i.i.i.i = load i8, ptr %_0.i.i.i.i.i, align 1, !alias.scope !888, !noundef !48
  br label %"_ZN4core6option15Option$LT$T$GT$3map17hfc9b42fcd0b3e3e9E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17hfc9b42fcd0b3e3e9E.exit": ; preds = %bb3.i, %start
  %_0.sroa.3.0.i = phi i8 [ %_0.i.i.i.i, %bb3.i ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } poison, i1 %switch.i, 0
  %2 = insertvalue { i1, i8 } %1, i8 %_0.sroa.3.0.i, 1
  ret { i1, i8 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local { i1, i8 } @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd3b8b81c5a495874E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #37 {
start:
  %_3 = getelementptr inbounds i8, ptr %self, i64 16
  %0 = tail call fastcc { i64, i64 } @"_ZN93_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0548043f30c00d8fE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61
  %_2.0 = extractvalue { i64, i64 } %0, 0
  %switch.i = icmp ne i64 %_2.0, 0
  br i1 %switch.i, label %bb3.i, label %"_ZN4core6option15Option$LT$T$GT$3map17hce107ee1c7425811E.exit"

bb3.i:                                            ; preds = %start
  %_2.1 = extractvalue { i64, i64 } %0, 1
  %_6.i.i.i.i = icmp ult i64 %_2.1, 16
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_2.1
  %_0.i.i.i.i = load i8, ptr %_0.i.i.i.i.i, align 1, !alias.scope !893, !noundef !48
  br label %"_ZN4core6option15Option$LT$T$GT$3map17hce107ee1c7425811E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17hce107ee1c7425811E.exit": ; preds = %bb3.i, %start
  %_0.sroa.3.0.i = phi i8 [ %_0.i.i.i.i, %bb3.i ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } poison, i1 %switch.i, 0
  %2 = insertvalue { i1, i8 } %1, i8 %_0.sroa.3.0.i, 1
  ret { i1, i8 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i = load i64, ptr %0, align 8, !alias.scope !898, !noundef !48
  %_3.i.i = load i64, ptr %self, align 8, !alias.scope !898, !noundef !48
  %_0.i.i = sub nuw i64 %_2.i.i, %_3.i.i
  store i64 %_0.i.i, ptr %_0, align 8
  %1 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 1, ptr %1, align 8
  %2 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %_0.i.i, ptr %2, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i64 @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17hb28842f0dc5a07ceE"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self, i64 noundef %n) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !903, !noundef !48
  %_3.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !903, !noundef !48
  %_0.i.i.i.i = sub nuw i64 %_2.i.i.i.i, %_3.i.i.i.i
  %_4.not.i = icmp ult i64 %_0.i.i.i.i, %n
  %1 = add i64 %_3.i.i.i.i, %n
  %spec.select.i = select i1 %_4.not.i, i64 %_2.i.i.i.i, i64 %1
  store i64 %spec.select.i, ptr %self, align 8, !alias.scope !903
  %remaining = sub i64 %1, %spec.select.i
  ret i64 %remaining
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i32 @"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h45528196f94ddcb1E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !906, !noundef !48
  %_3.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !909, !noalias !914, !noundef !48
  %_2.not.i = icmp eq i64 %_2.i.i.i.i, %_3.i.i.i.i
  br i1 %_2.not.i, label %"_ZN4core6option15Option$LT$T$GT$3map17h35c2ff38a3982f84E.exit", label %bb3.i

bb3.i:                                            ; preds = %start
  %value.i.i = add nsw i64 %_2.i.i.i.i, -1
  store i64 %value.i.i, ptr %0, align 8, !alias.scope !917
  %_5 = getelementptr inbounds i8, ptr %self, i64 16
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr %_5, i64 %value.i.i
  %_0.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !range !65, !alias.scope !920, !noundef !48
  br label %"_ZN4core6option15Option$LT$T$GT$3map17h35c2ff38a3982f84E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17h35c2ff38a3982f84E.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.i1 = phi i32 [ %_0.i.i.i.i, %bb3.i ], [ 1114112, %start ]
  ret i32 %_0.sroa.0.0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i64 @"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h6d2af109ea6e6686E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self, i64 noundef %n) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !925, !noundef !48
  %_3.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !925, !noundef !48
  %_0.i.i.i.i = sub nuw i64 %_2.i.i.i.i, %_3.i.i.i.i
  %_4.not.i = icmp ult i64 %_0.i.i.i.i, %n
  %1 = sub nuw i64 %_2.i.i.i.i, %n
  %spec.select.i = select i1 %_4.not.i, i64 %_3.i.i.i.i, i64 %1
  store i64 %spec.select.i, ptr %0, align 8, !alias.scope !925
  %_0.i.neg = sub i64 %n, %_2.i.i.i.i
  %remaining = add i64 %_0.i.neg, %spec.select.i
  ret i64 %remaining
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local void @"_ZN82_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..ops..drop..Drop$GT$4drop17h0907140b83eb3dbcE"(ptr noalias nocapture noundef align 8 dereferenceable(24) %self) unnamed_addr #0 {
start:
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local void @"_ZN82_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..ops..drop..Drop$GT$4drop17hc2f78c4c21eabcfeE"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #0 {
start:
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i = load i64, ptr %0, align 8, !alias.scope !928, !noundef !48
  %_3.i = load i64, ptr %self, align 8, !alias.scope !928, !noundef !48
  %_0.i = sub nuw i64 %_2.i, %_3.i
  ret i64 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5a69dd0c223342c2E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i = load i64, ptr %0, align 8, !alias.scope !931, !noundef !48
  %_3.i.i.i = load i64, ptr %self, align 8, !alias.scope !931, !noundef !48
  %_0.i = icmp eq i64 %_2.i.i.i, %_3.i.i.i
  ret i1 %_0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN79_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hf3a1ca0343a25d5cE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noalias noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #39 {
start:
  %_6 = alloca [56 x i8], align 8
  %new = alloca [32 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %new)
  %0 = getelementptr inbounds i8, ptr %new, i64 16
  %1 = getelementptr inbounds i8, ptr %new, i64 8
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %new, i8 0, i64 16, i1 false)
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_6)
  %_4.i = getelementptr inbounds i8, ptr %self, i64 16
  %_2.i.i = load i64, ptr %self, align 8, !alias.scope !938, !noundef !48
  %2 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i = load i64, ptr %2, align 8, !alias.scope !938, !noundef !48
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %_4.i, i64 %_2.i.i
  %_0.i2.i.i.i = sub nuw i64 %_3.i.i, %_2.i.i
  call void @_ZN4core4iter8adapters3zip3zip17h6b7a5d9b0e1a75aaE(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_6, ptr noalias noundef nonnull readonly align 4 %_0.i.i.i.i, i64 noundef %_0.i2.i.i.i, ptr noalias noundef nonnull align 4 dereferenceable(12) %0) #61
  %_5.sroa.0.0.copyload = load ptr, ptr %_6, align 8, !alias.scope !943
  %_5.sroa.5.0._6.sroa_idx = getelementptr inbounds i8, ptr %_6, i64 16
  %_5.sroa.5.0.copyload = load ptr, ptr %_5.sroa.5.0._6.sroa_idx, align 8, !alias.scope !943
  %_5.sroa.7.0._6.sroa_idx = getelementptr inbounds i8, ptr %_6, i64 32
  %_5.sroa.7.0.copyload = load i64, ptr %_5.sroa.7.0._6.sroa_idx, align 8, !alias.scope !943
  %_5.sroa.8.0._6.sroa_idx = getelementptr inbounds i8, ptr %_6, i64 40
  %_5.sroa.8.0.copyload = load i64, ptr %_5.sroa.8.0._6.sroa_idx, align 8, !alias.scope !943
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_6)
  %3 = icmp ne ptr %_5.sroa.0.0.copyload, null
  %4 = icmp ne ptr %_5.sroa.5.0.copyload, null
  %umax = call i64 @llvm.umax.i64(i64 %_5.sroa.7.0.copyload, i64 %_5.sroa.8.0.copyload)
  br label %bb6

bb6:                                              ; preds = %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha6d8d7f263337dd1E.exit", %start
  %iter.sroa.56.0 = phi i64 [ %_5.sroa.7.0.copyload, %start ], [ %5, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha6d8d7f263337dd1E.exit" ]
  %exitcond.not = icmp eq i64 %iter.sroa.56.0, %umax
  br i1 %exitcond.not, label %bb10, label %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha6d8d7f263337dd1E.exit"

"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha6d8d7f263337dd1E.exit": ; preds = %bb6
  call void @llvm.assume(i1 %3)
  call void @llvm.assume(i1 %4)
  %_0.i.i.i.i3 = getelementptr inbounds i32, ptr %_5.sroa.0.0.copyload, i64 %iter.sroa.56.0
  %_0.i.i2.i.i = getelementptr inbounds i32, ptr %_5.sroa.5.0.copyload, i64 %iter.sroa.56.0
  %5 = add i64 %iter.sroa.56.0, 1
  %_0.i = load i32, ptr %_0.i.i.i.i3, align 4, !range !65, !alias.scope !947, !noundef !48
  store i32 %_0.i, ptr %_0.i.i2.i.i, align 4, !alias.scope !950
  %_0.i4 = load i64, ptr %1, align 8, !alias.scope !953, !noundef !48
  %_18 = add i64 %_0.i4, 1
  store i64 0, ptr %new, align 8
  store i64 %_18, ptr %1, align 8
  br label %bb6

bb10:                                             ; preds = %bb6
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %_0, ptr noundef nonnull align 8 dereferenceable(32) %new, i64 32, i1 false)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %new)
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write)
define dso_local void @_ZN4core4iter8adapters3zip3zip17h6b7a5d9b0e1a75aaE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noalias noundef nonnull readonly align 4 %a.0, i64 noundef %a.1, ptr noalias noundef align 4 dereferenceable(12) %b) unnamed_addr #23 {
start:
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %a.0, i64 %a.1
  %_0.i.i.i.i1 = getelementptr inbounds i32, ptr %b, i64 3
  tail call void @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h8df6a06faad2c730E"(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noundef nonnull %a.0, ptr noundef nonnull %_0.i.i.i.i, ptr noundef nonnull %b, ptr noundef nonnull %_0.i.i.i.i1) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef nonnull align 1 dereferenceable(1) ptr @_ZN4core5array8from_ref17hbcfe2b3efe7c3457E(ptr noalias noundef readonly returned align 1 dereferenceable(1) %s) unnamed_addr #0 {
start:
  ret ptr %s
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5array98_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17h0b75daac97f4cdbeE"(ptr noalias noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i64, ptr %self, i64 4
  %0 = insertvalue { ptr, ptr } poison, ptr %self, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5array98_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17h34d34986d203a708E"(ptr noalias noundef nonnull readonly align 1 %self) unnamed_addr #0 {
start:
  %0 = insertvalue { ptr, ptr } poison, ptr %self, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %self, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5array106_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17h0f6ee463fc797200E"(ptr noalias noundef align 1 dereferenceable(4) %self) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %self, i64 4
  %0 = insertvalue { ptr, ptr } poison, ptr %self, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5array106_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17h5a20cb78eba99c41E"(ptr noalias noundef align 1 dereferenceable(16) %self) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %self, i64 16
  %0 = insertvalue { ptr, ptr } poison, ptr %self, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5array106_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9into_iter17h71d9b0854d3dad30E"(ptr noalias noundef align 4 dereferenceable(12) %self) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i32, ptr %self, i64 3
  %0 = insertvalue { ptr, ptr } poison, ptr %self, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN73_$LT$core..ascii..ascii_char..AsciiChar$u20$as$u20$core..fmt..Display$GT$3fmt17haeb61734b6c61cb0E"(ptr noalias noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %self, i64 noundef 1) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN71_$LT$core..ascii..ascii_char..AsciiChar$u20$as$u20$core..fmt..Debug$GT$3fmt17h4306aa5e09a21daeE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %buf = alloca [4 x i8], align 4
  %_6 = load i8, ptr %self, align 1, !range !834, !noundef !48
  switch i8 %_6, label %bb1 [
    i8 0, label %bb17
    i8 9, label %bb3
    i8 10, label %bb5
    i8 13, label %bb4
    i8 39, label %bb7
    i8 92, label %bb6
  ]

bb1:                                              ; preds = %start
  %_3.i = icmp ult i8 %_6, 32
  %0 = icmp eq i8 %_6, 127
  %_0.sroa.0.0.off0.i = or i1 %_3.i, %0
  br i1 %_0.sroa.0.0.off0.i, label %bb15, label %bb11

bb3:                                              ; preds = %start
  br label %bb17

bb5:                                              ; preds = %start
  br label %bb17

bb4:                                              ; preds = %start
  br label %bb17

bb7:                                              ; preds = %start
  br label %bb17

bb6:                                              ; preds = %start
  br label %bb17

bb17:                                             ; preds = %bb15, %bb11, %bb6, %bb7, %bb4, %bb5, %bb3, %start
  %_5.sroa.11.0 = phi i64 [ 4, %bb15 ], [ 1, %bb11 ], [ 2, %bb6 ], [ 2, %bb7 ], [ 2, %bb4 ], [ 2, %bb5 ], [ 2, %bb3 ], [ 2, %start ]
  %_5.sroa.0.0 = phi i32 [ %_21.sroa.0.0.insert.insert, %bb15 ], [ %_11.sroa.0.0.insert.ext, %bb11 ], [ 23644, %bb6 ], [ 10076, %bb7 ], [ 29276, %bb4 ], [ 28252, %bb5 ], [ 29788, %bb3 ], [ 12380, %start ]
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %buf)
  store i32 %_5.sroa.0.0, ptr %buf, align 4
  %1 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %1, align 8, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %2, align 8, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !48, !nonnull !48
  %_0.i33 = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 39) #61, !noalias !956
  br i1 %_0.i33, label %bb37, label %bb21

bb11:                                             ; preds = %bb1
  %_11.sroa.0.0.insert.ext = zext nneg i8 %_6 to i32
  br label %bb17

bb15:                                             ; preds = %bb1
  %_15 = lshr i8 %_6, 4
  %_0.i32 = zext nneg i8 %_15 to i64
  %5 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_0.i32
  %hi = load i8, ptr %5, align 1, !range !834, !noundef !48
  %_19 = and i8 %_6, 15
  %_0.i = zext nneg i8 %_19 to i64
  %6 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_0.i
  %lo = load i8, ptr %6, align 1, !range !834, !noundef !48
  %_21.sroa.6.0.insert.ext = zext nneg i8 %lo to i32
  %_21.sroa.6.0.insert.shift = shl nuw nsw i32 %_21.sroa.6.0.insert.ext, 24
  %_21.sroa.5.0.insert.ext = zext nneg i8 %hi to i32
  %_21.sroa.5.0.insert.shift = shl nuw nsw i32 %_21.sroa.5.0.insert.ext, 16
  %_21.sroa.5.0.insert.insert = or disjoint i32 %_21.sroa.5.0.insert.shift, %_21.sroa.6.0.insert.shift
  %_21.sroa.0.0.insert.insert = or disjoint i32 %_21.sroa.5.0.insert.insert, 30812
  br label %bb17

bb21:                                             ; preds = %bb17
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %buf, i64 %_5.sroa.11.0
  %7 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  br label %bb26

bb26:                                             ; preds = %bb28, %bb21
  %iter.sroa.0.0 = phi ptr [ %buf, %bb21 ], [ %_3.i.i.i.i, %bb28 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb29, label %bb28

bb29:                                             ; preds = %bb26
  %_0.i36 = call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 39) #61, !noalias !959
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %buf)
  br label %bb38

bb28:                                             ; preds = %bb26
  %_3.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 1
  %8 = load ptr, ptr %7, align 8, !invariant.load !48, !noalias !962, !nonnull !48
  %_0.i39 = call noundef zeroext i1 %8(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %iter.sroa.0.0, i64 noundef 1) #61, !noalias !966
  br i1 %_0.i39, label %bb37, label %bb26

bb38:                                             ; preds = %bb37, %bb29
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb37 ], [ %_0.i36, %bb29 ]
  ret i1 %_0.sroa.0.0.off0

bb37:                                             ; preds = %bb28, %bb17
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %buf)
  br label %bb38
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local i48 @_ZN4core5ascii14escape_default17h4c89b6ddb9c8b2d7E(i8 noundef %c) unnamed_addr #0 {
start:
  %0 = tail call i48 @_ZN4core6escape12escape_ascii17he4c71f7f914e9cbdE(i8 noundef %c) #61, !range !833
  ret i48 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..ascii..EscapeDefault$u20$as$u20$core..fmt..Display$GT$3fmt17h1119d3a216e3df5eE"(ptr noalias noundef readonly align 1 dereferenceable(6) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 4
  %_6.i.i = load i8, ptr %0, align 1, !alias.scope !967, !noundef !48
  %_0.i1.i.i = zext i8 %_6.i.i to i64
  %1 = getelementptr inbounds i8, ptr %self, i64 5
  %_8.i.i = load i8, ptr %1, align 1, !alias.scope !967, !noundef !48
  %_0.i.i.i = zext i8 %_8.i.i to i64
  %new_len.i.i.i.i = sub nuw nsw i64 %_0.i.i.i, %_0.i1.i.i
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_0.i1.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !972)
  %2 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %2, align 8, !alias.scope !972, !noalias !975, !nonnull !48, !align !63, !noundef !48
  %3 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %3, align 8, !alias.scope !972, !noalias !975, !nonnull !48, !align !64, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %5 = load ptr, ptr %4, align 8, !invariant.load !48, !noalias !977, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %5(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_0.i.i.i.i.i, i64 noundef %new_len.i.i.i.i) #61, !noalias !972
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN63_$LT$core..ascii..EscapeDefault$u20$as$u20$core..fmt..Debug$GT$3fmt17hb9d31b25dd29a8c4E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(6) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !978)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !981)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !983)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !986, !noalias !987, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !986, !noalias !987, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !990, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_31bd250988912c267f9d9d12e18529e3, i64 noundef 13) #61, !noalias !991
  store ptr %f, ptr %_4, align 8, !alias.scope !978, !noalias !992
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !978, !noalias !992
  %6 = getelementptr inbounds i8, ptr %_4, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !978, !noalias !992
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive17h11aaf8b4df3d8344E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN60_$LT$core..cell..BorrowError$u20$as$u20$core..fmt..Debug$GT$3fmt17h12c66fa71535c401E"(ptr noalias nocapture nonnull readonly align 1 %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !993)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !996)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !998)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !1001, !noalias !1002, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !1001, !noalias !1002, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !1005, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_a0268f573fc142a35b4a9d59c73ea959, i64 noundef 11) #61, !noalias !1006
  store ptr %f, ptr %builder, align 8, !alias.scope !993, !noalias !1007
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !993, !noalias !1007
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !993, !noalias !1007
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 9
  %1 = load i8, ptr %0, align 1, !range !49, !noundef !48
  %_2.not = icmp eq i8 %1, 0
  %.phi.trans.insert = getelementptr inbounds i8, ptr %self, i64 8
  %.pre = load i8, ptr %.phi.trans.insert, align 8, !range !49
  br i1 %_2.not, label %start.bb3_crit_edge, label %bb1

start.bb3_crit_edge:                              ; preds = %start
  %2 = icmp ne i8 %.pre, 0
  br label %bb3

bb3:                                              ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE.exit", %start.bb3_crit_edge
  %_0 = phi i1 [ %2, %start.bb3_crit_edge ], [ %_0.sroa.0.0.off0.i, %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE.exit" ]
  ret i1 %_0

bb1:                                              ; preds = %start
  %_4.not = icmp eq i8 %.pre, 0
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1008)
  br i1 %_4.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE.exit"

bb3.i:                                            ; preds = %bb1
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1011)
  %_3.i.i.i = load ptr, ptr %self, align 8, !alias.scope !1014, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %3, align 4, !alias.scope !1015, !noalias !1018, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  %4 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %5 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  br i1 %_0.i.i.not.i.i, label %bb3.i.i, label %bb2.i.i

bb3.i.i:                                          ; preds = %bb3.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1021)
  %_3.0.i.i.i = load ptr, ptr %4, align 8, !alias.scope !1021, !noalias !1024, !nonnull !48, !align !63, !noundef !48
  %_3.1.i.i.i = load ptr, ptr %5, align 8, !alias.scope !1021, !noalias !1024, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !1026, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_047fb90e55f5a12b86403e3ea891a5bd, i64 noundef 2) #61, !noalias !1027
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE.exit"

bb2.i.i:                                          ; preds = %bb3.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1028)
  %_3.0.i1.i.i = load ptr, ptr %4, align 8, !alias.scope !1028, !noalias !1031, !nonnull !48, !align !63, !noundef !48
  %_3.1.i2.i.i = load ptr, ptr %5, align 8, !alias.scope !1028, !noalias !1031, !nonnull !48, !align !64, !noundef !48
  %8 = getelementptr inbounds i8, ptr %_3.1.i2.i.i, i64 24
  %9 = load ptr, ptr %8, align 8, !invariant.load !48, !noalias !1033, !nonnull !48
  %_0.i3.i.i = tail call noundef zeroext i1 %9(ptr noundef nonnull align 1 %_3.0.i1.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_fcd552ca5ffc948e1053f652f94fed71, i64 noundef 1) #61, !noalias !1034
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE.exit": ; preds = %bb2.i.i, %bb3.i.i, %bb1
  %_0.sroa.0.0.off0.i = phi i1 [ true, %bb1 ], [ %_0.i3.i.i, %bb2.i.i ], [ %_0.i.i.i, %bb3.i.i ]
  %10 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %10, ptr %.phi.trans.insert, align 8
  br label %bb3
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN62_$LT$core..cell..BorrowError$u20$as$u20$core..fmt..Display$GT$3fmt17h57ad70253199cc82E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_c0920de098eef8429cbedbdf07f52a21, i64 noundef 24) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN63_$LT$core..cell..BorrowMutError$u20$as$u20$core..fmt..Debug$GT$3fmt17h71ef0c4b63325415E"(ptr noalias nocapture nonnull readonly align 1 %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1035)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1038)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1040)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !1043, !noalias !1044, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !1043, !noalias !1044, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !1047, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_82b20ed3e82704631525108ade6fdcc0, i64 noundef 14) #61, !noalias !1048
  store ptr %f, ptr %builder, align 8, !alias.scope !1035, !noalias !1049
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !1035, !noalias !1049
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !1035, !noalias !1049
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..cell..BorrowMutError$u20$as$u20$core..fmt..Display$GT$3fmt17hbd42f06474e04ca2E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_2f00c1cd56099612434176773c401d19, i64 noundef 16) #61
  ret i1 %_0.i
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core4cell22panic_already_borrowed17h16f47028e44124a2E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_1 = alloca [0 x i8], align 1
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  store ptr %_1, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN63_$LT$core..cell..BorrowMutError$u20$as$u20$core..fmt..Debug$GT$3fmt17h71ef0c4b63325415E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_70895e547f73f0034385b943d0cae1b5, ptr %_3, align 8, !alias.scope !1050, !noalias !1053
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !1050, !noalias !1053
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !1050, !noalias !1053
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %3, align 8, !alias.scope !1050, !noalias !1053
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %4, align 8, !alias.scope !1050, !noalias !1053
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core4cell30panic_already_mutably_borrowed17h16a778f69dc57b83E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_1 = alloca [0 x i8], align 1
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  store ptr %_1, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN60_$LT$core..cell..BorrowError$u20$as$u20$core..fmt..Debug$GT$3fmt17h12c66fa71535c401E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_2758da23e108e10e7b3cec157c6702c8, ptr %_3, align 8, !alias.scope !1056, !noalias !1059
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !1056, !noalias !1059
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !1056, !noalias !1059
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %3, align 8, !alias.scope !1056, !noalias !1059
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %4, align 8, !alias.scope !1056, !noalias !1059
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN74_$LT$core..char..convert..ParseCharError$u20$as$u20$core..fmt..Display$GT$3fmt17hf18a44d45c26937aE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !49, !alias.scope !1062, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  %..i = select i1 %trunc.not.i, i64 35, i64 29
  %alloc_fa2c1ef78bf2a35b5e3b6c1888f98496.alloc_fc8ef69163df68eb9281f7c45931efc1.i = select i1 %trunc.not.i, ptr @alloc_fa2c1ef78bf2a35b5e3b6c1888f98496, ptr @alloc_fc8ef69163df68eb9281f7c45931efc1
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %alloc_fa2c1ef78bf2a35b5e3b6c1888f98496.alloc_fc8ef69163df68eb9281f7c45931efc1.i, i64 noundef %..i) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN76_$LT$core..char..convert..CharTryFromError$u20$as$u20$core..fmt..Display$GT$3fmt17hda566f67d91b6282E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_ac142714f3f44a54ac81ef239fe0d942, i64 noundef 41) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN75_$LT$core..char..decode..DecodeUtf16Error$u20$as$u20$core..fmt..Display$GT$3fmt17h915a3bffe5fec472E"(ptr noalias noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  store ptr %self, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i16$GT$3fmt17h0894c961a00c4cd4E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_12b66b2648bb1ea953a5119b2b7cae16, ptr %_3, align 8, !alias.scope !1065, !noalias !1068
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !1065, !noalias !1068
  %1 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !1065, !noalias !1068
  %2 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %2, align 8, !alias.scope !1065, !noalias !1068
  %3 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %3, align 8, !alias.scope !1065, !noalias !1068
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i16$GT$3fmt17h0894c961a00c4cd4E"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hfad80c5a20b71e62E(ptr noalias nonnull readonly align 1 poison, i16 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hfad80c5a20b71e62E(ptr noalias nocapture nonnull readonly align 1 %self, i16 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i16 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i16 %x.sroa.0.1, 4
  %2 = trunc i16 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..LowerHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hbe1d7a8c946dab49E"(i8 noundef %_0.i27) #61, !range !292
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !1071
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i16 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..fmt..Display$GT$3fmt17h9afe1b25dc9786e8E"(ptr noalias noundef readonly align 1 dereferenceable(12) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 10
  %_6.i.i = load i8, ptr %0, align 1, !alias.scope !1074, !noundef !48
  %_0.i1.i.i = zext i8 %_6.i.i to i64
  %1 = getelementptr inbounds i8, ptr %self, i64 11
  %_8.i.i = load i8, ptr %1, align 1, !alias.scope !1074, !noundef !48
  %_0.i.i.i = zext i8 %_8.i.i to i64
  %new_len.i.i.i.i = sub nuw nsw i64 %_0.i.i.i, %_0.i1.i.i
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_0.i1.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1079)
  %2 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %2, align 8, !alias.scope !1079, !noalias !1082, !nonnull !48, !align !63, !noundef !48
  %3 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %3, align 8, !alias.scope !1079, !noalias !1082, !nonnull !48, !align !64, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %5 = load ptr, ptr %4, align 8, !invariant.load !48, !noalias !1084, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %5(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_0.i.i.i.i.i, i64 noundef %new_len.i.i.i.i) #61, !noalias !1079
  ret i1 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @"_ZN93_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9767169f4f60ebd5E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(12) %self) unnamed_addr #17 {
start:
  %0 = load i8, ptr %self, align 4, !range !1085, !noundef !48
  %1 = icmp eq i8 %0, -128
  %2 = getelementptr inbounds i8, ptr %self, i64 10
  %3 = getelementptr inbounds i8, ptr %self, i64 11
  %_3.i = load i8, ptr %3, align 1
  %_4.i = load i8, ptr %2, align 2
  %_2.i = sub i8 %_3.i, %_4.i
  %narrow = select i1 %1, i8 1, i8 %_2.i
  %_0.sroa.0.0 = zext i8 %narrow to i64
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt17h724c50ff8ab55d6eE"(ptr noalias noundef readonly align 4 dereferenceable(12) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 4, !range !1085, !noundef !48
  %1 = icmp eq i8 %0, -128
  br i1 %1, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds i8, ptr %self, i64 10
  %_6.i.i = load i8, ptr %2, align 2, !alias.scope !1086, !noundef !48
  %_0.i1.i.i = zext i8 %_6.i.i to i64
  %3 = getelementptr inbounds i8, ptr %self, i64 11
  %_8.i.i = load i8, ptr %3, align 1, !alias.scope !1086, !noundef !48
  %_0.i.i.i = zext i8 %_8.i.i to i64
  %new_len.i.i.i.i = sub nuw nsw i64 %_0.i.i.i, %_0.i1.i.i
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_0.i1.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1091)
  %4 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %4, align 8, !alias.scope !1091, !noalias !1094, !nonnull !48, !align !63, !noundef !48
  %5 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %5, align 8, !alias.scope !1091, !noalias !1094, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !1096, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_0.i.i.i.i.i, i64 noundef %new_len.i.i.i.i) #61, !noalias !1091
  br label %bb7

bb2:                                              ; preds = %start
  %8 = getelementptr inbounds i8, ptr %self, i64 4
  %_8 = load i32, ptr %8, align 4, !range !65, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1097)
  %9 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i1 = load ptr, ptr %9, align 8, !alias.scope !1097, !nonnull !48, !align !63, !noundef !48
  %10 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i2 = load ptr, ptr %10, align 8, !alias.scope !1097, !nonnull !48, !align !64, !noundef !48
  %11 = getelementptr inbounds i8, ptr %_3.1.i2, i64 32
  %12 = load ptr, ptr %11, align 8, !invariant.load !48, !noalias !1097, !nonnull !48
  %_0.i3 = tail call noundef zeroext i1 %12(ptr noundef nonnull align 1 %_3.0.i1, i32 noundef %_8) #61, !noalias !1097
  br label %bb7

bb7:                                              ; preds = %bb2, %bb3
  %_0.sroa.0.0.in = phi i1 [ %_0.i3, %bb2 ], [ %_0.i, %bb3 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h48bcde66bd917760E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #40 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1100)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1103)
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i = load i64, ptr %0, align 8, !alias.scope !1105, !noalias !1100, !noundef !48
  %_3.i.i.i = load i64, ptr %self, align 8, !alias.scope !1105, !noalias !1100, !noundef !48
  %_0.i.i.i = sub nuw i64 %_2.i.i.i, %_3.i.i.i
  store i64 %_0.i.i.i, ptr %_0, align 8, !alias.scope !1100, !noalias !1103
  %1 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !1100, !noalias !1103
  %2 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %_0.i.i.i, ptr %2, align 8, !alias.scope !1100, !noalias !1103
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h7a99a15d825f3ac3E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_2.sroa.0.0.copyload = load i64, ptr %self, align 8
  %_2.sroa.4.0.self.sroa_idx = getelementptr inbounds i8, ptr %self, i64 8
  %_2.sroa.4.0.copyload = load i64, ptr %_2.sroa.4.0.self.sroa_idx, align 8
  %_0.i.i.i = sub nuw i64 %_2.sroa.4.0.copyload, %_2.sroa.0.0.copyload
  ret i64 %_0.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i32 @"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17h790a228f9525f864E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_2 = alloca [32 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_2)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %_2, ptr noundef nonnull align 8 dereferenceable(32) %self, i64 32, i1 false)
  %_0.i = call noundef i32 @"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h45528196f94ddcb1E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %_2) #61, !range !190, !alias.scope !1110
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_2)
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i64 @"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17h9b5ea5e354de1a72E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self, i64 noundef %n) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !1113, !noundef !48
  %_3.i.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !1113, !noundef !48
  %_0.i.i.i.i.i = sub nuw i64 %_2.i.i.i.i.i, %_3.i.i.i.i.i
  %_4.not.i.i = icmp ult i64 %_0.i.i.i.i.i, %n
  %1 = add i64 %_3.i.i.i.i.i, %n
  %spec.select.i.i = select i1 %_4.not.i.i, i64 %_2.i.i.i.i.i, i64 %1
  store i64 %spec.select.i.i, ptr %self, align 8, !alias.scope !1113
  %remaining.i = sub i64 %1, %spec.select.i.i
  ret i64 %remaining.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i32 @"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h35ffa320d75bb18dE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self, i64 noundef %idx) unnamed_addr #17 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 16
  %_0.i2.i = load i64, ptr %self, align 8, !alias.scope !1118, !noundef !48
  %_0.i1.i = getelementptr inbounds i32, ptr %_8.i, i64 %_0.i2.i
  %_0.i.i = getelementptr inbounds i32, ptr %_0.i1.i, i64 %idx
  %_0.i.i.i = load i32, ptr %_0.i.i, align 4, !range !65, !alias.scope !1123, !noundef !48
  ret i32 %_0.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i32 @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hab42a4971045f288E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #36 {
start:
  %_0 = tail call noundef i32 @"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h45528196f94ddcb1E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %self) #61, !range !190
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i64 @"_ZN101_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h95f74e0eccb0f3c4E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self, i64 noundef %n) unnamed_addr #36 {
start:
  %_0 = tail call noundef i64 @"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$15advance_back_by17h6d2af109ea6e6686E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %self, i64 noundef %n) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h3054065ab641c220E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i = load i64, ptr %0, align 8, !alias.scope !1124, !noundef !48
  %_3.i.i = load i64, ptr %self, align 8, !alias.scope !1124, !noundef !48
  %_0.i.i = sub nuw i64 %_2.i.i, %_3.i.i
  ret i64 %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h8e8072a8915fa581E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !1129, !noundef !48
  %_3.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !1129, !noundef !48
  %_0.i.i = icmp eq i64 %_2.i.i.i.i, %_3.i.i.i.i
  ret i1 %_0.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN67_$LT$core..char..TryFromCharError$u20$as$u20$core..fmt..Display$GT$3fmt17h961ad84040b962ccE"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 1 @alloc_51f9078532ad68d9e586f7ca1258b17e, i64 noundef 31) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN79_$LT$core..ffi..c_str..FromBytesUntilNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hc0faea3930bfdfaeE"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  store ptr @alloc_5b4225057250e5c4a55432a8f01629bd, ptr %_3, align 8, !alias.scope !1138, !noalias !1141
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !1138, !noalias !1141
  %1 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !1138, !noalias !1141
  %2 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %2, align 8, !alias.scope !1138, !noalias !1141
  %3 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 0, ptr %3, align 8, !alias.scope !1138, !noalias !1141
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN59_$LT$core..ffi..c_str..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ff72ae7ba1eca1dE"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_10 = alloca [32 x i8], align 8
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_10)
  %0 = getelementptr i8, ptr %self.0, i64 %self.1
  %_0.i.i.i.i = getelementptr i8, ptr %0, i64 -1
  store ptr %self.0, ptr %_10, align 8, !alias.scope !1143, !noalias !1146
  %_2.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_10, i64 8
  store ptr %_0.i.i.i.i, ptr %_2.sroa.4.0._0.sroa_idx.i, align 8, !alias.scope !1143, !noalias !1146
  %_2.sroa.5.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_10, i64 16
  store i8 -128, ptr %_2.sroa.5.0._0.sroa_idx.i, align 8, !alias.scope !1143, !noalias !1146
  %_2.sroa.61.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_10, i64 22
  store i8 -128, ptr %_2.sroa.61.0._0.sroa_idx.i, align 2, !alias.scope !1143, !noalias !1146
  store ptr %_10, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..fmt..Display$GT$3fmt17h344ed2670677f05bE", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_498afbfac74e9b1c20767da8d8b1710f, ptr %_3, align 8, !alias.scope !1148, !noalias !1151
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 2, ptr %1, align 8, !alias.scope !1148, !noalias !1151
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !1148, !noalias !1151
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %3, align 8, !alias.scope !1148, !noalias !1151
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %4, align 8, !alias.scope !1148, !noalias !1151
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_10)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..fmt..Display$GT$3fmt17h344ed2670677f05bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %iter3 = alloca [6 x i8], align 8
  %_49 = alloca [6 x i8], align 8
  %iter = alloca [6 x i8], align 8
  %_8 = alloca [32 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_8)
  call void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h3539da63243d02ddE"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %_8, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %self) #61, !alias.scope !1154
  %_7.sroa.0.0.copyload = load ptr, ptr %_8, align 8
  %_7.sroa.4.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 8
  %_7.sroa.4.0.copyload = load ptr, ptr %_7.sroa.4.0._8.sroa_idx, align 8
  %_7.sroa.5.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 16
  %_7.sroa.5.0.copyload = load i48, ptr %_7.sroa.5.0._8.sroa_idx, align 8
  %_7.sroa.6.0._8.sroa_idx = getelementptr inbounds i8, ptr %_8, i64 22
  %_7.sroa.6.0.copyload = load i48, ptr %_7.sroa.6.0._8.sroa_idx, align 2
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_8)
  %.sroa.0.0.extract.trunc.i = trunc i48 %_7.sroa.5.0.copyload to i8
  %0 = icmp eq i8 %.sroa.0.0.extract.trunc.i, -128
  %..i = select i1 %0, i48 0, i48 %_7.sroa.5.0.copyload
  %1 = icmp eq ptr %_7.sroa.0.0.copyload, null
  %_0.sroa.0.0.i = select i1 %1, ptr inttoptr (i64 1 to ptr), ptr %_7.sroa.0.0.copyload
  %_0.sroa.3.0.i = select i1 %1, ptr inttoptr (i64 1 to ptr), ptr %_7.sroa.4.0.copyload
  %2 = icmp ne ptr %_0.sroa.3.0.i, null
  tail call void @llvm.assume(i1 %2)
  %3 = ptrtoint ptr %_0.sroa.3.0.i to i64
  %4 = ptrtoint ptr %_0.sroa.0.0.i to i64
  %5 = sub nuw i64 %3, %4
  %.sroa.0.0.extract.trunc.i28 = trunc i48 %_7.sroa.6.0.copyload to i8
  %6 = icmp eq i8 %.sroa.0.0.extract.trunc.i28, -128
  %..i29 = select i1 %6, i48 0, i48 %_7.sroa.6.0.copyload
  call void @llvm.lifetime.start.p0(i64 6, ptr nonnull %iter)
  store i48 %..i, ptr %iter, align 8
  %7 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %7, align 8, !nonnull !48, !align !63
  %8 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %8, align 8, !nonnull !48, !align !64
  %9 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  br label %bb10

bb10:                                             ; preds = %bb13, %start
  %10 = call { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$4next17ha09e134238a5aeeeE"(ptr noalias noundef nonnull align 1 dereferenceable(6) %iter) #61
  %11 = extractvalue { i1, i8 } %10, 0
  br i1 %11, label %bb13, label %bb14

bb14:                                             ; preds = %bb10
  call void @llvm.lifetime.end.p0(i64 6, ptr nonnull %iter)
  %12 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  br label %bb20

bb13:                                             ; preds = %bb10
  %13 = extractvalue { i1, i8 } %10, 1
  %_24 = zext i8 %13 to i32
  %14 = load ptr, ptr %9, align 8, !invariant.load !48, !noalias !1158, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %14(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %_24) #61, !noalias !1158
  br i1 %_0.i, label %bb18, label %bb10

bb20:                                             ; preds = %bb20.backedge, %bb14
  %bytes.sroa.11.0 = phi i64 [ %5, %bb14 ], [ %bytes.sroa.11.0.be, %bb20.backedge ]
  %bytes.sroa.0.0 = phi ptr [ %_0.sroa.0.0.i, %bb14 ], [ %bytes.sroa.0.0.be, %bb20.backedge ]
  %15 = icmp ne ptr %bytes.sroa.0.0, null
  call void @llvm.assume(i1 %15)
  %_26.not = icmp eq i64 %bytes.sroa.11.0, 0
  br i1 %_26.not, label %bb43, label %bb2.i.i.i

bb43:                                             ; preds = %bb20
  call void @llvm.lifetime.start.p0(i64 6, ptr nonnull %iter3)
  store i48 %..i29, ptr %iter3, align 8
  br label %bb45

bb2.i.i.i:                                        ; preds = %bb20
  %_0.i.i.i = getelementptr inbounds i8, ptr %bytes.sroa.0.0, i64 %bytes.sroa.11.0
  br label %bb1.i.i.i.i

bb1.i.i.i.i:                                      ; preds = %"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E.exit.i.i.i.i", %bb2.i.i.i
  %_3.i.i.i.i12.i.i.i.i = phi ptr [ %bytes.sroa.0.0, %bb2.i.i.i ], [ %_3.i.i.i.i.i.i.i.i, %"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E.exit.i.i.i.i" ]
  %accum.sroa.0.0.i.i.i.i = phi i64 [ 0, %bb2.i.i.i ], [ %_4.0.i.i.i.i.i.i.i, %"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E.exit.i.i.i.i" ]
  %_0.i.i.i.i.i.i = icmp eq ptr %_3.i.i.i.i12.i.i.i.i, %_0.i.i.i
  br i1 %_0.i.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit, label %bb3.i.i.i.i

bb3.i.i.i.i:                                      ; preds = %bb1.i.i.i.i
  %_3.i.i.i.i.i.i.i.i = getelementptr inbounds i8, ptr %_3.i.i.i.i12.i.i.i.i, i64 1
  %b.i.i.i.i.i.i = load i8, ptr %_3.i.i.i.i12.i.i.i.i, align 1, !alias.scope !1161, !noalias !1164, !noundef !48
  %16 = add i8 %b.i.i.i.i.i.i, -127
  %or.cond.i.i.i.i.i.i.i = icmp ult i8 %16, -95
  br i1 %or.cond.i.i.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit, label %switch.early.test.i.i.i.i.i.i.i

switch.early.test.i.i.i.i.i.i.i:                  ; preds = %bb3.i.i.i.i
  switch i8 %b.i.i.i.i.i.i, label %"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E.exit.i.i.i.i" [
    i8 92, label %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit
    i8 39, label %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit
    i8 34, label %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit
  ]

"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E.exit.i.i.i.i": ; preds = %switch.early.test.i.i.i.i.i.i.i
  %_4.0.i.i.i.i.i.i.i = add i64 %accum.sroa.0.0.i.i.i.i, 1
  br label %bb1.i.i.i.i

_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit: ; preds = %switch.early.test.i.i.i.i.i.i.i, %switch.early.test.i.i.i.i.i.i.i, %switch.early.test.i.i.i.i.i.i.i, %bb3.i.i.i.i, %bb1.i.i.i.i
  %_0.sroa.0.0.i.i.i = phi i64 [ %bytes.sroa.11.0, %bb1.i.i.i.i ], [ %accum.sroa.0.0.i.i.i.i, %switch.early.test.i.i.i.i.i.i.i ], [ %accum.sroa.0.0.i.i.i.i, %switch.early.test.i.i.i.i.i.i.i ], [ %accum.sroa.0.0.i.i.i.i, %switch.early.test.i.i.i.i.i.i.i ], [ %accum.sroa.0.0.i.i.i.i, %bb3.i.i.i.i ]
  %_0.i.i = getelementptr inbounds i8, ptr %bytes.sroa.0.0, i64 %_0.sroa.0.0.i.i.i
  %_10.i = sub nuw i64 %bytes.sroa.11.0, %_0.sroa.0.0.i.i.i
  %17 = load ptr, ptr %12, align 8, !invariant.load !48, !noalias !48, !nonnull !48
  %_0.i32 = call noundef zeroext i1 %17(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %bytes.sroa.0.0, i64 noundef %_0.sroa.0.0.i.i.i) #61, !noalias !1177
  br i1 %_0.i32, label %bb56, label %bb29

bb45:                                             ; preds = %bb47, %bb43
  %18 = call { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$4next17ha09e134238a5aeeeE"(ptr noalias noundef nonnull align 1 dereferenceable(6) %iter3) #61
  %19 = extractvalue { i1, i8 } %18, 0
  br i1 %19, label %bb47, label %bb48

bb48:                                             ; preds = %bb45
  call void @llvm.lifetime.end.p0(i64 6, ptr nonnull %iter3)
  br label %bb56

bb47:                                             ; preds = %bb45
  %20 = extractvalue { i1, i8 } %18, 1
  %_61 = zext i8 %20 to i32
  %21 = load ptr, ptr %9, align 8, !invariant.load !48, !noalias !1180, !nonnull !48
  %_0.i35 = call noundef zeroext i1 %21(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %_61) #61, !noalias !1180
  br i1 %_0.i35, label %bb52, label %bb45

bb56:                                             ; preds = %bb18, %bb33, %bb52, %bb48, %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit
  %_0.sroa.0.0.off0 = phi i1 [ false, %bb48 ], [ true, %bb18 ], [ true, %bb52 ], [ true, %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit ], [ true, %bb33 ]
  ret i1 %_0.sroa.0.0.off0

bb52:                                             ; preds = %bb47
  call void @llvm.lifetime.end.p0(i64 6, ptr nonnull %iter3)
  br label %bb56

bb29:                                             ; preds = %_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE.exit
  %_3.not.i = icmp eq i64 %bytes.sroa.11.0, %_0.sroa.0.0.i.i.i
  br i1 %_3.not.i, label %bb20.backedge, label %bb33

bb20.backedge:                                    ; preds = %bb38, %bb29
  %bytes.sroa.11.0.be = phi i64 [ 0, %bb29 ], [ %_51.1, %bb38 ]
  %bytes.sroa.0.0.be = phi ptr [ %_0.i.i, %bb29 ], [ %_51.0, %bb38 ]
  br label %bb20

bb33:                                             ; preds = %bb29
  %b = load i8, ptr %_0.i.i, align 1, !noundef !48
  call void @llvm.lifetime.start.p0(i64 6, ptr nonnull %_49)
  %22 = call i48 @_ZN4core6escape12escape_ascii17he4c71f7f914e9cbdE(i8 noundef %b) #61, !range !833
  store i48 %22, ptr %_49, align 8
  %23 = lshr i48 %22, 32
  %24 = and i48 %23, 255
  %_0.i1.i.i.i = zext nneg i48 %24 to i64
  %25 = lshr i48 %22, 40
  %_0.i.i.i.i = zext nneg i48 %25 to i64
  %new_len.i.i.i.i.i = sub nuw nsw i64 %_0.i.i.i.i, %_0.i1.i.i.i
  %_0.i.i.i.i.i.i36 = getelementptr inbounds i8, ptr %_49, i64 %_0.i1.i.i.i
  %_0.i39 = call noundef zeroext i1 %17(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_0.i.i.i.i.i.i36, i64 noundef %new_len.i.i.i.i.i) #61, !noalias !1183
  call void @llvm.lifetime.end.p0(i64 6, ptr nonnull %_49)
  br i1 %_0.i39, label %bb56, label %bb38

bb38:                                             ; preds = %bb33
  %26 = call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 1, ptr noalias noundef nonnull readonly align 1 %_0.i.i, i64 noundef %_10.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_1e773fe499908f7c32aa57be6dacd9af) #61
  %_51.0 = extractvalue { ptr, i64 } %26, 0
  %_51.1 = extractvalue { ptr, i64 } %26, 1
  br label %bb20.backedge

bb18:                                             ; preds = %bb13
  call void @llvm.lifetime.end.p0(i64 6, ptr nonnull %iter)
  br label %bb56
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h3539da63243d02ddE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #36 {
start:
  %0 = load ptr, ptr %self, align 8, !alias.scope !1186, !noalias !1193, !noundef !48
  %1 = icmp eq ptr %0, null
  %2 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i.i.i.i = load ptr, ptr %2, align 8, !alias.scope !1186, !noalias !1193
  %_0.sroa.3.0.i.i.i = select i1 %1, ptr undef, ptr %_3.i.i.i.i.i
  %_5.i = getelementptr inbounds i8, ptr %self, i64 16
  %3 = tail call fastcc i48 @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0d6e00bda8bb02f6E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(6) %_5.i) #61, !alias.scope !1195, !noalias !1193
  %_7.i = getelementptr inbounds i8, ptr %self, i64 22
  %4 = tail call fastcc i48 @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0d6e00bda8bb02f6E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(6) %_7.i) #61, !alias.scope !1195, !noalias !1193
  store ptr %0, ptr %_0, align 8
  %_2.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.sroa.3.0.i.i.i, ptr %_2.sroa.4.0._0.sroa_idx, align 8
  %_2.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i48 %3, ptr %_2.sroa.5.0._0.sroa_idx, align 8
  %_2.sroa.6.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 22
  store i48 %4, ptr %_2.sroa.6.0._0.sroa_idx, align 2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$4next17ha09e134238a5aeeeE"(ptr noalias nocapture noundef align 1 dereferenceable(6) %self) unnamed_addr #37 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 4
  %0 = tail call fastcc { i1, i8 } @"_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h4a5028ae81f85ccfE"(ptr noalias noundef nonnull align 1 dereferenceable(2) %_4) #61
  %_3.0 = extractvalue { i1, i8 } %0, 0
  br i1 %_3.0, label %bb4, label %bb10

bb4:                                              ; preds = %start
  %_3.1 = extractvalue { i1, i8 } %0, 1
  %_0.i = zext nneg i8 %_3.1 to i64
  %_6.i.i = icmp ult i8 %_3.1, 4
  tail call void @llvm.assume(i1 %_6.i.i)
  %_0.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_0.i
  %_8 = load i8, ptr %_0.i.i.i, align 1, !range !834, !noundef !48
  br label %bb10

bb10:                                             ; preds = %bb4, %start
  %_0.sroa.3.0 = phi i8 [ %_8, %bb4 ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } %0, i8 %_0.sroa.3.0, 1
  ret { i1, i8 } %1
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define internal fastcc { i1, i8 } @"_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h4a5028ae81f85ccfE"(ptr noalias nocapture noundef align 1 dereferenceable(2) %self) unnamed_addr #38 {
start:
  %_4.i = getelementptr inbounds i8, ptr %self, i64 1
  %_3.i.i = load i8, ptr %self, align 1, !alias.scope !1196, !noundef !48
  %_4.i.i = load i8, ptr %_4.i, align 1, !alias.scope !1199, !noalias !1202, !noundef !48
  %_0.i.i = icmp ult i8 %_3.i.i, %_4.i.i
  br i1 %_0.i.i, label %bb2.i, label %"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$9spec_next17h2521e9cc90c01692E.exit"

bb2.i:                                            ; preds = %start
  %_0.i.i.i = add nuw i8 %_3.i.i, 1
  store i8 %_0.i.i.i, ptr %self, align 1, !alias.scope !1196
  br label %"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$9spec_next17h2521e9cc90c01692E.exit"

"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$9spec_next17h2521e9cc90c01692E.exit": ; preds = %bb2.i, %start
  %0 = insertvalue { i1, i8 } poison, i1 %_0.i.i, 0
  %1 = insertvalue { i1, i8 } %0, i8 %_3.i.i, 1
  ret { i1, i8 } %1
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define internal fastcc i48 @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0d6e00bda8bb02f6E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(6) %self) unnamed_addr #20 {
start:
  %0 = load i8, ptr %self, align 1, !range !1085, !noundef !48
  %1 = icmp eq i8 %0, -128
  br i1 %1, label %bb5, label %bb3

bb3:                                              ; preds = %start
  %_0.sroa.0.0.copyload.i.i.i.i = load i32, ptr %self, align 1, !alias.scope !1204
  %_5.i.i = getelementptr inbounds i8, ptr %self, i64 4
  %_0.i1.i.i.i = load i8, ptr %_5.i.i, align 1, !alias.scope !1213, !noundef !48
  %_5.i.i.i = getelementptr inbounds i8, ptr %self, i64 5
  %_0.i.i.i.i = load i8, ptr %_5.i.i.i, align 1, !alias.scope !1218, !noundef !48
  %_0.sroa.3.0.insert.ext.i.i = zext i8 %_0.i.i.i.i to i48
  %_0.sroa.3.0.insert.shift.i.i = shl nuw i48 %_0.sroa.3.0.insert.ext.i.i, 40
  %_0.sroa.2.0.insert.ext.i.i = zext i8 %_0.i1.i.i.i to i48
  %_0.sroa.2.0.insert.shift.i.i = shl nuw nsw i48 %_0.sroa.2.0.insert.ext.i.i, 32
  %_0.sroa.0.0.insert.ext.i.i = zext i32 %_0.sroa.0.0.copyload.i.i.i.i to i48
  %2 = or disjoint i48 %_0.sroa.2.0.insert.shift.i.i, %_0.sroa.0.0.insert.ext.i.i
  %_0.sroa.0.0.insert.insert.i.i = or disjoint i48 %2, %_0.sroa.3.0.insert.shift.i.i
  %.sroa.0.0.extract.trunc = trunc i32 %_0.sroa.0.0.copyload.i.i.i.i to i8
  %.sroa.4.0.extract.shift = lshr i48 %_0.sroa.0.0.insert.insert.i.i, 8
  %.sroa.4.0.extract.trunc = trunc i48 %.sroa.4.0.extract.shift to i40
  br label %bb5

bb5:                                              ; preds = %bb3, %start
  %_0.sroa.3.sroa.0.0 = phi i40 [ %.sroa.4.0.extract.trunc, %bb3 ], [ undef, %start ]
  %_0.sroa.0.0 = phi i8 [ %.sroa.0.0.extract.trunc, %bb3 ], [ -128, %start ]
  %_0.sroa.3.0.insert.ext = zext i40 %_0.sroa.3.sroa.0.0 to i48
  %_0.sroa.3.0.insert.shift = shl nuw i48 %_0.sroa.3.0.insert.ext, 8
  %_0.sroa.0.0.insert.ext = zext i8 %_0.sroa.0.0 to i48
  %_0.sroa.0.0.insert.insert = or disjoint i48 %_0.sroa.3.0.insert.shift, %_0.sroa.0.0.insert.ext
  ret i48 %_0.sroa.0.0.insert.insert
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN78_$LT$core..ffi..c_str..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h3fb497b50a0e0ed3E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_15 = alloca [16 x i8], align 8
  %_11 = alloca [48 x i8], align 8
  %pos = alloca [8 x i8], align 8
  %_2.i = load i64, ptr %self, align 8, !range !62, !noundef !48
  %trunc.not.i = icmp ne i64 %_2.i, 0
  %..i = select i1 %trunc.not.i, i64 35, i64 43
  %alloc_3bf47d319e7947910f2d36b4cfe3a73b.alloc_3412ac35c3cedf13fa8186649587ae51.i = select i1 %trunc.not.i, ptr @alloc_3412ac35c3cedf13fa8186649587ae51, ptr @alloc_3bf47d319e7947910f2d36b4cfe3a73b
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1221)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !alias.scope !1221, !noalias !1224, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !alias.scope !1221, !noalias !1224, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !1226, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %alloc_3bf47d319e7947910f2d36b4cfe3a73b.alloc_3412ac35c3cedf13fa8186649587ae51.i, i64 noundef %..i) #61, !noalias !1221
  %brmerge = or i1 %_0.i, %trunc.not.i
  br i1 %brmerge, label %bb17, label %bb8

bb8:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %pos)
  %4 = getelementptr inbounds i8, ptr %self, i64 8
  %5 = load i64, ptr %4, align 8, !noundef !48
  store i64 %5, ptr %pos, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_11)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_15)
  store ptr %pos, ptr %_15, align 8
  %_16.sroa.4.0._15.sroa_idx = getelementptr inbounds i8, ptr %_15, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_16.sroa.4.0._15.sroa_idx, align 8
  store ptr @alloc_688b14b8240cc022cf79f1106afe98af, ptr %_11, align 8, !alias.scope !1227, !noalias !1230
  %6 = getelementptr inbounds i8, ptr %_11, i64 8
  store i64 1, ptr %6, align 8, !alias.scope !1227, !noalias !1230
  %7 = getelementptr inbounds i8, ptr %_11, i64 32
  store ptr null, ptr %7, align 8, !alias.scope !1227, !noalias !1230
  %8 = getelementptr inbounds i8, ptr %_11, i64 16
  store ptr %_15, ptr %8, align 8, !alias.scope !1227, !noalias !1230
  %9 = getelementptr inbounds i8, ptr %_11, i64 24
  store i64 1, ptr %9, align 8, !alias.scope !1227, !noalias !1230
  %_10 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_11) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_11)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_15)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %pos)
  br label %bb17

bb17:                                             ; preds = %bb8, %start
  %_0.sroa.0.0.off0 = phi i1 [ %_0.i, %start ], [ %_10, %bb8 ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define dso_local { ptr, i64 } @_ZN4core3ffi5c_str4CStr20from_bytes_until_nul17h2cbfc77f6cfe4b27E(ptr noalias noundef nonnull readonly align 1 %bytes.0, i64 noundef %bytes.1) unnamed_addr #11 {
start:
  %0 = tail call fastcc { i64, i64 } @_ZN4core5slice6memchr6memchr17h450a5efa0a575ebaE(i8 noundef 0, ptr noalias noundef nonnull readonly align 1 %bytes.0, i64 noundef %bytes.1) #61
  %1 = extractvalue { i64, i64 } %0, 0
  %switch = icmp eq i64 %1, 0
  %2 = extractvalue { i64, i64 } %0, 1
  %_7 = add i64 %2, 1
  %_0.sroa.3.0 = select i1 %switch, i64 undef, i64 %_7
  %_0.sroa.0.0 = select i1 %switch, ptr null, ptr %bytes.0
  %3 = insertvalue { ptr, i64 } poison, ptr %_0.sroa.0.0, 0
  %4 = insertvalue { ptr, i64 } %3, i64 %_0.sroa.3.0, 1
  ret { ptr, i64 } %4
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite, inaccessiblemem: write)
define dso_local void @_ZN4core3ffi5c_str4CStr19from_bytes_with_nul17hd52285a15d93b7e8E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %bytes.0, i64 noundef %bytes.1) unnamed_addr #41 {
start:
  %0 = tail call fastcc { i64, i64 } @_ZN4core5slice6memchr6memchr17h450a5efa0a575ebaE(i8 noundef 0, ptr noalias noundef nonnull readonly align 1 %bytes.0, i64 noundef %bytes.1) #61
  %1 = extractvalue { i64, i64 } %0, 0
  %2 = extractvalue { i64, i64 } %0, 1
  %switch = icmp eq i64 %1, 0
  br i1 %switch, label %bb3, label %bb4

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 1, ptr %3, align 8
  br label %bb10

bb4:                                              ; preds = %start
  %_6 = add i64 %2, 1
  %_5 = icmp eq i64 %_6, %bytes.1
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 16
  br i1 %_5, label %bb5, label %bb6

bb10:                                             ; preds = %bb5, %bb6, %bb3
  %.sink = phi i64 [ 0, %bb5 ], [ 1, %bb6 ], [ 1, %bb3 ]
  store i64 %.sink, ptr %_0, align 8
  ret void

bb6:                                              ; preds = %bb4
  store i64 0, ptr %4, align 8
  store i64 %2, ptr %5, align 8
  br label %bb10

bb5:                                              ; preds = %bb4
  store ptr %bytes.0, ptr %4, align 8
  store i64 %bytes.1, ptr %5, align 8
  br label %bb10
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i64 } @_ZN4core3ffi5c_str4CStr29from_bytes_with_nul_unchecked10const_impl17h2561b5da4bfefc04E(ptr noalias noundef nonnull readonly align 1 %bytes.0, i64 noundef %bytes.1) unnamed_addr #2 {
start:
  %_16 = alloca [48 x i8], align 8
  %_9 = alloca [48 x i8], align 8
  %0 = tail call noundef i64 @llvm.usub.sat.i64(i64 %bytes.1, i64 1)
  %_0.i = icmp eq i64 %bytes.1, 0
  br i1 %_0.i, label %bb7, label %bb3

bb3:                                              ; preds = %start
  %_7 = icmp ult i64 %0, %bytes.1
  br i1 %_7, label %bb4, label %panic

bb7:                                              ; preds = %bb4, %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  store ptr @alloc_0d994d973b90751b8b54367d0666a1b4, ptr %_9, align 8, !alias.scope !1233, !noalias !1236
  %1 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !1233, !noalias !1236
  %2 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !1233, !noalias !1236
  %3 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !1233, !noalias !1236
  %4 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !1233, !noalias !1236
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_2c20a4bad35729a56253510643193b80) #62
  unreachable

bb4:                                              ; preds = %bb3
  %5 = getelementptr inbounds [0 x i8], ptr %bytes.0, i64 0, i64 %0
  %_5 = load i8, ptr %5, align 1, !noundef !48
  %6 = icmp eq i8 %_5, 0
  br i1 %6, label %bb9, label %bb7

panic:                                            ; preds = %bb3
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %0, i64 noundef %bytes.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ff14e37f6f1aba9443ac1cb2670a5d52) #62
  unreachable

bb9:                                              ; preds = %bb10, %bb4
  %i.sroa.0.0 = phi i64 [ %10, %bb10 ], [ %0, %bb4 ]
  %7 = icmp eq i64 %i.sroa.0.0, 0
  br i1 %7, label %bb15, label %bb10

bb15:                                             ; preds = %bb9
  %8 = insertvalue { ptr, i64 } poison, ptr %bytes.0, 0
  %9 = insertvalue { ptr, i64 } %8, i64 %bytes.1, 1
  ret { ptr, i64 } %9

bb10:                                             ; preds = %bb9
  %10 = add i64 %i.sroa.0.0, -1
  %11 = getelementptr inbounds [0 x i8], ptr %bytes.0, i64 0, i64 %10
  %byte = load i8, ptr %11, align 1, !noundef !48
  %12 = icmp eq i8 %byte, 0
  br i1 %12, label %bb13, label %bb9

bb13:                                             ; preds = %bb10
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_16)
  store ptr @alloc_fe77e9314670a6c4f712372a2be1a0e6, ptr %_16, align 8, !alias.scope !1238, !noalias !1241
  %13 = getelementptr inbounds i8, ptr %_16, i64 8
  store i64 1, ptr %13, align 8, !alias.scope !1238, !noalias !1241
  %14 = getelementptr inbounds i8, ptr %_16, i64 32
  store ptr null, ptr %14, align 8, !alias.scope !1238, !noalias !1241
  %15 = getelementptr inbounds i8, ptr %_16, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %15, align 8, !alias.scope !1238, !noalias !1241
  %16 = getelementptr inbounds i8, ptr %_16, i64 24
  store i64 0, ptr %16, align 8, !alias.scope !1238, !noalias !1241
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_16, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_17297149f079dab8dc84db54ea19215c) #62
  unreachable
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite, inaccessiblemem: write)
define dso_local void @_ZN4core3ffi5c_str4CStr6to_str17h20d451d98136da5cE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #41 {
start:
  %_4.i = add i64 %self.1, -1
  tail call void @_ZN4core3str8converts9from_utf817h01c9ae7d51451ee5E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %_4.i) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite, inaccessiblemem: write)
define dso_local void @_ZN4core3str8converts9from_utf817h01c9ae7d51451ee5E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %v.0, i64 noundef %v.1) unnamed_addr #41 {
start:
  %blocks_end.sroa.0.0.i = tail call i64 @llvm.usub.sat.i64(i64 %v.1, i64 15)
  %addr.i.i = ptrtoint ptr %v.0 to i64
  %_9.i.i = add i64 %addr.i.i, 7
  %aligned_address.i.i = and i64 %_9.i.i, -8
  %byte_offset.i.i = sub i64 %aligned_address.i.i, %addr.i.i
  %_12.i.i = icmp ult i64 %byte_offset.i.i, 8
  tail call void @llvm.assume(i1 %_12.i.i), !noalias !1243
  br label %bb7.i

bb7.i:                                            ; preds = %bb7.i.backedge, %start
  %index.sroa.0.0.i = phi i64 [ 0, %start ], [ %index.sroa.0.0.i.be, %bb7.i.backedge ]
  %_11.i = icmp ult i64 %index.sroa.0.0.i, %v.1
  br i1 %_11.i, label %bb9.i, label %bb4

bb9.i:                                            ; preds = %bb7.i
  %0 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %index.sroa.0.0.i
  %first.i = load i8, ptr %0, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  %_17.i = icmp slt i8 %first.i, 0
  br i1 %_17.i, label %bb10.i, label %bb68.i

bb10.i:                                           ; preds = %bb9.i
  %_4.i = zext i8 %first.i to i64
  %1 = getelementptr inbounds [256 x i8], ptr @alloc_db51a71a1b6b25b4224d4dc5277f93e7, i64 0, i64 %_4.i
  %_2.i = load i8, ptr %1, align 1, !noalias !1243, !noundef !48
  switch i8 %_2.i, label %bb3 [
    i8 2, label %bb13.i
    i8 3, label %bb19.i
    i8 4, label %bb42.i
  ]

bb90.i:                                           ; preds = %bb68.i
  %2 = add nuw i64 %index.sroa.0.0.i, 1
  br label %bb7.i.backedge

bb68.i:                                           ; preds = %bb9.i
  %_0.i = sub i64 %byte_offset.i.i, %index.sroa.0.0.i
  %_91.i = and i64 %_0.i, 7
  %3 = icmp eq i64 %_91.i, 0
  br i1 %3, label %bb72.i, label %bb90.i

bb72.i:                                           ; preds = %bb79.i, %bb68.i
  %index.sroa.0.1.i = phi i64 [ %6, %bb79.i ], [ %index.sroa.0.0.i, %bb68.i ]
  %_96.i = icmp ult i64 %index.sroa.0.1.i, %blocks_end.sroa.0.0.i
  br i1 %_96.i, label %bb73.i, label %bb82.i.preheader

bb82.i.preheader:                                 ; preds = %bb73.i, %bb72.i
  br label %bb82.i

bb73.i:                                           ; preds = %bb72.i
  %_0.i.i = getelementptr inbounds i8, ptr %v.0, i64 %index.sroa.0.1.i
  %_103.i = load i64, ptr %_0.i.i, align 8, !alias.scope !1246, !noalias !1243, !noundef !48
  %_0.i54.i = getelementptr inbounds i64, ptr %_0.i.i, i64 1
  %_105.i = load i64, ptr %_0.i54.i, align 8, !alias.scope !1246, !noalias !1243, !noundef !48
  %4 = or i64 %_105.i, %_103.i
  %5 = and i64 %4, -9187201950435737472
  %brmerge.i.not = icmp eq i64 %5, 0
  br i1 %brmerge.i.not, label %bb79.i, label %bb82.i.preheader

bb79.i:                                           ; preds = %bb73.i
  %6 = add nuw i64 %index.sroa.0.1.i, 16
  br label %bb72.i

bb82.i:                                           ; preds = %bb85.i, %bb82.i.preheader
  %index.sroa.0.2.i = phi i64 [ %8, %bb85.i ], [ %index.sroa.0.1.i, %bb82.i.preheader ]
  %_107.i = icmp ult i64 %index.sroa.0.2.i, %v.1
  br i1 %_107.i, label %bb84.i, label %bb7.i.backedge

bb84.i:                                           ; preds = %bb82.i
  %7 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %index.sroa.0.2.i
  %_110.i = load i8, ptr %7, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  %_109.i = icmp sgt i8 %_110.i, -1
  br i1 %_109.i, label %bb85.i, label %bb7.i.backedge

bb85.i:                                           ; preds = %bb84.i
  %8 = add nuw i64 %index.sroa.0.2.i, 1
  br label %bb82.i

bb13.i:                                           ; preds = %bb10.i
  %9 = add nuw i64 %index.sroa.0.0.i, 1
  %_22.not.i = icmp ult i64 %9, %v.1
  br i1 %_22.not.i, label %bb16.i, label %bb3

bb19.i:                                           ; preds = %bb10.i
  %10 = add nuw i64 %index.sroa.0.0.i, 1
  %_29.not.i = icmp ult i64 %10, %v.1
  br i1 %_29.not.i, label %bb22.i, label %bb3

bb42.i:                                           ; preds = %bb10.i
  %11 = add nuw i64 %index.sroa.0.0.i, 1
  %_57.not.i = icmp ult i64 %11, %v.1
  br i1 %_57.not.i, label %bb45.i, label %bb3

bb16.i:                                           ; preds = %bb13.i
  %12 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %9
  %_21.i = load i8, ptr %12, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  %_19.i = icmp sgt i8 %_21.i, -65
  br i1 %_19.i, label %bb3, label %bb66.i

bb66.i:                                           ; preds = %bb63.i, %bb39.i, %bb16.i
  %index.sroa.0.4.i = phi i64 [ %27, %bb63.i ], [ %17, %bb39.i ], [ %9, %bb16.i ]
  %13 = add nuw i64 %index.sroa.0.4.i, 1
  br label %bb7.i.backedge

bb7.i.backedge:                                   ; preds = %bb66.i, %bb84.i, %bb82.i, %bb90.i
  %index.sroa.0.0.i.be = phi i64 [ %13, %bb66.i ], [ %2, %bb90.i ], [ %index.sroa.0.2.i, %bb84.i ], [ %index.sroa.0.2.i, %bb82.i ]
  br label %bb7.i

bb22.i:                                           ; preds = %bb19.i
  %14 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %10
  %_28.i = load i8, ptr %14, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  switch i8 %first.i, label %bb26.i [
    i8 -32, label %bb24.i
    i8 -19, label %bb34.i
  ]

bb26.i:                                           ; preds = %bb22.i
  %15 = add nsw i8 %first.i, 31
  %or.cond10.i = icmp ult i8 %15, 12
  br i1 %or.cond10.i, label %bb27.i, label %bb29.i

bb24.i:                                           ; preds = %bb22.i
  %16 = and i8 %_28.i, -32
  %or.cond.i = icmp eq i8 %16, -96
  br i1 %or.cond.i, label %bb36.i, label %bb3

bb34.i:                                           ; preds = %bb22.i
  %or.cond9.i = icmp slt i8 %_28.i, -96
  br i1 %or.cond9.i, label %bb36.i, label %bb3

bb36.i:                                           ; preds = %bb27.i, %bb29.i, %bb34.i, %bb24.i
  %17 = add nuw i64 %index.sroa.0.0.i, 2
  %_50.not.i = icmp ult i64 %17, %v.1
  br i1 %_50.not.i, label %bb39.i, label %bb3

bb29.i:                                           ; preds = %bb26.i
  %18 = and i8 %first.i, -2
  %or.cond11.i = icmp eq i8 %18, -18
  %19 = icmp slt i8 %_28.i, -64
  %or.cond13.i = and i1 %or.cond11.i, %19
  br i1 %or.cond13.i, label %bb36.i, label %bb3

bb27.i:                                           ; preds = %bb26.i
  %or.cond14.i = icmp slt i8 %_28.i, -64
  br i1 %or.cond14.i, label %bb36.i, label %bb3

bb39.i:                                           ; preds = %bb36.i
  %20 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %17
  %_49.i = load i8, ptr %20, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  %_47.i = icmp sgt i8 %_49.i, -65
  br i1 %_47.i, label %bb3, label %bb66.i

bb45.i:                                           ; preds = %bb42.i
  %21 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %11
  %_56.i = load i8, ptr %21, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  switch i8 %first.i, label %bb49.i [
    i8 -16, label %bb47.i
    i8 -12, label %bb53.i
  ]

bb49.i:                                           ; preds = %bb45.i
  %22 = add nsw i8 %first.i, 15
  %or.cond17.i = icmp ult i8 %22, 3
  %23 = icmp slt i8 %_56.i, -64
  %or.cond19.i = and i1 %or.cond17.i, %23
  br i1 %or.cond19.i, label %bb55.i, label %bb3

bb47.i:                                           ; preds = %bb45.i
  %24 = add i8 %_56.i, 112
  %or.cond15.i = icmp ult i8 %24, 48
  br i1 %or.cond15.i, label %bb55.i, label %bb3

bb53.i:                                           ; preds = %bb45.i
  %or.cond16.i = icmp slt i8 %_56.i, -112
  br i1 %or.cond16.i, label %bb55.i, label %bb3

bb55.i:                                           ; preds = %bb53.i, %bb47.i, %bb49.i
  %25 = add nuw i64 %index.sroa.0.0.i, 2
  %_74.not.i = icmp ult i64 %25, %v.1
  br i1 %_74.not.i, label %bb58.i, label %bb3

bb58.i:                                           ; preds = %bb55.i
  %26 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %25
  %_73.i = load i8, ptr %26, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  %_71.i = icmp sgt i8 %_73.i, -65
  br i1 %_71.i, label %bb3, label %bb60.i

bb60.i:                                           ; preds = %bb58.i
  %27 = add nuw i64 %index.sroa.0.0.i, 3
  %_83.not.i = icmp ult i64 %27, %v.1
  br i1 %_83.not.i, label %bb63.i, label %bb3

bb63.i:                                           ; preds = %bb60.i
  %28 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %27
  %_82.i = load i8, ptr %28, align 1, !alias.scope !1246, !noalias !1243, !noundef !48
  %_80.i = icmp sgt i8 %_82.i, -65
  br i1 %_80.i, label %bb3, label %bb66.i

bb4:                                              ; preds = %bb7.i
  %29 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %v.0, ptr %29, align 8
  %30 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %v.1, ptr %30, align 8
  br label %bb6

bb3:                                              ; preds = %bb63.i, %bb60.i, %bb58.i, %bb55.i, %bb53.i, %bb47.i, %bb49.i, %bb39.i, %bb27.i, %bb29.i, %bb36.i, %bb34.i, %bb24.i, %bb16.i, %bb42.i, %bb19.i, %bb13.i, %bb10.i
  %_2.sroa.31.0.ph = phi i8 [ 1, %bb10.i ], [ undef, %bb13.i ], [ 1, %bb16.i ], [ undef, %bb19.i ], [ 1, %bb27.i ], [ 1, %bb29.i ], [ 1, %bb34.i ], [ 1, %bb24.i ], [ undef, %bb36.i ], [ 2, %bb39.i ], [ undef, %bb42.i ], [ 1, %bb53.i ], [ 1, %bb47.i ], [ 1, %bb49.i ], [ undef, %bb55.i ], [ 2, %bb58.i ], [ undef, %bb60.i ], [ 3, %bb63.i ]
  %_2.sroa.16.0.ph = phi i8 [ 1, %bb10.i ], [ 0, %bb13.i ], [ 1, %bb16.i ], [ 0, %bb19.i ], [ 1, %bb27.i ], [ 1, %bb29.i ], [ 1, %bb34.i ], [ 1, %bb24.i ], [ 0, %bb36.i ], [ 1, %bb39.i ], [ 0, %bb42.i ], [ 1, %bb53.i ], [ 1, %bb47.i ], [ 1, %bb49.i ], [ 0, %bb55.i ], [ 1, %bb58.i ], [ 0, %bb60.i ], [ 1, %bb63.i ]
  %31 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %index.sroa.0.0.i, ptr %31, align 8
  %err.sroa.2.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 %_2.sroa.16.0.ph, ptr %err.sroa.2.0..sroa_idx, align 8
  %err.sroa.3.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 17
  store i8 %_2.sroa.31.0.ph, ptr %err.sroa.3.0..sroa_idx, align 1
  br label %bb6

bb6:                                              ; preds = %bb3, %bb4
  %storemerge = phi i64 [ 1, %bb3 ], [ 0, %bb4 ]
  store i64 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read)
define dso_local noundef i64 @_ZN4core3ffi5c_str12const_strlen9strlen_ct17h828b3839893a1967E(ptr nocapture noundef readonly %s) unnamed_addr #6 {
start:
  br label %bb1

bb1:                                              ; preds = %bb1, %start
  %len.sroa.0.0 = phi i64 [ 0, %start ], [ %1, %bb1 ]
  %_0.i = getelementptr inbounds i8, ptr %s, i64 %len.sroa.0.0
  %_3 = load i8, ptr %_0.i, align 1, !noundef !48
  %0 = icmp eq i8 %_3, 0
  %1 = add i64 %len.sroa.0.0, 1
  br i1 %0, label %bb4, label %bb1

bb4:                                              ; preds = %bb1
  ret i64 %len.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN54_$LT$core..ffi..c_void$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd23e5a5d716eefaE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1248)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1251)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1253)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !1256, !noalias !1257, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !1256, !noalias !1257, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !1260, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_0d83d512045009917eaea8323c5886f0, i64 noundef 6) #61, !noalias !1261
  store ptr %f, ptr %_4, align 8, !alias.scope !1248, !noalias !1262
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !1248, !noalias !1262
  %6 = getelementptr inbounds i8, ptr %_4, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !1248, !noalias !1262
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN58_$LT$core..ffi..VaListImpl$u20$as$u20$core..fmt..Debug$GT$3fmt17h98df589f5781ee68E"(ptr noalias noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  store ptr %self, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hc308b4199a475031E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_58d80f4af7151d5e99f7271d76f97abc, ptr %_3, align 8, !alias.scope !1263, !noalias !1266
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !1263, !noalias !1266
  %1 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !1263, !noalias !1266
  %2 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %2, align 8, !alias.scope !1263, !noalias !1266
  %3 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %3, align 8, !alias.scope !1263, !noalias !1266
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hc308b4199a475031E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_6 = load ptr, ptr %self, align 8, !noundef !48
  %_0.i.i = ptrtoint ptr %_6 to i64
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt17pointer_fmt_inner17h159a075eba46ed29E(i64 noundef %_0.i.i, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61, !noalias !1269
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt17pointer_fmt_inner17h159a075eba46ed29E(i64 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %ptr_addr = alloca [8 x i8], align 8
  store i64 %0, ptr %ptr_addr, align 8
  %old_width.0 = load i64, ptr %f, align 8, !range !62, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 8
  %old_width.1 = load i64, ptr %1, align 8
  %2 = getelementptr inbounds i8, ptr %f, i64 52
  %old_flags = load i32, ptr %2, align 4, !noundef !48
  %_2.i = and i32 %old_flags, 4
  %_0.i.not = icmp eq i32 %_2.i, 0
  br i1 %_0.i.not, label %bb8, label %bb2

bb2:                                              ; preds = %start
  %3 = or i32 %old_flags, 8
  %trunc.not.i.not.i = icmp eq i64 %old_width.0, 0
  br i1 %trunc.not.i.not.i, label %bb4, label %bb8

bb8:                                              ; preds = %bb4, %bb2, %start
  %4 = phi i32 [ %3, %bb4 ], [ %3, %bb2 ], [ %old_flags, %start ]
  %5 = or i32 %4, 4
  store i32 %5, ptr %2, align 4
  %ret = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %ptr_addr, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  store i64 %old_width.0, ptr %f, align 8
  store i64 %old_width.1, ptr %1, align 8
  store i32 %old_flags, ptr %2, align 4
  ret i1 %ret

bb4:                                              ; preds = %bb2
  store i64 1, ptr %f, align 8
  store i64 18, ptr %1, align 8
  br label %bb8
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN72_$LT$core..io..borrowed_buf..BorrowedBuf$u20$as$u20$core..fmt..Debug$GT$3fmt17h8aa341269b1f5855E"(ptr noalias noundef readonly align 8 dereferenceable(32) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_18 = alloca [8 x i8], align 8
  %_7 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1272)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1275)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1277)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !1280, !noalias !1281, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !1280, !noalias !1281, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !1284, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_de92a5963e219667ac59970c386c8f06, i64 noundef 11) #61, !noalias !1285
  store ptr %f, ptr %_7, align 8, !alias.scope !1272, !noalias !1286
  %4 = getelementptr inbounds i8, ptr %_7, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !1272, !noalias !1286
  %6 = getelementptr inbounds i8, ptr %_7, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !1272, !noalias !1286
  %_11 = getelementptr inbounds i8, ptr %self, i64 24
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_d224c7368796ed9f6be9efdb0f22409e, i64 noundef 4, ptr noundef nonnull align 1 %_11, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.0) #61
  %_14 = getelementptr inbounds i8, ptr %self, i64 16
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_c3b593fa9eefbf432fdbc5e57f13461f, i64 noundef 6, ptr noundef nonnull align 1 %_14, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.0) #61
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_18)
  %7 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.1.i = load i64, ptr %7, align 8, !alias.scope !1287, !noundef !48
  store i64 %_2.1.i, ptr %_18, align 8
  %_0.i2 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_9289ded3b2949af6e077cc5350cabde9, i64 noundef 8, ptr noundef nonnull align 1 %_18, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.0) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_18)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value_fmt.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value_fmt.1) unnamed_addr #2 {
start:
  %writer.i.i = alloca [64 x i8], align 8
  %state.i.i = alloca [1 x i8], align 1
  %slot.i.i = alloca [24 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_5.not = icmp eq i8 %1, 0
  br i1 %_5.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit"

bb3.i:                                            ; preds = %start
  %_3.i.i.i = load ptr, ptr %self, align 8, !noalias !1290, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %2, align 4, !noalias !1290, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  %3 = getelementptr inbounds i8, ptr %self, i64 9
  %4 = load i8, ptr %3, align 1, !range !49, !noalias !1290, !noundef !48
  %_33.not.i.i = icmp eq i8 %4, 0
  br i1 %_0.i.i.not.i.i, label %bb29.i.i, label %bb2.i.i

bb29.i.i:                                         ; preds = %bb3.i
  %alloc_fe2ddbdc622a788f5416063d1e8d8ad4.alloc_94b00be069aafad82a2c6df764237b82.i.i = select i1 %_33.not.i.i, ptr @alloc_fe2ddbdc622a788f5416063d1e8d8ad4, ptr @alloc_94b00be069aafad82a2c6df764237b82
  %..i.i = select i1 %_33.not.i.i, i64 3, i64 2
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1295)
  %5 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %5, align 8, !alias.scope !1295, !noalias !1298, !nonnull !48, !align !63, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %6, align 8, !alias.scope !1295, !noalias !1298, !nonnull !48, !align !64, !noundef !48
  %7 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %8 = load ptr, ptr %7, align 8, !invariant.load !48, !noalias !1300, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %8(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 %alloc_fe2ddbdc622a788f5416063d1e8d8ad4.alloc_94b00be069aafad82a2c6df764237b82.i.i, i64 noundef %..i.i) #61, !noalias !1301
  br i1 %_0.i.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit", label %bb35.i.i

bb2.i.i:                                          ; preds = %bb3.i
  br i1 %_33.not.i.i, label %bb3.i.i, label %bb10.i.i

bb35.i.i:                                         ; preds = %bb29.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1302)
  %_3.0.i7.i.i = load ptr, ptr %5, align 8, !alias.scope !1302, !noalias !1305, !nonnull !48, !align !63, !noundef !48
  %_3.1.i8.i.i = load ptr, ptr %6, align 8, !alias.scope !1302, !noalias !1305, !nonnull !48, !align !64, !noundef !48
  %9 = getelementptr inbounds i8, ptr %_3.1.i8.i.i, i64 24
  %10 = load ptr, ptr %9, align 8, !invariant.load !48, !noalias !1307, !nonnull !48
  %_0.i9.i.i = tail call noundef zeroext i1 %10(ptr noundef nonnull align 1 %_3.0.i7.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !1308
  br i1 %_0.i9.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit", label %bb40.i.i

bb40.i.i:                                         ; preds = %bb35.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1309)
  %_3.0.i10.i.i = load ptr, ptr %5, align 8, !alias.scope !1309, !noalias !1312, !nonnull !48, !align !63, !noundef !48
  %_3.1.i11.i.i = load ptr, ptr %6, align 8, !alias.scope !1309, !noalias !1312, !nonnull !48, !align !64, !noundef !48
  %11 = getelementptr inbounds i8, ptr %_3.1.i11.i.i, i64 24
  %12 = load ptr, ptr %11, align 8, !invariant.load !48, !noalias !1314, !nonnull !48
  %_0.i12.i.i = tail call noundef zeroext i1 %12(ptr noundef nonnull align 1 %_3.0.i10.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_556e4180596b5b612bb6ed6c0cbb55e1, i64 noundef 2) #61, !noalias !1315
  br i1 %_0.i12.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit", label %bb45.i.i

bb45.i.i:                                         ; preds = %bb40.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1316)
  %13 = getelementptr inbounds i8, ptr %value_fmt.1, i64 24
  %14 = load ptr, ptr %13, align 8, !invariant.load !48, !alias.scope !1316, !noalias !1319, !nonnull !48
  %_0.i13.i.i = tail call noundef zeroext i1 %14(ptr noundef nonnull align 1 %value_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %_3.i.i.i) #61, !noalias !1321
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit"

bb3.i.i:                                          ; preds = %bb2.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1322)
  %15 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i14.i.i = load ptr, ptr %15, align 8, !alias.scope !1322, !noalias !1325, !nonnull !48, !align !63, !noundef !48
  %16 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i15.i.i = load ptr, ptr %16, align 8, !alias.scope !1322, !noalias !1325, !nonnull !48, !align !64, !noundef !48
  %17 = getelementptr inbounds i8, ptr %_3.1.i15.i.i, i64 24
  %18 = load ptr, ptr %17, align 8, !invariant.load !48, !noalias !1327, !nonnull !48
  %_0.i16.i.i = tail call noundef zeroext i1 %18(ptr noundef nonnull align 1 %_3.0.i14.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_3690db001d3db01550bdb6f3f450de28, i64 noundef 3) #61, !noalias !1328
  br i1 %_0.i16.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit", label %bb3.bb10_crit_edge.i.i

bb3.bb10_crit_edge.i.i:                           ; preds = %bb3.i.i
  %_5.i.i.pre.i.i = load i32, ptr %2, align 4, !alias.scope !1329, !noalias !1334
  br label %bb10.i.i

bb10.i.i:                                         ; preds = %bb3.bb10_crit_edge.i.i, %bb2.i.i
  %_5.i.i.i.i = phi i32 [ %_5.i.i.pre.i.i, %bb3.bb10_crit_edge.i.i ], [ %_3.i.i.i.i, %bb2.i.i ]
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %slot.i.i), !noalias !1290
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %state.i.i), !noalias !1290
  store i8 1, ptr %state.i.i, align 1, !noalias !1290
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %writer.i.i), !noalias !1290
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1341)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1342)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1343)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1344)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1345)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1346)
  %19 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_10.0.i.i.i.i = load ptr, ptr %19, align 8, !alias.scope !1329, !noalias !1334, !nonnull !48, !align !63, !noundef !48
  %20 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_10.1.i.i.i.i = load ptr, ptr %20, align 8, !alias.scope !1329, !noalias !1334, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i.i.i.i, ptr %slot.i.i, align 8, !alias.scope !1347, !noalias !1353
  %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 8
  store ptr %_10.1.i.i.i.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !1347, !noalias !1353
  %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 16
  store ptr %state.i.i, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !1347, !noalias !1353
  %21 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 48
  %_6.i.i.i.i = load i32, ptr %21, align 8, !range !65, !alias.scope !1329, !noalias !1334, !noundef !48
  %22 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 56
  %_7.i.i.i.i = load i8, ptr %22, align 8, !range !69, !alias.scope !1329, !noalias !1334, !noundef !48
  %_8.0.i.i.i.i = load i64, ptr %_3.i.i.i, align 8, !range !62, !alias.scope !1329, !noalias !1334, !noundef !48
  %23 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 8
  %_8.1.i.i.i.i = load i64, ptr %23, align 8, !alias.scope !1329, !noalias !1334
  %24 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 16
  %_9.0.i.i.i.i = load i64, ptr %24, align 8, !range !62, !alias.scope !1329, !noalias !1334, !noundef !48
  %25 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 24
  %_9.1.i.i.i.i = load i64, ptr %25, align 8, !alias.scope !1329, !noalias !1334
  %26 = getelementptr inbounds i8, ptr %writer.i.i, i64 52
  store i32 %_5.i.i.i.i, ptr %26, align 4, !alias.scope !1356, !noalias !1357
  %27 = getelementptr inbounds i8, ptr %writer.i.i, i64 48
  store i32 %_6.i.i.i.i, ptr %27, align 8, !alias.scope !1356, !noalias !1357
  %28 = getelementptr inbounds i8, ptr %writer.i.i, i64 56
  store i8 %_7.i.i.i.i, ptr %28, align 8, !alias.scope !1356, !noalias !1357
  store i64 %_8.0.i.i.i.i, ptr %writer.i.i, align 8, !alias.scope !1356, !noalias !1357
  %29 = getelementptr inbounds i8, ptr %writer.i.i, i64 8
  store i64 %_8.1.i.i.i.i, ptr %29, align 8, !alias.scope !1356, !noalias !1357
  %30 = getelementptr inbounds i8, ptr %writer.i.i, i64 16
  store i64 %_9.0.i.i.i.i, ptr %30, align 8, !alias.scope !1356, !noalias !1357
  %31 = getelementptr inbounds i8, ptr %writer.i.i, i64 24
  store i64 %_9.1.i.i.i.i, ptr %31, align 8, !alias.scope !1356, !noalias !1357
  %32 = getelementptr inbounds i8, ptr %writer.i.i, i64 32
  store ptr %slot.i.i, ptr %32, align 8, !alias.scope !1356, !noalias !1357
  %33 = getelementptr inbounds i8, ptr %writer.i.i, i64 40
  store ptr @vtable.6, ptr %33, align 8, !alias.scope !1356, !noalias !1357
  %_0.i19.i.i = call noundef zeroext i1 @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17hc3e5d5b2d0df035bE"(ptr noundef nonnull align 1 %slot.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !1358
  br i1 %_0.i19.i.i, label %bb51.i.i, label %bb15.i.i

bb15.i.i:                                         ; preds = %bb10.i.i
  %_0.i22.i.i = call noundef zeroext i1 @"_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17hc3e5d5b2d0df035bE"(ptr noundef nonnull align 1 %slot.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_556e4180596b5b612bb6ed6c0cbb55e1, i64 noundef 2) #61, !noalias !1361
  br i1 %_0.i22.i.i, label %bb51.i.i, label %bb20.i.i

bb20.i.i:                                         ; preds = %bb15.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !1364)
  %34 = getelementptr inbounds i8, ptr %value_fmt.1, i64 24
  %35 = load ptr, ptr %34, align 8, !invariant.load !48, !alias.scope !1364, !noalias !1367, !nonnull !48
  %_0.i23.i.i = call noundef zeroext i1 %35(ptr noundef nonnull align 1 %value_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %writer.i.i) #61, !noalias !1369
  br i1 %_0.i23.i.i, label %bb51.i.i, label %bb25.i.i

bb25.i.i:                                         ; preds = %bb20.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !1370)
  %_3.0.i24.i.i = load ptr, ptr %32, align 8, !alias.scope !1370, !noalias !1373, !nonnull !48, !align !63, !noundef !48
  %_3.1.i25.i.i = load ptr, ptr %33, align 8, !alias.scope !1370, !noalias !1373, !nonnull !48, !align !64, !noundef !48
  %36 = getelementptr inbounds i8, ptr %_3.1.i25.i.i, i64 24
  %37 = load ptr, ptr %36, align 8, !invariant.load !48, !noalias !1375, !nonnull !48
  %_0.i26.i.i = call noundef zeroext i1 %37(ptr noundef nonnull align 1 %_3.0.i24.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_f7ac0c356c6ac6fcd03badb685e09ca2, i64 noundef 2) #61, !noalias !1376
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !1290
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !1290
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !1290
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit"

bb51.i.i:                                         ; preds = %bb20.i.i, %bb15.i.i, %bb10.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !1290
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !1290
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !1290
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E.exit": ; preds = %bb51.i.i, %bb25.i.i, %bb3.i.i, %bb45.i.i, %bb40.i.i, %bb35.i.i, %bb29.i.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ true, %start ], [ true, %bb51.i.i ], [ %_0.i26.i.i, %bb25.i.i ], [ %_0.i13.i.i, %bb45.i.i ], [ true, %bb29.i.i ], [ true, %bb35.i.i ], [ true, %bb40.i.i ], [ true, %bb3.i.i ]
  %38 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %38, ptr %0, align 8
  %39 = getelementptr inbounds i8, ptr %self, i64 9
  store i8 1, ptr %39, align 1
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN106_$LT$core..iter..adapters..chain..Chain$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hba68d4cfe8819dafE"(ptr noalias nocapture noundef align 8 dereferenceable(80) %self, ptr noalias noundef align 8 dereferenceable(64) %0) unnamed_addr #2 {
start:
  %fold.i.i.i2 = alloca [8 x i8], align 8
  %fold.i.i.i = alloca [8 x i8], align 8
  %f = alloca [8 x i8], align 8
  store ptr %0, ptr %f, align 8
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %2 = load i8, ptr %1, align 8, !range !1377, !noundef !48
  %3 = icmp eq i8 %2, -126
  br i1 %3, label %bb9, label %bb1

bb1:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1378)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1381)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1384)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %fold.i.i.i), !noalias !1387
  store ptr %f, ptr %fold.i.i.i, align 8, !noalias !1390
  %4 = icmp eq i8 %2, -127
  br i1 %4, label %bb8.i.i.i, label %bb1.i.i.i

bb1.i.i.i:                                        ; preds = %bb1
  %_7.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha565da3dc3c45ecfE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i, ptr noalias noundef nonnull align 4 dereferenceable(12) %1) #61
  br i1 %_7.i.i.i, label %bb6, label %bb8.i.i.i

bb8.i.i.i:                                        ; preds = %bb1.i.i.i, %bb1
  %_15.sroa.4.0.self.sroa_idx.i.i.i = getelementptr inbounds i8, ptr %self, i64 41
  %_18.i.i.i = getelementptr inbounds i8, ptr %self, i64 64
  call void @llvm.experimental.noalias.scope.decl(metadata !1392)
  call void @llvm.experimental.noalias.scope.decl(metadata !1395)
  call void @llvm.experimental.noalias.scope.decl(metadata !1397)
  call void @llvm.experimental.noalias.scope.decl(metadata !1400)
  %5 = load i8, ptr %_18.i.i.i, align 8, !range !1377, !alias.scope !1402, !noalias !1403, !noundef !48
  %6 = icmp eq i8 %5, -126
  br i1 %6, label %bb13.i.i.i, label %bb1.i.i.i.i.i

bb1.i.i.i.i.i:                                    ; preds = %bb8.i.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !1406)
  call void @llvm.experimental.noalias.scope.decl(metadata !1409)
  %_5.sroa.7.0.self.sroa_idx.i.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 65
  store i8 -127, ptr %_18.i.i.i, align 8, !alias.scope !1411, !noalias !1421
  br label %bb1.i.i.i.i.i.i

bb1.i.i.i.i.i.i:                                  ; preds = %bb3.i.i.i.i.i.i, %bb1.i.i.i.i.i
  %_5.sroa.0.0.copyload13.i.i.i.i.i.i = phi i8 [ %5, %bb1.i.i.i.i.i ], [ -127, %bb3.i.i.i.i.i.i ]
  %.not.i.not.not.i.not.i.i.i.i = icmp eq i8 %_5.sroa.0.0.copyload13.i.i.i.i.i.i, -127
  br i1 %.not.i.not.not.i.not.i.i.i.i, label %bb13.i.i.i, label %bb3.i.i.i.i.i.i

bb3.i.i.i.i.i.i:                                  ; preds = %bb1.i.i.i.i.i.i
  store i8 %_5.sroa.0.0.copyload13.i.i.i.i.i.i, ptr %1, align 8, !alias.scope !1427, !noalias !1431
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(11) %_15.sroa.4.0.self.sroa_idx.i.i.i, ptr noundef nonnull align 1 dereferenceable(11) %_5.sroa.7.0.self.sroa_idx.i.i.i.i.i.i, i64 11, i1 false), !alias.scope !1434, !noalias !1435
  %_0.i.i.i.i.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha565da3dc3c45ecfE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i, ptr noalias noundef nonnull align 4 dereferenceable(12) %1) #61, !noalias !1436
  br i1 %_0.i.i.i.i.i.i.i, label %bb6, label %bb1.i.i.i.i.i.i

bb13.i.i.i:                                       ; preds = %bb1.i.i.i.i.i.i, %bb8.i.i.i
  store i8 -127, ptr %1, align 8, !alias.scope !1438, !noalias !1439
  %7 = getelementptr inbounds i8, ptr %self, i64 52
  %8 = load i8, ptr %7, align 4, !range !1440, !alias.scope !1438, !noalias !1439, !noundef !48
  %9 = icmp eq i8 %8, -127
  br i1 %9, label %bb5, label %bb17.i.i.i

bb17.i.i.i:                                       ; preds = %bb13.i.i.i
  %_29.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha565da3dc3c45ecfE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i, ptr noalias noundef nonnull align 4 dereferenceable(12) %7) #61
  br i1 %_29.i.i.i, label %bb6, label %bb5

bb9:                                              ; preds = %bb5, %start
  %10 = getelementptr inbounds i8, ptr %self, i64 28
  %11 = load i8, ptr %10, align 4, !range !1377, !noundef !48
  %12 = icmp eq i8 %11, -126
  br i1 %12, label %bb18, label %bb10

bb5:                                              ; preds = %bb17.i.i.i, %bb13.i.i.i
  store i8 -127, ptr %7, align 4, !alias.scope !1438, !noalias !1439
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %fold.i.i.i), !noalias !1387
  store i8 -126, ptr %1, align 8
  br label %bb9

bb6:                                              ; preds = %bb17.i.i.i, %bb3.i.i.i.i.i.i, %bb1.i.i.i
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %fold.i.i.i), !noalias !1387
  br label %bb18

bb18:                                             ; preds = %bb14, %bb13, %bb6, %bb9
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb14 ], [ false, %bb13 ], [ true, %bb6 ], [ false, %bb9 ]
  ret i1 %_0.sroa.0.0.off0

bb10:                                             ; preds = %bb9
  %_21 = load ptr, ptr %f, align 8, !nonnull !48, !align !64, !noundef !48
  call void @llvm.experimental.noalias.scope.decl(metadata !1441)
  call void @llvm.experimental.noalias.scope.decl(metadata !1444)
  call void @llvm.experimental.noalias.scope.decl(metadata !1447)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %fold.i.i.i2), !noalias !1450
  store ptr %_21, ptr %fold.i.i.i2, align 8, !noalias !1453
  %13 = getelementptr inbounds i8, ptr %self, i64 16
  %14 = load i8, ptr %13, align 8, !range !1440, !alias.scope !1455, !noalias !1456, !noundef !48
  %15 = icmp eq i8 %14, -127
  br i1 %15, label %bb8.i.i.i5, label %bb1.i.i.i3

bb1.i.i.i3:                                       ; preds = %bb10
  %_7.i.i.i4 = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h5d402b3333cc66b9E"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i2, ptr noalias noundef nonnull align 4 dereferenceable(12) %13) #61
  br i1 %_7.i.i.i4, label %bb14, label %bb8.i.i.i5

bb8.i.i.i5:                                       ; preds = %bb1.i.i.i3, %bb10
  store i8 -127, ptr %13, align 8, !alias.scope !1455, !noalias !1456
  %16 = load ptr, ptr %self, align 8, !alias.scope !1457, !noalias !1462, !noundef !48
  %17 = icmp eq ptr %16, null
  br i1 %17, label %bb13.i.i.i6, label %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E.exit.i.i.i"

"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E.exit.i.i.i": ; preds = %bb8.i.i.i5
  %_7.i.i.i.i.i = call noundef zeroext i1 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17ha6ffeef321701a1dE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i2, ptr noalias noundef nonnull align 4 dereferenceable(12) %13) #61
  br i1 %_7.i.i.i.i.i, label %bb14, label %bb13.i.i.i6

bb13.i.i.i6:                                      ; preds = %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E.exit.i.i.i", %bb8.i.i.i5
  store i8 -127, ptr %13, align 8, !alias.scope !1455, !noalias !1456
  %18 = load i8, ptr %10, align 4, !range !1440, !alias.scope !1455, !noalias !1456, !noundef !48
  %19 = icmp eq i8 %18, -127
  br i1 %19, label %bb13, label %bb17.i.i.i7

bb17.i.i.i7:                                      ; preds = %bb13.i.i.i6
  %_29.i.i.i8 = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h5d402b3333cc66b9E"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i2, ptr noalias noundef nonnull align 4 dereferenceable(12) %10) #61
  br i1 %_29.i.i.i8, label %bb14, label %bb13

bb13:                                             ; preds = %bb17.i.i.i7, %bb13.i.i.i6
  store i8 -127, ptr %10, align 4, !alias.scope !1455, !noalias !1456
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %fold.i.i.i2), !noalias !1450
  br label %bb18

bb14:                                             ; preds = %bb17.i.i.i7, %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E.exit.i.i.i", %bb1.i.i.i3
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %fold.i.i.i2), !noalias !1450
  br label %bb18
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha565da3dc3c45ecfE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %_1, ptr noalias nocapture noundef align 4 dereferenceable(12) %iter) unnamed_addr #8 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1467)
  %_3.i.i.i = load ptr, ptr %_1, align 8, !alias.scope !1467, !noalias !1470, !nonnull !48, !align !64
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %0 = tail call fastcc noundef i32 @"_ZN82_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1a3cb090af393916E"(ptr noalias noundef nonnull align 4 dereferenceable(12) %iter) #61, !range !190, !noalias !1467
  %.not.i.not = icmp ne i32 %0, 1114112
  br i1 %.not.i.not, label %bb3.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h91d8219346482b86E.exit

bb3.i:                                            ; preds = %bb1.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1472)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1475)
  %_3.i.i.i.i.i = load ptr, ptr %_3.i.i.i, align 8, !alias.scope !1478, !noalias !1479, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1484)
  %1 = getelementptr inbounds i8, ptr %_3.i.i.i.i.i, i64 32
  %_3.0.i.i.i.i.i.i = load ptr, ptr %1, align 8, !alias.scope !1484, !noalias !1487, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.i.i.i.i.i, i64 40
  %_3.1.i.i.i.i.i.i = load ptr, ptr %2, align 8, !alias.scope !1484, !noalias !1487, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i.i.i.i.i.i, i64 32
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !1488, !nonnull !48
  %_0.i.i.i.i.i.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i.i.i.i.i.i, i32 noundef %0) #61, !noalias !1488
  br i1 %_0.i.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h91d8219346482b86E.exit, label %bb1.i

_ZN4core4iter6traits8iterator8Iterator8try_fold17h91d8219346482b86E.exit: ; preds = %bb3.i, %bb1.i
  ret i1 %.not.i.not
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h5d402b3333cc66b9E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %_1, ptr noalias nocapture noundef align 4 dereferenceable(12) %iter) unnamed_addr #8 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1489)
  %_3.i.i.i.i = load ptr, ptr %_1, align 8, !alias.scope !1489, !noalias !1492, !nonnull !48, !align !64
  %0 = getelementptr inbounds i8, ptr %_3.i.i.i.i, i64 32
  %1 = getelementptr inbounds i8, ptr %_3.i.i.i.i, i64 40
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %2 = tail call fastcc noundef i32 @"_ZN82_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1a3cb090af393916E"(ptr noalias noundef nonnull align 4 dereferenceable(12) %iter) #61, !range !190, !noalias !1489
  %.not.i.not = icmp ne i32 %2, 1114112
  br i1 %.not.i.not, label %bb3.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h303bc4205ce6491aE.exit

bb3.i:                                            ; preds = %bb1.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1494)
  %_3.0.i.i.i.i.i = load ptr, ptr %0, align 8, !alias.scope !1494, !noalias !1497, !nonnull !48, !align !63, !noundef !48
  %_3.1.i.i.i.i.i = load ptr, ptr %1, align 8, !alias.scope !1494, !noalias !1497, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i.i.i.i.i, i64 32
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !1504, !nonnull !48
  %_0.i.i.i.i.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i.i.i.i.i, i32 noundef %2) #61, !noalias !1504
  br i1 %_0.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h303bc4205ce6491aE.exit, label %bb1.i

_ZN4core4iter6traits8iterator8Iterator8try_fold17h303bc4205ce6491aE.exit: ; preds = %bb3.i, %bb1.i
  ret i1 %.not.i.not
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17ha6ffeef321701a1dE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %g.0, ptr noalias nocapture noundef align 4 dereferenceable(12) %g.1) unnamed_addr #2 {
start:
  %_5.i.i = alloca [12 x i8], align 4
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %0 = tail call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !1505
  %.not.i.not = icmp ne i32 %0, 1114112
  br i1 %.not.i.not, label %bb3.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17hed3fe1f0375f2091E.exit

bb3.i:                                            ; preds = %bb1.i
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_5.i.i), !noalias !1508
  call fastcc void @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$16escape_debug_ext17hd5e4279b87b99593E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %_5.i.i, i32 noundef %0, i24 65792) #61, !noalias !1508
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1512)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %g.1, ptr noundef nonnull align 4 dereferenceable(12) %_5.i.i, i64 12, i1 false), !alias.scope !1515, !noalias !1517
  %1 = load i8, ptr %g.1, align 4, !range !1440, !alias.scope !1520, !noalias !1523, !noundef !48
  %2 = icmp ne i8 %1, -127
  tail call void @llvm.assume(i1 %2)
  %_0.i.i.i = tail call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h5d402b3333cc66b9E"(ptr noalias noundef nonnull align 8 dereferenceable(8) %g.0, ptr noalias noundef nonnull align 4 dereferenceable(12) %g.1) #61, !noalias !1525
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_5.i.i), !noalias !1508
  br i1 %_0.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17hed3fe1f0375f2091E.exit, label %bb1.i

_ZN4core4iter6traits8iterator8Iterator8try_fold17hed3fe1f0375f2091E.exit: ; preds = %bb3.i, %bb1.i
  ret i1 %.not.i.not
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc void @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$16escape_debug_ext17hd5e4279b87b99593E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 4 dereferenceable(12) %_0, i32 noundef %self, i24 %0) unnamed_addr #8 {
start:
  switch i32 %self, label %bb13 [
    i32 0, label %bb2
    i32 9, label %bb3
    i32 13, label %bb4
    i32 10, label %bb5
    i32 92, label %bb6
    i32 34, label %bb7
    i32 39, label %bb10
  ]

bb13:                                             ; preds = %bb10, %bb7, %start
  %1 = and i24 %0, 1
  %_5.not = icmp ne i24 %1, 0
  %_2.i.i = icmp ugt i32 %self, 767
  %or.cond = and i1 %_2.i.i, %_5.not
  br i1 %or.cond, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$20is_grapheme_extended17ha543a4858945e17bE.exit", label %bb1

bb2:                                              ; preds = %start
  store i8 92, ptr %_0, align 4, !alias.scope !1526
  %_2.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 48, ptr %_2.sroa.4.0._0.sroa_idx.i, align 1, !alias.scope !1526
  %_2.sroa.5.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i, align 2, !alias.scope !1526
  %_2.sroa.6.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i, align 2, !alias.scope !1526
  %_2.sroa.7.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i, align 1, !alias.scope !1526
  br label %bb22

bb3:                                              ; preds = %start
  store i8 92, ptr %_0, align 4, !alias.scope !1529
  %_2.sroa.4.0._0.sroa_idx.i1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 116, ptr %_2.sroa.4.0._0.sroa_idx.i1, align 1, !alias.scope !1529
  %_2.sroa.5.0._0.sroa_idx.i2 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i2, align 2, !alias.scope !1529
  %_2.sroa.6.0._0.sroa_idx.i3 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i3, align 2, !alias.scope !1529
  %_2.sroa.7.0._0.sroa_idx.i4 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i4, align 1, !alias.scope !1529
  br label %bb22

bb4:                                              ; preds = %start
  store i8 92, ptr %_0, align 4, !alias.scope !1532
  %_2.sroa.4.0._0.sroa_idx.i5 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 114, ptr %_2.sroa.4.0._0.sroa_idx.i5, align 1, !alias.scope !1532
  %_2.sroa.5.0._0.sroa_idx.i6 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i6, align 2, !alias.scope !1532
  %_2.sroa.6.0._0.sroa_idx.i7 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i7, align 2, !alias.scope !1532
  %_2.sroa.7.0._0.sroa_idx.i8 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i8, align 1, !alias.scope !1532
  br label %bb22

bb5:                                              ; preds = %start
  store i8 92, ptr %_0, align 4, !alias.scope !1535
  %_2.sroa.4.0._0.sroa_idx.i9 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 110, ptr %_2.sroa.4.0._0.sroa_idx.i9, align 1, !alias.scope !1535
  %_2.sroa.5.0._0.sroa_idx.i10 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i10, align 2, !alias.scope !1535
  %_2.sroa.6.0._0.sroa_idx.i11 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i11, align 2, !alias.scope !1535
  %_2.sroa.7.0._0.sroa_idx.i12 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i12, align 1, !alias.scope !1535
  br label %bb22

bb6:                                              ; preds = %start
  store i8 92, ptr %_0, align 4, !alias.scope !1538
  %_2.sroa.4.0._0.sroa_idx.i13 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 92, ptr %_2.sroa.4.0._0.sroa_idx.i13, align 1, !alias.scope !1538
  %_2.sroa.5.0._0.sroa_idx.i14 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i14, align 2, !alias.scope !1538
  %_2.sroa.6.0._0.sroa_idx.i15 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i15, align 2, !alias.scope !1538
  %_2.sroa.7.0._0.sroa_idx.i16 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i16, align 1, !alias.scope !1538
  br label %bb22

bb7:                                              ; preds = %start
  %2 = and i24 %0, 65536
  %_3.not = icmp eq i24 %2, 0
  br i1 %_3.not, label %bb13, label %bb8

bb10:                                             ; preds = %start
  %3 = and i24 %0, 256
  %_4.not = icmp eq i24 %3, 0
  br i1 %_4.not, label %bb13, label %bb11

bb22:                                             ; preds = %bb20, %bb21, %bb16, %bb11, %bb8, %bb6, %bb5, %bb4, %bb3, %bb2
  ret void

bb8:                                              ; preds = %bb7
  store i8 92, ptr %_0, align 4, !alias.scope !1541
  %_2.sroa.4.0._0.sroa_idx.i17 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 34, ptr %_2.sroa.4.0._0.sroa_idx.i17, align 1, !alias.scope !1541
  %_2.sroa.5.0._0.sroa_idx.i18 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i18, align 2, !alias.scope !1541
  %_2.sroa.6.0._0.sroa_idx.i19 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i19, align 2, !alias.scope !1541
  %_2.sroa.7.0._0.sroa_idx.i20 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i20, align 1, !alias.scope !1541
  br label %bb22

bb11:                                             ; preds = %bb10
  store i8 92, ptr %_0, align 4, !alias.scope !1544
  %_2.sroa.4.0._0.sroa_idx.i21 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 39, ptr %_2.sroa.4.0._0.sroa_idx.i21, align 1, !alias.scope !1544
  %_2.sroa.5.0._0.sroa_idx.i22 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i22, align 2, !alias.scope !1544
  %_2.sroa.6.0._0.sroa_idx.i23 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i23, align 2, !alias.scope !1544
  %_2.sroa.7.0._0.sroa_idx.i24 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i24, align 1, !alias.scope !1544
  br label %bb22

"_ZN4core4char7methods22_$LT$impl$u20$char$GT$20is_grapheme_extended17ha543a4858945e17bE.exit": ; preds = %bb13
  %4 = tail call noundef zeroext i1 @_ZN4core7unicode12unicode_data15grapheme_extend11lookup_slow17h0eca09291b25d3f5E(i32 noundef %self) #61
  br i1 %4, label %bb16, label %bb1

bb1:                                              ; preds = %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$20is_grapheme_extended17ha543a4858945e17bE.exit", %bb13
  %_7 = tail call noundef zeroext i1 @_ZN4core7unicode9printable12is_printable17hab74d929b4da7a8eE(i32 noundef %self) #61
  br i1 %_7, label %bb20, label %bb21

bb16:                                             ; preds = %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$20is_grapheme_extended17ha543a4858945e17bE.exit"
  tail call void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$7unicode17h16671d5888445ce7E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_0, i32 noundef %self) #61
  br label %bb22

bb21:                                             ; preds = %bb1
  tail call void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$7unicode17h16671d5888445ce7E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_0, i32 noundef %self) #61
  br label %bb22

bb20:                                             ; preds = %bb1
  store i8 -128, ptr %_0, align 4, !alias.scope !1547
  %_2.sroa.41.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 4
  store i32 %self, ptr %_2.sroa.41.0._0.sroa_idx.i, align 4, !alias.scope !1547
  br label %bb22
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data15grapheme_extend11lookup_slow17h0eca09291b25d3f5E(i32 noundef %c) unnamed_addr #2 {
start:
  %0 = shl i32 %c, 11
  br label %bb1.i.i

bb1.i.i:                                          ; preds = %bb16.i.i, %start
  %right.sroa.0.0.i.i = phi i64 [ 33, %start ], [ %_20.sroa.0.0.i.i, %bb16.i.i ]
  %left.sroa.0.0.i.i = phi i64 [ 0, %start ], [ %_17.sroa.0.0.i.i, %bb16.i.i ]
  %size.sroa.0.0.i.i = phi i64 [ 33, %start ], [ %2, %bb16.i.i ]
  %_6.i.i = icmp ult i64 %left.sroa.0.0.i.i, %right.sroa.0.0.i.i
  br i1 %_6.i.i, label %bb2.i.i, label %bb17.i.i

bb17.i.i:                                         ; preds = %bb1.i.i
  %_31.i.i = icmp ult i64 %left.sroa.0.0.i.i, 34
  tail call void @llvm.assume(i1 %_31.i.i)
  br label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E.exit"

bb2.i.i:                                          ; preds = %bb1.i.i
  %_119.i.i = lshr i64 %size.sroa.0.0.i.i, 1
  %mid.i.i = add i64 %_119.i.i, %left.sroa.0.0.i.i
  %_6.i.i.i.i = icmp ult i64 %mid.i.i, 33
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr @_ZN4core7unicode12unicode_data15grapheme_extend17SHORT_OFFSET_RUNS17haebbdbe6e733ff5eE, i64 %mid.i.i
  %_3.i.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !alias.scope !1550, !noalias !1557, !noundef !48
  %_0.i.i.i.i.i.i = shl i32 %_3.i.i.i.i.i, 11
  %.not.i.i.not.i.i = icmp eq i32 %_0.i.i.i.i.i.i, %0
  br i1 %.not.i.i.not.i.i, label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E.exit", label %bb16.i.i

bb16.i.i:                                         ; preds = %bb2.i.i
  %.not.not.i.i = icmp ult i32 %_0.i.i.i.i.i.i, %0
  %_0.i12.i.i = icmp ugt i32 %_0.i.i.i.i.i.i, %0
  %_20.sroa.0.0.i.i = select i1 %_0.i12.i.i, i64 %mid.i.i, i64 %right.sroa.0.0.i.i
  %1 = add nuw nsw i64 %mid.i.i, 1
  %_17.sroa.0.0.i.i = select i1 %.not.not.i.i, i64 %1, i64 %left.sroa.0.0.i.i
  %2 = sub i64 %_20.sroa.0.0.i.i, %_17.sroa.0.0.i.i
  br label %bb1.i.i

"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E.exit": ; preds = %bb2.i.i, %bb17.i.i
  %_0.sroa.3.0.i.i = phi i64 [ %left.sroa.0.0.i.i, %bb17.i.i ], [ %mid.i.i, %bb2.i.i ]
  %3 = zext i1 %_6.i.i to i64
  %spec.select = add nuw nsw i64 %_0.sroa.3.0.i.i, %3
  %_15.i = icmp ult i64 %spec.select, 33
  br i1 %_15.i, label %bb6.i, label %panic.i

bb6.i:                                            ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E.exit"
  %4 = getelementptr [33 x i32], ptr @_ZN4core7unicode12unicode_data15grapheme_extend17SHORT_OFFSET_RUNS17haebbdbe6e733ff5eE, i64 0, i64 %spec.select
  %_13.i = load i32, ptr %4, align 4, !noundef !48
  %_2.i = lshr i32 %_13.i, 21
  %_0.i1 = zext nneg i32 %_2.i to i64
  %_3.i.i.not = icmp eq i64 %spec.select, 32
  %_0.i.i.i.i = getelementptr i32, ptr %4, i64 1
  %5 = icmp eq ptr %_0.i.i.i.i, null
  %6 = or i1 %_3.i.i.not, %5
  br i1 %6, label %bb12.i, label %bb9.i

panic.i:                                          ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E.exit"
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %spec.select, i64 noundef 33, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fa34182c4378ae76afa3b6bd10a967c) #62
  unreachable

bb9.i:                                            ; preds = %bb6.i
  %_23.i = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_2.i2 = lshr i32 %_23.i, 21
  %_0.i3 = zext nneg i32 %_2.i2 to i64
  br label %bb12.i

bb12.i:                                           ; preds = %bb9.i, %bb6.i
  %.pn.i = phi i64 [ %_0.i3, %bb9.i ], [ 727, %bb6.i ]
  %_3.i.not = icmp eq i64 %spec.select, 0
  br i1 %_3.i.not, label %8, label %"_ZN4core6option15Option$LT$T$GT$3map17h3573f0dfa0168f62E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17h3573f0dfa0168f62E.exit": ; preds = %bb12.i
  %_4.i = add nsw i64 %spec.select, -1
  %7 = getelementptr inbounds [33 x i32], ptr @_ZN4core7unicode12unicode_data15grapheme_extend17SHORT_OFFSET_RUNS17haebbdbe6e733ff5eE, i64 0, i64 %_4.i
  %_3.i.i5 = load i32, ptr %7, align 4, !noundef !48
  %_0.i.i.i = and i32 %_3.i.i5, 2097151
  br label %8

8:                                                ; preds = %"_ZN4core6option15Option$LT$T$GT$3map17h3573f0dfa0168f62E.exit", %bb12.i
  %9 = phi i32 [ %_0.i.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17h3573f0dfa0168f62E.exit" ], [ 0, %bb12.i ]
  %total.i = sub i32 %c, %9
  %10 = xor i64 %_0.i1, -1
  %_37.i = add nsw i64 %.pn.i, %10
  %11 = add nsw i64 %.pn.i, -1
  %umax = tail call i64 @llvm.umax.i64(i64 %_0.i1, i64 727)
  %12 = sub nsw i64 %umax, %_0.i1
  br label %bb17.i

bb17.i:                                           ; preds = %bb22.i, %8
  %iter.i.sroa.0.0 = phi i64 [ 0, %8 ], [ %_0.i.i.i.i13, %bb22.i ]
  %offset_idx.sroa.0.0.i = phi i64 [ %_0.i1, %8 ], [ %15, %bb22.i ]
  %prefix_sum.sroa.0.0.i = phi i32 [ 0, %8 ], [ %14, %bb22.i ]
  %exitcond.not = icmp eq i64 %iter.i.sroa.0.0, %_37.i
  br i1 %exitcond.not, label %_ZN4core7unicode12unicode_data11skip_search17h21e56b5577e9297dE.exit, label %bb19.i

bb19.i:                                           ; preds = %bb17.i
  %_0.i.i.i.i13 = add nuw nsw i64 %iter.i.sroa.0.0, 1
  %exitcond28.not = icmp eq i64 %iter.i.sroa.0.0, %12
  br i1 %exitcond28.not, label %panic2.i, label %bb20.i

bb20.i:                                           ; preds = %bb19.i
  %13 = getelementptr inbounds [727 x i8], ptr @_ZN4core7unicode12unicode_data15grapheme_extend7OFFSETS17hc3ebaa5fde6ce1edE, i64 0, i64 %offset_idx.sroa.0.0.i
  %offset.i = load i8, ptr %13, align 1, !noundef !48
  %_46.i = zext i8 %offset.i to i32
  %14 = add i32 %prefix_sum.sroa.0.0.i, %_46.i
  %_47.i = icmp ugt i32 %14, %total.i
  br i1 %_47.i, label %_ZN4core7unicode12unicode_data11skip_search17h21e56b5577e9297dE.exit, label %bb22.i

panic2.i:                                         ; preds = %bb19.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %umax, i64 noundef 727, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f6cbc48f19b9185617d8564d3b27f1cb) #62
  unreachable

bb22.i:                                           ; preds = %bb20.i
  %15 = add nuw nsw i64 %offset_idx.sroa.0.0.i, 1
  br label %bb17.i

_ZN4core7unicode12unicode_data11skip_search17h21e56b5577e9297dE.exit: ; preds = %bb20.i, %bb17.i
  %offset_idx.sroa.0.0.i.lcssa = phi i64 [ %11, %bb17.i ], [ %offset_idx.sroa.0.0.i, %bb20.i ]
  %_49.i = and i64 %offset_idx.sroa.0.0.i.lcssa, 1
  %_0.i = icmp ne i64 %_49.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode9printable12is_printable17hab74d929b4da7a8eE(i32 noundef %x) unnamed_addr #2 {
start:
  %lower = trunc i32 %x to i16
  %_4 = icmp ult i32 %x, 32
  br i1 %_4, label %bb44, label %bb2

bb2:                                              ; preds = %start
  %_5 = icmp ult i32 %x, 127
  br i1 %_5, label %bb44, label %bb4

bb4:                                              ; preds = %bb2
  %_6 = icmp ult i32 %x, 65536
  br i1 %_6, label %bb5, label %bb6

bb6:                                              ; preds = %bb4
  %_7 = icmp ult i32 %x, 131072
  br i1 %_7, label %bb7, label %bb8

bb5:                                              ; preds = %bb4
  %0 = tail call fastcc noundef zeroext i1 @_ZN4core7unicode9printable5check17hfd282d96dd8c34f4E(i16 noundef %lower, ptr noalias noundef nonnull readonly align 1 @alloc_db82d5d0e954fd39baf5dc26c07610d1, i64 noundef 40, ptr noalias noundef nonnull readonly align 1 @alloc_3a44d7015b20f80cf881477aec083a7a, i64 noundef 288, ptr noalias noundef nonnull readonly align 1 @alloc_5f398ec2968cd2c0203c74444a6f395b, i64 noundef 301) #61
  br label %bb44

bb8:                                              ; preds = %bb6
  %1 = and i32 %x, -32
  %or.cond = icmp eq i32 %1, 173792
  %2 = add i32 %x, -177978
  %or.cond1 = icmp ult i32 %2, 6
  %or.cond10 = or i1 %or.cond, %or.cond1
  %3 = and i32 %x, -2
  %or.cond2 = icmp eq i32 %3, 178206
  %or.cond11 = or i1 %or.cond2, %or.cond10
  %4 = add i32 %x, -183970
  %or.cond3 = icmp ult i32 %4, 14
  %or.cond12 = or i1 %or.cond3, %or.cond11
  %5 = add i32 %x, -191457
  %or.cond4 = icmp ult i32 %5, 15
  %or.cond13 = or i1 %or.cond4, %or.cond12
  %6 = add i32 %x, -192094
  %or.cond5 = icmp ult i32 %6, 2466
  %or.cond14 = or i1 %or.cond5, %or.cond13
  %7 = add i32 %x, -195102
  %or.cond6 = icmp ult i32 %7, 1506
  %or.cond15 = or i1 %or.cond6, %or.cond14
  %8 = add i32 %x, -201547
  %or.cond7 = icmp ult i32 %8, 5
  %or.cond16 = or i1 %or.cond7, %or.cond15
  %9 = add i32 %x, -205744
  %or.cond8 = icmp ult i32 %9, 712016
  %or.cond17 = or i1 %or.cond8, %or.cond16
  br i1 %or.cond17, label %bb44, label %bb35

bb7:                                              ; preds = %bb6
  %10 = tail call fastcc noundef zeroext i1 @_ZN4core7unicode9printable5check17hfd282d96dd8c34f4E(i16 noundef %lower, ptr noalias noundef nonnull readonly align 1 @alloc_57f175ed8cd134c1a5a814e01f206d86, i64 noundef 44, ptr noalias noundef nonnull readonly align 1 @alloc_367d6ad8527866199c8dbbd88c1ec1a5, i64 noundef 196, ptr noalias noundef nonnull readonly align 1 @alloc_cdd0bb181e1538c29976fa4eca27c577, i64 noundef 450) #61
  br label %bb44

bb35:                                             ; preds = %bb8
  %11 = add i32 %x, -1114112
  %or.cond9 = icmp ult i32 %11, -196112
  br label %bb44

bb44:                                             ; preds = %bb35, %bb7, %bb8, %bb5, %bb2, %start
  %_0.sroa.0.0.shrunk = phi i1 [ %0, %bb5 ], [ %10, %bb7 ], [ false, %start ], [ true, %bb2 ], [ false, %bb8 ], [ %or.cond9, %bb35 ]
  ret i1 %_0.sroa.0.0.shrunk
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$7unicode17h16671d5888445ce7E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 1 dereferenceable(12) %_0, i32 noundef %c) unnamed_addr #2 {
start:
  %_4 = alloca [12 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_4)
  call void @_ZN4core6escape14escape_unicode17h323235ab8d763576E(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_4, i32 noundef %c) #61
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(10) %_0, ptr noundef nonnull align 1 dereferenceable(10) %_4, i64 10, i1 false)
  %0 = getelementptr inbounds i8, ptr %_4, i64 10
  %range.0 = load i8, ptr %0, align 1, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_4, i64 11
  %range.1 = load i8, ptr %1, align 1, !noundef !48
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_4)
  %2 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 %range.0, ptr %2, align 1
  %3 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 %range.1, ptr %3, align 1
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core6escape14escape_unicode17h323235ab8d763576E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 1 dereferenceable(12) %_0, i32 noundef %c) unnamed_addr #2 {
start:
  %output = alloca [10 x i8], align 1
  %_7 = or i32 %c, 1
  %0 = tail call noundef i32 @llvm.ctlz.i32(i32 %_7, i1 true), !range !1563
  %1 = lshr i32 %0, 2
  %_4 = zext nneg i32 %1 to i64
  %start2 = add nsw i64 %_4, -2
  call void @llvm.lifetime.start.p0(i64 10, ptr nonnull %output)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(10) %output, i8 0, i64 3, i1 false)
  %_13 = lshr i32 %c, 20
  %_12 = and i32 %_13, 15
  %_11 = zext nneg i32 %_12 to i64
  %2 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_11
  %_9 = load i8, ptr %2, align 1, !range !834, !noundef !48
  %3 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 3
  store i8 %_9, ptr %3, align 1
  %_19 = lshr i32 %c, 16
  %_18 = and i32 %_19, 15
  %_17 = zext nneg i32 %_18 to i64
  %4 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_17
  %_16 = load i8, ptr %4, align 1, !range !834, !noundef !48
  %5 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 4
  store i8 %_16, ptr %5, align 1
  %_25 = lshr i32 %c, 12
  %_24 = and i32 %_25, 15
  %_23 = zext nneg i32 %_24 to i64
  %6 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_23
  %_22 = load i8, ptr %6, align 1, !range !834, !noundef !48
  %7 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 5
  store i8 %_22, ptr %7, align 1
  %_31 = lshr i32 %c, 8
  %_30 = and i32 %_31, 15
  %_29 = zext nneg i32 %_30 to i64
  %8 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_29
  %_28 = load i8, ptr %8, align 1, !range !834, !noundef !48
  %9 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 6
  store i8 %_28, ptr %9, align 1
  %_37 = lshr i32 %c, 4
  %_36 = and i32 %_37, 15
  %_35 = zext nneg i32 %_36 to i64
  %10 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_35
  %_34 = load i8, ptr %10, align 1, !range !834, !noundef !48
  %11 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 7
  store i8 %_34, ptr %11, align 1
  %_42 = and i32 %c, 15
  %_41 = zext nneg i32 %_42 to i64
  %12 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_41
  %_40 = load i8, ptr %12, align 1, !range !834, !noundef !48
  %13 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 8
  store i8 %_40, ptr %13, align 1
  %14 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 9
  store i8 125, ptr %14, align 1
  %_46 = icmp ult i64 %start2, 10
  br i1 %_46, label %bb16, label %panic8

bb16:                                             ; preds = %start
  %15 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 %start2
  store i8 92, ptr %15, align 1
  %_47 = add nsw i64 %_4, -1
  %16 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 %_47
  store i8 117, ptr %16, align 1
  %17 = getelementptr inbounds [10 x i8], ptr %output, i64 0, i64 %_4
  store i8 123, ptr %17, align 1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(10) %_0, ptr noundef nonnull align 1 dereferenceable(10) %output, i64 10, i1 false)
  %_53 = trunc i64 %start2 to i8
  %18 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 %_53, ptr %18, align 1
  %19 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 10, ptr %19, align 1
  call void @llvm.lifetime.end.p0(i64 10, ptr nonnull %output)
  ret void

panic8:                                           ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %start2, i64 noundef 10, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9e9eeecc527103059a751895a76ecbe1) #62
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #1

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core7unicode9printable5check17hfd282d96dd8c34f4E(i16 noundef %x, ptr noalias noundef nonnull readonly align 1 %singletonuppers.0, i64 noundef %singletonuppers.1, ptr noalias noundef nonnull readonly align 1 %singletonlowers.0, i64 noundef %singletonlowers.1, ptr noalias noundef nonnull readonly align 1 %normal.0, i64 noundef %normal.1) unnamed_addr #2 {
start:
  %_6 = lshr i16 %x, 8
  %xupper = trunc i16 %_6 to i8
  %_0.i.i.i.i = getelementptr inbounds { i8, i8 }, ptr %singletonuppers.0, i64 %singletonuppers.1
  %_29 = trunc i16 %x to i8
  br label %bb2

bb2:                                              ; preds = %bb2.backedge, %start
  %iter.sroa.0.0 = phi ptr [ %singletonuppers.0, %start ], [ %_3.i.i.i.i, %bb2.backedge ]
  %lowerstart.sroa.0.0 = phi i64 [ 0, %start ], [ %lowerend, %bb2.backedge ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb19, label %bb5

bb19:                                             ; preds = %bb15, %bb2
  %0 = zext i16 %x to i32
  %_0.i.i.i = getelementptr inbounds i8, ptr %normal.0, i64 %normal.1
  br label %bb22

bb5:                                              ; preds = %bb2
  %_3.i.i.i.i = getelementptr inbounds { i8, i8 }, ptr %iter.sroa.0.0, i64 1
  %upper = load i8, ptr %iter.sroa.0.0, align 1, !noundef !48
  %1 = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 1
  %lowercount = load i8, ptr %1, align 1, !noundef !48
  %_17 = zext i8 %lowercount to i64
  %lowerend = add i64 %lowerstart.sroa.0.0, %_17
  %_18 = icmp eq i8 %upper, %xupper
  br i1 %_18, label %bb6, label %bb15

bb15:                                             ; preds = %bb5
  %_30 = icmp ugt i8 %upper, %xupper
  br i1 %_30, label %bb19, label %bb2.backedge

bb2.backedge:                                     ; preds = %bb9, %bb15
  br label %bb2

bb6:                                              ; preds = %bb5
  %_3.i = icmp ugt i64 %lowerstart.sroa.0.0, %lowerend
  br i1 %_3.i, label %bb1.i, label %bb2.i6

bb2.i6:                                           ; preds = %bb6
  %_7.i = icmp ugt i64 %lowerend, %singletonlowers.1
  br i1 %_7.i, label %bb3.i, label %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit"

bb1.i:                                            ; preds = %bb6
  tail call void @_ZN4core5slice5index22slice_index_order_fail17hc1c530795a95ae96E(i64 noundef %lowerstart.sroa.0.0, i64 noundef %lowerend, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f62a9054eb89b27a5100a4ab323f334d) #62, !noalias !1564
  unreachable

bb3.i:                                            ; preds = %bb2.i6
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %lowerend, i64 noundef %singletonlowers.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f62a9054eb89b27a5100a4ab323f334d) #62, !noalias !1564
  unreachable

"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit": ; preds = %bb2.i6
  %_0.i.i7 = getelementptr inbounds i8, ptr %singletonlowers.0, i64 %lowerstart.sroa.0.0
  %_0.i.i.i.i8 = getelementptr inbounds i8, ptr %_0.i.i7, i64 %_17
  br label %bb9

bb22:                                             ; preds = %bb31, %bb19
  %normal.sroa.0.0 = phi ptr [ %normal.0, %bb19 ], [ %normal.sroa.0.3, %bb31 ]
  %x2.sroa.0.0 = phi i32 [ %0, %bb19 ], [ %5, %bb31 ]
  %current.sroa.0.0.off0 = phi i1 [ true, %bb19 ], [ %6, %bb31 ]
  %_0.i.i.i9.not.not = icmp eq ptr %normal.sroa.0.0, %_0.i.i.i
  br i1 %_0.i.i.i9.not.not, label %bb33, label %bb24

bb24:                                             ; preds = %bb22
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %normal.sroa.0.0, i64 1
  %_0.i.i1.i = load i8, ptr %normal.sroa.0.0, align 1, !alias.scope !1567, !noalias !1572, !noundef !48
  %2 = icmp sgt i8 %_0.i.i1.i, -1
  br i1 %2, label %bb28, label %bb25

bb28:                                             ; preds = %bb24
  %3 = zext nneg i8 %_0.i.i1.i to i32
  br label %bb29

bb25:                                             ; preds = %bb24
  %_0.i.i.i12.not = icmp eq ptr %_3.i.i.i.i.i, %_0.i.i.i
  br i1 %_0.i.i.i12.not, label %bb2.i, label %"_ZN4core6option15Option$LT$T$GT$6unwrap17h451a3b6b19b36f6fE.exit"

bb2.i:                                            ; preds = %bb25
  tail call void @_ZN4core6option13unwrap_failed17h017b7c5fa9268b40E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fab913473547b7afbc1627f483c3674a) #62
  unreachable

"_ZN4core6option15Option$LT$T$GT$6unwrap17h451a3b6b19b36f6fE.exit": ; preds = %bb25
  %_43 = and i8 %_0.i.i1.i, 127
  %_42 = zext nneg i8 %_43 to i32
  %_41 = shl nuw nsw i32 %_42, 8
  %_3.i.i.i.i.i15 = getelementptr inbounds i8, ptr %normal.sroa.0.0, i64 2
  %_0.i.i1.i16 = load i8, ptr %_3.i.i.i.i.i, align 1, !alias.scope !1575, !noalias !1580, !noundef !48
  %_44 = zext i8 %_0.i.i1.i16 to i32
  %4 = or disjoint i32 %_41, %_44
  br label %bb29

bb29:                                             ; preds = %"_ZN4core6option15Option$LT$T$GT$6unwrap17h451a3b6b19b36f6fE.exit", %bb28
  %normal.sroa.0.3 = phi ptr [ %_3.i.i.i.i.i, %bb28 ], [ %_3.i.i.i.i.i15, %"_ZN4core6option15Option$LT$T$GT$6unwrap17h451a3b6b19b36f6fE.exit" ]
  %len.sroa.0.0 = phi i32 [ %3, %bb28 ], [ %4, %"_ZN4core6option15Option$LT$T$GT$6unwrap17h451a3b6b19b36f6fE.exit" ]
  %5 = sub nsw i32 %x2.sroa.0.0, %len.sroa.0.0
  %_49 = icmp slt i32 %5, 0
  br i1 %_49, label %bb33, label %bb31

bb31:                                             ; preds = %bb29
  %6 = xor i1 %current.sroa.0.0.off0, true
  br label %bb22

bb33:                                             ; preds = %bb11, %bb29, %bb22
  %_0.sroa.0.0.off0 = phi i1 [ %current.sroa.0.0.off0, %bb29 ], [ %current.sroa.0.0.off0, %bb22 ], [ false, %bb11 ]
  ret i1 %_0.sroa.0.0.off0

bb9:                                              ; preds = %bb11, %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit"
  %iter1.sroa.0.0 = phi ptr [ %_0.i.i7, %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit" ], [ %_3.i.i.i.i22, %bb11 ]
  %_0.i.i20 = icmp eq ptr %iter1.sroa.0.0, %_0.i.i.i.i8
  br i1 %_0.i.i20, label %bb2.backedge, label %bb11

bb11:                                             ; preds = %bb9
  %_3.i.i.i.i22 = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 1
  %lower = load i8, ptr %iter1.sroa.0.0, align 1, !noundef !48
  %_28 = icmp eq i8 %lower, %_29
  br i1 %_28, label %bb33, label %bb9
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core6option13unwrap_failed17h017b7c5fa9268b40E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_5f55955de67e57c79064b537689facea, i64 noundef 43, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define internal fastcc noundef i32 @"_ZN82_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1a3cb090af393916E"(ptr noalias nocapture noundef align 4 dereferenceable(12) %self) unnamed_addr #42 {
start:
  %0 = load i8, ptr %self, align 4, !range !1085, !noundef !48
  %1 = icmp eq i8 %0, -128
  br i1 %1, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %2 = tail call { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$4next17hcb631be9a589d914E"(ptr noalias noundef nonnull align 1 dereferenceable(12) %self) #61
  %_4.0 = extractvalue { i1, i8 } %2, 0
  %_4.1 = extractvalue { i1, i8 } %2, 1
  %_0.i.i.i = zext i8 %_4.1 to i32
  %spec.select.i = select i1 %_4.0, i32 %_0.i.i.i, i32 1114112
  br label %bb7

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds i8, ptr %self, i64 4
  %chr = load i32, ptr %3, align 4, !range !65, !noundef !48
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %self, i8 0, i64 12, i1 false), !alias.scope !1583
  br label %bb7

bb7:                                              ; preds = %bb2, %bb3
  %_0.sroa.0.0 = phi i32 [ %chr, %bb2 ], [ %spec.select.i, %bb3 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$4next17hcb631be9a589d914E"(ptr noalias nocapture noundef align 1 dereferenceable(12) %self) unnamed_addr #37 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 10
  %0 = tail call fastcc { i1, i8 } @"_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h4a5028ae81f85ccfE"(ptr noalias noundef nonnull align 1 dereferenceable(2) %_4) #61
  %_3.0 = extractvalue { i1, i8 } %0, 0
  br i1 %_3.0, label %bb4, label %bb10

bb4:                                              ; preds = %start
  %_3.1 = extractvalue { i1, i8 } %0, 1
  %_0.i = zext nneg i8 %_3.1 to i64
  %_6.i.i = icmp ult i8 %_3.1, 10
  tail call void @llvm.assume(i1 %_6.i.i)
  %_0.i.i.i = getelementptr inbounds i8, ptr %self, i64 %_0.i
  %_8 = load i8, ptr %_0.i.i.i, align 1, !range !834, !noundef !48
  br label %bb10

bb10:                                             ; preds = %bb4, %start
  %_0.sroa.3.0 = phi i8 [ %_8, %bb4 ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } %0, i8 %_0.sroa.3.0, 1
  ret { i1, i8 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: none)
define dso_local { i1, i8 } @"_ZN104_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h8c46cf401f0dddecE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #26 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 8
  %0 = load ptr, ptr %_8.i, align 8, !alias.scope !1586, !nonnull !48, !noundef !48
  %_4.i.i = load ptr, ptr %self, align 8, !alias.scope !1586, !nonnull !48, !noundef !48
  %_0.i.i = icmp ne ptr %_4.i.i, %0
  br i1 %_0.i.i, label %bb3.i, label %"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE.exit"

bb3.i:                                            ; preds = %start
  %_3.i.i.i.i = getelementptr inbounds i8, ptr %_4.i.i, i64 1
  store ptr %_3.i.i.i.i, ptr %self, align 8, !alias.scope !1589
  %_0.i.i1 = load i8, ptr %_4.i.i, align 1, !alias.scope !1594, !noundef !48
  br label %"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE.exit"

"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE.exit": ; preds = %bb3.i, %start
  %_0.sroa.3.0.i = phi i8 [ %_0.i.i1, %bb3.i ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } poison, i1 %_0.i.i, 0
  %2 = insertvalue { i1, i8 } %1, i8 %_0.sroa.3.0.i, 1
  ret { i1, i8 } %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: none)
define dso_local { i1, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h8505856daa2d88e0E"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #26 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 8
  %0 = load ptr, ptr %_8.i, align 8, !alias.scope !1599, !nonnull !48, !noundef !48
  %_4.i.i = load ptr, ptr %self, align 8, !alias.scope !1602, !noalias !1605, !nonnull !48, !noundef !48
  %_0.i.i = icmp ne ptr %_4.i.i, %0
  br i1 %_0.i.i, label %bb3.i, label %"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE.exit"

bb3.i:                                            ; preds = %start
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %0, i64 -1
  store ptr %_3.i.i.i.i.i, ptr %_8.i, align 8, !alias.scope !1607
  %_0.i.i1 = load i8, ptr %_3.i.i.i.i.i, align 1, !alias.scope !1612, !noundef !48
  br label %"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE.exit"

"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE.exit": ; preds = %bb3.i, %start
  %_0.sroa.3.0.i = phi i8 [ %_0.i.i1, %bb3.i ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } poison, i1 %_0.i.i, 0
  %2 = insertvalue { i1, i8 } %1, i8 %_0.sroa.3.0.i, 1
  ret { i1, i8 } %2
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define dso_local { i8, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9try_rfold17h610d6521ed3c4bbaE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(16) %f) unnamed_addr #25 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1617)
  %_8.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %_4.i.i.i = load ptr, ptr %self, align 8, !alias.scope !1620, !noalias !1625, !nonnull !48, !noundef !48
  %_8.i.promoted.i = load ptr, ptr %_8.i.i, align 8, !alias.scope !1628, !noalias !1629
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i.i.i.i, %start
  %_3.i.i.i.i.i6.i = phi ptr [ %_8.i.promoted.i, %start ], [ %_3.i.i.i.i.i.i, %bb3.i.i.i.i ]
  %_0.i.i.i = icmp eq ptr %_4.i.i.i, %_3.i.i.i.i.i6.i
  br i1 %_0.i.i.i, label %_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17h659ff56eef53bc49E.exit, label %bb3.i

bb3.i:                                            ; preds = %bb1.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %_3.i.i.i.i.i6.i, i64 -1
  store ptr %_3.i.i.i.i.i.i, ptr %_8.i.i, align 8, !alias.scope !1630, !noalias !1629
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1635)
  %_0.i.i2.i = load i8, ptr %_3.i.i.i.i.i.i, align 1, !alias.scope !1638, !noalias !1641, !noundef !48
  %0 = tail call { i1, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h8505856daa2d88e0E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %f) #61, !noalias !1643
  %1 = extractvalue { i1, i8 } %0, 0
  br i1 %1, label %bb3.i.i.i.i, label %bb8.i

bb3.i.i.i.i:                                      ; preds = %bb3.i
  %2 = extractvalue { i1, i8 } %0, 1
  %3 = icmp ugt i8 %2, %_0.i.i2.i
  %.not.i.i.i.i.i.i.i = icmp ne i8 %2, %_0.i.i2.i
  %4 = zext i1 %.not.i.i.i.i.i.i.i to i8
  %_0.i.i.i.i.i.i.i = select i1 %3, i8 -1, i8 %4
  %5 = icmp eq i8 %_0.i.i.i.i.i.i.i, 0
  br i1 %5, label %bb1.i, label %bb8.i

bb8.i:                                            ; preds = %bb3.i.i.i.i, %bb3.i
  %_0.sroa.3.0.i.i.i.ph.i = phi i8 [ %_0.i.i.i.i.i.i.i, %bb3.i.i.i.i ], [ 1, %bb3.i ]
  %6 = zext i1 %1 to i8
  br label %_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17h659ff56eef53bc49E.exit

_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17h659ff56eef53bc49E.exit: ; preds = %bb8.i, %bb1.i
  %_0.sroa.3.0.i = phi i8 [ %_0.sroa.3.0.i.i.i.ph.i, %bb8.i ], [ undef, %bb1.i ]
  %_0.sroa.0.0.i = phi i8 [ %6, %bb8.i ], [ 2, %bb1.i ]
  %7 = insertvalue { i8, i8 } poison, i8 %_0.sroa.0.0.i, 0
  %8 = insertvalue { i8, i8 } %7, i8 %_0.sroa.3.0.i, 1
  ret { i8, i8 } %8
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h4d138b57efe10087E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noundef nonnull %iter.0, ptr noundef %iter.1) unnamed_addr #16 {
start:
  store ptr %iter.0, ptr %_0, align 8
  %_3.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %iter.1, ptr %_3.sroa.4.0._0.sroa_idx, align 8
  %_3.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 -128, ptr %_3.sroa.5.0._0.sroa_idx, align 8
  %_3.sroa.61.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 22
  store i8 -128, ptr %_3.sroa.61.0._0.sroa_idx, align 2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h73195fd55fb0c813E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, ptr noundef nonnull %iter.0, ptr noundef %iter.1) unnamed_addr #16 {
start:
  store ptr %iter.0, ptr %_0, align 8
  %_3.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %iter.1, ptr %_3.sroa.4.0._0.sroa_idx, align 8
  %_3.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 -127, ptr %_3.sroa.5.0._0.sroa_idx, align 8
  %_3.sroa.61.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 28
  store i8 -127, ptr %_3.sroa.61.0._0.sroa_idx, align 4
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h7c9d58827c67ad27E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, ptr noundef nonnull %iter.0, ptr noundef %iter.1) unnamed_addr #16 {
start:
  store ptr %iter.0, ptr %_0, align 8
  %_3.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %iter.1, ptr %_3.sroa.4.0._0.sroa_idx, align 8
  %_3.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 -128, ptr %_3.sroa.5.0._0.sroa_idx, align 8
  %_3.sroa.61.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 28
  store i8 -128, ptr %_3.sroa.61.0._0.sroa_idx, align 4
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0369e0b4fb9529ecE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(40) %self) unnamed_addr #40 {
start:
  %_2 = alloca [40 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_2)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1648)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1651)
  %0 = load ptr, ptr %self, align 8, !alias.scope !1653, !noalias !1648, !noundef !48
  %1 = icmp eq ptr %0, null
  %2 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i.i.i.i.i = load ptr, ptr %2, align 8, !alias.scope !1653, !noalias !1648
  %_0.sroa.3.0.i.i.i = select i1 %1, ptr undef, ptr %_3.i.i.i.i.i.i
  %_5.i = getelementptr inbounds i8, ptr %self, i64 16
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  call fastcc void @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h81c1a1b54117cf2fE"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %3, ptr noalias noundef nonnull readonly align 4 dereferenceable(12) %_5.i) #61
  %_7.i = getelementptr inbounds i8, ptr %self, i64 28
  %4 = getelementptr inbounds i8, ptr %_2, i64 28
  call fastcc void @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h81c1a1b54117cf2fE"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %4, ptr noalias noundef nonnull readonly align 4 dereferenceable(12) %_7.i) #61
  store ptr %0, ptr %_2, align 8, !alias.scope !1648, !noalias !1651
  %5 = getelementptr inbounds i8, ptr %_2, i64 8
  store ptr %_0.sroa.3.0.i.i.i, ptr %5, align 8, !alias.scope !1648, !noalias !1651
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(40) %_0, ptr noundef nonnull align 8 dereferenceable(40) %_2, i64 40, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_2)
  ret void
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc void @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h81c1a1b54117cf2fE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 4 dereferenceable(12) %_0, ptr noalias nocapture noundef readonly align 4 dereferenceable(12) %self) unnamed_addr #43 {
start:
  %_2.sroa.5.i = alloca [3 x i8], align 1
  %0 = load i8, ptr %self, align 4, !range !1440, !noundef !48
  %1 = icmp eq i8 %0, -127
  br i1 %1, label %bb2, label %bb3

bb2:                                              ; preds = %start
  store i8 -127, ptr %_0, align 4
  br label %bb5

bb3:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1658)
  %2 = icmp eq i8 %0, -128
  br i1 %2, label %"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE.exit", label %bb3.i.i

bb3.i.i:                                          ; preds = %bb3
  %_5.i.i.i = getelementptr inbounds i8, ptr %self, i64 10
  %_0.i1.i.i.i.i = load i8, ptr %_5.i.i.i, align 2, !alias.scope !1661, !noalias !1671, !noundef !48
  %_5.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 11
  %_0.i.i.i.i.i = load i8, ptr %_5.i.i.i.i, align 1, !alias.scope !1674, !noalias !1671, !noundef !48
  %_2.sroa.5.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %self, i64 1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(3) %_2.sroa.5.i, ptr noundef nonnull align 1 dereferenceable(3) %_2.sroa.5.0.self.sroa_idx.i, i64 3, i1 false), !alias.scope !1677
  %_2.sroa.6.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %self, i64 8
  %3 = load i16, ptr %_2.sroa.6.0.self.sroa_idx.i, align 4, !alias.scope !1678, !noalias !1679
  br label %"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE.exit"

"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE.exit": ; preds = %bb3.i.i, %bb3
  %_2.sroa.6.sroa.0.0.i = phi i16 [ %3, %bb3.i.i ], [ undef, %bb3 ]
  %_2.sroa.7.0.i = phi i8 [ %_0.i.i.i.i.i, %bb3.i.i ], [ undef, %bb3 ]
  %_2.sroa.64.0.i = phi i8 [ %_0.i1.i.i.i.i, %bb3.i.i ], [ undef, %bb3 ]
  %_2.sroa.52.0.in.i = getelementptr inbounds i8, ptr %self, i64 4
  %_2.sroa.52.0.i = load i32, ptr %_2.sroa.52.0.in.i, align 4, !alias.scope !1680, !noalias !1679
  store i8 %0, ptr %_0, align 4
  %_4.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(3) %_4.sroa.4.0._0.sroa_idx, ptr noundef nonnull align 1 dereferenceable(3) %_2.sroa.5.i, i64 3, i1 false)
  %_4.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 4
  store i32 %_2.sroa.52.0.i, ptr %_4.sroa.5.0._0.sroa_idx, align 4
  %_4.sroa.6.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i16 %_2.sroa.6.sroa.0.0.i, ptr %_4.sroa.6.0._0.sroa_idx, align 4
  %_4.sroa.7.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 %_2.sroa.64.0.i, ptr %_4.sroa.7.0._0.sroa_idx, align 2
  %_4.sroa.8.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 %_2.sroa.7.0.i, ptr %_4.sroa.8.0._0.sroa_idx, align 1
  br label %bb5

bb5:                                              ; preds = %"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE.exit", %bb2
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h8767063110a8ffa5E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(40) %self) unnamed_addr #40 {
start:
  %_6.sroa.5.i = alloca [9 x i8], align 1
  %_4.sroa.5.i = alloca [9 x i8], align 1
  %0 = load ptr, ptr %self, align 8, !alias.scope !1681, !noalias !1688, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i.i.i.i.i = load ptr, ptr %1, align 8, !alias.scope !1681, !noalias !1688
  %_5.i = getelementptr inbounds i8, ptr %self, i64 16
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1690)
  %2 = load i8, ptr %_5.i, align 8, !range !1085, !alias.scope !1693, !noalias !1688, !noundef !48
  %3 = icmp eq i8 %2, -128
  br i1 %3, label %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i", label %bb3.i.i

bb3.i.i:                                          ; preds = %start
  %_5.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 26
  %_0.i1.i.i.i.i.i = load i8, ptr %_5.i.i.i.i, align 2, !alias.scope !1695, !noalias !1704, !noundef !48
  %_5.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 27
  %_0.i.i.i.i.i.i = load i8, ptr %_5.i.i.i.i.i, align 1, !alias.scope !1707, !noalias !1704, !noundef !48
  %_4.sroa.5.0._5.sroa_idx.i = getelementptr inbounds i8, ptr %self, i64 17
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(9) %_4.sroa.5.i, ptr noundef nonnull align 1 dereferenceable(9) %_4.sroa.5.0._5.sroa_idx.i, i64 9, i1 false), !alias.scope !1710
  br label %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i"

"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i": ; preds = %bb3.i.i, %start
  %_4.sroa.6.0.i = phi i8 [ %_0.i.i.i.i.i.i, %bb3.i.i ], [ undef, %start ]
  %_4.sroa.511.0.i = phi i8 [ %_0.i1.i.i.i.i.i, %bb3.i.i ], [ undef, %start ]
  %_7.i = getelementptr inbounds i8, ptr %self, i64 28
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1711)
  %4 = load i8, ptr %_7.i, align 4, !range !1085, !alias.scope !1714, !noalias !1688, !noundef !48
  %5 = icmp eq i8 %4, -128
  br i1 %5, label %"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6abc4ec1e60c2947E.exit", label %bb3.i1.i

bb3.i1.i:                                         ; preds = %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i"
  %_5.i.i.i2.i = getelementptr inbounds i8, ptr %self, i64 38
  %_0.i1.i.i.i.i3.i = load i8, ptr %_5.i.i.i2.i, align 2, !alias.scope !1716, !noalias !1725, !noundef !48
  %_5.i.i.i.i4.i = getelementptr inbounds i8, ptr %self, i64 39
  %_0.i.i.i.i.i5.i = load i8, ptr %_5.i.i.i.i4.i, align 1, !alias.scope !1728, !noalias !1725, !noundef !48
  %_6.sroa.5.0._7.sroa_idx.i = getelementptr inbounds i8, ptr %self, i64 29
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(9) %_6.sroa.5.i, ptr noundef nonnull align 1 dereferenceable(9) %_6.sroa.5.0._7.sroa_idx.i, i64 9, i1 false), !alias.scope !1731
  br label %"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6abc4ec1e60c2947E.exit"

"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6abc4ec1e60c2947E.exit": ; preds = %bb3.i1.i, %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i"
  %_6.sroa.6.0.i = phi i8 [ %_0.i.i.i.i.i5.i, %bb3.i1.i ], [ undef, %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i" ]
  %_6.sroa.513.0.i = phi i8 [ %_0.i1.i.i.i.i3.i, %bb3.i1.i ], [ undef, %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E.exit.i" ]
  %6 = icmp eq ptr %0, null
  %_0.sroa.3.0.i.i.i = select i1 %6, ptr undef, ptr %_3.i.i.i.i.i.i
  store ptr %0, ptr %_0, align 8
  %_2.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.sroa.3.0.i.i.i, ptr %_2.sroa.4.0._0.sroa_idx, align 8
  %_2.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 %2, ptr %_2.sroa.5.0._0.sroa_idx, align 8
  %_2.sroa.6.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 17
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(9) %_2.sroa.6.0._0.sroa_idx, ptr noundef nonnull align 1 dereferenceable(9) %_4.sroa.5.i, i64 9, i1 false)
  %_2.sroa.7.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 26
  store i8 %_4.sroa.511.0.i, ptr %_2.sroa.7.0._0.sroa_idx, align 2
  %_2.sroa.8.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 27
  store i8 %_4.sroa.6.0.i, ptr %_2.sroa.8.0._0.sroa_idx, align 1
  %_2.sroa.9.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 28
  store i8 %4, ptr %_2.sroa.9.0._0.sroa_idx, align 4
  %_2.sroa.10.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 29
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(9) %_2.sroa.10.0._0.sroa_idx, ptr noundef nonnull align 1 dereferenceable(9) %_6.sroa.5.i, i64 9, i1 false)
  %_2.sroa.11.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 38
  store i8 %_6.sroa.513.0.i, ptr %_2.sroa.11.0._0.sroa_idx, align 2
  %_2.sroa.12.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 39
  store i8 %_6.sroa.6.0.i, ptr %_2.sroa.12.0._0.sroa_idx, align 1
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @"_ZN4core4iter8adapters7flatten16Flatten$LT$I$GT$3new17h60c3b743da50facbE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([36 x i8]) align 4 dereferenceable(36) %_0, ptr noalias nocapture noundef readonly align 4 dereferenceable(12) %iter) unnamed_addr #36 {
start:
  %_2.sroa.5 = alloca [23 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 23, ptr nonnull %_2.sroa.5)
  %_2.sroa.5.24.sroa_idx = getelementptr inbounds i8, ptr %_2.sroa.5, i64 11
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(12) %_2.sroa.5.24.sroa_idx, ptr noundef nonnull align 4 dereferenceable(12) %iter, i64 12, i1 false), !alias.scope !1732
  store i8 -127, ptr %_0, align 4
  %_2.sroa.41.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 12
  store i8 -127, ptr %_2.sroa.41.0._0.sroa_idx, align 4
  %_2.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 13
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(23) %_2.sroa.5.0._0.sroa_idx, ptr noundef nonnull align 1 dereferenceable(23) %_2.sroa.5, i64 23, i1 false)
  call void @llvm.lifetime.end.p0(i64 23, ptr nonnull %_2.sroa.5)
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @"_ZN86_$LT$core..iter..adapters..flatten..Flatten$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h8f32db174d3b2ec6E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([36 x i8]) align 4 dereferenceable(36) %_0, ptr noalias nocapture noundef readonly align 4 dereferenceable(36) %self) unnamed_addr #40 {
start:
  %_2.i.i = alloca [12 x i8], align 4
  %_2 = alloca [36 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 36, ptr nonnull %_2)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1736)
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_2.i.i)
  %_3.i = getelementptr inbounds i8, ptr %self, i64 24
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1739)
  %0 = load i8, ptr %_3.i, align 4, !range !1377, !alias.scope !1742, !noalias !1746, !noundef !48
  %1 = icmp eq i8 %0, -126
  br i1 %1, label %bb2.i.i.i, label %bb3.i.i.i

bb2.i.i.i:                                        ; preds = %start
  store i8 -126, ptr %_2.i.i, align 4, !alias.scope !1739, !noalias !1749
  br label %"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0bc2b628fc0cd7c3E.exit"

bb3.i.i.i:                                        ; preds = %start
  call fastcc void @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h81c1a1b54117cf2fE"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %_2.i.i, ptr noalias noundef nonnull readonly align 4 dereferenceable(12) %_3.i) #61, !noalias !1750
  br label %"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0bc2b628fc0cd7c3E.exit"

"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0bc2b628fc0cd7c3E.exit": ; preds = %bb3.i.i.i, %bb2.i.i.i
  call fastcc void @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h81c1a1b54117cf2fE"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %_2, ptr noalias noundef nonnull readonly align 4 dereferenceable(12) %self) #61
  %_7.i = getelementptr inbounds i8, ptr %self, i64 12
  %2 = getelementptr inbounds i8, ptr %_2, i64 12
  call fastcc void @"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h81c1a1b54117cf2fE"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %2, ptr noalias noundef nonnull readonly align 4 dereferenceable(12) %_7.i) #61
  %3 = getelementptr inbounds i8, ptr %_2, i64 24
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %3, ptr noundef nonnull align 4 dereferenceable(12) %_2.i.i, i64 12, i1 false), !noalias !1736
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_2.i.i)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(36) %_0, ptr noundef nonnull align 4 dereferenceable(36) %_2, i64 36, i1 false)
  call void @llvm.lifetime.end.p0(i64 36, ptr nonnull %_2)
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([36 x i8]) align 4 dereferenceable(36) %_0, ptr noalias nocapture noundef readonly align 4 dereferenceable(12) %iter) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %_0, i64 24
  tail call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %0, ptr noundef nonnull align 4 dereferenceable(12) %iter, i64 12, i1 false)
  store i8 -127, ptr %_0, align 4
  %1 = getelementptr inbounds i8, ptr %_0, i64 12
  store i8 -127, ptr %1, align 4
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17ha2431c55566128a6E"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %g.0, ptr noalias nocapture noundef align 1 dereferenceable(12) %g.1) unnamed_addr #2 {
start:
  %_5.i.i = alloca [12 x i8], align 1
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %0 = tail call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !1751
  %.not.i.not = icmp ne i32 %0, 1114112
  br i1 %.not.i.not, label %bb3.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h1d15aa28ea571eb4E.exit

bb3.i:                                            ; preds = %bb1.i
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_5.i.i), !noalias !1754
  call void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$7unicode17h16671d5888445ce7E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_5.i.i, i32 noundef %0) #61, !noalias !1754
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1758)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(12) %g.1, ptr noundef nonnull align 1 dereferenceable(12) %_5.i.i, i64 12, i1 false), !alias.scope !1761, !noalias !1763
  %1 = load i8, ptr %g.1, align 1, !range !1085, !alias.scope !1766, !noalias !1769, !noundef !48
  %2 = icmp ne i8 %1, -128
  tail call void @llvm.assume(i1 %2)
  %_0.i.i.i = tail call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %g.0, ptr noalias noundef nonnull align 1 dereferenceable(12) %g.1) #61, !noalias !1771
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_5.i.i), !noalias !1754
  br i1 %_0.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h1d15aa28ea571eb4E.exit, label %bb1.i

_ZN4core4iter6traits8iterator8Iterator8try_fold17h1d15aa28ea571eb4E.exit: ; preds = %bb3.i, %bb1.i
  ret i1 %.not.i.not
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %_1, ptr noalias nocapture noundef align 1 dereferenceable(12) %iter) unnamed_addr #8 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1772)
  %_3.i.i.i.i = load ptr, ptr %_1, align 8, !alias.scope !1772, !noalias !1775, !nonnull !48, !align !64
  %0 = getelementptr inbounds i8, ptr %_3.i.i.i.i, i64 32
  %1 = getelementptr inbounds i8, ptr %_3.i.i.i.i, i64 40
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %2 = tail call { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$4next17hcb631be9a589d914E"(ptr noalias noundef nonnull align 1 dereferenceable(12) %iter) #61, !noalias !1772
  %_2.0.i.i = extractvalue { i1, i8 } %2, 0
  br i1 %_2.0.i.i, label %bb3.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h8b13523514ade1d8E.exit

bb3.i:                                            ; preds = %bb1.i
  %_2.1.i.i = extractvalue { i1, i8 } %2, 1
  %_0.i.i.i.i.i = zext i8 %_2.1.i.i to i32
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1777)
  %_3.0.i.i.i.i.i = load ptr, ptr %0, align 8, !alias.scope !1777, !noalias !1780, !nonnull !48, !align !63, !noundef !48
  %_3.1.i.i.i.i.i = load ptr, ptr %1, align 8, !alias.scope !1777, !noalias !1780, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i.i.i.i.i, i64 32
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !1787, !nonnull !48
  %_0.i.i.i.i2.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i.i.i.i.i, i32 noundef %_0.i.i.i.i.i) #61, !noalias !1787
  br i1 %_0.i.i.i.i2.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h8b13523514ade1d8E.exit, label %bb1.i

_ZN4core4iter6traits8iterator8Iterator8try_fold17h8b13523514ade1d8E.exit: ; preds = %bb3.i, %bb1.i
  ret i1 %_2.0.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hebf4f14c16c0e817E"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %g.0, ptr noalias nocapture noundef align 1 dereferenceable(12) %g.1) unnamed_addr #2 {
start:
  %_6.i.i = alloca [12 x i8], align 1
  %_2.sroa.4.0._0.sroa_idx.i11.i.i.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 1
  %_2.sroa.5.0._0.sroa_idx.i12.i.i.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 2
  %_2.sroa.6.0._0.sroa_idx.i13.i.i.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 10
  %_2.sroa.7.0._0.sroa_idx.i14.i.i.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 11
  br label %bb1.i

bb1.i:                                            ; preds = %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i", %start
  %0 = tail call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !1788
  %.not.i.not = icmp ne i32 %0, 1114112
  br i1 %.not.i.not, label %bb3.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h30b06563716f6f24E.exit

bb3.i:                                            ; preds = %bb1.i
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_6.i.i), !noalias !1791
  switch i32 %0, label %bb1.i.i.i.i.i [
    i32 9, label %bb5.i.i.i.i.i
    i32 13, label %bb6.i.i.i.i.i
    i32 10, label %bb7.i.i.i.i.i
    i32 92, label %bb8.i.i.i.i.i
    i32 39, label %bb8.i.i.i.i.i
    i32 34, label %bb8.i.i.i.i.i
  ]

bb1.i.i.i.i.i:                                    ; preds = %bb3.i
  %1 = add nsw i32 %0, -32
  %or.cond.i.i.i.i.i = icmp ult i32 %1, 95
  br i1 %or.cond.i.i.i.i.i, label %bb3.i.i.i.i.i, label %bb2.i.i.i.i.i

bb5.i.i.i.i.i:                                    ; preds = %bb3.i
  store i8 92, ptr %_6.i.i, align 1, !alias.scope !1793, !noalias !1802
  store i8 116, ptr %_2.sroa.4.0._0.sroa_idx.i11.i.i.i.i.i, align 1, !alias.scope !1793, !noalias !1802
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i12.i.i.i.i.i, align 1, !alias.scope !1793, !noalias !1802
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i13.i.i.i.i.i, align 1, !alias.scope !1793, !noalias !1802
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i14.i.i.i.i.i, align 1, !alias.scope !1793, !noalias !1802
  br label %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i"

bb6.i.i.i.i.i:                                    ; preds = %bb3.i
  store i8 92, ptr %_6.i.i, align 1, !alias.scope !1805, !noalias !1802
  store i8 114, ptr %_2.sroa.4.0._0.sroa_idx.i11.i.i.i.i.i, align 1, !alias.scope !1805, !noalias !1802
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i12.i.i.i.i.i, align 1, !alias.scope !1805, !noalias !1802
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i13.i.i.i.i.i, align 1, !alias.scope !1805, !noalias !1802
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i14.i.i.i.i.i, align 1, !alias.scope !1805, !noalias !1802
  br label %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i"

bb7.i.i.i.i.i:                                    ; preds = %bb3.i
  store i8 92, ptr %_6.i.i, align 1, !alias.scope !1808, !noalias !1802
  store i8 110, ptr %_2.sroa.4.0._0.sroa_idx.i11.i.i.i.i.i, align 1, !alias.scope !1808, !noalias !1802
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i12.i.i.i.i.i, align 1, !alias.scope !1808, !noalias !1802
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i13.i.i.i.i.i, align 1, !alias.scope !1808, !noalias !1802
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i14.i.i.i.i.i, align 1, !alias.scope !1808, !noalias !1802
  br label %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i"

bb8.i.i.i.i.i:                                    ; preds = %bb3.i, %bb3.i, %bb3.i
  %spec.select.i.i.i.i.i.i = trunc i32 %0 to i8
  store i8 92, ptr %_6.i.i, align 1, !alias.scope !1811, !noalias !1802
  store i8 %spec.select.i.i.i.i.i.i, ptr %_2.sroa.4.0._0.sroa_idx.i11.i.i.i.i.i, align 1, !alias.scope !1811, !noalias !1802
  store i64 0, ptr %_2.sroa.5.0._0.sroa_idx.i12.i.i.i.i.i, align 1, !alias.scope !1811, !noalias !1802
  store i8 0, ptr %_2.sroa.6.0._0.sroa_idx.i13.i.i.i.i.i, align 1, !alias.scope !1811, !noalias !1802
  store i8 2, ptr %_2.sroa.7.0._0.sroa_idx.i14.i.i.i.i.i, align 1, !alias.scope !1811, !noalias !1802
  br label %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i"

bb2.i.i.i.i.i:                                    ; preds = %bb1.i.i.i.i.i
  call void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$7unicode17h16671d5888445ce7E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_6.i.i, i32 noundef %0) #61, !noalias !1802
  br label %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i"

bb3.i.i.i.i.i:                                    ; preds = %bb1.i.i.i.i.i
  %spec.select.i17.i.i.i.i.i = trunc i32 %0 to i8
  call void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$5ascii17hc25955a87bfae692E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_6.i.i, i8 noundef %spec.select.i17.i.i.i.i.i) #61, !alias.scope !1814, !noalias !1802
  br label %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i"

"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i": ; preds = %bb3.i.i.i.i.i, %bb2.i.i.i.i.i, %bb8.i.i.i.i.i, %bb7.i.i.i.i.i, %bb6.i.i.i.i.i, %bb5.i.i.i.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1817)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(12) %g.1, ptr noundef nonnull align 1 dereferenceable(12) %_6.i.i, i64 12, i1 false), !alias.scope !1820, !noalias !1802
  %2 = load i8, ptr %g.1, align 1, !range !1085, !alias.scope !1822, !noalias !1825, !noundef !48
  %3 = icmp ne i8 %2, -128
  tail call void @llvm.assume(i1 %3)
  %_0.i.i.i = tail call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %g.0, ptr noalias noundef nonnull align 1 dereferenceable(12) %g.1) #61, !noalias !1829
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_6.i.i), !noalias !1791
  br i1 %_0.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator8try_fold17h30b06563716f6f24E.exit, label %bb1.i

_ZN4core4iter6traits8iterator8Iterator8try_fold17h30b06563716f6f24E.exit: ; preds = %"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E.exit.i", %bb1.i
  ret i1 %.not.i.not
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$5ascii17hc25955a87bfae692E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 1 dereferenceable(12) %_0, i8 noundef %c) unnamed_addr #36 {
start:
  %_4 = alloca [12 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_4)
  call void @_ZN4core6escape12escape_ascii17h05ac4453c1677be7E(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 1 dereferenceable(12) %_4, i8 noundef %c) #61
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(10) %_0, ptr noundef nonnull align 1 dereferenceable(10) %_4, i64 10, i1 false)
  %0 = getelementptr inbounds i8, ptr %_4, i64 10
  %range.0 = load i8, ptr %0, align 1, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_4, i64 11
  %range.1 = load i8, ptr %1, align 1, !noundef !48
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_4)
  %2 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 %range.0, ptr %2, align 1
  %3 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 %range.1, ptr %3, align 1
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @_ZN4core6escape12escape_ascii17h05ac4453c1677be7E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 1 dereferenceable(12) %_0, i8 noundef %byte) unnamed_addr #16 {
start:
  switch i8 %byte, label %bb1 [
    i8 9, label %bb2
    i8 13, label %bb3
    i8 10, label %bb4
    i8 92, label %bb5
    i8 39, label %bb6
    i8 34, label %bb7
  ]

bb1:                                              ; preds = %start
  %0 = icmp slt i8 %byte, 0
  br i1 %0, label %bb16, label %bb9

bb2:                                              ; preds = %start
  store i8 92, ptr %_0, align 1, !alias.scope !1830
  %_5.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 116, ptr %_5.sroa.4.0._0.sroa_idx.i, align 1, !alias.scope !1830
  %_5.sroa.5.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_5.sroa.5.0._0.sroa_idx.i, align 1, !alias.scope !1830
  br label %bb22

bb3:                                              ; preds = %start
  store i8 92, ptr %_0, align 1, !alias.scope !1833
  %_5.sroa.4.0._0.sroa_idx.i12 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 114, ptr %_5.sroa.4.0._0.sroa_idx.i12, align 1, !alias.scope !1833
  %_5.sroa.5.0._0.sroa_idx.i13 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_5.sroa.5.0._0.sroa_idx.i13, align 1, !alias.scope !1833
  br label %bb22

bb4:                                              ; preds = %start
  store i8 92, ptr %_0, align 1, !alias.scope !1836
  %_5.sroa.4.0._0.sroa_idx.i14 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 110, ptr %_5.sroa.4.0._0.sroa_idx.i14, align 1, !alias.scope !1836
  %_5.sroa.5.0._0.sroa_idx.i15 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_5.sroa.5.0._0.sroa_idx.i15, align 1, !alias.scope !1836
  br label %bb22

bb5:                                              ; preds = %start
  store i8 92, ptr %_0, align 1, !alias.scope !1839
  %_5.sroa.4.0._0.sroa_idx.i16 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 92, ptr %_5.sroa.4.0._0.sroa_idx.i16, align 1, !alias.scope !1839
  %_5.sroa.5.0._0.sroa_idx.i17 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_5.sroa.5.0._0.sroa_idx.i17, align 1, !alias.scope !1839
  br label %bb22

bb6:                                              ; preds = %start
  store i8 92, ptr %_0, align 1, !alias.scope !1842
  %_5.sroa.4.0._0.sroa_idx.i18 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 39, ptr %_5.sroa.4.0._0.sroa_idx.i18, align 1, !alias.scope !1842
  %_5.sroa.5.0._0.sroa_idx.i19 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_5.sroa.5.0._0.sroa_idx.i19, align 1, !alias.scope !1842
  br label %bb22

bb7:                                              ; preds = %start
  store i8 92, ptr %_0, align 1, !alias.scope !1845
  %_5.sroa.4.0._0.sroa_idx.i20 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 34, ptr %_5.sroa.4.0._0.sroa_idx.i20, align 1, !alias.scope !1845
  %_5.sroa.5.0._0.sroa_idx.i21 = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %_5.sroa.5.0._0.sroa_idx.i21, align 1, !alias.scope !1845
  br label %bb22

bb22:                                             ; preds = %bb21, %bb7, %bb6, %bb5, %bb4, %bb3, %bb2
  %.sink.sink = phi i8 [ %.sink, %bb21 ], [ 2, %bb7 ], [ 2, %bb6 ], [ 2, %bb5 ], [ 2, %bb4 ], [ 2, %bb3 ], [ 2, %bb2 ]
  %1 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %1, align 1
  %2 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 %.sink.sink, ptr %2, align 1
  ret void

bb9:                                              ; preds = %bb1
  %_3.i = icmp ult i8 %byte, 32
  %3 = icmp eq i8 %byte, 127
  %_0.sroa.0.0.off0.i = or i1 %_3.i, %3
  br i1 %_0.sroa.0.0.off0.i, label %bb16, label %bb21

bb21:                                             ; preds = %bb16, %bb9
  %.sink26 = phi i8 [ 92, %bb16 ], [ %byte, %bb9 ]
  %.sink25 = phi i8 [ 120, %bb16 ], [ 0, %bb9 ]
  %hi.sink = phi i8 [ %hi, %bb16 ], [ 0, %bb9 ]
  %lo.sink = phi i8 [ %lo, %bb16 ], [ 0, %bb9 ]
  %.sink = phi i8 [ 4, %bb16 ], [ 1, %bb9 ]
  %_25.sroa.7.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 4
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(6) %_25.sroa.7.0._0.sroa_idx, i8 0, i64 6, i1 false)
  store i8 %.sink26, ptr %_0, align 1
  %_25.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %.sink25, ptr %_25.sroa.4.0._0.sroa_idx, align 1
  %_25.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 2
  store i8 %hi.sink, ptr %_25.sroa.5.0._0.sroa_idx, align 1
  %_25.sroa.6.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 3
  store i8 %lo.sink, ptr %_25.sroa.6.0._0.sroa_idx, align 1
  br label %bb22

bb16:                                             ; preds = %bb9, %bb1
  %_19 = and i8 %byte, 15
  %_18 = zext nneg i8 %_19 to i64
  %_15 = lshr i8 %byte, 4
  %_14 = zext nneg i8 %_15 to i64
  %4 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_14
  %hi = load i8, ptr %4, align 1, !range !834, !noundef !48
  %5 = getelementptr inbounds [16 x i8], ptr @6, i64 0, i64 %_18
  %lo = load i8, ptr %5, align 1, !range !834, !noundef !48
  br label %bb21
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define dso_local { i8, i8 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h751a0120ebb4895dE"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(16) %f) unnamed_addr #25 {
start:
  %0 = tail call { i8, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9try_rfold17h7120a7c3a587419bE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noalias noundef nonnull align 8 dereferenceable(16) %f) #61
  ret { i8, i8 } %0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define dso_local { i8, i8 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9dd8a32e439a3880E"(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(16) %f) unnamed_addr #25 {
start:
  %0 = tail call { i8, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9try_rfold17h610d6521ed3c4bbaE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noalias noundef nonnull align 8 dereferenceable(16) %f) #61
  ret { i8, i8 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @_ZN4core4iter8adapters3zip3zip17h2d6c57460e3d250aE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noalias noundef nonnull align 1 %a.0, i64 noundef %a.1, ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #16 {
start:
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %a.0, i64 %a.1
  %_0.i.i.i.i1 = getelementptr inbounds i8, ptr %b.0, i64 %b.1
  %_0.sroa.0.0.sroa.speculated.i.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %a.1, i64 %b.1)
  store ptr %a.0, ptr %_0, align 8, !alias.scope !1848
  %0 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.i.i.i.i, ptr %0, align 8, !alias.scope !1848
  %1 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %b.0, ptr %1, align 8, !alias.scope !1848
  %2 = getelementptr inbounds i8, ptr %_0, i64 24
  store ptr %_0.i.i.i.i1, ptr %2, align 8, !alias.scope !1848
  %3 = getelementptr inbounds i8, ptr %_0, i64 32
  store i64 0, ptr %3, align 8, !alias.scope !1848
  %4 = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i, ptr %4, align 8, !alias.scope !1848
  %5 = getelementptr inbounds i8, ptr %_0, i64 48
  store i64 %a.1, ptr %5, align 8, !alias.scope !1848
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write)
define dso_local void @_ZN4core4iter8adapters3zip3zip17h452556642f0a0816E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noalias noundef nonnull readonly align 8 %a.0, i64 noundef %a.1, ptr noalias noundef nonnull readonly align 8 %b.0, i64 noundef %b.1) unnamed_addr #23 {
start:
  %_0.i.i.i.i = getelementptr inbounds { ptr, i64 }, ptr %a.0, i64 %a.1
  %_0.i.i.i.i1 = getelementptr inbounds { ptr, ptr }, ptr %b.0, i64 %b.1
  tail call void @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h58fc69a1913544b3E"(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noundef nonnull %a.0, ptr noundef nonnull %_0.i.i.i.i, ptr noundef nonnull %b.0, ptr noundef nonnull %_0.i.i.i.i1) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write)
define dso_local void @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h58fc69a1913544b3E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noundef nonnull %0, ptr noundef %1, ptr noundef nonnull %2, ptr noundef %3) unnamed_addr #23 {
start:
  %4 = icmp ne ptr %1, null
  tail call void @llvm.assume(i1 %4)
  %5 = ptrtoint ptr %1 to i64
  %6 = ptrtoint ptr %0 to i64
  %7 = sub nuw i64 %5, %6
  %8 = lshr exact i64 %7, 4
  %9 = icmp ne ptr %3, null
  tail call void @llvm.assume(i1 %9)
  %10 = ptrtoint ptr %3 to i64
  %11 = ptrtoint ptr %2 to i64
  %12 = sub nuw i64 %10, %11
  %13 = lshr exact i64 %12, 4
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %8, i64 %13)
  store ptr %0, ptr %_0, align 8
  %14 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %1, ptr %14, align 8
  %15 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %2, ptr %15, align 8
  %16 = getelementptr inbounds i8, ptr %_0, i64 24
  store ptr %3, ptr %16, align 8
  %17 = getelementptr inbounds i8, ptr %_0, i64 32
  store i64 0, ptr %17, align 8
  %18 = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 %_0.sroa.0.0.sroa.speculated.i.i.i, ptr %18, align 8
  %19 = getelementptr inbounds i8, ptr %_0, i64 48
  store i64 %8, ptr %19, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @_ZN4core4iter8adapters3zip3zip17h746c0d6cc5fd7e73E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([72 x i8]) align 8 dereferenceable(72) %_0, ptr noalias noundef align 1 dereferenceable(16) %a, ptr noalias nocapture noundef readonly align 1 dereferenceable(16) %b) unnamed_addr #40 {
start:
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %a, i64 16
  %0 = getelementptr inbounds i8, ptr %_0, i64 16
  tail call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %0, ptr noundef nonnull align 1 dereferenceable(16) %b, i64 16, i1 false)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1851)
  store ptr %a, ptr %_0, align 8, !alias.scope !1854, !noalias !1851
  %1 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.i.i.i.i, ptr %1, align 8, !alias.scope !1854, !noalias !1851
  %_4.sroa.4.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 32
  store i64 0, ptr %_4.sroa.4.0..sroa_idx, align 8, !alias.scope !1856
  %_4.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 16, ptr %_4.sroa.5.0..sroa_idx, align 8, !alias.scope !1856
  %2 = getelementptr inbounds i8, ptr %_0, i64 48
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %2, i8 0, i64 24, i1 false), !alias.scope !1854, !noalias !1851
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: readwrite)
define dso_local void @_ZN4core4iter8adapters3zip3zip17ha87121c3d8d6a784E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([64 x i8]) align 8 dereferenceable(64) %_0, ptr noalias noundef align 1 dereferenceable(4) %a, i32 %0) unnamed_addr #44 {
start:
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %a, i64 4
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1857)
  store ptr %a, ptr %_0, align 8, !alias.scope !1860, !noalias !1857
  %1 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.i.i.i.i, ptr %1, align 8, !alias.scope !1860, !noalias !1857
  %2 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 0, ptr %2, align 8, !alias.scope !1862
  %_4.sroa.4.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 4, ptr %_4.sroa.4.0..sroa_idx, align 8, !alias.scope !1862
  %_4.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 32
  store i32 %0, ptr %_4.sroa.5.0..sroa_idx, align 8, !alias.scope !1862
  %3 = getelementptr inbounds i8, ptr %_0, i64 40
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %3, i8 0, i64 24, i1 false), !alias.scope !1860, !noalias !1857
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write)
define dso_local void @"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17hc4738691201babe9E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([56 x i8]) align 8 dereferenceable(56) %_0, ptr noundef nonnull %0, ptr noundef %1, ptr noundef nonnull %2, ptr noundef %3) unnamed_addr #23 {
start:
  %4 = icmp ne ptr %1, null
  tail call void @llvm.assume(i1 %4)
  %5 = ptrtoint ptr %1 to i64
  %6 = ptrtoint ptr %0 to i64
  %7 = sub nuw i64 %5, %6
  %8 = icmp ne ptr %3, null
  tail call void @llvm.assume(i1 %8)
  %9 = ptrtoint ptr %3 to i64
  %10 = ptrtoint ptr %2 to i64
  %11 = sub nuw i64 %9, %10
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %7, i64 %11)
  store ptr %0, ptr %_0, align 8
  %12 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %1, ptr %12, align 8
  %13 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %2, ptr %13, align 8
  %14 = getelementptr inbounds i8, ptr %_0, i64 24
  store ptr %3, ptr %14, align 8
  %15 = getelementptr inbounds i8, ptr %_0, i64 32
  store i64 0, ptr %15, align 8
  %16 = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 %_0.sroa.0.0.sroa.speculated.i.i.i, ptr %16, align 8
  %17 = getelementptr inbounds i8, ptr %_0, i64 48
  store i64 %7, ptr %17, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h39ec600635132fcaE(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #17 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 8
  %end.i = load ptr, ptr %_8.i, align 8, !alias.scope !1863, !noalias !1866, !nonnull !48, !noundef !48
  %_9.i = load ptr, ptr %self, align 8, !alias.scope !1863, !noalias !1866, !nonnull !48, !noundef !48
  %0 = ptrtoint ptr %end.i to i64
  %1 = ptrtoint ptr %_9.i to i64
  %2 = sub nuw i64 %0, %1
  ret i64 %2
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h45c2a35eec5b0a80E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #17 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 8
  %end.i = load ptr, ptr %_8.i, align 8, !alias.scope !1868, !noalias !1871, !nonnull !48, !noundef !48
  %_9.i = load ptr, ptr %self, align 8, !alias.scope !1868, !noalias !1871, !nonnull !48, !noundef !48
  %0 = ptrtoint ptr %end.i to i64
  %1 = ptrtoint ptr %_9.i to i64
  %2 = sub nuw i64 %0, %1
  %3 = lshr exact i64 %2, 2
  ret i64 %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @_ZN4core4iter8adapters3zip27TrustedRandomAccessNoCoerce4size17h6826d07293891cc5E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #17 {
start:
  %_8.i = getelementptr inbounds i8, ptr %self, i64 8
  %end.i = load ptr, ptr %_8.i, align 8, !alias.scope !1873, !noalias !1876, !nonnull !48, !noundef !48
  %_9.i = load ptr, ptr %self, align 8, !alias.scope !1873, !noalias !1876, !nonnull !48, !noundef !48
  %0 = ptrtoint ptr %end.i to i64
  %1 = ptrtoint ptr %_9.i to i64
  %2 = sub nuw i64 %0, %1
  %3 = lshr exact i64 %2, 4
  ret i64 %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none)
define dso_local noundef i64 @"_ZN83_$LT$$RF$mut$u20$I$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h0926dc69703f696dE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self) unnamed_addr #45 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  %_2.i.i = load i64, ptr %0, align 8, !alias.scope !1878, !noundef !48
  %_3.i.i = load i64, ptr %_3, align 8, !alias.scope !1878, !noundef !48
  %_0.i.i = sub nuw i64 %_2.i.i, %_3.i.i
  ret i64 %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @_ZN4core4iter6traits8iterator8Iterator6cloned17h70b062f1cc2d8b4cE(ptr noundef nonnull %self.0, ptr noundef %self.1) unnamed_addr #0 {
start:
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %self.1, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write)
define dso_local noundef i64 @_ZN4core4iter6traits8iterator8Iterator3sum17h397294f3af11c3d5E(ptr noundef nonnull %self.0, ptr noundef %self.1) unnamed_addr #11 {
start:
  %_0 = tail call noundef i64 @"_ZN56_$LT$usize$u20$as$u20$core..iter..traits..accum..Sum$GT$3sum17ha2d2b34a0fa19f73E"(ptr noundef nonnull %self.0, ptr noundef %self.1) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite)
define dso_local noundef i8 @_ZN4core4iter6traits8iterator8Iterator3cmp17h5998f8bf6f77f3b3E(ptr noundef nonnull %self.0, ptr noundef %self.1, ptr noundef nonnull %other.0, ptr noundef %other.1) unnamed_addr #24 {
start:
  %_0 = tail call noundef i8 @_ZN4core4iter6traits8iterator8Iterator6cmp_by17hadf56c8820b977fdE(ptr noundef nonnull %self.0, ptr noundef %self.1, ptr noundef nonnull %other.0, ptr noundef %other.1) #61, !range !321
  ret i8 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite)
define dso_local noundef i8 @_ZN4core4iter6traits8iterator8Iterator6cmp_by17hadf56c8820b977fdE(ptr noundef nonnull %self.0, ptr noundef %self.1, ptr noundef nonnull %other.0, ptr noundef %other.1) unnamed_addr #24 {
start:
  %b.i = alloca [16 x i8], align 8
  %a.i = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %b.i)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %a.i)
  store ptr %self.0, ptr %a.i, align 8
  %0 = getelementptr inbounds i8, ptr %a.i, i64 8
  store ptr %self.1, ptr %0, align 8
  store ptr %other.0, ptr %b.i, align 8
  %1 = getelementptr inbounds i8, ptr %b.i, i64 8
  store ptr %other.1, ptr %1, align 8
  %2 = call { i8, i8 } @"_ZN119_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9try_rfold17h610d6521ed3c4bbaE"(ptr noalias noundef nonnull align 8 dereferenceable(16) %a.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %b.i) #61
  %3 = extractvalue { i8, i8 } %2, 0
  %4 = icmp eq i8 %3, 2
  %5 = load ptr, ptr %1, align 8, !nonnull !48
  %_4.i.i.i.i = load ptr, ptr %b.i, align 8, !nonnull !48
  %_0.i.i.i.not.i = icmp ne ptr %_4.i.i.i.i, %5
  %..i = sext i1 %_0.i.i.i.not.i to i8
  %6 = extractvalue { i8, i8 } %2, 1
  %_0.sroa.3.0.i = select i1 %4, i8 %..i, i8 %6
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %b.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %a.i)
  ret i8 %_0.sroa.3.0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite)
define dso_local noundef i8 @_ZN4core4iter6traits8iterator8Iterator3cmp17hb317ef22e83fe55bE(ptr noundef nonnull %self.0, ptr noundef %self.1, ptr noundef nonnull %other.0, ptr noundef %other.1) unnamed_addr #24 {
start:
  %_0 = tail call noundef i8 @_ZN4core4iter6traits8iterator8Iterator6cmp_by17h544798d1f4a8ef9cE(ptr noundef nonnull %self.0, ptr noundef %self.1, ptr noundef nonnull %other.0, ptr noundef %other.1) #61, !range !321
  ret i8 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h41a624e8c8ebf355E"(ptr noalias noundef align 8 dereferenceable(32) %self, ptr noalias nocapture noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %_8 = load i64, ptr %self, align 8, !noundef !48
  %_9 = add i64 %_8, %s.1
  %_3.i.i = icmp ugt i64 %_8, %_9
  %_6.i.i = icmp ugt i64 %_9, 21
  %or.cond.i.i = or i1 %_3.i.i, %_6.i.i
  br i1 %or.cond.i.i, label %bb6, label %bb3

bb3:                                              ; preds = %start
  %_6 = getelementptr inbounds i8, ptr %self, i64 8
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_6, i64 %_8
  %0 = tail call { ptr, i64 } @"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$15copy_from_slice17h1e2130b6fe96d00dE"(ptr noalias noundef nonnull align 1 %_0.i.i.i.i, i64 noundef %s.1, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %1 = load i64, ptr %self, align 8, !noundef !48
  %2 = add i64 %1, %s.1
  store i64 %2, ptr %self, align 8
  br label %bb6

bb6:                                              ; preds = %bb3, %start
  ret i1 %or.cond.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h9d35921db5e323cfE"(ptr noalias noundef align 8 dereferenceable(72) %self, ptr noalias nocapture noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %_8 = load i64, ptr %self, align 8, !noundef !48
  %_9 = add i64 %_8, %s.1
  %_3.i.i = icmp ugt i64 %_8, %_9
  %_6.i.i = icmp ugt i64 %_9, 58
  %or.cond.i.i = or i1 %_3.i.i, %_6.i.i
  br i1 %or.cond.i.i, label %bb6, label %bb3

bb3:                                              ; preds = %start
  %_6 = getelementptr inbounds i8, ptr %self, i64 8
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_6, i64 %_8
  %0 = tail call { ptr, i64 } @"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$15copy_from_slice17h1e2130b6fe96d00dE"(ptr noalias noundef nonnull align 1 %_0.i.i.i.i, i64 noundef %s.1, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %1 = load i64, ptr %self, align 8, !noundef !48
  %2 = add i64 %1, %s.1
  store i64 %2, ptr %self, align 8
  br label %bb6

bb6:                                              ; preds = %bb3, %start
  ret i1 %or.cond.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf36d77e8fbff1eb2E"(ptr noalias noundef align 8 dereferenceable(48) %self, ptr noalias nocapture noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %_8 = load i64, ptr %self, align 8, !noundef !48
  %_9 = add i64 %_8, %s.1
  %_3.i.i = icmp ugt i64 %_8, %_9
  %_6.i.i = icmp ugt i64 %_9, 39
  %or.cond.i.i = or i1 %_3.i.i, %_6.i.i
  br i1 %or.cond.i.i, label %bb6, label %bb3

bb3:                                              ; preds = %start
  %_6 = getelementptr inbounds i8, ptr %self, i64 8
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_6, i64 %_8
  %0 = tail call { ptr, i64 } @"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$15copy_from_slice17h1e2130b6fe96d00dE"(ptr noalias noundef nonnull align 1 %_0.i.i.i.i, i64 noundef %s.1, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %1 = load i64, ptr %self, align 8, !noundef !48
  %2 = add i64 %1, %s.1
  store i64 %2, ptr %self, align 8
  br label %bb6

bb6:                                              ; preds = %bb3, %start
  ret i1 %or.cond.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf71b1a9c8a47d6d7E"(ptr noalias noundef align 8 dereferenceable(24) %self, ptr noalias nocapture noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %_8 = load i64, ptr %self, align 8, !noundef !48
  %_9 = add i64 %_8, %s.1
  %_3.i.i = icmp ugt i64 %_8, %_9
  %_6.i.i = icmp ugt i64 %_9, 15
  %or.cond.i.i = or i1 %_3.i.i, %_6.i.i
  br i1 %or.cond.i.i, label %bb6, label %bb3

bb3:                                              ; preds = %start
  %_6 = getelementptr inbounds i8, ptr %self, i64 8
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_6, i64 %_8
  %0 = tail call { ptr, i64 } @"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$15copy_from_slice17h1e2130b6fe96d00dE"(ptr noalias noundef nonnull align 1 %_0.i.i.i.i, i64 noundef %s.1, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  %1 = load i64, ptr %self, align 8, !noundef !48
  %2 = add i64 %1, %s.1
  store i64 %2, ptr %self, align 8
  br label %bb6

bb6:                                              ; preds = %bb3, %start
  ret i1 %or.cond.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..net..ip_addr..IpAddr$u20$as$u20$core..fmt..Display$GT$3fmt17hde7bdc4d3297d1feE"(ptr noalias noundef readonly align 1 dereferenceable(17) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !49, !noundef !48
  %trunc.not = icmp eq i8 %0, 0
  %_5 = getelementptr inbounds i8, ptr %self, i64 1
  br i1 %trunc.not, label %bb3, label %bb2

bb3:                                              ; preds = %start
  %1 = tail call noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..fmt..Display$GT$3fmt17h06943ff098c7db30E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(4) %_5, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  br label %bb6

bb2:                                              ; preds = %start
  %2 = tail call noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt17hdcca3228eac32f68E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(16) %_5, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  br label %bb6

bb6:                                              ; preds = %bb2, %bb3
  %_0.sroa.0.0.in = phi i1 [ %2, %bb2 ], [ %1, %bb3 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..fmt..Display$GT$3fmt17h06943ff098c7db30E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(4) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %e.i = alloca [0 x i8], align 1
  %_33 = alloca [64 x i8], align 8
  %_29 = alloca [48 x i8], align 8
  %buf = alloca [24 x i8], align 8
  %_16 = alloca [64 x i8], align 8
  %_12 = alloca [48 x i8], align 8
  %octets = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %octets)
  %_0.sroa.0.0.copyload.i = load i32, ptr %self, align 1, !alias.scope !1883
  store i32 %_0.sroa.0.0.copyload.i, ptr %octets, align 4
  %0 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_0.0.i = load i64, ptr %0, align 8, !range !62, !alias.scope !1886, !noundef !48
  %trunc.not.i.not.i = icmp eq i64 %_0.0.i, 0
  %_0.0.i8 = load i64, ptr %fmt, align 8, !range !62
  %trunc.not.i.not.i11 = icmp eq i64 %_0.0.i8, 0
  %or.cond = select i1 %trunc.not.i.not.i, i1 %trunc.not.i.not.i11, i1 false
  br i1 %or.cond, label %bb7, label %bb16

bb16:                                             ; preds = %start
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %buf)
  store i64 0, ptr %buf, align 8, !alias.scope !1889
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_29)
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %_33)
  %_37 = getelementptr inbounds [4 x i8], ptr %octets, i64 0, i64 1
  %_39 = getelementptr inbounds [4 x i8], ptr %octets, i64 0, i64 2
  %_41 = getelementptr inbounds [4 x i8], ptr %octets, i64 0, i64 3
  store ptr %octets, ptr %_33, align 8
  %_34.sroa.4.0._33.sroa_idx = getelementptr inbounds i8, ptr %_33, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_34.sroa.4.0._33.sroa_idx, align 8
  %1 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_33, i64 0, i64 1
  store ptr %_37, ptr %1, align 8
  %_36.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_33, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_36.sroa.4.0..sroa_idx, align 8
  %2 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_33, i64 0, i64 2
  store ptr %_39, ptr %2, align 8
  %_38.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_33, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_38.sroa.4.0..sroa_idx, align 8
  %3 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_33, i64 0, i64 3
  store ptr %_41, ptr %3, align 8
  %_40.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_33, i64 0, i64 3, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_40.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_b94448d803ba50a4074915dbcee04a23, ptr %_29, align 8, !alias.scope !1892, !noalias !1895
  %4 = getelementptr inbounds i8, ptr %_29, i64 8
  store i64 4, ptr %4, align 8, !alias.scope !1892, !noalias !1895
  %5 = getelementptr inbounds i8, ptr %_29, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !1892, !noalias !1895
  %6 = getelementptr inbounds i8, ptr %_29, i64 16
  store ptr %_33, ptr %6, align 8, !alias.scope !1892, !noalias !1895
  %7 = getelementptr inbounds i8, ptr %_29, i64 24
  store i64 4, ptr %7, align 8, !alias.scope !1892, !noalias !1895
  %_27 = call noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hbaaeac3449620566E(ptr noalias noundef nonnull align 8 dereferenceable(24) %buf, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_29) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_29)
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i)
  br i1 %_27, label %bb2.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"

bb2.i:                                            ; preds = %bb16
  call void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 @alloc_00ae4b301f7fab8ac9617c03fcbd7274, i64 noundef 43, ptr noundef nonnull align 1 %e.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_2d1f68e291d19e74ef7a657def2dbcc2) #62
  unreachable

"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit": ; preds = %bb16
  call void @llvm.lifetime.end.p0(i64 0, ptr nonnull %e.i)
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %_33)
  call void @llvm.experimental.noalias.scope.decl(metadata !1898)
  %_6.i = load i64, ptr %buf, align 8, !alias.scope !1898, !noundef !48
  %_7.i.i.i.i = icmp ugt i64 %_6.i, 15
  br i1 %_7.i.i.i.i, label %bb3.i.i.i.i, label %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17h2442d0e4fd1f185cE.exit"

bb3.i.i.i.i:                                      ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_6.i, i64 noundef 15, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_87e917d96d17db0ec31309bf3a4283ea) #62, !noalias !1901
  unreachable

"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17h2442d0e4fd1f185cE.exit": ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  %_4.i = getelementptr inbounds i8, ptr %buf, i64 8
  %8 = call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 1 %_4.i, i64 noundef %_6.i) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %buf)
  br label %bb27

bb7:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_12)
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %_16)
  %_20 = getelementptr inbounds [4 x i8], ptr %octets, i64 0, i64 1
  %_22 = getelementptr inbounds [4 x i8], ptr %octets, i64 0, i64 2
  %_24 = getelementptr inbounds [4 x i8], ptr %octets, i64 0, i64 3
  store ptr %octets, ptr %_16, align 8
  %_17.sroa.4.0._16.sroa_idx = getelementptr inbounds i8, ptr %_16, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_17.sroa.4.0._16.sroa_idx, align 8
  %9 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 1
  store ptr %_20, ptr %9, align 8
  %_19.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_19.sroa.4.0..sroa_idx, align 8
  %10 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 2
  store ptr %_22, ptr %10, align 8
  %_21.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_21.sroa.4.0..sroa_idx, align 8
  %11 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 3
  store ptr %_24, ptr %11, align 8
  %_23.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 3, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_23.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_b94448d803ba50a4074915dbcee04a23, ptr %_12, align 8, !alias.scope !1908, !noalias !1911
  %12 = getelementptr inbounds i8, ptr %_12, i64 8
  store i64 4, ptr %12, align 8, !alias.scope !1908, !noalias !1911
  %13 = getelementptr inbounds i8, ptr %_12, i64 32
  store ptr null, ptr %13, align 8, !alias.scope !1908, !noalias !1911
  %14 = getelementptr inbounds i8, ptr %_12, i64 16
  store ptr %_16, ptr %14, align 8, !alias.scope !1908, !noalias !1911
  %15 = getelementptr inbounds i8, ptr %_12, i64 24
  store i64 4, ptr %15, align 8, !alias.scope !1908, !noalias !1911
  %16 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_12) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_12)
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %_16)
  br label %bb27

bb27:                                             ; preds = %bb7, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17h2442d0e4fd1f185cE.exit"
  %_0.sroa.0.0.in = phi i1 [ %16, %bb7 ], [ %8, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17h2442d0e4fd1f185cE.exit" ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %octets)
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt17hdcca3228eac32f68E"(ptr noalias noundef readonly align 1 dereferenceable(16) %0, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %e.i = alloca [0 x i8], align 1
  %_66 = alloca [16 x i8], align 8
  %_62 = alloca [48 x i8], align 8
  %buf = alloca [48 x i8], align 8
  %_19 = alloca [16 x i8], align 8
  %_15 = alloca [48 x i8], align 8
  %ipv4 = alloca [4 x i8], align 4
  %segments = alloca [16 x i8], align 2
  %self = alloca [8 x i8], align 8
  store ptr %0, ptr %self, align 8
  %1 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %1, align 8, !range !62, !alias.scope !1914, !noundef !48
  %trunc.not.i.not.i = icmp eq i64 %_0.0.i, 0
  %_0.0.i11 = load i64, ptr %f, align 8, !range !62
  %trunc.not.i.not.i14 = icmp eq i64 %_0.0.i11, 0
  %or.cond = select i1 %trunc.not.i.not.i, i1 %trunc.not.i.not.i14, i1 false
  br i1 %or.cond, label %bb6, label %bb53

bb53:                                             ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %buf)
  store i64 0, ptr %buf, align 8, !alias.scope !1917
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_62)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_66)
  store ptr %self, ptr %_66, align 8
  %_67.sroa.4.0._66.sroa_idx = getelementptr inbounds i8, ptr %_66, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h35aaaa79edc74260E", ptr %_67.sroa.4.0._66.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_62, align 8, !alias.scope !1920, !noalias !1923
  %2 = getelementptr inbounds i8, ptr %_62, i64 8
  store i64 1, ptr %2, align 8, !alias.scope !1920, !noalias !1923
  %3 = getelementptr inbounds i8, ptr %_62, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !1920, !noalias !1923
  %4 = getelementptr inbounds i8, ptr %_62, i64 16
  store ptr %_66, ptr %4, align 8, !alias.scope !1920, !noalias !1923
  %5 = getelementptr inbounds i8, ptr %_62, i64 24
  store i64 1, ptr %5, align 8, !alias.scope !1920, !noalias !1923
  %_60 = call noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hb521256a80b280e5E(ptr noalias noundef nonnull align 8 dereferenceable(48) %buf, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_62) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_62)
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i)
  br i1 %_60, label %bb2.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"

bb2.i:                                            ; preds = %bb53
  call void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 @alloc_00ae4b301f7fab8ac9617c03fcbd7274, i64 noundef 43, ptr noundef nonnull align 1 %e.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_dc17645a2a1a3913dfed860b9d9a8de1) #62
  unreachable

"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit": ; preds = %bb53
  call void @llvm.lifetime.end.p0(i64 0, ptr nonnull %e.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_66)
  call void @llvm.experimental.noalias.scope.decl(metadata !1926)
  %_6.i = load i64, ptr %buf, align 8, !alias.scope !1926, !noundef !48
  %_7.i.i.i.i = icmp ugt i64 %_6.i, 39
  br i1 %_7.i.i.i.i, label %bb3.i.i.i.i, label %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17heaa4b222dc147c8aE.exit"

bb3.i.i.i.i:                                      ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_6.i, i64 noundef 39, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_87e917d96d17db0ec31309bf3a4283ea) #62, !noalias !1929
  unreachable

"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17heaa4b222dc147c8aE.exit": ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  %_4.i = getelementptr inbounds i8, ptr %buf, i64 8
  %6 = call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %_4.i, i64 noundef %_6.i) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %buf)
  br label %bb63

bb6:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %segments)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1936)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1939)
  %_11.sroa.0.0.copyload.i = load i16, ptr %0, align 1
  %_11.sroa.4.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 2
  %_11.sroa.4.0.copyload.i = load i16, ptr %_11.sroa.4.0.self.sroa_idx.i, align 1
  %_11.sroa.5.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 4
  %_11.sroa.5.0.copyload.i = load i16, ptr %_11.sroa.5.0.self.sroa_idx.i, align 1
  %_11.sroa.6.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 6
  %_11.sroa.6.0.copyload.i = load i16, ptr %_11.sroa.6.0.self.sroa_idx.i, align 1
  %_11.sroa.7.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 8
  %_11.sroa.7.0.copyload.i = load i16, ptr %_11.sroa.7.0.self.sroa_idx.i, align 1
  %_11.sroa.8.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 10
  %_11.sroa.8.0.copyload.i = load i16, ptr %_11.sroa.8.0.self.sroa_idx.i, align 1
  %_11.sroa.9.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 12
  %_11.sroa.9.0.copyload.i = load i16, ptr %_11.sroa.9.0.self.sroa_idx.i, align 1, !alias.scope !1939, !noalias !1936
  %_11.sroa.10.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %0, i64 14
  %_11.sroa.10.0.copyload.i = load i16, ptr %_11.sroa.10.0.self.sroa_idx.i, align 1, !alias.scope !1939, !noalias !1936
  %7 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.0.0.copyload.i)
  %8 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.4.0.copyload.i)
  %9 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.5.0.copyload.i)
  %10 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.6.0.copyload.i)
  %11 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.7.0.copyload.i)
  %12 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.8.0.copyload.i)
  %13 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.9.0.copyload.i)
  %14 = tail call noundef i16 @llvm.bswap.i16(i16 %_11.sroa.10.0.copyload.i)
  store i16 %7, ptr %segments, align 2, !alias.scope !1936, !noalias !1939
  %15 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 1
  store i16 %8, ptr %15, align 2, !alias.scope !1936, !noalias !1939
  %16 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 2
  store i16 %9, ptr %16, align 2, !alias.scope !1936, !noalias !1939
  %17 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 3
  store i16 %10, ptr %17, align 2, !alias.scope !1936, !noalias !1939
  %18 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 4
  store i16 %11, ptr %18, align 2, !alias.scope !1936, !noalias !1939
  %19 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 5
  store i16 %12, ptr %19, align 2, !alias.scope !1936, !noalias !1939
  %20 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 6
  store i16 %13, ptr %20, align 2, !alias.scope !1936, !noalias !1939
  %21 = getelementptr inbounds [8 x i16], ptr %segments, i64 0, i64 7
  store i16 %14, ptr %21, align 2, !alias.scope !1936, !noalias !1939
  %22 = trunc i16 %_11.sroa.0.0.copyload.i to i8
  %23 = trunc i16 %_11.sroa.4.0.copyload.i to i8
  %24 = trunc i16 %_11.sroa.5.0.copyload.i to i8
  %25 = trunc i16 %_11.sroa.6.0.copyload.i to i8
  %26 = trunc i16 %_11.sroa.7.0.copyload.i to i8
  %27 = trunc i16 %_11.sroa.8.0.copyload.i to i8
  %28 = icmp eq i8 %22, 0
  %29 = icmp ult i16 %_11.sroa.0.0.copyload.i, 256
  %or.cond.i = and i1 %28, %29
  %30 = icmp eq i8 %23, 0
  %or.cond5.i = select i1 %or.cond.i, i1 %30, i1 false
  %31 = icmp ult i16 %_11.sroa.4.0.copyload.i, 256
  %or.cond8.i = select i1 %or.cond5.i, i1 %31, i1 false
  %32 = icmp eq i8 %24, 0
  %or.cond11.i = select i1 %or.cond8.i, i1 %32, i1 false
  %33 = icmp ult i16 %_11.sroa.5.0.copyload.i, 256
  %or.cond14.i = select i1 %or.cond11.i, i1 %33, i1 false
  %34 = icmp eq i8 %25, 0
  %or.cond17.i = select i1 %or.cond14.i, i1 %34, i1 false
  %35 = icmp ult i16 %_11.sroa.6.0.copyload.i, 256
  %or.cond20.i = select i1 %or.cond17.i, i1 %35, i1 false
  %36 = icmp eq i8 %26, 0
  %or.cond23.i = select i1 %or.cond20.i, i1 %36, i1 false
  %37 = icmp ult i16 %_11.sroa.7.0.copyload.i, 256
  %or.cond26.i = select i1 %or.cond23.i, i1 %37, i1 false
  %38 = icmp eq i8 %27, -1
  %or.cond29.i = select i1 %or.cond26.i, i1 %38, i1 false
  %39 = icmp ugt i16 %_11.sroa.8.0.copyload.i, -257
  %or.cond32.i = select i1 %or.cond29.i, i1 %39, i1 false
  br i1 %or.cond32.i, label %bb9, label %bb19.outer

bb9:                                              ; preds = %bb6
  %_2.sroa.15.0.copyload.i19 = load i32, ptr %_11.sroa.9.0.self.sroa_idx.i, align 1, !alias.scope !1941
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ipv4)
  store i32 %_2.sroa.15.0.copyload.i19, ptr %ipv4, align 4
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_15)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_19)
  store ptr %ipv4, ptr %_19, align 8
  %_20.sroa.4.0._19.sroa_idx = getelementptr inbounds i8, ptr %_19, i64 8
  store ptr @"_ZN67_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..fmt..Display$GT$3fmt17h06943ff098c7db30E", ptr %_20.sroa.4.0._19.sroa_idx, align 8
  store ptr @alloc_7a086ee6a1eaafcc05d1120af6861a9a, ptr %_15, align 8, !alias.scope !1944, !noalias !1947
  %40 = getelementptr inbounds i8, ptr %_15, i64 8
  store i64 1, ptr %40, align 8, !alias.scope !1944, !noalias !1947
  %41 = getelementptr inbounds i8, ptr %_15, i64 32
  store ptr null, ptr %41, align 8, !alias.scope !1944, !noalias !1947
  %42 = getelementptr inbounds i8, ptr %_15, i64 16
  store ptr %_19, ptr %42, align 8, !alias.scope !1944, !noalias !1947
  %43 = getelementptr inbounds i8, ptr %_15, i64 24
  store i64 1, ptr %43, align 8, !alias.scope !1944, !noalias !1947
  %44 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_15) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_15)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_19)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ipv4)
  br label %bb50

bb50:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h4027c1003d1c1d9fE.exit", %bb35, %bb9
  %_0.sroa.0.0.in = phi i1 [ %51, %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h4027c1003d1c1d9fE.exit" ], [ %46, %bb35 ], [ %44, %bb9 ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %segments)
  br label %bb63

bb19:                                             ; preds = %bb19.outer, %bb22
  %iter.sroa.0.0.idx = phi i64 [ %iter.sroa.0.0.add, %bb22 ], [ %iter.sroa.0.0.idx.ph, %bb19.outer ]
  %iter.sroa.7.0 = phi i64 [ %_8.0.i, %bb22 ], [ %iter.sroa.7.0.ph, %bb19.outer ]
  %current.sroa.0.0 = phi i64 [ 0, %bb22 ], [ %current.sroa.0.0.ph, %bb19.outer ]
  %current.sroa.6.0 = phi i64 [ 0, %bb22 ], [ %current.sroa.6.0.ph, %bb19.outer ]
  %_0.i.i.i15 = icmp eq i64 %iter.sroa.0.0.idx, 16
  br i1 %_0.i.i.i15, label %bb23, label %bb22

bb23:                                             ; preds = %bb19
  %_41 = icmp ugt i64 %longest.sroa.5.0.ph, 1
  br i1 %_41, label %bb34, label %bb35

bb22:                                             ; preds = %bb19
  %iter.sroa.0.0.ptr = getelementptr inbounds i8, ptr %segments, i64 %iter.sroa.0.0.idx
  %iter.sroa.0.0.add = add nuw nsw i64 %iter.sroa.0.0.idx, 2
  %_8.0.i = add nuw nsw i64 %iter.sroa.7.0, 1
  %segment = load i16, ptr %iter.sroa.0.0.ptr, align 2, !noundef !48
  %45 = icmp eq i16 %segment, 0
  br i1 %45, label %bb24, label %bb19

bb35:                                             ; preds = %bb23
  %46 = call fastcc noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt12fmt_subslice17h43b7c5ace6af365eE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 2 %segments, i64 noundef 8) #61
  br label %bb50

bb34:                                             ; preds = %bb23
  %_7.i.i.i = icmp ugt i64 %longest.sroa.0.0.ph, 8
  br i1 %_7.i.i.i, label %bb3.i.i.i, label %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf7517d10c7e0945dE.exit"

bb3.i.i.i:                                        ; preds = %bb34
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %longest.sroa.0.0.ph, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3557bfbb4689b9d5c9708bbad2d86c27) #62, !noalias !1950
  unreachable

"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf7517d10c7e0945dE.exit": ; preds = %bb34
  %_43 = call fastcc noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt12fmt_subslice17h43b7c5ace6af365eE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 2 %segments, i64 noundef %longest.sroa.0.0.ph) #61
  br i1 %_43, label %bb62, label %bb39

bb39:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf7517d10c7e0945dE.exit"
  call void @llvm.experimental.noalias.scope.decl(metadata !1957)
  %47 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %47, align 8, !alias.scope !1957, !noalias !1960, !nonnull !48, !align !63, !noundef !48
  %48 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %48, align 8, !alias.scope !1957, !noalias !1960, !nonnull !48, !align !64, !noundef !48
  %49 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %50 = load ptr, ptr %49, align 8, !invariant.load !48, !noalias !1962, !nonnull !48
  %_0.i = call noundef zeroext i1 %50(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_0078f96ecbe246c9d8cda3cf01c437ac, i64 noundef 2) #61, !noalias !1957
  br i1 %_0.i, label %bb62, label %bb44

bb44:                                             ; preds = %bb39
  %_55 = add i64 %longest.sroa.0.0.ph, %longest.sroa.5.0.ph
  %_3.i.i = icmp ugt i64 %_55, 8
  br i1 %_3.i.i, label %bb1.i.i, label %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h4027c1003d1c1d9fE.exit"

bb1.i.i:                                          ; preds = %bb44
  call void @_ZN4core5slice5index26slice_start_index_len_fail17h2fc82cf7a08c910bE(i64 noundef %_55, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_6d5ec4fbfc5ea3f4e4afe9e74fdf4320) #62, !noalias !1963
  unreachable

"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h4027c1003d1c1d9fE.exit": ; preds = %bb44
  %new_len.i.i.i.i = sub nuw nsw i64 8, %_55
  %_0.i.i.i.i.i = getelementptr inbounds i16, ptr %segments, i64 %_55
  %51 = call fastcc noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt12fmt_subslice17h43b7c5ace6af365eE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 2 %_0.i.i.i.i.i, i64 noundef %new_len.i.i.i.i) #61
  br label %bb50

bb63:                                             ; preds = %bb62, %bb50, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17heaa4b222dc147c8aE.exit"
  %_0.sroa.0.1.shrunk = phi i1 [ true, %bb62 ], [ %_0.sroa.0.0.in, %bb50 ], [ %6, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17heaa4b222dc147c8aE.exit" ]
  ret i1 %_0.sroa.0.1.shrunk

bb62:                                             ; preds = %bb39, %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf7517d10c7e0945dE.exit"
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %segments)
  br label %bb63

bb24:                                             ; preds = %bb22
  %52 = icmp eq i64 %current.sroa.6.0, 0
  %spec.select = select i1 %52, i64 %iter.sroa.7.0, i64 %current.sroa.0.0
  %53 = add i64 %current.sroa.6.0, 1
  %_36 = icmp ugt i64 %53, %longest.sroa.5.0.ph
  %spec.select8 = tail call i64 @llvm.umax.i64(i64 %53, i64 %longest.sroa.5.0.ph)
  %spec.select9 = select i1 %_36, i64 %spec.select, i64 %longest.sroa.0.0.ph
  br label %bb19.outer

bb19.outer:                                       ; preds = %bb24, %bb6
  %iter.sroa.0.0.idx.ph = phi i64 [ %iter.sroa.0.0.add, %bb24 ], [ 0, %bb6 ]
  %iter.sroa.7.0.ph = phi i64 [ %_8.0.i, %bb24 ], [ 0, %bb6 ]
  %longest.sroa.5.0.ph = phi i64 [ %spec.select8, %bb24 ], [ 0, %bb6 ]
  %longest.sroa.0.0.ph = phi i64 [ %spec.select9, %bb24 ], [ 0, %bb6 ]
  %current.sroa.0.0.ph = phi i64 [ %spec.select, %bb24 ], [ 0, %bb6 ]
  %current.sroa.6.0.ph = phi i64 [ %53, %bb24 ], [ 0, %bb6 ]
  br label %bb19
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h35aaaa79edc74260E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %_0 = tail call noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt17hdcca3228eac32f68E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(16) %_3, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hb521256a80b280e5E(ptr noalias noundef align 8 dereferenceable(48) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %args) #61, !noalias !1968
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb3.i, label %bb2.i

bb2.i:                                            ; preds = %start
  %3 = extractvalue { ptr, i64 } %0, 1
  %4 = tail call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf36d77e8fbff1eb2E"(ptr noalias noundef nonnull align 8 dereferenceable(48) %self, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %3) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h0008bc4ed66f84c4E.exit"

bb3.i:                                            ; preds = %start
  %5 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.8, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h0008bc4ed66f84c4E.exit"

"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h0008bc4ed66f84c4E.exit": ; preds = %bb3.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %5, %bb3.i ], [ %4, %bb2.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i16 @llvm.bswap.i16(i16) #1

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt12fmt_subslice17h43b7c5ace6af365eE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 2 %chunk.0, i64 noundef %chunk.1) unnamed_addr #8 {
start:
  %_32 = alloca [16 x i8], align 8
  %_28 = alloca [48 x i8], align 8
  %segment = alloca [8 x i8], align 8
  %_13 = alloca [16 x i8], align 8
  %_9 = alloca [48 x i8], align 8
  %first = alloca [8 x i8], align 8
  %_3.not.i = icmp eq i64 %chunk.1, 0
  br i1 %_3.not.i, label %bb31, label %bb2

bb2:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %first)
  store ptr %chunk.0, ptr %first, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_13)
  store ptr %first, ptr %_13, align 8
  %_14.sroa.4.0._13.sroa_idx = getelementptr inbounds i8, ptr %_13, i64 8
  store ptr @"_ZN45_$LT$$RF$T$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9a7f476e7c046f60E", ptr %_14.sroa.4.0._13.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_9, align 8, !alias.scope !1971, !noalias !1974
  %0 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !1971, !noalias !1974
  %1 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !1971, !noalias !1974
  %2 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr %_13, ptr %2, align 8, !alias.scope !1971, !noalias !1974
  %3 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 1, ptr %3, align 8, !alias.scope !1971, !noalias !1974
  %_8 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_9)
  br i1 %_8, label %bb9, label %bb8

bb8:                                              ; preds = %bb2
  %_8.0.i = getelementptr inbounds [0 x i16], ptr %chunk.0, i64 0, i64 1
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_13)
  %_0.i.i.i.i = getelementptr inbounds [0 x i16], ptr %chunk.0, i64 0, i64 %chunk.1
  %4 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %4, align 8, !nonnull !48, !align !63
  %5 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %5, align 8, !nonnull !48, !align !64
  %6 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  %_33.sroa.4.0._32.sroa_idx = getelementptr inbounds i8, ptr %_32, i64 8
  %7 = getelementptr inbounds i8, ptr %_28, i64 8
  %8 = getelementptr inbounds i8, ptr %_28, i64 32
  %9 = getelementptr inbounds i8, ptr %_28, i64 16
  %10 = getelementptr inbounds i8, ptr %_28, i64 24
  br label %bb12

bb9:                                              ; preds = %bb2
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_13)
  br label %bb30

bb12:                                             ; preds = %bb25, %bb8
  %iter.sroa.0.0 = phi ptr [ %_8.0.i, %bb8 ], [ %_3.i.i.i.i, %bb25 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb15, label %bb14

bb15:                                             ; preds = %bb12
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %first)
  br label %bb31

bb14:                                             ; preds = %bb12
  %_3.i.i.i.i = getelementptr inbounds i16, ptr %iter.sroa.0.0, i64 1
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %segment)
  store ptr %iter.sroa.0.0, ptr %segment, align 8
  %11 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !1977, !nonnull !48
  %_0.i = call noundef zeroext i1 %11(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 58) #61, !noalias !1977
  br i1 %_0.i, label %bb29, label %bb18

bb18:                                             ; preds = %bb14
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_28)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_32)
  store ptr %segment, ptr %_32, align 8
  store ptr @"_ZN45_$LT$$RF$T$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9a7f476e7c046f60E", ptr %_33.sroa.4.0._32.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_28, align 8, !alias.scope !1980, !noalias !1983
  store i64 1, ptr %7, align 8, !alias.scope !1980, !noalias !1983
  store ptr null, ptr %8, align 8, !alias.scope !1980, !noalias !1983
  store ptr %_32, ptr %9, align 8, !alias.scope !1980, !noalias !1983
  store i64 1, ptr %10, align 8, !alias.scope !1980, !noalias !1983
  %_27 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_28) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_28)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_32)
  br i1 %_27, label %bb29, label %bb25

bb25:                                             ; preds = %bb18
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %segment)
  br label %bb12

bb29:                                             ; preds = %bb18, %bb14
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %segment)
  br label %bb30

bb30:                                             ; preds = %bb29, %bb9
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %first)
  br label %bb31

bb31:                                             ; preds = %bb30, %bb15, %start
  %_0.sroa.0.2.off0 = phi i1 [ true, %bb30 ], [ false, %bb15 ], [ false, %start ]
  ret i1 %_0.sroa.0.2.off0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN45_$LT$$RF$T$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9a7f476e7c046f60E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !1986, !noundef !48
  %_0 = tail call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i16$GT$3fmt17h0894c961a00c4cd4E"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_3, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal noundef zeroext i1 @"_ZN53_$LT$core..fmt..Error$u20$as$u20$core..fmt..Debug$GT$3fmt17h64199e53e78c0bceE"(ptr noalias nocapture nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1987)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !alias.scope !1987, !noalias !1990, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !alias.scope !1987, !noalias !1990, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !1992, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_99ac8a81a24cac863217ce4a5cbfabea, i64 noundef 5) #61, !noalias !1987
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write10write_char17h6ae42f3e2f49af15E(ptr noalias noundef align 8 dereferenceable(48) %self, i32 noundef %c) unnamed_addr #2 {
start:
  %_7 = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_7)
  store i32 0, ptr %_7, align 4
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %c, ptr noalias noundef nonnull align 1 %_7) #61
  %_4.0 = extractvalue { ptr, i64 } %0, 0
  %_4.1 = extractvalue { ptr, i64 } %0, 1
  %_0 = call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf36d77e8fbff1eb2E"(ptr noalias noundef nonnull align 8 dereferenceable(48) %self, ptr noalias noundef nonnull readonly align 1 %_4.0, i64 noundef %_4.1) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hbaaeac3449620566E(ptr noalias noundef align 8 dereferenceable(24) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %args) #61, !noalias !1993
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb3.i, label %bb2.i

bb2.i:                                            ; preds = %start
  %3 = extractvalue { ptr, i64 } %0, 1
  %4 = tail call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf71b1a9c8a47d6d7E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %self, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %3) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17haadb52fa6098ddf2E.exit"

bb3.i:                                            ; preds = %start
  %5 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.9, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17haadb52fa6098ddf2E.exit"

"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17haadb52fa6098ddf2E.exit": ; preds = %bb3.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %5, %bb3.i ], [ %4, %bb2.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write10write_char17h9ab0b1888bd8c3e8E(ptr noalias noundef align 8 dereferenceable(24) %self, i32 noundef %c) unnamed_addr #2 {
start:
  %_7 = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_7)
  store i32 0, ptr %_7, align 4
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %c, ptr noalias noundef nonnull align 1 %_7) #61
  %_4.0 = extractvalue { ptr, i64 } %0, 0
  %_4.1 = extractvalue { ptr, i64 } %0, 1
  %_0 = call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17hf71b1a9c8a47d6d7E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %self, ptr noalias noundef nonnull readonly align 1 %_4.0, i64 noundef %_4.1) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN63_$LT$core..net..ip_addr..IpAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h58ac95856aefe1ecE"(ptr noalias noundef readonly align 1 dereferenceable(17) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN65_$LT$core..net..ip_addr..IpAddr$u20$as$u20$core..fmt..Display$GT$3fmt17hde7bdc4d3297d1feE"(ptr noalias noundef nonnull readonly align 1 dereferenceable(17) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..fmt..Debug$GT$3fmt17h17bbefed19636570E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(4) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..fmt..Display$GT$3fmt17h06943ff098c7db30E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(4) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb2dc712210b914fbE"(ptr noalias noundef readonly align 1 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..fmt..Display$GT$3fmt17hdcca3228eac32f68E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(16) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii17h64a14f6d8b8e5486E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #2 {
start:
  %_2.i.i.i.i.i = alloca [17 x i8], align 1
  %result.sroa.7.i = alloca [12 x i8], align 1
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  store ptr %b.0, ptr %_3, align 8
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 %b.1, ptr %0, align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1996)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !1999)
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %result.sroa.7.i)
  %1 = call fastcc i40 @_ZN4core3net6parser6Parser14read_ipv4_addr17h45c924da403f43daE(ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61, !noalias !2001
  %2 = and i40 %1, 1
  %trunc.not.i.i.i.i = icmp eq i40 %2, 0
  br i1 %trunc.not.i.i.i.i, label %bb2.i.i.i.i, label %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread"

bb2.i.i.i.i:                                      ; preds = %start
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %_2.i.i.i.i.i), !noalias !2006
  call fastcc void @_ZN4core3net6parser6Parser14read_ipv6_addr17h4eb6e961646c7132E(ptr noalias nocapture noundef nonnull sret([17 x i8]) align 1 dereferenceable(17) %_2.i.i.i.i.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61, !noalias !2016
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2017)
  %3 = load i8, ptr %_2.i.i.i.i.i, align 1, !range !49, !alias.scope !2020, !noalias !2022, !noundef !48
  %trunc.not.i.i.i.i.i.i = icmp eq i8 %3, 0
  br i1 %trunc.not.i.i.i.i.i.i, label %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i", label %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread11"

"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i": ; preds = %bb2.i.i.i.i
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %_2.i.i.i.i.i), !noalias !2006
  %_9.1.i = load i64, ptr %0, align 8, !alias.scope !1999, !noalias !1996, !noundef !48
  %_0.i.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i.i, label %bb2.i3.i, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE.exit.i"

"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread11": ; preds = %bb2.i.i.i.i
  %4 = getelementptr inbounds i8, ptr %_2.i.i.i.i.i, i64 1
  %result.sroa.5.1.copyload.i = load i32, ptr %4, align 1, !alias.scope !2023, !noalias !2024
  %result.sroa.7.1..sroa_idx.i = getelementptr inbounds i8, ptr %_2.i.i.i.i.i, i64 5
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(12) %result.sroa.7.i, ptr noundef nonnull align 1 dereferenceable(12) %result.sroa.7.1..sroa_idx.i, i64 12, i1 false), !alias.scope !2023, !noalias !2025
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %_2.i.i.i.i.i), !noalias !2006
  %_9.1.i13 = load i64, ptr %0, align 8, !alias.scope !1999, !noalias !1996, !noundef !48
  %_0.i.i14 = icmp eq i64 %_9.1.i13, 0
  br i1 %_0.i.i14, label %bb3.i2.i, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE.exit.i"

"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread": ; preds = %start
  %_9.1.i3 = load i64, ptr %0, align 8, !alias.scope !1999, !noalias !1996, !noundef !48
  %_0.i.i4 = icmp eq i64 %_9.1.i3, 0
  br i1 %_0.i.i4, label %bb3.i.thread, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE.exit.i"

bb3.i.thread:                                     ; preds = %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread"
  %.sroa.4.0.extract.shift.i.i.i.i = lshr i40 %1, 8
  %.sroa.4.0.extract.trunc.i.i.i.i = trunc i40 %.sroa.4.0.extract.shift.i.i.i.i to i32
  br label %bb3.i2.i

"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE.exit.i": ; preds = %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread", %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread11", %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i"
  %5 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %5, align 1, !alias.scope !2026, !noalias !2029
  br label %_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE.exit

bb2.i3.i:                                         ; preds = %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i"
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2031)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %6, align 1, !alias.scope !2034, !noalias !2036
  br label %_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE.exit

bb3.i2.i:                                         ; preds = %bb3.i.thread, %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread11"
  %result.sroa.5.1.i510 = phi i32 [ %.sroa.4.0.extract.trunc.i.i.i.i, %bb3.i.thread ], [ %result.sroa.5.1.copyload.i, %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread11" ]
  %result.sroa.0.0.i69 = phi i8 [ 0, %bb3.i.thread ], [ 1, %"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E.exit.i.thread11" ]
  %7 = getelementptr inbounds i8, ptr %_0, i64 1
  store i32 %result.sroa.5.1.i510, ptr %7, align 1, !alias.scope !2037, !noalias !1999
  %_6.sroa.10.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 5
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(12) %_6.sroa.10.0._0.sroa_idx.i, ptr noundef nonnull align 1 dereferenceable(12) %result.sroa.7.i, i64 12, i1 false), !noalias !1999
  br label %_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE.exit

_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE.exit: ; preds = %bb3.i2.i, %bb2.i3.i, %"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE.exit.i"
  %result.sroa.0.0.sink.i = phi i8 [ 2, %"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE.exit.i" ], [ 2, %bb2.i3.i ], [ %result.sroa.0.0.i69, %bb3.i2.i ]
  store i8 %result.sroa.0.0.sink.i, ptr %_0, align 1, !alias.scope !1996, !noalias !1999
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %result.sroa.7.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc i40 @_ZN4core3net6parser6Parser14read_ipv4_addr17h45c924da403f43daE(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #25 {
start:
  %groups.i.i = alloca [4 x i8], align 4
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2038)
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2038, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %state.1.i = load i64, ptr %0, align 8, !alias.scope !2038, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2041)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %groups.i.i), !noalias !2044
  store i32 0, ptr %groups.i.i, align 4, !noalias !2044
  br label %bb4.i.i

bb4.i.i:                                          ; preds = %bb11.i.i, %start
  %iter.sroa.0.0.idx.i.i = phi i64 [ 0, %start ], [ %iter.sroa.0.0.add.i.i, %bb11.i.i ]
  %iter.sroa.0.0.ptr.i.i = getelementptr inbounds i8, ptr %groups.i.i, i64 %iter.sroa.0.0.idx.i.i
  %_0.i.i.i4.i.not.i = icmp eq i64 %iter.sroa.0.0.idx.i.i, 4
  br i1 %_0.i.i.i4.i.not.i, label %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread.i", label %bb7.i.i

"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread.i": ; preds = %bb4.i.i
  %_20.sroa.0.0.copyload.i.i = load i32, ptr %groups.i.i, align 4, !noalias !2044
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %groups.i.i), !noalias !2044
  br label %_ZN4core3net6parser6Parser15read_atomically17he961abdfbc76d5b0E.exit

bb7.i.i:                                          ; preds = %bb4.i.i
  %iter.sroa.0.0.add.i.i = add nuw nsw i64 %iter.sroa.0.0.idx.i.i, 1
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2045)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2048)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2051)
  %_3.not.i.i.i.i.i = icmp eq i64 %iter.sroa.0.0.idx.i.i, 0
  br i1 %_3.not.i.i.i.i.i, label %bb9.i.i.i.i.i, label %bb1.i.i.i.i.i

bb1.i.i.i.i.i:                                    ; preds = %bb7.i.i
  %_6.i.i.i.i.i = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 46) #61
  br i1 %_6.i.i.i.i.i, label %bb9.i.i.i.i.i, label %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread27.i"

"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread27.i": ; preds = %bb1.i.i.i.i.i
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %groups.i.i), !noalias !2044
  br label %bb3.i

bb9.i.i.i.i.i:                                    ; preds = %bb1.i.i.i.i.i, %bb7.i.i
  %state.1.i.i.i.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !2054
  %state.0.i.i.i.i.i.i.i.i = load ptr, ptr %self, align 8, !alias.scope !2054
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2055)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2058)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2061)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2064)
  %_3.not.i.i.i.i.i.i.i.i.i.i.i = icmp eq i64 %state.1.i.i.i.i.i.i.i.i, 0
  br i1 %_3.not.i.i.i.i.i.i.i.i.i.i.i, label %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i, label %bb3.i.i.i.i.i.i.i.i.i.i.i

bb3.i.i.i.i.i.i.i.i.i.i.i:                        ; preds = %bb9.i.i.i.i.i
  %b.i.i.i.i.i.i.i.i.i.i.i.i = load i8, ptr %state.0.i.i.i.i.i.i.i.i, align 1, !alias.scope !2067, !noalias !2072, !noundef !48
  %1 = icmp eq i8 %b.i.i.i.i.i.i.i.i.i.i.i.i, 48
  br label %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i

_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i: ; preds = %bb3.i.i.i.i.i.i.i.i.i.i.i, %bb9.i.i.i.i.i
  %_0.sroa.0.0.i.i.i.i.i.i.i.i.i.i.i = phi i1 [ %1, %bb3.i.i.i.i.i.i.i.i.i.i.i ], [ false, %bb9.i.i.i.i.i ]
  br label %bb3.i.i.i.i.i.i.i.i.i

bb3.i.i.i.i.i.i.i.i.i:                            ; preds = %bb7.i.i.i.i.i.i.i.i.i, %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i
  %state.0.i.i.i.i.i.i.i.i.i.i = phi ptr [ %state.0.i.i.i.i.i.i.i.i, %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i ], [ %state.0.i.i.pre.i.i.i.i.i.i.i.i, %bb7.i.i.i.i.i.i.i.i.i ]
  %state.1.i.i.i.i.i.i.i.i.i.i = phi i64 [ %state.1.i.i.i.i.i.i.i.i, %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i ], [ %state.1.i.pre.i.i.i.i.i.i.i.i.i, %bb7.i.i.i.i.i.i.i.i.i ]
  %digit_count.sroa.0.0.i.i.i.i.i.i.i.i.i = phi i64 [ 0, %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i ], [ %9, %bb7.i.i.i.i.i.i.i.i.i ]
  %result.sroa.0.0.i.i.i.i.i.i.i.i.i = phi i32 [ 0, %_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E.exit.i.i.i.i.i.i.i.i.i ], [ %12, %bb7.i.i.i.i.i.i.i.i.i ]
  %_4.i.i.i.i.i.i.i.i.i.i.i = tail call fastcc noundef i32 @_ZN4core3net6parser6Parser9read_char17h465ff31631e56225E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !2077
  %2 = icmp eq i32 %_4.i.i.i.i.i.i.i.i.i.i.i, 1114112
  br i1 %2, label %bb3.i.i.i.i.i.i.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE.exit.i.i.i.i.i.i.i.i.i.i"

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE.exit.i.i.i.i.i.i.i.i.i.i": ; preds = %bb3.i.i.i.i.i.i.i.i.i
  %_0.i4.i.i.i.i.i.i.i = add nsw i32 %_4.i.i.i.i.i.i.i.i.i.i.i, -48
  %_16.i.i.i.i.i.i.i = icmp ult i32 %_0.i4.i.i.i.i.i.i.i, 10
  %..i.i.i.i.i.i.i = zext i1 %_16.i.i.i.i.i.i.i to i32
  %3 = insertvalue { i32, i32 } poison, i32 %..i.i.i.i.i.i.i, 0
  %4 = insertvalue { i32, i32 } %3, i32 %_0.i4.i.i.i.i.i.i.i, 1
  br i1 %_16.i.i.i.i.i.i.i, label %_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E.exit.i.i.i.i.i.i.i.i.i, label %bb3.i.i.i.i.i.i.i.i.i.i

bb3.i.i.i.i.i.i.i.i.i.i:                          ; preds = %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE.exit.i.i.i.i.i.i.i.i.i.i", %bb3.i.i.i.i.i.i.i.i.i
  %5 = phi { i32, i32 } [ %4, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE.exit.i.i.i.i.i.i.i.i.i.i" ], [ { i32 0, i32 undef }, %bb3.i.i.i.i.i.i.i.i.i ]
  store ptr %state.0.i.i.i.i.i.i.i.i.i.i, ptr %self, align 8, !alias.scope !2082, !noalias !2084
  store i64 %state.1.i.i.i.i.i.i.i.i.i.i, ptr %0, align 8, !alias.scope !2082, !noalias !2084
  br label %_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E.exit.i.i.i.i.i.i.i.i.i

_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E.exit.i.i.i.i.i.i.i.i.i: ; preds = %bb3.i.i.i.i.i.i.i.i.i.i, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE.exit.i.i.i.i.i.i.i.i.i.i"
  %6 = phi { i32, i32 } [ %4, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE.exit.i.i.i.i.i.i.i.i.i.i" ], [ %5, %bb3.i.i.i.i.i.i.i.i.i.i ]
  %7 = extractvalue { i32, i32 } %6, 0
  %switch.i.i.i.i.i.i.i.i.i = icmp eq i32 %7, 1
  br i1 %switch.i.i.i.i.i.i.i.i.i, label %bb5.i.i.i.i.i.i.i.i.i, label %bb8.i.i.i.i.i.i.i.i.i

bb5.i.i.i.i.i.i.i.i.i:                            ; preds = %_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E.exit.i.i.i.i.i.i.i.i.i
  %exitcond.i.i.i.i.i.i.i = icmp eq i64 %digit_count.sroa.0.0.i.i.i.i.i.i.i.i.i, 3
  br i1 %exitcond.i.i.i.i.i.i.i, label %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.i", label %bb7.i.i.i.i.i.i.i.i.i

bb8.i.i.i.i.i.i.i.i.i:                            ; preds = %_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E.exit.i.i.i.i.i.i.i.i.i
  %8 = icmp eq i64 %digit_count.sroa.0.0.i.i.i.i.i.i.i.i.i, 0
  %_20.i.i.i.i.i.i.i.i.i = icmp ne i64 %digit_count.sroa.0.0.i.i.i.i.i.i.i.i.i, 1
  %or.cond.i.i.i.i.i.i.i.i.i = and i1 %_0.sroa.0.0.i.i.i.i.i.i.i.i.i.i.i, %_20.i.i.i.i.i.i.i.i.i
  %or.cond.i.i.i.i.i.i.i = or i1 %8, %or.cond.i.i.i.i.i.i.i.i.i
  %_2.i.i.i.i.i.i.i.i.i.i.i = icmp ugt i32 %result.sroa.0.0.i.i.i.i.i.i.i.i.i, 255
  %or.cond.not.i = select i1 %or.cond.i.i.i.i.i.i.i, i1 true, i1 %_2.i.i.i.i.i.i.i.i.i.i.i
  br i1 %or.cond.not.i, label %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.i", label %bb11.i.i

bb7.i.i.i.i.i.i.i.i.i:                            ; preds = %bb5.i.i.i.i.i.i.i.i.i
  %9 = add nuw nsw i64 %digit_count.sroa.0.0.i.i.i.i.i.i.i.i.i, 1
  %10 = mul i32 %result.sroa.0.0.i.i.i.i.i.i.i.i.i, 10
  %11 = extractvalue { i32, i32 } %6, 1
  %12 = add i32 %11, %10
  %state.1.i.pre.i.i.i.i.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !2082, !noalias !2084
  %state.0.i.i.pre.i.i.i.i.i.i.i.i = load ptr, ptr %self, align 8, !alias.scope !2082, !noalias !2084
  br label %bb3.i.i.i.i.i.i.i.i.i

bb11.i.i:                                         ; preds = %bb8.i.i.i.i.i.i.i.i.i
  %_3.i.i.i.i.i.i.i.i.i.i.i = trunc i32 %result.sroa.0.0.i.i.i.i.i.i.i.i.i to i8
  store i8 %_3.i.i.i.i.i.i.i.i.i.i.i, ptr %iter.sroa.0.0.ptr.i.i, align 1, !noalias !2044
  br label %bb4.i.i

"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.i": ; preds = %bb8.i.i.i.i.i.i.i.i.i, %bb5.i.i.i.i.i.i.i.i.i
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %groups.i.i), !noalias !2044
  br label %bb3.i

bb3.i:                                            ; preds = %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.i", %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread27.i"
  store ptr %state.0.i, ptr %self, align 8, !alias.scope !2038
  store i64 %state.1.i, ptr %0, align 8, !alias.scope !2038
  br label %_ZN4core3net6parser6Parser15read_atomically17he961abdfbc76d5b0E.exit

_ZN4core3net6parser6Parser15read_atomically17he961abdfbc76d5b0E.exit: ; preds = %bb3.i, %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread.i"
  %_0.sroa.0.0.i26.i = phi i8 [ 1, %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread.i" ], [ 0, %bb3.i ]
  %_0.sroa.3.0.i25.i = phi i32 [ %_20.sroa.0.0.copyload.i.i, %"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E.exit.thread.i" ], [ 0, %bb3.i ]
  %_0.sroa.3.0.insert.ext.i.i = zext i32 %_0.sroa.3.0.i25.i to i40
  %_0.sroa.3.0.insert.shift.i.i = shl nuw i40 %_0.sroa.3.0.insert.ext.i.i, 8
  %result.sroa.0.0.insert.ext.i = zext nneg i8 %_0.sroa.0.0.i26.i to i40
  %result.sroa.0.0.insert.insert.i = or disjoint i40 %_0.sroa.3.0.insert.shift.i.i, %result.sroa.0.0.insert.ext.i
  ret i40 %result.sroa.0.0.insert.insert.i
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3net6parser6Parser14read_ipv6_addr17h4eb6e961646c7132E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %tail.i.i = alloca [14 x i8], align 2
  %head.i.i = alloca [16 x i8], align 2
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2085)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2088)
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2088, !noalias !2085, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %state.1.i = load i64, ptr %0, align 8, !alias.scope !2088, !noalias !2085, !noundef !48
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %head.i.i), !noalias !2090
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 2 dereferenceable(16) %head.i.i, i8 0, i64 16, i1 false), !noalias !2090
  %1 = call fastcc { i64, i1 } @_ZN4core3net6parser6Parser14read_ipv6_addr11read_groups17hb00e7e551d0aefb4E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noalias noundef nonnull align 2 %head.i.i, i64 noundef 8) #61, !noalias !2094
  %_6.0.i.i = extractvalue { i64, i1 } %1, 0
  %2 = icmp eq i64 %_6.0.i.i, 8
  br i1 %2, label %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i", label %bb4.i.i

bb4.i.i:                                          ; preds = %start
  %_6.1.i.i = extractvalue { i64, i1 } %1, 1
  br i1 %_6.1.i.i, label %bb3.i, label %bb6.i.i

bb6.i.i:                                          ; preds = %bb4.i.i
  %_12.i.i = call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 58) #61, !noalias !2094
  br i1 %_12.i.i, label %bb10.i.i, label %bb3.i

bb10.i.i:                                         ; preds = %bb6.i.i
  %_15.i.i = call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 58) #61, !noalias !2094
  br i1 %_15.i.i, label %bb15.i.i, label %bb3.i

bb15.i.i:                                         ; preds = %bb10.i.i
  call void @llvm.lifetime.start.p0(i64 14, ptr nonnull %tail.i.i), !noalias !2090
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 2 dereferenceable(14) %tail.i.i, i8 0, i64 14, i1 false), !noalias !2090
  %limit.i.i = sub i64 7, %_6.0.i.i
  %3 = call fastcc { ptr, i64 } @"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h0b9834fe08996733E"(i64 noundef 0, i64 noundef %limit.i.i, ptr noalias noundef nonnull align 2 %tail.i.i, i64 noundef 7, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a108faab95a5cdc1ec6806cfdcb8faba) #61, !noalias !2090
  %_22.0.i.i = extractvalue { ptr, i64 } %3, 0
  %_22.1.i.i = extractvalue { ptr, i64 } %3, 1
  %4 = call fastcc { i64, i1 } @_ZN4core3net6parser6Parser14read_ipv6_addr11read_groups17hb00e7e551d0aefb4E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noalias noundef nonnull align 2 %_22.0.i.i, i64 noundef %_22.1.i.i) #61
  %_21.0.i.i = extractvalue { i64, i1 } %4, 0
  %_29.i.i = sub i64 8, %_21.0.i.i
  %5 = call fastcc { ptr, i64 } @"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h0b9834fe08996733E"(i64 noundef %_29.i.i, i64 noundef 8, ptr noalias noundef nonnull align 2 %head.i.i, i64 noundef 8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_bbca8edea298eaea151eb630ddabbfc1) #61, !noalias !2090
  %_7.i.i.i.i.i = icmp ugt i64 %_21.0.i.i, 7
  br i1 %_7.i.i.i.i.i, label %bb3.i.i.i.i.i, label %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i"

bb3.i.i.i.i.i:                                    ; preds = %bb15.i.i
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_21.0.i.i, i64 noundef 7, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f8af65c890e3dada976225b178f2a7f6) #62, !noalias !2095
  unreachable

"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i": ; preds = %bb15.i.i
  %_26.1.i.i = extractvalue { ptr, i64 } %5, 1
  %_26.0.i.i = extractvalue { ptr, i64 } %5, 0
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h3ab6e235d235e9d7E"(ptr noalias noundef nonnull align 2 %_26.0.i.i, i64 noundef %_26.1.i.i, ptr noalias noundef nonnull readonly align 2 %tail.i.i, i64 noundef %_21.0.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a3d0afa8ce5c8c1755905254c9fbcf63) #61
  %_34.sroa.0.0.copyload.i.i = load i16, ptr %head.i.i, align 2, !noalias !2090
  %_34.sroa.4.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 2
  %_34.sroa.4.0.copyload.i.i = load i16, ptr %_34.sroa.4.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_34.sroa.5.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 4
  %_34.sroa.5.0.copyload.i.i = load i16, ptr %_34.sroa.5.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_34.sroa.6.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 6
  %_34.sroa.6.0.copyload.i.i = load i16, ptr %_34.sroa.6.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_34.sroa.7.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 8
  %_34.sroa.7.0.copyload.i.i = load i16, ptr %_34.sroa.7.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_34.sroa.8.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 10
  %_34.sroa.8.0.copyload.i.i = load i16, ptr %_34.sroa.8.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_34.sroa.9.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 12
  %_34.sroa.9.0.copyload.i.i = load i16, ptr %_34.sroa.9.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_34.sroa.10.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 14
  %_34.sroa.10.0.copyload.i.i = load i16, ptr %_34.sroa.10.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %6 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.0.0.copyload.i.i)
  %7 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.4.0.copyload.i.i)
  %8 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.5.0.copyload.i.i)
  %9 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.6.0.copyload.i.i)
  %10 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.7.0.copyload.i.i)
  %11 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.8.0.copyload.i.i)
  %12 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.9.0.copyload.i.i)
  %13 = call noundef i16 @llvm.bswap.i16(i16 %_34.sroa.10.0.copyload.i.i)
  call void @llvm.lifetime.end.p0(i64 14, ptr nonnull %tail.i.i), !noalias !2090
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %head.i.i), !noalias !2090
  br label %_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E.exit

"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i": ; preds = %start
  %_10.sroa.0.0.copyload.i.i = load i16, ptr %head.i.i, align 2, !noalias !2090
  %_10.sroa.4.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 2
  %_10.sroa.4.0.copyload.i.i = load i16, ptr %_10.sroa.4.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_10.sroa.5.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 4
  %_10.sroa.5.0.copyload.i.i = load i16, ptr %_10.sroa.5.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_10.sroa.6.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 6
  %_10.sroa.6.0.copyload.i.i = load i16, ptr %_10.sroa.6.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_10.sroa.7.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 8
  %_10.sroa.7.0.copyload.i.i = load i16, ptr %_10.sroa.7.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_10.sroa.8.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 10
  %_10.sroa.8.0.copyload.i.i = load i16, ptr %_10.sroa.8.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_10.sroa.9.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 12
  %_10.sroa.9.0.copyload.i.i = load i16, ptr %_10.sroa.9.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %_10.sroa.10.0.head.sroa_idx.i.i = getelementptr inbounds i8, ptr %head.i.i, i64 14
  %_10.sroa.10.0.copyload.i.i = load i16, ptr %_10.sroa.10.0.head.sroa_idx.i.i, align 2, !noalias !2090
  %14 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.0.0.copyload.i.i)
  %15 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.4.0.copyload.i.i)
  %16 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.5.0.copyload.i.i)
  %17 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.6.0.copyload.i.i)
  %18 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.7.0.copyload.i.i)
  %19 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.8.0.copyload.i.i)
  %20 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.9.0.copyload.i.i)
  %21 = call noundef i16 @llvm.bswap.i16(i16 %_10.sroa.10.0.copyload.i.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %head.i.i), !noalias !2090
  br label %_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E.exit

bb3.i:                                            ; preds = %bb10.i.i, %bb6.i.i, %bb4.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %head.i.i), !noalias !2090
  store ptr %state.0.i, ptr %self, align 8, !alias.scope !2088, !noalias !2085
  store i64 %state.1.i, ptr %0, align 8, !alias.scope !2088, !noalias !2085
  br label %_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E.exit

_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E.exit: ; preds = %bb3.i, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i", %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i"
  %result.sroa.0.019.i = phi i8 [ 1, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ 1, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ 0, %bb3.i ]
  %result.sroa.6.118.i = phi i16 [ %6, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %14, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.8.117.i = phi i16 [ %7, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %15, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.10.116.i = phi i16 [ %8, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %16, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.12.115.i = phi i16 [ %9, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %17, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.14.114.i = phi i16 [ %10, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %18, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.16.113.i = phi i16 [ %11, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %19, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.18.112.i = phi i16 [ %12, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %20, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.20.111.i = phi i16 [ %13, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.thread.i" ], [ %21, %"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE.exit.i" ], [ undef, %bb3.i ]
  store i8 %result.sroa.0.019.i, ptr %_0, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.6.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 1
  store i16 %result.sroa.6.118.i, ptr %result.sroa.6.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.8.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 3
  store i16 %result.sroa.8.117.i, ptr %result.sroa.8.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.10.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 5
  store i16 %result.sroa.10.116.i, ptr %result.sroa.10.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.12.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 7
  store i16 %result.sroa.12.115.i, ptr %result.sroa.12.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.14.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 9
  store i16 %result.sroa.14.114.i, ptr %result.sroa.14.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.16.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 11
  store i16 %result.sroa.16.113.i, ptr %result.sroa.16.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.18.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 13
  store i16 %result.sroa.18.112.i, ptr %result.sroa.18.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  %result.sroa.20.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 15
  store i16 %result.sroa.20.111.i, ptr %result.sroa.20.0._0.sroa_idx.i, align 1, !alias.scope !2085, !noalias !2088
  ret void
}

; Function Attrs: minsize nounwind optsize
define internal fastcc { i64, i1 } @_ZN4core3net6parser6Parser14read_ipv6_addr11read_groups17hb00e7e551d0aefb4E(ptr noalias nocapture noundef align 8 dereferenceable(16) %p, ptr noalias noundef nonnull writeonly align 2 %groups.0, i64 noundef %groups.1) unnamed_addr #2 {
start:
  %_0.i.i.i = getelementptr inbounds i16, ptr %groups.0, i64 %groups.1
  %_14 = add i64 %groups.1, -1
  %0 = getelementptr inbounds i8, ptr %p, i64 8
  br label %bb4

bb4:                                              ; preds = %bb22, %start
  %iter.sroa.0.0 = phi ptr [ %groups.0, %start ], [ %_3.i.i.i.i.i, %bb22 ]
  %iter.sroa.8.0 = phi i64 [ 0, %start ], [ %_8.0.i, %bb22 ]
  %_0.i.i.i9 = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i
  br i1 %_0.i.i.i9, label %bb24, label %bb7

bb7:                                              ; preds = %bb4
  %_3.i.i.i.i.i = getelementptr inbounds i16, ptr %iter.sroa.0.0, i64 1
  %_8.0.i = add nuw i64 %iter.sroa.8.0, 1
  %_13 = icmp ult i64 %iter.sroa.8.0, %_14
  %state.0.i.i10.pre22 = load ptr, ptr %p, align 8
  %state.1.i.i11.pre24 = load i64, ptr %0, align 8
  br i1 %_13, label %bb9, label %bb19

bb24:                                             ; preds = %bb16, %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit, %bb4
  %_0.sroa.4.0.off0 = phi i1 [ true, %bb16 ], [ false, %bb4 ], [ false, %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit ]
  %_0.sroa.0.0 = phi i64 [ %_33, %bb16 ], [ %iter.sroa.8.0, %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit ], [ %groups.1, %bb4 ]
  %1 = insertvalue { i64, i1 } poison, i64 %_0.sroa.0.0, 0
  %2 = insertvalue { i64, i1 } %1, i1 %_0.sroa.4.0.off0, 1
  ret { i64, i1 } %2

bb9:                                              ; preds = %bb7
  %_3.not.i.i.i = icmp eq i64 %iter.sroa.8.0, 0
  br i1 %_3.not.i.i.i, label %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17hd24001a6fc900fbbE.exit.i.i", label %bb1.i.i.i

bb1.i.i.i:                                        ; preds = %bb9
  %_6.i.i.i = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %p, i32 noundef 58) #61
  br i1 %_6.i.i.i, label %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17hd24001a6fc900fbbE.exit.i.i", label %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.thread

"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17hd24001a6fc900fbbE.exit.i.i": ; preds = %bb1.i.i.i, %bb9
  %3 = tail call fastcc i40 @_ZN4core3net6parser6Parser14read_ipv4_addr17h45c924da403f43daE(ptr noalias noundef nonnull align 8 dereferenceable(16) %p) #61
  %result.sroa.0.0.extract.trunc.i.i = trunc i40 %3 to i8
  %trunc.not.i.not.i.i.i = icmp eq i8 %result.sroa.0.0.extract.trunc.i.i, 0
  br i1 %trunc.not.i.not.i.i.i, label %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.thread, label %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit

_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.thread: ; preds = %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17hd24001a6fc900fbbE.exit.i.i", %bb1.i.i.i
  store ptr %state.0.i.i10.pre22, ptr %p, align 8, !alias.scope !2102
  store i64 %state.1.i.i11.pre24, ptr %0, align 8, !alias.scope !2102
  br label %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.bb19_crit_edge

_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit: ; preds = %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17hd24001a6fc900fbbE.exit.i.i"
  %4 = and i8 %result.sroa.0.0.extract.trunc.i.i, 1
  %trunc.not.not = icmp eq i8 %4, 0
  br i1 %trunc.not.not, label %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.bb19_crit_edge, label %bb11

_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.bb19_crit_edge: ; preds = %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit, %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.thread
  %state.0.i.i10.pre = load ptr, ptr %p, align 8, !alias.scope !2107
  %state.1.i.i11.pre = load i64, ptr %0, align 8, !alias.scope !2107
  br label %bb19

bb19:                                             ; preds = %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.bb19_crit_edge, %bb7
  %state.1.i.i11 = phi i64 [ %state.1.i.i11.pre, %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.bb19_crit_edge ], [ %state.1.i.i11.pre24, %bb7 ]
  %state.0.i.i10 = phi ptr [ %state.0.i.i10.pre, %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit.bb19_crit_edge ], [ %state.0.i.i10.pre22, %bb7 ]
  %_3.not.i.i.i12 = icmp eq i64 %iter.sroa.8.0, 0
  br i1 %_3.not.i.i.i12, label %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i", label %bb1.i.i.i13

bb1.i.i.i13:                                      ; preds = %bb19
  %_6.i.i.i14 = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %p, i32 noundef 58) #61
  br i1 %_6.i.i.i14, label %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i", label %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit

"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i": ; preds = %bb1.i.i.i13, %bb19
  %5 = tail call fastcc { i16, i16 } @_ZN4core3net6parser6Parser11read_number17he519408743873794E(ptr noalias noundef nonnull align 8 dereferenceable(16) %p, i32 noundef 16, i64 noundef 1) #61
  %6 = extractvalue { i16, i16 } %5, 0
  %trunc.not.i.not.i.i.i16 = icmp eq i16 %6, 0
  br i1 %trunc.not.i.not.i.i.i16, label %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit, label %bb22

_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit: ; preds = %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i", %bb1.i.i.i13
  %7 = phi { i16, i16 } [ %5, %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i" ], [ { i16 0, i16 undef }, %bb1.i.i.i13 ]
  store ptr %state.0.i.i10, ptr %p, align 8, !alias.scope !2107
  store i64 %state.1.i.i11, ptr %0, align 8, !alias.scope !2107
  %.pre = extractvalue { i16, i16 } %7, 0
  %switch8 = icmp eq i16 %.pre, 0
  br i1 %switch8, label %bb24, label %bb22

bb11:                                             ; preds = %_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE.exit
  %_27 = icmp ult i64 %iter.sroa.8.0, %groups.1
  br i1 %_27, label %bb14, label %panic

bb14:                                             ; preds = %bb11
  %result.sroa.5.0.extract.shift.i.i.le = lshr i40 %3, 8
  %8 = trunc i40 %result.sroa.5.0.extract.shift.i.i.le to i16
  %9 = tail call noundef i16 @llvm.bswap.i16(i16 %8)
  %10 = getelementptr inbounds [0 x i16], ptr %groups.0, i64 0, i64 %iter.sroa.8.0
  store i16 %9, ptr %10, align 2
  %_32 = icmp ult i64 %_8.0.i, %groups.1
  br i1 %_32, label %bb16, label %panic1

panic:                                            ; preds = %bb11
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %iter.sroa.8.0, i64 noundef %groups.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7cf7fb1b4d5f910351ac35c8a2d6854d) #62
  unreachable

bb16:                                             ; preds = %bb14
  %sum.shift = lshr i40 %3, 24
  %tr.sh.diff = trunc i40 %sum.shift to i16
  %11 = tail call noundef i16 @llvm.bswap.i16(i16 %tr.sh.diff)
  %12 = getelementptr inbounds [0 x i16], ptr %groups.0, i64 0, i64 %_8.0.i
  store i16 %11, ptr %12, align 2
  %_33 = add nuw i64 %iter.sroa.8.0, 2
  br label %bb24

panic1:                                           ; preds = %bb14
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_8.0.i, i64 noundef %groups.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e838c2f8eb4e7f8544cef533464f3c87) #62
  unreachable

bb22:                                             ; preds = %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit, %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i"
  %13 = phi { i16, i16 } [ %7, %_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E.exit ], [ %5, %"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he6d55019e612740dE.exit.i.i" ]
  %14 = extractvalue { i16, i16 } %13, 1
  store i16 %14, ptr %iter.sroa.0.0, align 2
  br label %bb4
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, i32 noundef %0) unnamed_addr #46 {
start:
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2112, !noalias !2115, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %state.1.i = load i64, ptr %1, align 8, !alias.scope !2112, !noalias !2115, !noundef !48
  %_3.i.i = tail call fastcc noundef i32 @_ZN4core3net6parser6Parser9read_char17h465ff31631e56225E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !2117
  %2 = icmp ne i32 %_3.i.i, 1114112
  %_3.i.i.i.i = icmp eq i32 %_3.i.i, %0
  %_0.sroa.0.0.off0.i.i.i = and i1 %2, %_3.i.i.i.i
  br i1 %_0.sroa.0.0.off0.i.i.i, label %_ZN4core3net6parser6Parser15read_atomically17h8c9cb7503731b76fE.exit, label %bb3.i

bb3.i:                                            ; preds = %start
  store ptr %state.0.i, ptr %self, align 8, !alias.scope !2112, !noalias !2115
  store i64 %state.1.i, ptr %1, align 8, !alias.scope !2112, !noalias !2115
  br label %_ZN4core3net6parser6Parser15read_atomically17h8c9cb7503731b76fE.exit

_ZN4core3net6parser6Parser15read_atomically17h8c9cb7503731b76fE.exit: ; preds = %bb3.i, %start
  ret i1 %_0.sroa.0.0.off0.i.i.i
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h0b9834fe08996733E"(i64 noundef %self.0, i64 noundef %self.1, ptr noalias noundef nonnull align 2 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %_3 = icmp ugt i64 %self.0, %self.1
  br i1 %_3, label %bb1, label %bb2

bb2:                                              ; preds = %start
  %_7 = icmp ugt i64 %self.1, %slice.1
  br i1 %_7, label %bb3, label %bb4

bb1:                                              ; preds = %start
  tail call void @_ZN4core5slice5index22slice_index_order_fail17hc1c530795a95ae96E(i64 noundef %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable

bb4:                                              ; preds = %bb2
  %new_len.i = sub nuw i64 %self.1, %self.0
  %_0.i.i = getelementptr inbounds i16, ptr %slice.0, i64 %self.0
  %1 = insertvalue { ptr, i64 } poison, ptr %_0.i.i, 0
  %2 = insertvalue { ptr, i64 } %1, i64 %new_len.i, 1
  ret { ptr, i64 } %2

bb3:                                              ; preds = %bb2
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %self.1, i64 noundef %slice.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h3ab6e235d235e9d7E"(ptr noalias nocapture noundef nonnull writeonly align 2 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef nonnull readonly align 2 %src.0, i64 noundef %src.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #2 {
start:
  %_3.not = icmp eq i64 %self.1, %src.1
  br i1 %_3.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  %1 = shl i64 %self.1, 1
  tail call void @llvm.memcpy.p0.p0.i64(ptr nonnull align 2 %self.0, ptr nonnull align 2 %src.0, i64 %1, i1 false)
  ret void

bb1:                                              ; preds = %start
  tail call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17len_mismatch_fail17h75ee356a13c0a3a7E"(i64 noundef %self.1, i64 noundef %src.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc noundef i32 @_ZN4core3net6parser6Parser9read_char17h465ff31631e56225E(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #46 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_5.1 = load i64, ptr %0, align 8, !noundef !48
  %_3.not.i = icmp eq i64 %_5.1, 0
  br i1 %_3.not.i, label %"_ZN4core6option15Option$LT$T$GT$3map17h6ad20d73440e7878E.exit", label %bb3.i

bb3.i:                                            ; preds = %start
  %_5.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %_8.0.i = getelementptr inbounds [0 x i8], ptr %_5.0, i64 0, i64 1
  %_8.1.i = add i64 %_5.1, -1
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2120)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2123)
  %b.i.i = load i8, ptr %_5.0, align 1, !noalias !2126, !noundef !48
  store ptr %_8.0.i, ptr %self, align 8, !alias.scope !2129, !noalias !2130
  store i64 %_8.1.i, ptr %0, align 8, !alias.scope !2129, !noalias !2130
  %_0.i.i.i = zext i8 %b.i.i to i32
  br label %"_ZN4core6option15Option$LT$T$GT$3map17h6ad20d73440e7878E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17h6ad20d73440e7878E.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.i = phi i32 [ %_0.i.i.i, %bb3.i ], [ 1114112, %start ]
  ret i32 %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define internal fastcc { i16, i16 } @_ZN4core3net6parser6Parser11read_number17he519408743873794E(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, i32 noundef %radix, i64 noundef %0) unnamed_addr #2 {
start:
  %switch = icmp eq i64 %0, 1
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  br i1 %switch, label %bb1, label %bb3

bb1:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2131)
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2131, !noalias !2134, !nonnull !48, !align !63, !noundef !48
  %state.1.i = load i64, ptr %1, align 8, !alias.scope !2131, !noalias !2134, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2136)
  br label %bb3.i.i

bb3.i.i:                                          ; preds = %bb7.i.i, %bb1
  %state.0.i.i.i = phi ptr [ %state.0.i, %bb1 ], [ %state.0.i.i.pre.i, %bb7.i.i ]
  %state.1.i.i.i = phi i64 [ %state.1.i, %bb1 ], [ %state.1.i.pre.i.i, %bb7.i.i ]
  %digit_count.sroa.0.0.i.i = phi i64 [ 0, %bb1 ], [ %9, %bb7.i.i ]
  %result.sroa.0.0.i.i = phi i32 [ 0, %bb1 ], [ %12, %bb7.i.i ]
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2139)
  %_4.i.i.i.i = tail call fastcc noundef i32 @_ZN4core3net6parser6Parser9read_char17h465ff31631e56225E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !2142
  %2 = icmp eq i32 %_4.i.i.i.i, 1114112
  br i1 %2, label %bb3.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE.exit.i.i.i"

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE.exit.i.i.i": ; preds = %bb3.i.i
  %3 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_4.i.i.i.i, i32 noundef %radix) #61, !noalias !2147
  %4 = extractvalue { i32, i32 } %3, 0
  %trunc.not.i.not.i.i.i.i = icmp eq i32 %4, 0
  br i1 %trunc.not.i.not.i.i.i.i, label %bb3.i.i.i, label %_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E.exit.i.i

bb3.i.i.i:                                        ; preds = %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE.exit.i.i.i", %bb3.i.i
  %5 = phi { i32, i32 } [ %3, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE.exit.i.i.i" ], [ { i32 0, i32 undef }, %bb3.i.i ]
  store ptr %state.0.i.i.i, ptr %self, align 8, !alias.scope !2149, !noalias !2150
  store i64 %state.1.i.i.i, ptr %1, align 8, !alias.scope !2149, !noalias !2150
  br label %_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E.exit.i.i

_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E.exit.i.i: ; preds = %bb3.i.i.i, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE.exit.i.i.i"
  %6 = phi { i32, i32 } [ %3, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE.exit.i.i.i" ], [ %5, %bb3.i.i.i ]
  %7 = extractvalue { i32, i32 } %6, 0
  %switch.i.i = icmp eq i32 %7, 1
  br i1 %switch.i.i, label %bb5.i.i, label %bb8.i.i

bb5.i.i:                                          ; preds = %_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E.exit.i.i
  %exitcond = icmp eq i64 %digit_count.sroa.0.0.i.i, 4
  br i1 %exitcond, label %bb5.sink.split, label %bb7.i.i

bb8.i.i:                                          ; preds = %_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E.exit.i.i
  %8 = icmp eq i64 %digit_count.sroa.0.0.i.i, 0
  br i1 %8, label %bb5.sink.split, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i"

bb7.i.i:                                          ; preds = %bb5.i.i
  %9 = add nuw nsw i64 %digit_count.sroa.0.0.i.i, 1
  %10 = mul i32 %result.sroa.0.0.i.i, %radix
  %11 = extractvalue { i32, i32 } %6, 1
  %12 = add i32 %11, %10
  %state.1.i.pre.i.i = load i64, ptr %1, align 8, !alias.scope !2149, !noalias !2150
  %state.0.i.i.pre.i = load ptr, ptr %self, align 8, !alias.scope !2149, !noalias !2150
  br label %bb3.i.i

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i": ; preds = %bb8.i.i
  %_2.i.i.i.i = icmp ult i32 %result.sroa.0.0.i.i, 65536
  %_3.i.i.i.i = trunc i32 %result.sroa.0.0.i.i to i16
  %..i.i.i = zext i1 %_2.i.i.i.i to i16
  %13 = insertvalue { i16, i16 } poison, i16 %..i.i.i, 0
  %14 = insertvalue { i16, i16 } %13, i16 %_3.i.i.i.i, 1
  br i1 %_2.i.i.i.i, label %bb5, label %bb5.sink.split

bb3:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2151)
  %state.0.i3 = load ptr, ptr %self, align 8, !alias.scope !2151, !nonnull !48, !align !63, !noundef !48
  %state.1.i4 = load i64, ptr %1, align 8, !alias.scope !2151, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2154)
  %_2.i.i.i.i.i = icmp ugt i32 %radix, 65535
  %_3.i.i.i.i.i = trunc i32 %radix to i16
  br label %bb3.i.i5

bb3.i.i5:                                         ; preds = %bb15.i.i, %bb3
  %state.1.i.i.i6 = phi i64 [ %state.1.i4, %bb3 ], [ %state.1.i.i.pre.i, %bb15.i.i ]
  %state.0.i.i.i7 = phi ptr [ %state.0.i3, %bb3 ], [ %state.0.i.i.pre.i15, %bb15.i.i ]
  %result.sroa.0.0.i.i8 = phi i16 [ 0, %bb3 ], [ %_5.0.i.i15.i.i, %bb15.i.i ]
  %digit_count.sroa.0.0.i.i9 = phi i32 [ 0, %bb3 ], [ %24, %bb15.i.i ]
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2157)
  %_4.i.i.i.i10 = tail call fastcc noundef i32 @_ZN4core3net6parser6Parser9read_char17h465ff31631e56225E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !2160
  %15 = icmp eq i32 %_4.i.i.i.i10, 1114112
  br i1 %15, label %bb3.i.i.i16, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E.exit.i.i.i"

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E.exit.i.i.i": ; preds = %bb3.i.i5
  %16 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_4.i.i.i.i10, i32 noundef %radix) #61, !noalias !2164
  %17 = extractvalue { i32, i32 } %16, 0
  %trunc.not.i.not.i.i.i.i11 = icmp eq i32 %17, 0
  br i1 %trunc.not.i.not.i.i.i.i11, label %bb3.i.i.i16, label %_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E.exit.i.i

bb3.i.i.i16:                                      ; preds = %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E.exit.i.i.i", %bb3.i.i5
  %18 = phi { i32, i32 } [ %16, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E.exit.i.i.i" ], [ { i32 0, i32 undef }, %bb3.i.i5 ]
  store ptr %state.0.i.i.i7, ptr %self, align 8, !alias.scope !2166, !noalias !2167
  store i64 %state.1.i.i.i6, ptr %1, align 8, !alias.scope !2166, !noalias !2167
  br label %_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E.exit.i.i

_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E.exit.i.i: ; preds = %bb3.i.i.i16, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E.exit.i.i.i"
  %19 = phi { i32, i32 } [ %16, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E.exit.i.i.i" ], [ %18, %bb3.i.i.i16 ]
  %20 = extractvalue { i32, i32 } %19, 0
  %21 = extractvalue { i32, i32 } %19, 1
  %switch.i.i12 = icmp eq i32 %20, 1
  br i1 %switch.i.i12, label %bb5.i.i14, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i"

bb5.i.i14:                                        ; preds = %_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E.exit.i.i
  br i1 %_2.i.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i", label %"_ZN59_$LT$u16$u20$as$u20$core..net..parser..ReadNumberHelper$GT$11checked_mul17h043484cdd21d70eeE.exit.i.i"

"_ZN59_$LT$u16$u20$as$u20$core..net..parser..ReadNumberHelper$GT$11checked_mul17h043484cdd21d70eeE.exit.i.i": ; preds = %bb5.i.i14
  %22 = tail call { i16, i1 } @llvm.umul.with.overflow.i16(i16 %result.sroa.0.0.i.i8, i16 %_3.i.i.i.i.i)
  %_5.1.i.i.i.i = extractvalue { i16, i1 } %22, 1
  br i1 %_5.1.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i", label %bb9.i.i

bb9.i.i:                                          ; preds = %"_ZN59_$LT$u16$u20$as$u20$core..net..parser..ReadNumberHelper$GT$11checked_mul17h043484cdd21d70eeE.exit.i.i"
  %_5.0.i.i.i.i = extractvalue { i16, i1 } %22, 0
  %_2.i.i.i8.i.i = icmp ugt i32 %21, 65535
  %_3.i.i.i10.i.i = trunc i32 %21 to i16
  %23 = tail call { i16, i1 } @llvm.uadd.with.overflow.i16(i16 %_5.0.i.i.i.i, i16 %_3.i.i.i10.i.i)
  %_5.1.i.i12.i.i = extractvalue { i16, i1 } %23, 1
  %narrow.not.i.i = select i1 %_2.i.i.i8.i.i, i1 true, i1 %_5.1.i.i12.i.i
  br i1 %narrow.not.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i", label %bb15.i.i

bb15.i.i:                                         ; preds = %bb9.i.i
  %_5.0.i.i15.i.i = extractvalue { i16, i1 } %23, 0
  %24 = add i32 %digit_count.sroa.0.0.i.i9, 1
  %state.0.i.i.pre.i15 = load ptr, ptr %self, align 8, !alias.scope !2166, !noalias !2167
  %state.1.i.i.pre.i = load i64, ptr %1, align 8, !alias.scope !2166, !noalias !2167
  br label %bb3.i.i5

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i": ; preds = %bb9.i.i, %"_ZN59_$LT$u16$u20$as$u20$core..net..parser..ReadNumberHelper$GT$11checked_mul17h043484cdd21d70eeE.exit.i.i", %bb5.i.i14
  %result.sroa.0.0.i.lcssa7.i = phi i16 [ %result.sroa.0.0.i.i8, %bb9.i.i ], [ %result.sroa.0.0.i.i8, %"_ZN59_$LT$u16$u20$as$u20$core..net..parser..ReadNumberHelper$GT$11checked_mul17h043484cdd21d70eeE.exit.i.i" ], [ 0, %bb5.i.i14 ]
  %25 = insertvalue { i16, i16 } { i16 0, i16 poison }, i16 %result.sroa.0.0.i.lcssa7.i, 1
  br label %bb5.sink.split

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i": ; preds = %_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E.exit.i.i
  %26 = icmp ne i32 %digit_count.sroa.0.0.i.i9, 0
  %spec.select.i.i = zext i1 %26 to i16
  %27 = insertvalue { i16, i16 } poison, i16 %spec.select.i.i, 0
  %28 = insertvalue { i16, i16 } %27, i16 %result.sroa.0.0.i.i8, 1
  br i1 %26, label %bb5, label %bb5.sink.split

bb5.sink.split:                                   ; preds = %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i", %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i", %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i", %bb8.i.i, %bb5.i.i
  %state.0.i3.sink = phi ptr [ %state.0.i, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i" ], [ %state.0.i, %bb8.i.i ], [ %state.0.i3, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i" ], [ %state.0.i3, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i" ], [ %state.0.i, %bb5.i.i ]
  %state.1.i4.sink = phi i64 [ %state.1.i, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i" ], [ %state.1.i, %bb8.i.i ], [ %state.1.i4, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i" ], [ %state.1.i4, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i" ], [ %state.1.i, %bb5.i.i ]
  %.pn.ph = phi { i16, i16 } [ %14, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i" ], [ { i16 0, i16 undef }, %bb8.i.i ], [ %28, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i" ], [ %25, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.thread.i" ], [ { i16 0, i16 undef }, %bb5.i.i ]
  store ptr %state.0.i3.sink, ptr %self, align 8
  store i64 %state.1.i4.sink, ptr %1, align 8
  br label %bb5

bb5:                                              ; preds = %bb5.sink.split, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i", %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i"
  %.pn = phi { i16, i16 } [ %14, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E.exit.i" ], [ %28, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E.exit.i" ], [ %.pn.ph, %bb5.sink.split ]
  ret { i16, i16 } %.pn
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %self, i32 noundef %radix) unnamed_addr #8 {
start:
  %_8 = alloca [48 x i8], align 8
  %_0.i4 = add i32 %self, -48
  %_5 = icmp ugt i32 %radix, 10
  br i1 %_5, label %bb2, label %bb10

bb10:                                             ; preds = %bb7, %start
  %digit.sroa.0.0 = phi i32 [ %4, %bb7 ], [ %_0.i4, %start ]
  %_16 = icmp ult i32 %digit.sroa.0.0, %radix
  %. = zext i1 %_16 to i32
  br label %bb14

bb2:                                              ; preds = %start
  %_6 = icmp ult i32 %radix, 37
  br i1 %_6, label %bb3, label %bb4

bb4:                                              ; preds = %bb2
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_8)
  store ptr @alloc_04bc4679429b8d302f58b2e3b25a87e5, ptr %_8, align 8, !alias.scope !2168, !noalias !2171
  %0 = getelementptr inbounds i8, ptr %_8, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !2168, !noalias !2171
  %1 = getelementptr inbounds i8, ptr %_8, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !2168, !noalias !2171
  %2 = getelementptr inbounds i8, ptr %_8, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %2, align 8, !alias.scope !2168, !noalias !2171
  %3 = getelementptr inbounds i8, ptr %_8, i64 24
  store i64 0, ptr %3, align 8, !alias.scope !2168, !noalias !2171
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_8, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_246633c48efab06d5f847a2c05f4cf4b) #62
  unreachable

bb3:                                              ; preds = %bb2
  %_10 = icmp ult i32 %_0.i4, 10
  br i1 %_10, label %bb14, label %bb7

bb7:                                              ; preds = %bb3
  %_15 = or i32 %self, 32
  %_0.i = add i32 %_15, -97
  %4 = tail call noundef i32 @llvm.uadd.sat.i32(i32 %_0.i, i32 10)
  br label %bb10

bb14:                                             ; preds = %bb3, %bb10
  %_0.sroa.4.1 = phi i32 [ %digit.sroa.0.0, %bb10 ], [ %_0.i4, %bb3 ]
  %_0.sroa.0.1 = phi i32 [ %., %bb10 ], [ 1, %bb3 ]
  %5 = insertvalue { i32, i32 } poison, i32 %_0.sroa.0.1, 0
  %6 = insertvalue { i32, i32 } %5, i32 %_0.sroa.4.1, 1
  ret { i32, i32 } %6
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i16, i1 } @llvm.umul.with.overflow.i16(i16, i16) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i16, i1 } @llvm.uadd.with.overflow.i16(i16, i16) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.uadd.sat.i32(i32, i32) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser83_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$core..net..ip_addr..IpAddr$GT$8from_str17h628bacb9c72d1debE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii17h64a14f6d8b8e5486E"(ptr noalias nocapture noundef nonnull sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite)
define dso_local i40 @"_ZN4core3net6parser46_$LT$impl$u20$core..net..ip_addr..Ipv4Addr$GT$11parse_ascii17h2427ac7227b99620E"(ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #24 {
start:
  %_5 = alloca [16 x i8], align 8
  %_2 = icmp ugt i64 %b.1, 15
  br i1 %_2, label %bb5, label %bb2

bb2:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_5)
  store ptr %b.0, ptr %_5, align 8
  %0 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 %b.1, ptr %0, align 8
  %1 = call fastcc i40 @_ZN4core3net6parser6Parser14read_ipv4_addr17h45c924da403f43daE(ptr noalias noundef nonnull align 8 dereferenceable(16) %_5) #61
  %_9.1.i = load i64, ptr %0, align 8, !alias.scope !2173, !noundef !48
  %_0.i.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i.i, label %bb3.i, label %_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit

bb3.i:                                            ; preds = %bb2
  %2 = and i40 %1, 1
  %trunc.not.i.i = icmp eq i40 %2, 0
  %3 = trunc i40 %2 to i8
  %_0.sroa.0.0.i.i = xor i8 %3, 1
  %4 = lshr i40 %1, 8
  %5 = trunc i40 %4 to i8
  %extract.t1 = select i1 %trunc.not.i.i, i8 1, i8 %5
  %extract2 = lshr i40 %1, 16
  %extract.t3 = trunc i40 %extract2 to i24
  br label %_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit

_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit: ; preds = %bb3.i, %bb2
  %_0.sroa.0.0.i.off0 = phi i8 [ %_0.sroa.0.0.i.i, %bb3.i ], [ 1, %bb2 ]
  %_0.sroa.0.0.i.off8 = phi i8 [ %extract.t1, %bb3.i ], [ 1, %bb2 ]
  %_0.sroa.0.0.i.off16 = phi i24 [ %extract.t3, %bb3.i ], [ 0, %bb2 ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_5)
  br label %bb5

bb5:                                              ; preds = %_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit, %start
  %_0.sroa.4.sroa.0.0 = phi i24 [ %_0.sroa.0.0.i.off16, %_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit ], [ undef, %start ]
  %_0.sroa.3.0 = phi i8 [ %_0.sroa.0.0.i.off8, %_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit ], [ 1, %start ]
  %_0.sroa.0.0 = phi i8 [ %_0.sroa.0.0.i.off0, %_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E.exit ], [ 1, %start ]
  %_0.sroa.4.0.insert.ext = zext i24 %_0.sroa.4.sroa.0.0 to i40
  %_0.sroa.4.0.insert.shift = shl nuw i40 %_0.sroa.4.0.insert.ext, 16
  %_0.sroa.3.0.insert.ext = zext i8 %_0.sroa.3.0 to i40
  %_0.sroa.3.0.insert.shift = shl nuw nsw i40 %_0.sroa.3.0.insert.ext, 8
  %_0.sroa.3.0.insert.insert = or disjoint i40 %_0.sroa.3.0.insert.shift, %_0.sroa.4.0.insert.shift
  %_0.sroa.0.0.insert.ext = zext nneg i8 %_0.sroa.0.0 to i40
  %_0.sroa.0.0.insert.insert = or disjoint i40 %_0.sroa.3.0.insert.insert, %_0.sroa.0.0.insert.ext
  ret i40 %_0.sroa.0.0.insert.insert
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite)
define dso_local i40 @"_ZN4core3net6parser85_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$core..net..ip_addr..Ipv4Addr$GT$8from_str17he9cc4116f725a4a9E"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #24 {
start:
  %0 = tail call i40 @"_ZN4core3net6parser46_$LT$impl$u20$core..net..ip_addr..Ipv4Addr$GT$11parse_ascii17h2427ac7227b99620E"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  ret i40 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser46_$LT$impl$u20$core..net..ip_addr..Ipv6Addr$GT$11parse_ascii17h9cfeaf8fd91e9dabE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #2 {
start:
  %result.i = alloca [17 x i8], align 1
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  store ptr %b.0, ptr %_3, align 8
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 %b.1, ptr %0, align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2176)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2179)
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %result.i), !noalias !2181
  call fastcc void @_ZN4core3net6parser6Parser14read_ipv6_addr17h4eb6e961646c7132E(ptr noalias nocapture noundef nonnull sret([17 x i8]) align 1 dereferenceable(17) %result.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61, !noalias !2176
  %_9.1.i = load i64, ptr %0, align 8, !alias.scope !2179, !noalias !2176, !noundef !48
  %_0.i.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i.i, label %bb3.i, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E.exit.i"

"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E.exit.i": ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %1, align 1, !alias.scope !2182, !noalias !2185
  br label %_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE.exit

bb3.i:                                            ; preds = %start
  %_6.sroa.0.0.copyload.i = load i8, ptr %result.i, align 1, !noalias !2181
  %trunc.not.i2.i = icmp eq i8 %_6.sroa.0.0.copyload.i, 0
  %2 = getelementptr inbounds i8, ptr %_0, i64 1
  br i1 %trunc.not.i2.i, label %bb2.i5.i, label %bb3.i3.i

bb2.i5.i:                                         ; preds = %bb3.i
  store i8 2, ptr %2, align 1, !alias.scope !2187, !noalias !2190
  br label %_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE.exit

bb3.i3.i:                                         ; preds = %bb3.i
  %_6.sroa.7.0.result.sroa_idx.i = getelementptr inbounds i8, ptr %result.i, i64 1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(16) %2, ptr noundef nonnull align 1 dereferenceable(16) %_6.sroa.7.0.result.sroa_idx.i, i64 16, i1 false), !noalias !2179
  br label %_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE.exit

_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE.exit: ; preds = %bb3.i3.i, %bb2.i5.i, %"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E.exit.i"
  %storemerge.i = phi i8 [ 1, %"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E.exit.i" ], [ 0, %bb3.i3.i ], [ 1, %bb2.i5.i ]
  store i8 %storemerge.i, ptr %_0, align 1, !alias.scope !2176, !noalias !2179
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %result.i), !noalias !2181
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser85_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$core..net..ip_addr..Ipv6Addr$GT$8from_str17h09a7f05844093301E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3net6parser46_$LT$impl$u20$core..net..ip_addr..Ipv6Addr$GT$11parse_ascii17h9cfeaf8fd91e9dabE"(ptr noalias nocapture noundef nonnull sret([17 x i8]) align 1 dereferenceable(17) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN4core3net6parser54_$LT$impl$u20$core..net..socket_addr..SocketAddrV4$GT$11parse_ascii17h3fb7f0ba3b8f9c61E"(ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #2 {
start:
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  store ptr %b.0, ptr %_3, align 8
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 %b.1, ptr %0, align 8
  %1 = call fastcc i64 @_ZN4core3net6parser6Parser19read_socket_addr_v417h10ea2201bf491d38E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61
  %_9.1.i = load i64, ptr %0, align 8, !alias.scope !2192, !noundef !48
  %_0.i.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i.i, label %bb3.i, label %_ZN4core3net6parser6Parser10parse_with17h41d1a8b950e28494E.exit

bb3.i:                                            ; preds = %start
  %2 = and i64 %1, 65535
  %switch.i.i = icmp eq i64 %2, 0
  %..i.i = zext i1 %switch.i.i to i64
  %.sroa.4.0.extract.shift.i.i = and i64 %1, -65536
  %_0.sroa.3.0.insert.insert.i.i = or disjoint i64 %.sroa.4.0.extract.shift.i.i, %..i.i
  %_0.sroa.0.0.insert.insert.i.i = or disjoint i64 %_0.sroa.3.0.insert.insert.i.i, 1024
  br label %_ZN4core3net6parser6Parser10parse_with17h41d1a8b950e28494E.exit

_ZN4core3net6parser6Parser10parse_with17h41d1a8b950e28494E.exit: ; preds = %bb3.i, %start
  %_0.sroa.0.0.i = phi i64 [ %_0.sroa.0.0.insert.insert.i.i, %bb3.i ], [ 1025, %start ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret i64 %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define internal fastcc i64 @_ZN4core3net6parser6Parser19read_socket_addr_v417h10ea2201bf491d38E(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2195, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %state.1.i = load i64, ptr %0, align 8, !alias.scope !2195, !noundef !48
  %1 = tail call fastcc i40 @_ZN4core3net6parser6Parser14read_ipv4_addr17h45c924da403f43daE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61
  %.sroa.4.0.extract.shift.i.i = lshr i40 %1, 8
  %_0.sroa.0.0.insert.insert.i.i.i = and i40 %1, 1
  %trunc.not.i.i = icmp eq i40 %_0.sroa.0.0.insert.insert.i.i.i, 0
  br i1 %trunc.not.i.i, label %"_ZN4core3net6parser6Parser19read_socket_addr_v428_$u7b$$u7b$closure$u7d$$u7d$17h9288e199b8bff6dcE.exit.i", label %bb4.i.i

bb4.i.i:                                          ; preds = %start
  %2 = tail call fastcc { i16, i16 } @_ZN4core3net6parser6Parser9read_port17had90797de4eac62aE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61
  %_8.0.i.i = extractvalue { i16, i16 } %2, 0
  %switch.i.i.i = icmp eq i16 %_8.0.i.i, 0
  br i1 %switch.i.i.i, label %"_ZN4core3net6parser6Parser19read_socket_addr_v428_$u7b$$u7b$closure$u7d$$u7d$17h9288e199b8bff6dcE.exit.i", label %bb9.i.i

bb9.i.i:                                          ; preds = %bb4.i.i
  %_8.1.i.i = extractvalue { i16, i16 } %2, 1
  %_0.sroa.2.0.insert.ext.i.i.i = zext i16 %_8.1.i.i to i64
  %_0.sroa.0.0.insert.ext.i.i.i = zext nneg i40 %.sroa.4.0.extract.shift.i.i to i64
  %3 = shl nuw i64 %_0.sroa.2.0.insert.ext.i.i.i, 48
  %4 = shl nuw nsw i64 %_0.sroa.0.0.insert.ext.i.i.i, 16
  %5 = or disjoint i64 %3, %4
  br label %"_ZN4core3net6parser6Parser19read_socket_addr_v428_$u7b$$u7b$closure$u7d$$u7d$17h9288e199b8bff6dcE.exit.i"

"_ZN4core3net6parser6Parser19read_socket_addr_v428_$u7b$$u7b$closure$u7d$$u7d$17h9288e199b8bff6dcE.exit.i": ; preds = %bb9.i.i, %bb4.i.i, %start
  %_0.sroa.4.sroa.0.0.i.i = phi i64 [ %5, %bb9.i.i ], [ 0, %start ], [ 0, %bb4.i.i ]
  %_0.sroa.0.0.i.i = phi i64 [ 1, %bb9.i.i ], [ 0, %start ], [ 0, %bb4.i.i ]
  %_0.sroa.4.sroa.0.0.i.masked.i = and i64 %_0.sroa.4.sroa.0.0.i.i, 65535
  %6 = or i64 %_0.sroa.0.0.i.i, %_0.sroa.4.sroa.0.0.i.masked.i
  %trunc.not.i.not.i.i = icmp eq i64 %6, 0
  br i1 %trunc.not.i.not.i.i, label %bb3.i, label %_ZN4core3net6parser6Parser15read_atomically17h996f42e87a40eb32E.exit

bb3.i:                                            ; preds = %"_ZN4core3net6parser6Parser19read_socket_addr_v428_$u7b$$u7b$closure$u7d$$u7d$17h9288e199b8bff6dcE.exit.i"
  store ptr %state.0.i, ptr %self, align 8, !alias.scope !2195
  store i64 %state.1.i, ptr %0, align 8, !alias.scope !2195
  br label %_ZN4core3net6parser6Parser15read_atomically17h996f42e87a40eb32E.exit

_ZN4core3net6parser6Parser15read_atomically17h996f42e87a40eb32E.exit: ; preds = %bb3.i, %"_ZN4core3net6parser6Parser19read_socket_addr_v428_$u7b$$u7b$closure$u7d$$u7d$17h9288e199b8bff6dcE.exit.i"
  %result.sroa.0.0.insert.insert.i = or i64 %_0.sroa.0.0.i.i, %_0.sroa.4.sroa.0.0.i.i
  ret i64 %result.sroa.0.0.insert.insert.i
}

; Function Attrs: minsize nounwind optsize
define internal fastcc { i16, i16 } @_ZN4core3net6parser6Parser9read_port17had90797de4eac62aE(ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2198, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %state.1.i = load i64, ptr %0, align 8, !alias.scope !2198, !noundef !48
  %_4.i.i = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 58) #61
  br i1 %_4.i.i, label %"_ZN4core3net6parser6Parser9read_port28_$u7b$$u7b$closure$u7d$$u7d$17h32b4b5e7681fa4d9E.exit.i", label %bb3.i

"_ZN4core3net6parser6Parser9read_port28_$u7b$$u7b$closure$u7d$$u7d$17h32b4b5e7681fa4d9E.exit.i": ; preds = %start
  %1 = tail call fastcc { i16, i16 } @_ZN4core3net6parser6Parser11read_number17he519408743873794E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 10, i64 noundef 0) #61
  %2 = extractvalue { i16, i16 } %1, 0
  %trunc.not.i.not.i.i = icmp eq i16 %2, 0
  br i1 %trunc.not.i.not.i.i, label %bb3.i, label %_ZN4core3net6parser6Parser15read_atomically17h48cb0b49b87518d3E.exit

bb3.i:                                            ; preds = %"_ZN4core3net6parser6Parser9read_port28_$u7b$$u7b$closure$u7d$$u7d$17h32b4b5e7681fa4d9E.exit.i", %start
  %3 = phi { i16, i16 } [ %1, %"_ZN4core3net6parser6Parser9read_port28_$u7b$$u7b$closure$u7d$$u7d$17h32b4b5e7681fa4d9E.exit.i" ], [ { i16 0, i16 undef }, %start ]
  store ptr %state.0.i, ptr %self, align 8, !alias.scope !2198
  store i64 %state.1.i, ptr %0, align 8, !alias.scope !2198
  br label %_ZN4core3net6parser6Parser15read_atomically17h48cb0b49b87518d3E.exit

_ZN4core3net6parser6Parser15read_atomically17h48cb0b49b87518d3E.exit: ; preds = %bb3.i, %"_ZN4core3net6parser6Parser9read_port28_$u7b$$u7b$closure$u7d$$u7d$17h32b4b5e7681fa4d9E.exit.i"
  %4 = phi { i16, i16 } [ %1, %"_ZN4core3net6parser6Parser9read_port28_$u7b$$u7b$closure$u7d$$u7d$17h32b4b5e7681fa4d9E.exit.i" ], [ %3, %bb3.i ]
  ret { i16, i16 } %4
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN4core3net6parser93_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$core..net..socket_addr..SocketAddrV4$GT$8from_str17hd878608c9c35191aE"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  %0 = tail call i64 @"_ZN4core3net6parser54_$LT$impl$u20$core..net..socket_addr..SocketAddrV4$GT$11parse_ascii17h3fb7f0ba3b8f9c61E"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61, !range !2201
  ret i64 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser54_$LT$impl$u20$core..net..socket_addr..SocketAddrV6$GT$11parse_ascii17hea199d6fd423cf70E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #2 {
start:
  %result.i = alloca [32 x i8], align 4
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  store ptr %b.0, ptr %_3, align 8
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 %b.1, ptr %0, align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2202)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2205)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %result.i), !noalias !2207
  call fastcc void @_ZN4core3net6parser6Parser19read_socket_addr_v617h12e1a69c9072ee27E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 4 dereferenceable(32) %result.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61, !noalias !2202
  %_9.1.i = load i64, ptr %0, align 8, !alias.scope !2205, !noalias !2202, !noundef !48
  %_0.i.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i.i, label %bb3.i, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE.exit.i"

"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE.exit.i": ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 5, ptr %1, align 1, !alias.scope !2208, !noalias !2211
  br label %_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E.exit

bb3.i:                                            ; preds = %start
  %_6.sroa.0.0.copyload.i = load i32, ptr %result.i, align 4, !noalias !2207
  %trunc.not.i2.i = icmp eq i32 %_6.sroa.0.0.copyload.i, 0
  br i1 %trunc.not.i2.i, label %bb2.i5.i, label %bb3.i3.i

bb2.i5.i:                                         ; preds = %bb3.i
  %2 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 5, ptr %2, align 1, !alias.scope !2213, !noalias !2216
  br label %_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E.exit

bb3.i3.i:                                         ; preds = %bb3.i
  %_6.sroa.7.0.result.sroa_idx.i = getelementptr inbounds i8, ptr %result.i, i64 4
  %3 = getelementptr inbounds i8, ptr %_0, i64 4
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(28) %3, ptr noundef nonnull align 4 dereferenceable(28) %_6.sroa.7.0.result.sroa_idx.i, i64 28, i1 false), !noalias !2205
  br label %_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E.exit

_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E.exit: ; preds = %bb3.i3.i, %bb2.i5.i, %"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE.exit.i"
  %storemerge.i = phi i8 [ 1, %"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE.exit.i" ], [ 0, %bb3.i3.i ], [ 1, %bb2.i5.i ]
  store i8 %storemerge.i, ptr %_0, align 4, !alias.scope !2202, !noalias !2205
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %result.i), !noalias !2207
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3net6parser6Parser19read_socket_addr_v617h12e1a69c9072ee27E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %ip.i.i = alloca [16 x i8], align 1
  %_7.i.i = alloca [17 x i8], align 1
  %result.sroa.9.i = alloca [16 x i8], align 4
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2218)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2221)
  %state.0.i = load ptr, ptr %self, align 8, !alias.scope !2221, !noalias !2218, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %state.1.i = load i64, ptr %0, align 8, !alias.scope !2221, !noalias !2218, !noundef !48
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %result.sroa.9.i)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2223)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %ip.i.i)
  %_4.i.i = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 91) #61, !noalias !2226
  br i1 %_4.i.i, label %bb4.i.i, label %bb3.i

bb4.i.i:                                          ; preds = %start
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %_7.i.i), !noalias !2228
  call fastcc void @_ZN4core3net6parser6Parser14read_ipv6_addr17h4eb6e961646c7132E(ptr noalias nocapture noundef nonnull sret([17 x i8]) align 1 dereferenceable(17) %_7.i.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !noalias !2226
  %1 = load i8, ptr %_7.i.i, align 1, !range !49, !alias.scope !2229, !noalias !2232, !noundef !48
  %trunc.not.i.i.i = icmp eq i8 %1, 0
  br i1 %trunc.not.i.i.i, label %bb10.i.i, label %bb9.i.i

bb9.i.i:                                          ; preds = %bb4.i.i
  %2 = getelementptr inbounds i8, ptr %_7.i.i, i64 1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(16) %ip.i.i, ptr noundef nonnull align 1 dereferenceable(16) %2, i64 16, i1 false), !noalias !2228
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %_7.i.i), !noalias !2228
  %state.0.i.i.i.i = load ptr, ptr %self, align 8, !alias.scope !2234, !noalias !2226, !nonnull !48, !align !63, !noundef !48
  %state.1.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !2234, !noalias !2226, !noundef !48
  %_4.i.i.i.i.i = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 37) #61, !noalias !2226
  br i1 %_4.i.i.i.i.i, label %bb4.i.i.i.i.i, label %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.i.i

bb4.i.i.i.i.i:                                    ; preds = %bb9.i.i
  %state.0.i.i.i.i.i.i.i = load ptr, ptr %self, align 8, !alias.scope !2239, !noalias !2226, !nonnull !48, !align !63, !noundef !48
  %state.1.i.i.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !2239, !noalias !2226, !noundef !48
  br label %bb3.i.i.i.i.i.i.i.i

bb3.i.i.i.i.i.i.i.i:                              ; preds = %bb15.i.i.i.i.i.i.i.i, %bb4.i.i.i.i.i
  %state.1.i.i.i.i.i.i.i.i.i = phi i64 [ %state.1.i.i.i.i.i.i.i, %bb4.i.i.i.i.i ], [ %state.1.i.i.pre.i.i.i.i.i.i.i, %bb15.i.i.i.i.i.i.i.i ]
  %state.0.i.i.i.i.i.i.i.i.i = phi ptr [ %state.0.i.i.i.i.i.i.i, %bb4.i.i.i.i.i ], [ %state.0.i.i.pre.i.i.i.i.i.i.i, %bb15.i.i.i.i.i.i.i.i ]
  %result.sroa.0.0.i.i.i.i.i.i.i.i = phi i32 [ 0, %bb4.i.i.i.i.i ], [ %_5.0.i.i12.i.i.i.i.i.i.i.i, %bb15.i.i.i.i.i.i.i.i ]
  %digit_count.sroa.0.0.i.i.i.i.i.i.i.i = phi i32 [ 0, %bb4.i.i.i.i.i ], [ %12, %bb15.i.i.i.i.i.i.i.i ]
  %_4.i.i.i.i.i.i.i.i.i.i = tail call fastcc noundef i32 @_ZN4core3net6parser6Parser9read_char17h465ff31631e56225E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !range !190, !noalias !2246
  %3 = icmp eq i32 %_4.i.i.i.i.i.i.i.i.i.i, 1114112
  br i1 %3, label %bb3.i.i.i.i.i.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E.exit.i.i.i.i.i.i.i.i.i"

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E.exit.i.i.i.i.i.i.i.i.i": ; preds = %bb3.i.i.i.i.i.i.i.i
  %_0.i4.i.i.i.i.i.i.i.i = add nsw i32 %_4.i.i.i.i.i.i.i.i.i.i, -48
  %_16.i.i.i.i.i.i.i.i = icmp ult i32 %_0.i4.i.i.i.i.i.i.i.i, 10
  %..i.i.i.i.i.i.i.i = zext i1 %_16.i.i.i.i.i.i.i.i to i32
  %4 = insertvalue { i32, i32 } poison, i32 %..i.i.i.i.i.i.i.i, 0
  %5 = insertvalue { i32, i32 } %4, i32 %_0.i4.i.i.i.i.i.i.i.i, 1
  br i1 %_16.i.i.i.i.i.i.i.i, label %_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E.exit.i.i.i.i.i.i.i.i, label %bb3.i.i.i.i.i.i.i.i.i

bb3.i.i.i.i.i.i.i.i.i:                            ; preds = %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E.exit.i.i.i.i.i.i.i.i.i", %bb3.i.i.i.i.i.i.i.i
  %6 = phi { i32, i32 } [ %5, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E.exit.i.i.i.i.i.i.i.i.i" ], [ { i32 0, i32 undef }, %bb3.i.i.i.i.i.i.i.i ]
  store ptr %state.0.i.i.i.i.i.i.i.i.i, ptr %self, align 8, !alias.scope !2251, !noalias !2255
  store i64 %state.1.i.i.i.i.i.i.i.i.i, ptr %0, align 8, !alias.scope !2251, !noalias !2255
  br label %_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E.exit.i.i.i.i.i.i.i.i

_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E.exit.i.i.i.i.i.i.i.i: ; preds = %bb3.i.i.i.i.i.i.i.i.i, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E.exit.i.i.i.i.i.i.i.i.i"
  %7 = phi { i32, i32 } [ %5, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E.exit.i.i.i.i.i.i.i.i.i" ], [ %6, %bb3.i.i.i.i.i.i.i.i.i ]
  %8 = extractvalue { i32, i32 } %7, 0
  %9 = extractvalue { i32, i32 } %7, 1
  %switch.i.i.i.i.i.i.i.i = icmp eq i32 %8, 1
  br i1 %switch.i.i.i.i.i.i.i.i, label %bb5.i.i.i.i.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.i.i.i.i.i.i.i"

bb5.i.i.i.i.i.i.i.i:                              ; preds = %_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E.exit.i.i.i.i.i.i.i.i
  %10 = tail call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %result.sroa.0.0.i.i.i.i.i.i.i.i, i32 10)
  %_5.1.i.i.i.i.i.i.i.i.i.i = extractvalue { i32, i1 } %10, 1
  br i1 %_5.1.i.i.i.i.i.i.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.thread.i.i.i.i.i.i.i", label %bb9.i.i.i.i.i.i.i.i

bb9.i.i.i.i.i.i.i.i:                              ; preds = %bb5.i.i.i.i.i.i.i.i
  %_5.0.i.i.i.i.i.i.i.i.i.i = extractvalue { i32, i1 } %10, 0
  %11 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_5.0.i.i.i.i.i.i.i.i.i.i, i32 %9)
  %_5.1.i.i9.i.i.i.i.i.i.i.i = extractvalue { i32, i1 } %11, 1
  br i1 %_5.1.i.i9.i.i.i.i.i.i.i.i, label %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.thread.i.i.i.i.i.i.i", label %bb15.i.i.i.i.i.i.i.i

bb15.i.i.i.i.i.i.i.i:                             ; preds = %bb9.i.i.i.i.i.i.i.i
  %_5.0.i.i12.i.i.i.i.i.i.i.i = extractvalue { i32, i1 } %11, 0
  %12 = add i32 %digit_count.sroa.0.0.i.i.i.i.i.i.i.i, 1
  %state.0.i.i.pre.i.i.i.i.i.i.i = load ptr, ptr %self, align 8, !alias.scope !2251, !noalias !2255
  %state.1.i.i.pre.i.i.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !2251, !noalias !2255
  br label %bb3.i.i.i.i.i.i.i.i

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.thread.i.i.i.i.i.i.i": ; preds = %bb9.i.i.i.i.i.i.i.i, %bb5.i.i.i.i.i.i.i.i
  %13 = insertvalue { i32, i32 } { i32 0, i32 poison }, i32 %result.sroa.0.0.i.i.i.i.i.i.i.i, 1
  br label %bb3.i.i.i.i.i.i.i

"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.i.i.i.i.i.i.i": ; preds = %_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E.exit.i.i.i.i.i.i.i.i
  %14 = icmp ne i32 %digit_count.sroa.0.0.i.i.i.i.i.i.i.i, 0
  %spec.select.i.i.i.i.i.i.i.i = zext i1 %14 to i32
  %15 = insertvalue { i32, i32 } poison, i32 %spec.select.i.i.i.i.i.i.i.i, 0
  %16 = insertvalue { i32, i32 } %15, i32 %result.sroa.0.0.i.i.i.i.i.i.i.i, 1
  br i1 %14, label %"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E.exit.i.i.i.i", label %bb3.i.i.i.i.i.i.i

bb3.i.i.i.i.i.i.i:                                ; preds = %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.i.i.i.i.i.i.i", %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.thread.i.i.i.i.i.i.i"
  %17 = phi { i32, i32 } [ %13, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.thread.i.i.i.i.i.i.i" ], [ %16, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.i.i.i.i.i.i.i" ]
  store ptr %state.0.i.i.i.i.i.i.i, ptr %self, align 8, !alias.scope !2239, !noalias !2226
  store i64 %state.1.i.i.i.i.i.i.i, ptr %0, align 8, !alias.scope !2239, !noalias !2226
  br label %"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E.exit.i.i.i.i"

"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E.exit.i.i.i.i": ; preds = %bb3.i.i.i.i.i.i.i, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.i.i.i.i.i.i.i"
  %18 = phi { i32, i32 } [ %16, %"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E.exit.i.i.i.i.i.i.i" ], [ %17, %bb3.i.i.i.i.i.i.i ]
  %19 = extractvalue { i32, i32 } %18, 0
  %trunc.not.i.not.i.i.i.i.i = icmp eq i32 %19, 0
  br i1 %trunc.not.i.not.i.i.i.i.i, label %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.i.i, label %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.thread.i.i

_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.thread.i.i: ; preds = %"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E.exit.i.i.i.i"
  %_11.116.i.i = extractvalue { i32, i32 } %18, 1
  br label %22

_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.i.i: ; preds = %"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E.exit.i.i.i.i", %bb9.i.i
  %20 = phi { i32, i32 } [ %18, %"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E.exit.i.i.i.i" ], [ { i32 0, i32 undef }, %bb9.i.i ]
  %.fr.i.i = freeze { i32, i32 } %20
  store ptr %state.0.i.i.i.i, ptr %self, align 8, !alias.scope !2234, !noalias !2226
  store i64 %state.1.i.i.i.i, ptr %0, align 8, !alias.scope !2234, !noalias !2226
  %.pre.i.i = extractvalue { i32, i32 } %.fr.i.i, 0
  %21 = icmp eq i32 %.pre.i.i, 0
  %_11.1.i.i = extractvalue { i32, i32 } %.fr.i.i, 1
  %spec.select.i.i = select i1 %21, i32 0, i32 %_11.1.i.i
  br label %22

22:                                               ; preds = %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.i.i, %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.thread.i.i
  %23 = phi i32 [ %_11.116.i.i, %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.thread.i.i ], [ %spec.select.i.i, %_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E.exit.i.i ]
  %_13.i.i = tail call fastcc noundef zeroext i1 @_ZN4core3net6parser6Parser15read_given_char17hd01ad44e8bfca5c6E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i32 noundef 93) #61, !noalias !2226
  br i1 %_13.i.i, label %bb16.i.i, label %bb3.i

bb10.i.i:                                         ; preds = %bb4.i.i
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %_7.i.i), !noalias !2228
  br label %bb3.i

bb16.i.i:                                         ; preds = %22
  %24 = tail call fastcc { i16, i16 } @_ZN4core3net6parser6Parser9read_port17had90797de4eac62aE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self) #61, !noalias !2226
  %_16.0.i.i = extractvalue { i16, i16 } %24, 0
  %switch.i6.i.i = icmp eq i16 %_16.0.i.i, 0
  br i1 %switch.i6.i.i, label %bb3.i, label %"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E.exit.i"

"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E.exit.i": ; preds = %bb16.i.i
  %_16.1.i.i = extractvalue { i16, i16 } %24, 1
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(16) %result.sroa.9.i, ptr noundef nonnull align 1 dereferenceable(16) %ip.i.i, i64 16, i1 false), !noalias !2256
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %ip.i.i)
  br label %_ZN4core3net6parser6Parser15read_atomically17h42137cbba1a947d6E.exit

bb3.i:                                            ; preds = %bb16.i.i, %bb10.i.i, %22, %start
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %ip.i.i)
  store ptr %state.0.i, ptr %self, align 8, !alias.scope !2221, !noalias !2218
  store i64 %state.1.i, ptr %0, align 8, !alias.scope !2221, !noalias !2218
  br label %_ZN4core3net6parser6Parser15read_atomically17h42137cbba1a947d6E.exit

_ZN4core3net6parser6Parser15read_atomically17h42137cbba1a947d6E.exit: ; preds = %bb3.i, %"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E.exit.i"
  %result.sroa.0.09.i = phi i32 [ 1, %"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E.exit.i" ], [ 0, %bb3.i ]
  %result.sroa.12.07.i = phi i16 [ %_16.1.i.i, %"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E.exit.i" ], [ undef, %bb3.i ]
  %result.sroa.11.05.i = phi i32 [ %23, %"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E.exit.i" ], [ undef, %bb3.i ]
  store i32 %result.sroa.0.09.i, ptr %_0, align 4, !alias.scope !2218, !noalias !2221
  %result.sroa.9.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 4
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(16) %result.sroa.9.0._0.sroa_idx.i, ptr noundef nonnull align 4 dereferenceable(16) %result.sroa.9.i, i64 16, i1 false), !noalias !2221
  %result.sroa.10.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 20
  store i32 0, ptr %result.sroa.10.0._0.sroa_idx.i, align 4, !alias.scope !2218, !noalias !2221
  %result.sroa.11.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 24
  store i32 %result.sroa.11.05.i, ptr %result.sroa.11.0._0.sroa_idx.i, align 4, !alias.scope !2218, !noalias !2221
  %result.sroa.12.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 28
  store i16 %result.sroa.12.07.i, ptr %result.sroa.12.0._0.sroa_idx.i, align 4, !alias.scope !2218, !noalias !2221
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %result.sroa.9.i)
  ret void
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i32, i1 } @llvm.umul.with.overflow.i32(i32, i32) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser93_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$core..net..socket_addr..SocketAddrV6$GT$8from_str17h0c44e7f45851647dE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3net6parser54_$LT$impl$u20$core..net..socket_addr..SocketAddrV6$GT$11parse_ascii17hea199d6fd423cf70E"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii17h86b03d9bfcea378cE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %b.0, i64 noundef %b.1) unnamed_addr #2 {
start:
  %_2.i.i.i.i.i = alloca [32 x i8], align 4
  %result.sroa.7.i = alloca [24 x i8], align 4
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  store ptr %b.0, ptr %_3, align 8
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 %b.1, ptr %0, align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2257)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2260)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %result.sroa.7.i)
  %1 = call fastcc i64 @_ZN4core3net6parser6Parser19read_socket_addr_v417h10ea2201bf491d38E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61, !noalias !2262
  %2 = and i64 %1, 65535
  %switch.i.i.i.i = icmp eq i64 %2, 0
  br i1 %switch.i.i.i.i, label %bb2.i.i.i.i, label %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread"

bb2.i.i.i.i:                                      ; preds = %start
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_2.i.i.i.i.i), !noalias !2267
  call fastcc void @_ZN4core3net6parser6Parser19read_socket_addr_v617h12e1a69c9072ee27E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 4 dereferenceable(32) %_2.i.i.i.i.i, ptr noalias noundef nonnull align 8 dereferenceable(16) %_3) #61, !noalias !2277
  %3 = load i32, ptr %_2.i.i.i.i.i, align 4, !range !2278, !alias.scope !2279, !noalias !2282, !noundef !48
  %trunc.not.i.i.i.i.i.i = icmp eq i32 %3, 0
  br i1 %trunc.not.i.i.i.i.i.i, label %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i", label %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread11"

"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i": ; preds = %bb2.i.i.i.i
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_2.i.i.i.i.i), !noalias !2267
  %_9.1.i = load i64, ptr %0, align 8, !alias.scope !2260, !noalias !2257, !noundef !48
  %_0.i.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i.i, label %bb2.i3.i, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E.exit.i"

"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread11": ; preds = %bb2.i.i.i.i
  %4 = getelementptr inbounds i8, ptr %_2.i.i.i.i.i, i64 4
  %_5.sroa.4.i.i.i.i.i.sroa.0.2.copyload.i = load i32, ptr %4, align 4, !noalias !2282
  %_5.sroa.4.i.i.i.i.i.sroa.4.2..sroa_idx.i = getelementptr inbounds i8, ptr %_2.i.i.i.i.i, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(24) %result.sroa.7.i, ptr noundef nonnull align 4 dereferenceable(24) %_5.sroa.4.i.i.i.i.i.sroa.4.2..sroa_idx.i, i64 24, i1 false), !noalias !2284
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_2.i.i.i.i.i), !noalias !2267
  %_9.1.i13 = load i64, ptr %0, align 8, !alias.scope !2260, !noalias !2257, !noundef !48
  %_0.i.i14 = icmp eq i64 %_9.1.i13, 0
  br i1 %_0.i.i14, label %bb3.i.thread16, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E.exit.i"

bb3.i.thread16:                                   ; preds = %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread11"
  %_5.sroa.4.i.i.i.i.i.sroa.0.2.insert.ext.i = zext i32 %_5.sroa.4.i.i.i.i.i.sroa.0.2.copyload.i to i48
  %_5.sroa.4.i.i.i.i.i.sroa.0.2.insert.shift.i = shl nuw i48 %_5.sroa.4.i.i.i.i.i.sroa.0.2.insert.ext.i, 16
  br label %bb3.i2.i

"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread": ; preds = %start
  %_9.1.i3 = load i64, ptr %0, align 8, !alias.scope !2260, !noalias !2257, !noundef !48
  %_0.i.i4 = icmp eq i64 %_9.1.i3, 0
  br i1 %_0.i.i4, label %bb3.i.thread, label %"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E.exit.i"

bb3.i.thread:                                     ; preds = %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread"
  %.sroa.4.0.extract.shift.i.i.i.i = lshr i64 %1, 16
  %.sroa.4.0.extract.trunc.i.i.i.i = trunc i64 %.sroa.4.0.extract.shift.i.i.i.i to i48
  br label %bb3.i2.i

"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E.exit.i": ; preds = %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread", %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i.thread11", %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i"
  %5 = getelementptr inbounds i8, ptr %_0, i64 2
  store i8 3, ptr %5, align 2, !alias.scope !2285, !noalias !2288
  br label %_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E.exit

bb2.i3.i:                                         ; preds = %"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE.exit.i"
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2290)
  %6 = getelementptr inbounds i8, ptr %_0, i64 2
  store i8 3, ptr %6, align 2, !alias.scope !2293, !noalias !2295
  br label %_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E.exit

bb3.i2.i:                                         ; preds = %bb3.i.thread, %bb3.i.thread16
  %result.sroa.5.1.i510 = phi i48 [ %.sroa.4.0.extract.trunc.i.i.i.i, %bb3.i.thread ], [ %_5.sroa.4.i.i.i.i.i.sroa.0.2.insert.shift.i, %bb3.i.thread16 ]
  %result.sroa.0.0.i69 = phi i16 [ 0, %bb3.i.thread ], [ 1, %bb3.i.thread16 ]
  %7 = getelementptr inbounds i8, ptr %_0, i64 2
  store i48 %result.sroa.5.1.i510, ptr %7, align 2, !alias.scope !2296, !noalias !2260
  %_6.sroa.10.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(24) %_6.sroa.10.0._0.sroa_idx.i, ptr noundef nonnull align 4 dereferenceable(24) %result.sroa.7.i, i64 24, i1 false), !noalias !2260
  br label %_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E.exit

_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E.exit: ; preds = %bb3.i2.i, %bb2.i3.i, %"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E.exit.i"
  %result.sroa.0.0.sink.i = phi i16 [ 2, %"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E.exit.i" ], [ 2, %bb2.i3.i ], [ %result.sroa.0.0.i69, %bb3.i2.i ]
  store i16 %result.sroa.0.0.sink.i, ptr %_0, align 4, !alias.scope !2257, !noalias !2260
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %result.sroa.7.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3net6parser91_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$core..net..socket_addr..SocketAddr$GT$8from_str17h52d57f3a15672389E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii17h86b03d9bfcea378cE"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 4 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..fmt..Display$GT$3fmt17ha5e2c3f3e1012049E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !2297, !alias.scope !2298, !noundef !48
  %1 = zext nneg i8 %0 to i64
  %switch.gep = getelementptr inbounds [6 x i64], ptr @"switch.table._ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..fmt..Display$GT$3fmt17ha5e2c3f3e1012049E", i64 0, i64 %1
  %switch.load = load i64, ptr %switch.gep, align 8
  %2 = zext nneg i8 %0 to i64
  %switch.gep1 = getelementptr inbounds [6 x ptr], ptr @"switch.table._ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..fmt..Display$GT$3fmt17ha5e2c3f3e1012049E.2", i64 0, i64 %2
  %switch.load2 = load ptr, ptr %switch.gep1, align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2301)
  %3 = getelementptr inbounds i8, ptr %fmt, i64 32
  %_3.0.i = load ptr, ptr %3, align 8, !alias.scope !2301, !noalias !2304, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %fmt, i64 40
  %_3.1.i = load ptr, ptr %4, align 8, !alias.scope !2301, !noalias !2304, !nonnull !48, !align !64, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %6 = load ptr, ptr %5, align 8, !invariant.load !48, !noalias !2306, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %6(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %switch.load2, i64 noundef %switch.load) #61, !noalias !2301
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN73_$LT$core..net..socket_addr..SocketAddr$u20$as$u20$core..fmt..Display$GT$3fmt17h4160ff6dffaae0c7E"(ptr noalias noundef readonly align 4 dereferenceable(32) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i16, ptr %self, align 4, !range !2307, !noundef !48
  %trunc.not = icmp eq i16 %0, 0
  br i1 %trunc.not, label %bb3, label %bb2

bb3:                                              ; preds = %start
  %_5 = getelementptr inbounds i8, ptr %self, i64 2
  %1 = tail call noundef zeroext i1 @"_ZN75_$LT$core..net..socket_addr..SocketAddrV4$u20$as$u20$core..fmt..Display$GT$3fmt17h39efbd017c490aacE"(ptr noalias noundef nonnull readonly align 2 dereferenceable(6) %_5, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb6

bb2:                                              ; preds = %start
  %_7 = getelementptr inbounds i8, ptr %self, i64 4
  %2 = tail call noundef zeroext i1 @"_ZN75_$LT$core..net..socket_addr..SocketAddrV6$u20$as$u20$core..fmt..Display$GT$3fmt17hcc38de8b43a45cbaE"(ptr noalias noundef nonnull readonly align 4 dereferenceable(28) %_7, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb6

bb6:                                              ; preds = %bb2, %bb3
  %_0.sroa.0.0.in = phi i1 [ %2, %bb2 ], [ %1, %bb3 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN75_$LT$core..net..socket_addr..SocketAddrV4$u20$as$u20$core..fmt..Display$GT$3fmt17h39efbd017c490aacE"(ptr noalias noundef readonly align 2 dereferenceable(6) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %e.i = alloca [0 x i8], align 1
  %_36 = alloca [2 x i8], align 2
  %_33 = alloca [8 x i8], align 8
  %_30 = alloca [32 x i8], align 8
  %_26 = alloca [48 x i8], align 8
  %buf = alloca [32 x i8], align 8
  %_21 = alloca [2 x i8], align 2
  %_18 = alloca [8 x i8], align 8
  %_15 = alloca [32 x i8], align 8
  %_11 = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %0, align 8, !range !62, !alias.scope !2308, !noundef !48
  %trunc.not.i.not.i = icmp eq i64 %_0.0.i, 0
  %_0.0.i4 = load i64, ptr %f, align 8, !range !62
  %trunc.not.i.not.i7 = icmp eq i64 %_0.0.i4, 0
  %or.cond = select i1 %trunc.not.i.not.i, i1 %trunc.not.i.not.i7, i1 false
  br i1 %or.cond, label %bb6, label %bb15

bb15:                                             ; preds = %start
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %buf)
  store i64 0, ptr %buf, align 8, !alias.scope !2311
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_26)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_30)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_33)
  store ptr %self, ptr %_33, align 8
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_36)
  %1 = getelementptr inbounds i8, ptr %self, i64 4
  %_0.i = load i16, ptr %1, align 2, !alias.scope !2314, !noundef !48
  store i16 %_0.i, ptr %_36, align 2
  store ptr %_33, ptr %_30, align 8
  %_31.sroa.4.0._30.sroa_idx = getelementptr inbounds i8, ptr %_30, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h6c6878b11471b001E", ptr %_31.sroa.4.0._30.sroa_idx, align 8
  %2 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_30, i64 0, i64 1
  store ptr %_36, ptr %2, align 8
  %_34.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_30, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE", ptr %_34.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_53bbcdd97572d2c3c09f92b4c4bff4ad, ptr %_26, align 8, !alias.scope !2317, !noalias !2320
  %3 = getelementptr inbounds i8, ptr %_26, i64 8
  store i64 2, ptr %3, align 8, !alias.scope !2317, !noalias !2320
  %4 = getelementptr inbounds i8, ptr %_26, i64 32
  store ptr null, ptr %4, align 8, !alias.scope !2317, !noalias !2320
  %5 = getelementptr inbounds i8, ptr %_26, i64 16
  store ptr %_30, ptr %5, align 8, !alias.scope !2317, !noalias !2320
  %6 = getelementptr inbounds i8, ptr %_26, i64 24
  store i64 2, ptr %6, align 8, !alias.scope !2317, !noalias !2320
  %_24 = call noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hd3abcf8b6a9dfd9dE(ptr noalias noundef nonnull align 8 dereferenceable(32) %buf, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_26) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_26)
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i)
  br i1 %_24, label %bb2.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"

bb2.i:                                            ; preds = %bb15
  call void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 @alloc_00ae4b301f7fab8ac9617c03fcbd7274, i64 noundef 43, ptr noundef nonnull align 1 %e.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_c57f0234f45d8b45b8710b0d758c6ee7) #62
  unreachable

"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit": ; preds = %bb15
  call void @llvm.lifetime.end.p0(i64 0, ptr nonnull %e.i)
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_36)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_33)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_30)
  call void @llvm.experimental.noalias.scope.decl(metadata !2323)
  %_6.i = load i64, ptr %buf, align 8, !alias.scope !2323, !noundef !48
  %_7.i.i.i.i = icmp ugt i64 %_6.i, 21
  br i1 %_7.i.i.i.i, label %bb3.i.i.i.i, label %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17hdfbef00fb5c77bf3E.exit"

bb3.i.i.i.i:                                      ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_6.i, i64 noundef 21, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_87e917d96d17db0ec31309bf3a4283ea) #62, !noalias !2326
  unreachable

"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17hdfbef00fb5c77bf3E.exit": ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  %_4.i = getelementptr inbounds i8, ptr %buf, i64 8
  %7 = call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %_4.i, i64 noundef %_6.i) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %buf)
  br label %bb26

bb6:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_11)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_15)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_18)
  store ptr %self, ptr %_18, align 8
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_21)
  %8 = getelementptr inbounds i8, ptr %self, i64 4
  %_0.i8 = load i16, ptr %8, align 2, !alias.scope !2333, !noundef !48
  store i16 %_0.i8, ptr %_21, align 2
  store ptr %_18, ptr %_15, align 8
  %_16.sroa.4.0._15.sroa_idx = getelementptr inbounds i8, ptr %_15, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h6c6878b11471b001E", ptr %_16.sroa.4.0._15.sroa_idx, align 8
  %9 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_15, i64 0, i64 1
  store ptr %_21, ptr %9, align 8
  %_19.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_15, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE", ptr %_19.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_53bbcdd97572d2c3c09f92b4c4bff4ad, ptr %_11, align 8, !alias.scope !2336, !noalias !2339
  %10 = getelementptr inbounds i8, ptr %_11, i64 8
  store i64 2, ptr %10, align 8, !alias.scope !2336, !noalias !2339
  %11 = getelementptr inbounds i8, ptr %_11, i64 32
  store ptr null, ptr %11, align 8, !alias.scope !2336, !noalias !2339
  %12 = getelementptr inbounds i8, ptr %_11, i64 16
  store ptr %_15, ptr %12, align 8, !alias.scope !2336, !noalias !2339
  %13 = getelementptr inbounds i8, ptr %_11, i64 24
  store i64 2, ptr %13, align 8, !alias.scope !2336, !noalias !2339
  %14 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_11) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_11)
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_21)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_18)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_15)
  br label %bb26

bb26:                                             ; preds = %bb6, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17hdfbef00fb5c77bf3E.exit"
  %_0.sroa.0.0.in = phi i1 [ %14, %bb6 ], [ %7, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17hdfbef00fb5c77bf3E.exit" ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN75_$LT$core..net..socket_addr..SocketAddrV6$u20$as$u20$core..fmt..Display$GT$3fmt17hcc38de8b43a45cbaE"(ptr noalias noundef readonly align 4 dereferenceable(28) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %e.i = alloca [0 x i8], align 1
  %_67 = alloca [2 x i8], align 2
  %_62 = alloca [8 x i8], align 8
  %_59 = alloca [48 x i8], align 8
  %_55 = alloca [48 x i8], align 8
  %scope_id1 = alloca [4 x i8], align 4
  %_52 = alloca [2 x i8], align 2
  %_49 = alloca [8 x i8], align 8
  %_46 = alloca [32 x i8], align 8
  %_42 = alloca [48 x i8], align 8
  %buf = alloca [72 x i8], align 8
  %_36 = alloca [2 x i8], align 2
  %_31 = alloca [8 x i8], align 8
  %_28 = alloca [48 x i8], align 8
  %_24 = alloca [48 x i8], align 8
  %scope_id = alloca [4 x i8], align 4
  %_22 = alloca [2 x i8], align 2
  %_19 = alloca [8 x i8], align 8
  %_16 = alloca [32 x i8], align 8
  %_12 = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %0, align 8, !range !62, !alias.scope !2342, !noundef !48
  %trunc.not.i.not.i = icmp eq i64 %_0.0.i, 0
  %_0.0.i11 = load i64, ptr %f, align 8, !range !62
  %trunc.not.i.not.i14 = icmp eq i64 %_0.0.i11, 0
  %or.cond = select i1 %trunc.not.i.not.i, i1 %trunc.not.i.not.i14, i1 false
  br i1 %or.cond, label %bb6, label %bb25

bb25:                                             ; preds = %start
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %buf)
  store i64 0, ptr %buf, align 8, !alias.scope !2345
  %1 = getelementptr inbounds i8, ptr %self, i64 20
  %_0.i = load i32, ptr %1, align 4, !alias.scope !2348, !noundef !48
  %2 = icmp eq i32 %_0.i, 0
  br i1 %2, label %bb29, label %bb43

bb6:                                              ; preds = %start
  %3 = getelementptr inbounds i8, ptr %self, i64 20
  %_0.i15 = load i32, ptr %3, align 4, !alias.scope !2351, !noundef !48
  %4 = icmp eq i32 %_0.i15, 0
  br i1 %4, label %bb9, label %bb8

bb29:                                             ; preds = %bb25
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_42)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_46)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_49)
  store ptr %self, ptr %_49, align 8
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_52)
  %5 = getelementptr inbounds i8, ptr %self, i64 24
  %_0.i16 = load i16, ptr %5, align 4, !alias.scope !2354, !noundef !48
  store i16 %_0.i16, ptr %_52, align 2
  store ptr %_49, ptr %_46, align 8
  %_47.sroa.4.0._46.sroa_idx = getelementptr inbounds i8, ptr %_46, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h35aaaa79edc74260E", ptr %_47.sroa.4.0._46.sroa_idx, align 8
  %6 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_46, i64 0, i64 1
  store ptr %_52, ptr %6, align 8
  %_50.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_46, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE", ptr %_50.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_05b86cd6d3cf22525094b23d3e69c2b2, ptr %_42, align 8, !alias.scope !2357, !noalias !2360
  %7 = getelementptr inbounds i8, ptr %_42, i64 8
  store i64 2, ptr %7, align 8, !alias.scope !2357, !noalias !2360
  %8 = getelementptr inbounds i8, ptr %_42, i64 32
  store ptr null, ptr %8, align 8, !alias.scope !2357, !noalias !2360
  %9 = getelementptr inbounds i8, ptr %_42, i64 16
  store ptr %_46, ptr %9, align 8, !alias.scope !2357, !noalias !2360
  %10 = getelementptr inbounds i8, ptr %_42, i64 24
  store i64 2, ptr %10, align 8, !alias.scope !2357, !noalias !2360
  %11 = call noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17h4b0b552826a0a68fE(ptr noalias noundef nonnull align 8 dereferenceable(72) %buf, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_42) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_42)
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_52)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_49)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_46)
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i)
  br i1 %11, label %bb2.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"

bb43:                                             ; preds = %bb25
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %scope_id1)
  store i32 %_0.i, ptr %scope_id1, align 4
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_55)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_59)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_62)
  store ptr %self, ptr %_62, align 8
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_67)
  %12 = getelementptr inbounds i8, ptr %self, i64 24
  %_0.i17 = load i16, ptr %12, align 4, !alias.scope !2363, !noundef !48
  store i16 %_0.i17, ptr %_67, align 2
  store ptr %_62, ptr %_59, align 8
  %_60.sroa.4.0._59.sroa_idx = getelementptr inbounds i8, ptr %_59, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h35aaaa79edc74260E", ptr %_60.sroa.4.0._59.sroa_idx, align 8
  %13 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_59, i64 0, i64 1
  store ptr %scope_id1, ptr %13, align 8
  %_63.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_59, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E", ptr %_63.sroa.4.0..sroa_idx, align 8
  %14 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_59, i64 0, i64 2
  store ptr %_67, ptr %14, align 8
  %_65.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_59, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE", ptr %_65.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_a7490ae59103269ee0f7aecccaebe262, ptr %_55, align 8, !alias.scope !2366, !noalias !2369
  %15 = getelementptr inbounds i8, ptr %_55, i64 8
  store i64 3, ptr %15, align 8, !alias.scope !2366, !noalias !2369
  %16 = getelementptr inbounds i8, ptr %_55, i64 32
  store ptr null, ptr %16, align 8, !alias.scope !2366, !noalias !2369
  %17 = getelementptr inbounds i8, ptr %_55, i64 16
  store ptr %_59, ptr %17, align 8, !alias.scope !2366, !noalias !2369
  %18 = getelementptr inbounds i8, ptr %_55, i64 24
  store i64 3, ptr %18, align 8, !alias.scope !2366, !noalias !2369
  %19 = call noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17h4b0b552826a0a68fE(ptr noalias noundef nonnull align 8 dereferenceable(72) %buf, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_55) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_55)
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_67)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_62)
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_59)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %scope_id1)
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i)
  br i1 %19, label %bb2.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"

bb2.i:                                            ; preds = %bb43, %bb29
  call void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 @alloc_00ae4b301f7fab8ac9617c03fcbd7274, i64 noundef 43, ptr noundef nonnull align 1 %e.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3f0692c007db6b473fbacfb932ad2b99) #62
  unreachable

"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit": ; preds = %bb43, %bb29
  call void @llvm.lifetime.end.p0(i64 0, ptr nonnull %e.i)
  call void @llvm.experimental.noalias.scope.decl(metadata !2372)
  %_6.i = load i64, ptr %buf, align 8, !alias.scope !2372, !noundef !48
  %_7.i.i.i.i = icmp ugt i64 %_6.i, 58
  br i1 %_7.i.i.i.i, label %bb3.i.i.i.i, label %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17he2662b0a301897b0E.exit"

bb3.i.i.i.i:                                      ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_6.i, i64 noundef 58, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_87e917d96d17db0ec31309bf3a4283ea) #62, !noalias !2375
  unreachable

"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17he2662b0a301897b0E.exit": ; preds = %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17h17125c237b5878e8E.exit"
  %_4.i = getelementptr inbounds i8, ptr %buf, i64 8
  %20 = call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %_4.i, i64 noundef %_6.i) #61
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %buf)
  br label %bb47

bb47:                                             ; preds = %bb8, %bb9, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17he2662b0a301897b0E.exit"
  %_0.sroa.0.0.in = phi i1 [ %27, %bb9 ], [ %35, %bb8 ], [ %20, %"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17he2662b0a301897b0E.exit" ]
  ret i1 %_0.sroa.0.0.in

bb9:                                              ; preds = %bb6
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_12)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_16)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_19)
  store ptr %self, ptr %_19, align 8
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_22)
  %21 = getelementptr inbounds i8, ptr %self, i64 24
  %_0.i18 = load i16, ptr %21, align 4, !alias.scope !2382, !noundef !48
  store i16 %_0.i18, ptr %_22, align 2
  store ptr %_19, ptr %_16, align 8
  %_17.sroa.4.0._16.sroa_idx = getelementptr inbounds i8, ptr %_16, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h35aaaa79edc74260E", ptr %_17.sroa.4.0._16.sroa_idx, align 8
  %22 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 1
  store ptr %_22, ptr %22, align 8
  %_20.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_16, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE", ptr %_20.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_05b86cd6d3cf22525094b23d3e69c2b2, ptr %_12, align 8, !alias.scope !2385, !noalias !2388
  %23 = getelementptr inbounds i8, ptr %_12, i64 8
  store i64 2, ptr %23, align 8, !alias.scope !2385, !noalias !2388
  %24 = getelementptr inbounds i8, ptr %_12, i64 32
  store ptr null, ptr %24, align 8, !alias.scope !2385, !noalias !2388
  %25 = getelementptr inbounds i8, ptr %_12, i64 16
  store ptr %_16, ptr %25, align 8, !alias.scope !2385, !noalias !2388
  %26 = getelementptr inbounds i8, ptr %_12, i64 24
  store i64 2, ptr %26, align 8, !alias.scope !2385, !noalias !2388
  %27 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_12) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_12)
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_22)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_19)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_16)
  br label %bb47

bb8:                                              ; preds = %bb6
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %scope_id)
  store i32 %_0.i15, ptr %scope_id, align 4
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_24)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_28)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_31)
  store ptr %self, ptr %_31, align 8
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_36)
  %28 = getelementptr inbounds i8, ptr %self, i64 24
  %_0.i19 = load i16, ptr %28, align 4, !alias.scope !2391, !noundef !48
  store i16 %_0.i19, ptr %_36, align 2
  store ptr %_31, ptr %_28, align 8
  %_29.sroa.4.0._28.sroa_idx = getelementptr inbounds i8, ptr %_28, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h35aaaa79edc74260E", ptr %_29.sroa.4.0._28.sroa_idx, align 8
  %29 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_28, i64 0, i64 1
  store ptr %scope_id, ptr %29, align 8
  %_32.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_28, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E", ptr %_32.sroa.4.0..sroa_idx, align 8
  %30 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_28, i64 0, i64 2
  store ptr %_36, ptr %30, align 8
  %_34.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_28, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE", ptr %_34.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_a7490ae59103269ee0f7aecccaebe262, ptr %_24, align 8, !alias.scope !2394, !noalias !2397
  %31 = getelementptr inbounds i8, ptr %_24, i64 8
  store i64 3, ptr %31, align 8, !alias.scope !2394, !noalias !2397
  %32 = getelementptr inbounds i8, ptr %_24, i64 32
  store ptr null, ptr %32, align 8, !alias.scope !2394, !noalias !2397
  %33 = getelementptr inbounds i8, ptr %_24, i64 16
  store ptr %_28, ptr %33, align 8, !alias.scope !2394, !noalias !2397
  %34 = getelementptr inbounds i8, ptr %_24, i64 24
  store i64 3, ptr %34, align 8, !alias.scope !2394, !noalias !2397
  %35 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_24) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_24)
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_36)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_31)
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_28)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %scope_id)
  br label %bb47
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i16, ptr %self, align 2, !alias.scope !2400, !noundef !48
  %_0.i = zext i16 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %_0.i, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17h4b0b552826a0a68fE(ptr noalias noundef align 8 dereferenceable(72) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %args) #61, !noalias !2403
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb3.i, label %bb2.i

bb2.i:                                            ; preds = %start
  %3 = extractvalue { ptr, i64 } %0, 1
  %4 = tail call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h9d35921db5e323cfE"(ptr noalias noundef nonnull align 8 dereferenceable(72) %self, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %3) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd472f0f563555566E.exit"

bb3.i:                                            ; preds = %start
  %5 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.b, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd472f0f563555566E.exit"

"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd472f0f563555566E.exit": ; preds = %bb3.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %5, %bb3.i ], [ %4, %bb2.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write10write_char17h2a4270a505582924E(ptr noalias noundef align 8 dereferenceable(72) %self, i32 noundef %c) unnamed_addr #2 {
start:
  %_7 = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_7)
  store i32 0, ptr %_7, align 4
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %c, ptr noalias noundef nonnull align 1 %_7) #61
  %_4.0 = extractvalue { ptr, i64 } %0, 0
  %_4.1 = extractvalue { ptr, i64 } %0, 1
  %_0 = call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h9d35921db5e323cfE"(ptr noalias noundef nonnull align 8 dereferenceable(72) %self, ptr noalias noundef nonnull readonly align 1 %_4.0, i64 noundef %_4.1) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h6c6878b11471b001E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %_0 = tail call noundef zeroext i1 @"_ZN67_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..fmt..Display$GT$3fmt17h06943ff098c7db30E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(4) %_3, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hd3abcf8b6a9dfd9dE(ptr noalias noundef align 8 dereferenceable(32) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments23as_statically_known_str17h86e17ac85a66e0b6E(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %args) #61, !noalias !2406
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb3.i, label %bb2.i

bb2.i:                                            ; preds = %start
  %3 = extractvalue { ptr, i64 } %0, 1
  %4 = tail call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h41a624e8c8ebf355E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %self, ptr noalias noundef nonnull readonly align 1 %1, i64 noundef %3) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd3cbf3403b4601e5E.exit"

bb3.i:                                            ; preds = %start
  %5 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.a, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args) #61
  br label %"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd3cbf3403b4601e5E.exit"

"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd3cbf3403b4601e5E.exit": ; preds = %bb3.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %5, %bb3.i ], [ %4, %bb2.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt5Write10write_char17h5cef81bee4b3b85dE(ptr noalias noundef align 8 dereferenceable(32) %self, i32 noundef %c) unnamed_addr #2 {
start:
  %_7 = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_7)
  store i32 0, ptr %_7, align 4
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %c, ptr noalias noundef nonnull align 1 %_7) #61
  %_4.0 = extractvalue { ptr, i64 } %0, 0
  %_4.1 = extractvalue { ptr, i64 } %0, 1
  %_0 = call noundef zeroext i1 @"_ZN86_$LT$core..net..display_buffer..DisplayBuffer$LT$_$GT$$u20$as$u20$core..fmt..Write$GT$9write_str17h41a624e8c8ebf355E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %self, ptr noalias noundef nonnull readonly align 1 %_4.0, i64 noundef %_4.1) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN71_$LT$core..net..socket_addr..SocketAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf187945d7f79bb18E"(ptr noalias noundef readonly align 4 dereferenceable(32) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN73_$LT$core..net..socket_addr..SocketAddr$u20$as$u20$core..fmt..Display$GT$3fmt17h4160ff6dffaae0c7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(32) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN73_$LT$core..net..socket_addr..SocketAddrV4$u20$as$u20$core..fmt..Debug$GT$3fmt17h98e6b904999f6a28E"(ptr noalias noundef readonly align 2 dereferenceable(6) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN75_$LT$core..net..socket_addr..SocketAddrV4$u20$as$u20$core..fmt..Display$GT$3fmt17h39efbd017c490aacE"(ptr noalias noundef nonnull readonly align 2 dereferenceable(6) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN73_$LT$core..net..socket_addr..SocketAddrV6$u20$as$u20$core..fmt..Debug$GT$3fmt17h23b508fc1e4ce8e5E"(ptr noalias noundef readonly align 4 dereferenceable(28) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN75_$LT$core..net..socket_addr..SocketAddrV6$u20$as$u20$core..fmt..Display$GT$3fmt17hcc38de8b43a45cbaE"(ptr noalias noundef nonnull readonly align 4 dereferenceable(28) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { i32, i32 } @"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17ha3ddb39ea93d44efE"(ptr noalias nocapture noundef readonly align 4 dereferenceable_or_null(4) %0) unnamed_addr #17 {
start:
  %1 = icmp eq ptr %0, null
  br i1 %1, label %bb5, label %bb3

bb3:                                              ; preds = %start
  %_0.i = load i32, ptr %0, align 4, !alias.scope !2409, !noundef !48
  br label %bb5

bb5:                                              ; preds = %bb3, %start
  %_0.sroa.0.0 = phi i32 [ 1, %bb3 ], [ 0, %start ]
  %_0.sroa.3.0 = phi i32 [ %_0.i, %bb3 ], [ undef, %start ]
  %2 = insertvalue { i32, i32 } poison, i32 %_0.sroa.0.0, 0
  %3 = insertvalue { i32, i32 } %2, i32 %_0.sroa.3.0, 1
  ret { i32, i32 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local { i1, i8 } @"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE"(ptr noalias nocapture noundef readonly align 1 dereferenceable_or_null(1) %0) unnamed_addr #17 {
start:
  %1 = icmp ne ptr %0, null
  br i1 %1, label %bb3, label %bb5

bb3:                                              ; preds = %start
  %_0.i = load i8, ptr %0, align 1, !alias.scope !2412, !noundef !48
  br label %bb5

bb5:                                              ; preds = %bb3, %start
  %_0.sroa.3.0 = phi i8 [ %_0.i, %bb3 ], [ undef, %start ]
  %2 = insertvalue { i1, i8 } poison, i1 %1, 0
  %3 = insertvalue { i1, i8 } %2, i8 %_0.sroa.3.0, 1
  ret { i1, i8 } %3
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core6option13expect_failed17haeb598b04be35019E(ptr noalias noundef nonnull readonly align 1 %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #4 {
start:
  %msg = alloca [16 x i8], align 8
  store ptr %0, ptr %msg, align 8
  %3 = getelementptr inbounds i8, ptr %msg, i64 8
  store i64 %1, ptr %3, align 8
  call fastcc void @_ZN4core9panicking13panic_display17ha239059130ebfba1E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %msg, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: inlinehint minsize noreturn nounwind optsize
define internal fastcc void @_ZN4core9panicking13panic_display17ha239059130ebfba1E(ptr noalias noundef readonly align 8 dereferenceable(16) %x, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #12 {
start:
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  store ptr %x, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_3, align 8, !alias.scope !2415, !noalias !2418
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !2415, !noalias !2418
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !2415, !noalias !2418
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %3, align 8, !alias.scope !2415, !noalias !2418
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 1, ptr %4, align 8, !alias.scope !2415, !noalias !2418
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN70_$LT$core..panic..location..Location$u20$as$u20$core..fmt..Display$GT$3fmt17h982a4d3b610cccc1E"(ptr noalias noundef readonly align 8 dereferenceable(24) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %formatter) unnamed_addr #2 {
start:
  %_7 = alloca [48 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_7)
  %_11 = getelementptr inbounds i8, ptr %self, i64 16
  %_13 = getelementptr inbounds i8, ptr %self, i64 20
  store ptr %self, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  %0 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 1
  store ptr %_11, ptr %0, align 8
  %_10.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E", ptr %_10.sroa.4.0..sroa_idx, align 8
  %1 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 2
  store ptr %_13, ptr %1, align 8
  %_12.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17he90a98b08765baa4E", ptr %_12.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_a00d8faf20e1b4436ce5584ec6ff9c46, ptr %_3, align 8, !alias.scope !2421, !noalias !2424
  %2 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 3, ptr %2, align 8, !alias.scope !2421, !noalias !2424
  %3 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %3, align 8, !alias.scope !2421, !noalias !2424
  %4 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %4, align 8, !alias.scope !2421, !noalias !2424
  %5 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 3, ptr %5, align 8, !alias.scope !2421, !noalias !2424
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %formatter, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_3) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN73_$LT$core..panic..panic_info..PanicInfo$u20$as$u20$core..fmt..Display$GT$3fmt17hcb95ec1243b33f0aE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(40) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %formatter) unnamed_addr #2 {
start:
  %_22 = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %formatter, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !noalias !48, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %formatter, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !noalias !48, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !48, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_87a02883f6528808543095da7acc5263, i64 noundef 12) #61, !noalias !2427
  br i1 %_0.i, label %bb45, label %bb4

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds i8, ptr %self, i64 24
  %_34 = load ptr, ptr %4, align 8, !nonnull !48, !align !64, !noundef !48
  %_8 = tail call noundef zeroext i1 @"_ZN70_$LT$core..panic..location..Location$u20$as$u20$core..fmt..Display$GT$3fmt17h982a4d3b610cccc1E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %_34, ptr noalias noundef nonnull align 8 dereferenceable(64) %formatter) #61
  br i1 %_8, label %bb45, label %bb9

bb9:                                              ; preds = %bb4
  %_0.i9 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_3b8c95b91c663a5a9387bddd44e7b465, i64 noundef 1) #61, !noalias !2430
  br i1 %_0.i9, label %bb45, label %bb14

bb14:                                             ; preds = %bb9
  %5 = getelementptr inbounds i8, ptr %self, i64 16
  %6 = load ptr, ptr %5, align 8, !noundef !48
  %7 = icmp eq ptr %6, null
  br i1 %7, label %bb17, label %bb18

bb18:                                             ; preds = %bb14
  %_0.i12 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_49a1e817e911805af64bbc7efb390101, i64 noundef 1) #61, !noalias !2433
  br i1 %_0.i12, label %bb45, label %bb21

bb17:                                             ; preds = %bb14
  %_35.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %8 = getelementptr inbounds i8, ptr %self, i64 8
  %_35.1 = load ptr, ptr %8, align 8, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2436)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2439)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2442)
  %9 = getelementptr inbounds i8, ptr %_35.1, i64 24
  %10 = load ptr, ptr %9, align 8, !invariant.load !48, !alias.scope !2445, !nonnull !48
  %11 = tail call { i64, i64 } %10(ptr noundef nonnull align 1 %_35.0) #61, !noalias !2445
  %12 = extractvalue { i64, i64 } %11, 0
  %_0.i.i.i.i.i.i = icmp ne i64 %12, -5076933981314334344
  %13 = extractvalue { i64, i64 } %11, 1
  %_0.i3.i.i.i.i.i = icmp ne i64 %13, 7199936582794304877
  %_0.sroa.0.0.off0.i.i.i.i.i.not = select i1 %_0.i.i.i.i.i.i, i1 true, i1 %_0.i3.i.i.i.i.i
  br i1 %_0.sroa.0.0.off0.i.i.i.i.i.not, label %bb45, label %bb30

bb21:                                             ; preds = %bb18
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_22)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(48) %_22, ptr noundef nonnull align 8 dereferenceable(48) %6, i64 48, i1 false)
  %_21 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %formatter, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_22) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_22)
  br label %bb45

bb45:                                             ; preds = %bb33, %bb30, %bb21, %bb17, %bb18, %bb9, %bb4, %start
  %_0.sroa.0.0.off0 = phi i1 [ false, %bb17 ], [ true, %start ], [ true, %bb4 ], [ true, %bb9 ], [ true, %bb18 ], [ true, %bb30 ], [ %_21, %bb21 ], [ %_0.i18, %bb33 ]
  ret i1 %_0.sroa.0.0.off0

bb30:                                             ; preds = %bb17
  %_0.i15 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_49a1e817e911805af64bbc7efb390101, i64 noundef 1) #61, !noalias !2446
  br i1 %_0.i15, label %bb45, label %bb33

bb33:                                             ; preds = %bb30
  %_36.0 = load ptr, ptr %_35.0, align 8, !nonnull !48, !align !63, !noundef !48
  %14 = getelementptr inbounds i8, ptr %_35.0, i64 8
  %_36.1 = load i64, ptr %14, align 8, !noundef !48
  %_0.i18 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_36.0, i64 noundef %_36.1) #61, !noalias !2449
  br label %bb45
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking18panic_nounwind_fmt17h947eb600d466b5ddE(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %fmt, i1 noundef zeroext %force_no_backtrace, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call fastcc void @_ZN4core9panicking18panic_nounwind_fmt7runtime17ha268b218146a342cE(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %fmt, i1 noundef zeroext %force_no_backtrace, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: inlinehint minsize noreturn nounwind optsize
define internal fastcc void @_ZN4core9panicking18panic_nounwind_fmt7runtime17ha268b218146a342cE(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %fmt, i1 noundef zeroext %force_no_backtrace, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #12 {
start:
  %pi = alloca [40 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %pi)
  store ptr inttoptr (i64 1 to ptr), ptr %pi, align 8, !alias.scope !2452, !noalias !2455
  %1 = getelementptr inbounds i8, ptr %pi, i64 8
  store ptr @vtable.1, ptr %1, align 8, !alias.scope !2452, !noalias !2455
  %2 = getelementptr inbounds i8, ptr %pi, i64 16
  store ptr %fmt, ptr %2, align 8, !alias.scope !2452, !noalias !2455
  %3 = getelementptr inbounds i8, ptr %pi, i64 24
  store ptr %0, ptr %3, align 8, !alias.scope !2452, !noalias !2455
  %4 = getelementptr inbounds i8, ptr %pi, i64 32
  store i8 0, ptr %4, align 8, !alias.scope !2452, !noalias !2455
  %5 = getelementptr inbounds i8, ptr %pi, i64 33
  %6 = zext i1 %force_no_backtrace to i8
  store i8 %6, ptr %5, align 1, !alias.scope !2452, !noalias !2455
  call void @rust_begin_unwind(ptr noalias noundef nonnull readonly align 8 dereferenceable(40) %pi) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking14panic_nounwind17h4b17226f4558276bE(ptr noalias noundef nonnull readonly align 1 %expr.0, i64 noundef %expr.1) unnamed_addr #4 {
start:
  %_6 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_6)
  store ptr %expr.0, ptr %_6, align 8
  %0 = getelementptr inbounds i8, ptr %_6, i64 8
  store i64 %expr.1, ptr %0, align 8
  store ptr %_6, ptr %_3, align 8, !alias.scope !2458, !noalias !2461
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !2458, !noalias !2461
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !2458, !noalias !2461
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !2458, !noalias !2461
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !2458, !noalias !2461
  call void @_ZN4core9panicking18panic_nounwind_fmt17h947eb600d466b5ddE(ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_3, i1 noundef zeroext false, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_4ec681149f22b50227929d0e8ed148ca) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking26panic_nounwind_nobacktrace17h128673748b7ad60bE(ptr noalias noundef nonnull readonly align 1 %expr.0, i64 noundef %expr.1) unnamed_addr #4 {
start:
  %_6 = alloca [16 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_6)
  store ptr %expr.0, ptr %_6, align 8
  %0 = getelementptr inbounds i8, ptr %_6, i64 8
  store i64 %expr.1, ptr %0, align 8
  store ptr %_6, ptr %_3, align 8, !alias.scope !2463, !noalias !2466
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !2463, !noalias !2466
  %2 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !2463, !noalias !2466
  %3 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !2463, !noalias !2466
  %4 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !2463, !noalias !2466
  call void @_ZN4core9panicking18panic_nounwind_fmt17h947eb600d466b5ddE(ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_3, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_bfe1651f82b039ff06379be7b7129e12) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking14panic_explicit17h476975a638a6b903E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call fastcc void @_ZN4core9panicking13panic_display17ha239059130ebfba1E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) @alloc_54d8f1acec65f1280ef08958d98e8978, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking36panic_misaligned_pointer_dereference17h353193192f9f4e54E(i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #4 {
start:
  %_14 = alloca [112 x i8], align 8
  %_7 = alloca [32 x i8], align 8
  %_3 = alloca [48 x i8], align 8
  %found = alloca [8 x i8], align 8
  %required = alloca [8 x i8], align 8
  store i64 %0, ptr %required, align 8
  store i64 %1, ptr %found, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_3)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_7)
  store ptr %required, ptr %_7, align 8
  %_8.sroa.4.0._7.sroa_idx = getelementptr inbounds i8, ptr %_7, i64 8
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E", ptr %_8.sroa.4.0._7.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 1
  store ptr %found, ptr %3, align 8
  %_10.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_7, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E", ptr %_10.sroa.4.0..sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 112, ptr nonnull %_14)
  store i64 2, ptr %_14, align 8
  %_15.sroa.42.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 16
  store i64 2, ptr %_15.sroa.42.0._14.sroa_idx, align 8
  %_15.sroa.6.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 32
  store i64 0, ptr %_15.sroa.6.0._14.sroa_idx, align 8
  %_15.sroa.7.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 40
  store i32 32, ptr %_15.sroa.7.0._14.sroa_idx, align 8
  %_15.sroa.8.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 44
  store i32 4, ptr %_15.sroa.8.0._14.sroa_idx, align 4
  %_15.sroa.9.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 48
  store i8 3, ptr %_15.sroa.9.0._14.sroa_idx, align 8
  %4 = getelementptr inbounds [2 x %"fmt::rt::Placeholder"], ptr %_14, i64 0, i64 1
  store i64 2, ptr %4, align 8
  %_16.sroa.43.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Placeholder"], ptr %_14, i64 0, i64 1, i32 1
  store i64 2, ptr %_16.sroa.43.0..sroa_idx, align 8
  %_16.sroa.6.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Placeholder"], ptr %_14, i64 0, i64 1, i32 2
  store i64 1, ptr %_16.sroa.6.0..sroa_idx, align 8
  %_16.sroa.7.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Placeholder"], ptr %_14, i64 0, i64 1, i32 3
  store i32 32, ptr %_16.sroa.7.0..sroa_idx, align 8
  %_16.sroa.8.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Placeholder"], ptr %_14, i64 0, i64 1, i32 4
  store i32 4, ptr %_16.sroa.8.0..sroa_idx, align 4
  %_16.sroa.9.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Placeholder"], ptr %_14, i64 0, i64 1, i32 5
  store i8 3, ptr %_16.sroa.9.0..sroa_idx, align 8
  store ptr @alloc_d258f99e2e3d1c9f2a0f0da07427bce5, ptr %_3, align 8, !alias.scope !2468, !noalias !2471
  %5 = getelementptr inbounds i8, ptr %_3, i64 8
  store i64 2, ptr %5, align 8, !alias.scope !2468, !noalias !2471
  %6 = getelementptr inbounds i8, ptr %_3, i64 32
  store ptr %_14, ptr %6, align 8, !alias.scope !2468, !noalias !2471
  %7 = getelementptr inbounds i8, ptr %_3, i64 40
  store i64 2, ptr %7, align 8, !alias.scope !2468, !noalias !2471
  %8 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr %_7, ptr %8, align 8, !alias.scope !2468, !noalias !2471
  %9 = getelementptr inbounds i8, ptr %_3, i64 24
  store i64 2, ptr %9, align 8, !alias.scope !2468, !noalias !2471
  call void @_ZN4core9panicking18panic_nounwind_fmt17h947eb600d466b5ddE(ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_3, i1 noundef zeroext false, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking19panic_cannot_unwind17hcf306b154a3dad0fE() unnamed_addr #4 {
start:
  tail call void @_ZN4core9panicking14panic_nounwind17h4b17226f4558276bE(ptr noalias noundef nonnull readonly align 1 @alloc_6272adc2c29b515132bd8f11d13c7a32, i64 noundef 38) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking16panic_in_cleanup17hd1d5bef1e263af38E() unnamed_addr #4 {
start:
  tail call void @_ZN4core9panicking26panic_nounwind_nobacktrace17h128673748b7ad60bE(ptr noalias noundef nonnull readonly align 1 @alloc_989469a1be49c9ef33179733cce6a26f, i64 noundef 36) #62
  unreachable
}

; Function Attrs: minsize noreturn nounwind optsize
define dso_local void @_ZN4core9panicking15const_panic_fmt17had43b752cf1e40dbE(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %fmt) unnamed_addr #29 {
start:
  %msg = alloca [16 x i8], align 8
  %0 = tail call fastcc { ptr, i64 } @_ZN4core3fmt9Arguments6as_str17h3dbe4863117fa1deE(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %fmt) #61
  %1 = extractvalue { ptr, i64 } %0, 0
  %2 = icmp ne ptr %1, null
  tail call void @llvm.assume(i1 %2)
  %3 = extractvalue { ptr, i64 } %0, 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %msg)
  store ptr %1, ptr %msg, align 8
  %4 = getelementptr inbounds i8, ptr %msg, i64 8
  store i64 %3, ptr %4, align 8
  call fastcc void @_ZN4core9panicking13panic_display17ha239059130ebfba1E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %msg, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_21c9b2e22576edf7d5667a91a9e8c326) #62
  unreachable
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none)
define internal fastcc { ptr, i64 } @_ZN4core3fmt9Arguments6as_str17h3dbe4863117fa1deE(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %self) unnamed_addr #30 {
start:
  %_2.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.1 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 24
  %_3.1 = load i64, ptr %1, align 8, !noundef !48
  switch i64 %_2.1, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb4
  ]

bb2:                                              ; preds = %start
  %2 = icmp eq i64 %_3.1, 0
  br i1 %2, label %bb7, label %bb1

bb1:                                              ; preds = %bb4, %bb2, %start
  br label %bb7

bb7:                                              ; preds = %bb6, %bb1, %bb2
  %_0.sroa.4.0 = phi i64 [ undef, %bb1 ], [ %_9.1, %bb6 ], [ 0, %bb2 ]
  %_0.sroa.0.0 = phi ptr [ null, %bb1 ], [ %_9.0, %bb6 ], [ inttoptr (i64 1 to ptr), %bb2 ]
  %3 = insertvalue { ptr, i64 } poison, ptr %_0.sroa.0.0, 0
  %4 = insertvalue { ptr, i64 } %3, i64 %_0.sroa.4.0, 1
  ret { ptr, i64 } %4

bb4:                                              ; preds = %start
  %5 = icmp eq i64 %_3.1, 0
  br i1 %5, label %bb6, label %bb1

bb6:                                              ; preds = %bb4
  %_9.0 = load ptr, ptr %_2.0, align 8, !nonnull !48, !align !63, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_2.0, i64 8
  %_9.1 = load i64, ptr %6, align 8, !noundef !48
  br label %bb7
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking13assert_failed17h0fe343e73e0ad452E(i8 noundef %kind, ptr noalias noundef readonly align 8 dereferenceable(8) %0, ptr noalias noundef readonly align 8 dereferenceable(8) %1, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #4 {
start:
  %right = alloca [8 x i8], align 8
  %left = alloca [8 x i8], align 8
  store ptr %0, ptr %left, align 8
  store ptr %1, ptr %right, align 8
  call void @_ZN4core9panicking19assert_failed_inner17heba9f407cd45c852E(i8 noundef %kind, ptr noundef nonnull align 1 %left, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.2, ptr noundef nonnull align 1 %right, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.2, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf9c3dac293253c22E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  %_0 = tail call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_3, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN84_$LT$core..panicking..assert_matches_failed..Pattern$u20$as$u20$core..fmt..Debug$GT$3fmt17h61c8a1e4a17b7a99E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.1 = load i64, ptr %0, align 8, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2475)
  %1 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %1, align 8, !alias.scope !2475, !noalias !2478, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %2, align 8, !alias.scope !2475, !noalias !2478, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !noalias !2480, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_3.0, i64 noundef %_3.1) #61, !noalias !2475
  ret i1 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef nonnull align 1 ptr @_ZN4core4sync6atomic10AtomicBool8from_ptr17hdf7b0b2f92a3a7dcE(ptr noundef readnone returned %ptr) unnamed_addr #0 {
start:
  ret ptr %ptr
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN67_$LT$core..sync..atomic..AtomicBool$u20$as$u20$core..fmt..Debug$GT$3fmt17haeb9d48f71c55a99E"(ptr nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [1 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %_4)
  %0 = load atomic i8, ptr %self monotonic, align 1
  %_0.i = icmp ne i8 %0, 0
  %1 = zext i1 %_0.i to i8
  store i8 %1, ptr %_4, align 1
  %_0.i1 = call noundef zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h7e8f0ab96914ab72E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %_4)
  ret i1 %_0.i1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h7e8f0ab96914ab72E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !49, !noundef !48
  %_4.not = icmp eq i8 %0, 0
  %. = select i1 %_4.not, i64 5, i64 4
  %alloc_6f4357e3a3c9006d5d6d935934a9de54.alloc_c9ee9951a160df092319190fa06505e4 = select i1 %_4.not, ptr @alloc_6f4357e3a3c9006d5d6d935934a9de54, ptr @alloc_c9ee9951a160df092319190fa06505e4
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %alloc_6f4357e3a3c9006d5d6d935934a9de54.alloc_c9ee9951a160df092319190fa06505e4, i64 noundef %.) #61
  ret i1 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([64 x i8]) align 8 dereferenceable(64) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt, ptr noalias noundef align 8 dereferenceable(24) %slot, ptr noalias noundef align 1 dereferenceable(1) %state) unnamed_addr #40 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2481)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2484)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2486)
  %0 = getelementptr inbounds i8, ptr %fmt, i64 32
  %_10.0.i = load ptr, ptr %0, align 8, !alias.scope !2484, !noalias !2488, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %fmt, i64 40
  %_10.1.i = load ptr, ptr %1, align 8, !alias.scope !2484, !noalias !2488, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i, ptr %slot, align 8, !alias.scope !2490, !noalias !2496
  %_4.sroa.4.0._1.0.sroa_idx.i.i = getelementptr inbounds i8, ptr %slot, i64 8
  store ptr %_10.1.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i, align 8, !alias.scope !2490, !noalias !2496
  %_4.sroa.5.0._1.0.sroa_idx.i.i = getelementptr inbounds i8, ptr %slot, i64 16
  store ptr %state, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i, align 8, !alias.scope !2490, !noalias !2496
  %2 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_5.i = load i32, ptr %2, align 4, !alias.scope !2484, !noalias !2488, !noundef !48
  %3 = getelementptr inbounds i8, ptr %fmt, i64 48
  %_6.i = load i32, ptr %3, align 8, !range !65, !alias.scope !2484, !noalias !2488, !noundef !48
  %4 = getelementptr inbounds i8, ptr %fmt, i64 56
  %_7.i = load i8, ptr %4, align 8, !range !69, !alias.scope !2484, !noalias !2488, !noundef !48
  %_8.0.i = load i64, ptr %fmt, align 8, !range !62, !alias.scope !2484, !noalias !2488, !noundef !48
  %5 = getelementptr inbounds i8, ptr %fmt, i64 8
  %_8.1.i = load i64, ptr %5, align 8, !alias.scope !2484, !noalias !2488
  %6 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_9.0.i = load i64, ptr %6, align 8, !range !62, !alias.scope !2484, !noalias !2488, !noundef !48
  %7 = getelementptr inbounds i8, ptr %fmt, i64 24
  %_9.1.i = load i64, ptr %7, align 8, !alias.scope !2484, !noalias !2488
  %8 = getelementptr inbounds i8, ptr %_0, i64 52
  store i32 %_5.i, ptr %8, align 4, !alias.scope !2481, !noalias !2499
  %9 = getelementptr inbounds i8, ptr %_0, i64 48
  store i32 %_6.i, ptr %9, align 8, !alias.scope !2481, !noalias !2499
  %10 = getelementptr inbounds i8, ptr %_0, i64 56
  store i8 %_7.i, ptr %10, align 8, !alias.scope !2481, !noalias !2499
  store i64 %_8.0.i, ptr %_0, align 8, !alias.scope !2481, !noalias !2499
  %11 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_8.1.i, ptr %11, align 8, !alias.scope !2481, !noalias !2499
  %12 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %_9.0.i, ptr %12, align 8, !alias.scope !2481, !noalias !2499
  %13 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_9.1.i, ptr %13, align 8, !alias.scope !2481, !noalias !2499
  %14 = getelementptr inbounds i8, ptr %_0, i64 32
  store ptr %slot, ptr %14, align 8, !alias.scope !2481, !noalias !2499
  %15 = getelementptr inbounds i8, ptr %_0, i64 40
  store ptr @vtable.6, ptr %15, align 8, !alias.scope !2481, !noalias !2499
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct5field17hf1eeb30e57fbcbc4E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value.1) unnamed_addr #2 {
start:
  %_0 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value.1) #61
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple5field17h54fd568da8d425d9E(ptr noalias noundef returned align 8 dereferenceable(24) %self, ptr noundef nonnull align 1 %value.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value.1) unnamed_addr #2 {
start:
  %_0 = tail call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %self, ptr noundef nonnull align 1 %value.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value.1) #61
  ret ptr %self
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none)
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple9is_pretty17h17213f18d1dd8aecE(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self) unnamed_addr #45 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_3 = load ptr, ptr %0, align 8, !nonnull !48, !align !64, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_3, i64 52
  %_3.i = load i32, ptr %1, align 4, !alias.scope !2500, !noundef !48
  %_2.i = and i32 %_3.i, 4
  %_0.i = icmp ne i32 %_2.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3fmt8builders10DebugInner10entry_with17h7863c063a106882fE(ptr noalias nocapture noundef align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %entry_fmt.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %entry_fmt.1) unnamed_addr #2 {
start:
  %writer.i.i = alloca [64 x i8], align 8
  %state.i.i = alloca [1 x i8], align 1
  %slot.i.i = alloca [24 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_4.not = icmp eq i8 %1, 0
  br i1 %_4.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit"

bb3.i:                                            ; preds = %start
  %_3.i.i.i = load ptr, ptr %self, align 8, !noalias !2503, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %2, align 4, !noalias !2503, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  %3 = getelementptr inbounds i8, ptr %self, i64 9
  %4 = load i8, ptr %3, align 1, !range !49, !noalias !2503, !noundef !48
  %_23.not.i.i = icmp eq i8 %4, 0
  br i1 %_0.i.i.not.i.i, label %bb19.i.i, label %bb2.i.i

bb19.i.i:                                         ; preds = %bb3.i
  br i1 %_23.not.i.i, label %bb26.i.i, label %bb20.i.i

bb2.i.i:                                          ; preds = %bb3.i
  br i1 %_23.not.i.i, label %bb3.i.i, label %bb10.i.i

bb26.i.i:                                         ; preds = %bb20.i.i, %bb19.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2508)
  %5 = getelementptr inbounds i8, ptr %entry_fmt.1, i64 24
  %6 = load ptr, ptr %5, align 8, !invariant.load !48, !alias.scope !2508, !noalias !2511, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %6(ptr noundef nonnull align 1 %entry_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %_3.i.i.i) #61, !noalias !2513
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit"

bb20.i.i:                                         ; preds = %bb19.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2514)
  %7 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %7, align 8, !alias.scope !2514, !noalias !2517, !nonnull !48, !align !63, !noundef !48
  %8 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %8, align 8, !alias.scope !2514, !noalias !2517, !nonnull !48, !align !64, !noundef !48
  %9 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %10 = load ptr, ptr %9, align 8, !invariant.load !48, !noalias !2519, !nonnull !48
  %_0.i3.i.i = tail call noundef zeroext i1 %10(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_94b00be069aafad82a2c6df764237b82, i64 noundef 2) #61, !noalias !2520
  br i1 %_0.i3.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit", label %bb26.i.i

bb3.i.i:                                          ; preds = %bb2.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2521)
  %11 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i4.i.i = load ptr, ptr %11, align 8, !alias.scope !2521, !noalias !2524, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i5.i.i = load ptr, ptr %12, align 8, !alias.scope !2521, !noalias !2524, !nonnull !48, !align !64, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_3.1.i5.i.i, i64 24
  %14 = load ptr, ptr %13, align 8, !invariant.load !48, !noalias !2526, !nonnull !48
  %_0.i6.i.i = tail call noundef zeroext i1 %14(ptr noundef nonnull align 1 %_3.0.i4.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_49a1e817e911805af64bbc7efb390101, i64 noundef 1) #61, !noalias !2527
  br i1 %_0.i6.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit", label %bb3.bb10_crit_edge.i.i

bb3.bb10_crit_edge.i.i:                           ; preds = %bb3.i.i
  %_5.i.i.pre.i.i = load i32, ptr %2, align 4, !alias.scope !2528, !noalias !2533
  br label %bb10.i.i

bb10.i.i:                                         ; preds = %bb3.bb10_crit_edge.i.i, %bb2.i.i
  %_5.i.i.i.i = phi i32 [ %_5.i.i.pre.i.i, %bb3.bb10_crit_edge.i.i ], [ %_3.i.i.i.i, %bb2.i.i ]
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2503
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %state.i.i), !noalias !2503
  store i8 1, ptr %state.i.i, align 1, !noalias !2503
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2503
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2540)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2541)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2542)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2543)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2544)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2545)
  %15 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_10.0.i.i.i.i = load ptr, ptr %15, align 8, !alias.scope !2528, !noalias !2533, !nonnull !48, !align !63, !noundef !48
  %16 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_10.1.i.i.i.i = load ptr, ptr %16, align 8, !alias.scope !2528, !noalias !2533, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i.i.i.i, ptr %slot.i.i, align 8, !alias.scope !2546, !noalias !2552
  %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 8
  store ptr %_10.1.i.i.i.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !2546, !noalias !2552
  %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 16
  store ptr %state.i.i, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !2546, !noalias !2552
  %17 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 48
  %_6.i.i.i.i = load i32, ptr %17, align 8, !range !65, !alias.scope !2528, !noalias !2533, !noundef !48
  %18 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 56
  %_7.i.i.i.i = load i8, ptr %18, align 8, !range !69, !alias.scope !2528, !noalias !2533, !noundef !48
  %_8.0.i.i.i.i = load i64, ptr %_3.i.i.i, align 8, !range !62, !alias.scope !2528, !noalias !2533, !noundef !48
  %19 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 8
  %_8.1.i.i.i.i = load i64, ptr %19, align 8, !alias.scope !2528, !noalias !2533
  %20 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 16
  %_9.0.i.i.i.i = load i64, ptr %20, align 8, !range !62, !alias.scope !2528, !noalias !2533, !noundef !48
  %21 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 24
  %_9.1.i.i.i.i = load i64, ptr %21, align 8, !alias.scope !2528, !noalias !2533
  %22 = getelementptr inbounds i8, ptr %writer.i.i, i64 52
  store i32 %_5.i.i.i.i, ptr %22, align 4, !alias.scope !2555, !noalias !2556
  %23 = getelementptr inbounds i8, ptr %writer.i.i, i64 48
  store i32 %_6.i.i.i.i, ptr %23, align 8, !alias.scope !2555, !noalias !2556
  %24 = getelementptr inbounds i8, ptr %writer.i.i, i64 56
  store i8 %_7.i.i.i.i, ptr %24, align 8, !alias.scope !2555, !noalias !2556
  store i64 %_8.0.i.i.i.i, ptr %writer.i.i, align 8, !alias.scope !2555, !noalias !2556
  %25 = getelementptr inbounds i8, ptr %writer.i.i, i64 8
  store i64 %_8.1.i.i.i.i, ptr %25, align 8, !alias.scope !2555, !noalias !2556
  %26 = getelementptr inbounds i8, ptr %writer.i.i, i64 16
  store i64 %_9.0.i.i.i.i, ptr %26, align 8, !alias.scope !2555, !noalias !2556
  %27 = getelementptr inbounds i8, ptr %writer.i.i, i64 24
  store i64 %_9.1.i.i.i.i, ptr %27, align 8, !alias.scope !2555, !noalias !2556
  %28 = getelementptr inbounds i8, ptr %writer.i.i, i64 32
  store ptr %slot.i.i, ptr %28, align 8, !alias.scope !2555, !noalias !2556
  %29 = getelementptr inbounds i8, ptr %writer.i.i, i64 40
  store ptr @vtable.6, ptr %29, align 8, !alias.scope !2555, !noalias !2556
  call void @llvm.experimental.noalias.scope.decl(metadata !2557)
  %30 = getelementptr inbounds i8, ptr %entry_fmt.1, i64 24
  %31 = load ptr, ptr %30, align 8, !invariant.load !48, !alias.scope !2557, !noalias !2560, !nonnull !48
  %_0.i7.i.i = call noundef zeroext i1 %31(ptr noundef nonnull align 1 %entry_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %writer.i.i) #61, !noalias !2562
  br i1 %_0.i7.i.i, label %bb16.i.i, label %bb15.i.i

bb15.i.i:                                         ; preds = %bb10.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !2563)
  %_3.0.i8.i.i = load ptr, ptr %28, align 8, !alias.scope !2563, !noalias !2566, !nonnull !48, !align !63, !noundef !48
  %_3.1.i9.i.i = load ptr, ptr %29, align 8, !alias.scope !2563, !noalias !2566, !nonnull !48, !align !64, !noundef !48
  %32 = getelementptr inbounds i8, ptr %_3.1.i9.i.i, i64 24
  %33 = load ptr, ptr %32, align 8, !invariant.load !48, !noalias !2568, !nonnull !48
  %_0.i10.i.i = call noundef zeroext i1 %33(ptr noundef nonnull align 1 %_3.0.i8.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_f7ac0c356c6ac6fcd03badb685e09ca2, i64 noundef 2) #61, !noalias !2569
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2503
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !2503
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2503
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit"

bb16.i.i:                                         ; preds = %bb10.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2503
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %state.i.i), !noalias !2503
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2503
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E.exit": ; preds = %bb16.i.i, %bb15.i.i, %bb3.i.i, %bb20.i.i, %bb26.i.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ true, %start ], [ true, %bb16.i.i ], [ %_0.i10.i.i, %bb15.i.i ], [ %_0.i.i.i, %bb26.i.i ], [ true, %bb20.i.i ], [ true, %bb3.i.i ]
  %34 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %34, ptr %0, align 8
  %35 = getelementptr inbounds i8, ptr %self, i64 9
  store i8 1, ptr %35, align 1
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none)
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders10DebugInner9is_pretty17h260d8aa49c12591fE(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #45 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_3, i64 52
  %_3.i = load i32, ptr %0, align 4, !alias.scope !2570, !noundef !48
  %_2.i = and i32 %_3.i, 4
  %_0.i = icmp ne i32 %_2.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugSet5entry17h522880c4fad04043E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %entry.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %entry.1) unnamed_addr #2 {
start:
  tail call void @_ZN4core3fmt8builders10DebugInner10entry_with17h7863c063a106882fE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %entry.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %entry.1) #61
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders8DebugSet6finish17h6a9f15ed4c665411E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_2.not = icmp eq i8 %1, 0
  %_4 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2573)
  br i1 %_2.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he61de0894aac8714E.exit"

bb3.i:                                            ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2576)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2579)
  %2 = getelementptr inbounds i8, ptr %_4, i64 32
  %_3.0.i.i.i = load ptr, ptr %2, align 8, !alias.scope !2582, !noalias !2583, !nonnull !48, !align !63, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_4, i64 40
  %_3.1.i.i.i = load ptr, ptr %3, align 8, !alias.scope !2582, !noalias !2583, !nonnull !48, !align !64, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %5 = load ptr, ptr %4, align 8, !invariant.load !48, !noalias !2585, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %5(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_fcd552ca5ffc948e1053f652f94fed71, i64 noundef 1) #61, !noalias !2582
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he61de0894aac8714E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he61de0894aac8714E.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ %_0.i.i.i, %bb3.i ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders9DebugList7entries17h5a5b4c6c0af59a6bE(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull %entries.0, ptr noundef %entries.1) unnamed_addr #2 {
start:
  %entry = alloca [4 x i8], align 4
  %iter = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %iter)
  store ptr %entries.0, ptr %iter, align 8
  %0 = getelementptr inbounds i8, ptr %iter, i64 8
  store ptr %entries.1, ptr %0, align 8
  br label %bb2

bb2:                                              ; preds = %bb5, %start
  %1 = call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %iter) #61, !range !190
  %2 = icmp eq i32 %1, 1114112
  br i1 %2, label %bb6, label %bb5

bb6:                                              ; preds = %bb2
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %iter)
  ret ptr %self

bb5:                                              ; preds = %bb2
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %entry)
  store i32 %1, ptr %entry, align 4
  call void @_ZN4core3fmt8builders10DebugInner10entry_with17h7863c063a106882fE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %entry, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.7) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %entry)
  br label %bb2
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal void @"_ZN4core3ptr25drop_in_place$LT$char$GT$17h831a7dcf8d4f8ef2E"(ptr noalias nocapture readnone align 4 %_1) unnamed_addr #5 {
start:
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN41_$LT$char$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c354d6923d9b1d1E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %iter = alloca [12 x i8], align 4
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !48, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 39) #61, !noalias !2586
  br i1 %_0.i, label %bb18, label %bb4

bb4:                                              ; preds = %start
  %_8 = load i32, ptr %self, align 4, !range !65, !noundef !48
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %iter)
  call fastcc void @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$16escape_debug_ext17hd5e4279b87b99593E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %iter, i32 noundef %_8, i24 257) #61
  br label %bb9

bb9:                                              ; preds = %bb11, %bb4
  %4 = call fastcc noundef i32 @"_ZN82_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1a3cb090af393916E"(ptr noalias noundef nonnull align 4 dereferenceable(12) %iter) #61, !range !190
  %5 = icmp eq i32 %4, 1114112
  br i1 %5, label %bb12, label %bb11

bb12:                                             ; preds = %bb9
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %iter)
  %_0.i5 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 39) #61, !noalias !2589
  br label %bb18

bb11:                                             ; preds = %bb9
  %_0.i8 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %4) #61, !noalias !2592
  br i1 %_0.i8, label %bb16, label %bb9

bb18:                                             ; preds = %bb16, %bb12, %start
  %_0.sroa.0.0.off0 = phi i1 [ %_0.i5, %bb12 ], [ true, %bb16 ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0

bb16:                                             ; preds = %bb11
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %iter)
  br label %bb18
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h67d81308c8e03415E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_2.not = icmp eq i8 %1, 0
  %_4 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2595)
  br i1 %_2.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h6cc4ffec1cfe4895E.exit"

bb3.i:                                            ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2598)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2601)
  %2 = getelementptr inbounds i8, ptr %_4, i64 32
  %_3.0.i.i.i = load ptr, ptr %2, align 8, !alias.scope !2604, !noalias !2605, !nonnull !48, !align !63, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_4, i64 40
  %_3.1.i.i.i = load ptr, ptr %3, align 8, !alias.scope !2604, !noalias !2605, !nonnull !48, !align !64, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %5 = load ptr, ptr %4, align 8, !invariant.load !48, !noalias !2607, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %5(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_7a6887ef0f93938f57a4bb958cf80311, i64 noundef 1) #61, !noalias !2604
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h6cc4ffec1cfe4895E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h6cc4ffec1cfe4895E.exit": ; preds = %bb3.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ %_0.i.i.i, %bb3.i ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap5entry17hce07459b5329d4d5E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %key.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %key.1, ptr noundef nonnull align 1 %value.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value.1) unnamed_addr #2 {
start:
  %_0.i = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap8key_with17h18f14772dc2d200bE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %key.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %key.1) #61
  %_0.i1 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap10value_with17hed8621d33969b41bE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %value.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value.1) #61
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap8key_with17h18f14772dc2d200bE(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %key_fmt.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %key_fmt.1) unnamed_addr #2 {
start:
  %writer.i.i = alloca [64 x i8], align 8
  %slot.i.i = alloca [24 x i8], align 8
  %_5.i.i = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_4.not = icmp eq i8 %1, 0
  br i1 %_4.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit"

bb3.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %self, i64 10
  %3 = load i8, ptr %2, align 2, !range !49, !noalias !2608, !noundef !48
  %_3.not.i.i = icmp eq i8 %3, 0
  br i1 %_3.not.i.i, label %bb3.i.i, label %bb1.i.i

bb3.i.i:                                          ; preds = %bb3.i
  %_3.i.i.i = load ptr, ptr %self, align 8, !noalias !2608, !nonnull !48, !align !64, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %4, align 4, !noalias !2608, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  %5 = getelementptr inbounds i8, ptr %self, i64 9
  %6 = load i8, ptr %5, align 1, !range !49, !noalias !2608, !noundef !48
  %_30.not.i.i = icmp eq i8 %6, 0
  br i1 %_0.i.i.not.i.i, label %bb26.i.i, label %bb5.i.i

bb1.i.i:                                          ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5.i.i), !noalias !2608
  store ptr @alloc_c8f97b818585c4f0f94554ef9e4df495, ptr %_5.i.i, align 8, !alias.scope !2613, !noalias !2616
  %7 = getelementptr inbounds i8, ptr %_5.i.i, i64 8
  store i64 1, ptr %7, align 8, !alias.scope !2613, !noalias !2616
  %8 = getelementptr inbounds i8, ptr %_5.i.i, i64 32
  store ptr null, ptr %8, align 8, !alias.scope !2613, !noalias !2616
  %9 = getelementptr inbounds i8, ptr %_5.i.i, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %9, align 8, !alias.scope !2613, !noalias !2616
  %10 = getelementptr inbounds i8, ptr %_5.i.i, i64 24
  store i64 0, ptr %10, align 8, !alias.scope !2613, !noalias !2616
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b6c04e9759bd3f12bd8d29682e5fa77f) #62, !noalias !2608
  unreachable

bb26.i.i:                                         ; preds = %bb3.i.i
  br i1 %_30.not.i.i, label %bb33.i.i, label %bb27.i.i

bb5.i.i:                                          ; preds = %bb3.i.i
  br i1 %_30.not.i.i, label %bb6.i.i, label %bb13.i.i

bb33.i.i:                                         ; preds = %bb27.i.i, %bb26.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2618)
  %11 = getelementptr inbounds i8, ptr %key_fmt.1, i64 24
  %12 = load ptr, ptr %11, align 8, !invariant.load !48, !alias.scope !2618, !noalias !2621, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %12(ptr noundef nonnull align 1 %key_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %_3.i.i.i) #61, !noalias !2623
  br i1 %_0.i.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit", label %bb36.i.i

bb27.i.i:                                         ; preds = %bb26.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2624)
  %13 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i.i.i = load ptr, ptr %13, align 8, !alias.scope !2624, !noalias !2627, !nonnull !48, !align !63, !noundef !48
  %14 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i.i.i = load ptr, ptr %14, align 8, !alias.scope !2624, !noalias !2627, !nonnull !48, !align !64, !noundef !48
  %15 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %16 = load ptr, ptr %15, align 8, !invariant.load !48, !noalias !2629, !nonnull !48
  %_0.i6.i.i = tail call noundef zeroext i1 %16(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_94b00be069aafad82a2c6df764237b82, i64 noundef 2) #61, !noalias !2630
  br i1 %_0.i6.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit", label %bb33.i.i

bb36.i.i:                                         ; preds = %bb33.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2631)
  %17 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i7.i.i = load ptr, ptr %17, align 8, !alias.scope !2631, !noalias !2634, !nonnull !48, !align !63, !noundef !48
  %18 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i8.i.i = load ptr, ptr %18, align 8, !alias.scope !2631, !noalias !2634, !nonnull !48, !align !64, !noundef !48
  %19 = getelementptr inbounds i8, ptr %_3.1.i8.i.i, i64 24
  %20 = load ptr, ptr %19, align 8, !invariant.load !48, !noalias !2636, !nonnull !48
  %_0.i9.i.i = tail call noundef zeroext i1 %20(ptr noundef nonnull align 1 %_3.0.i7.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_556e4180596b5b612bb6ed6c0cbb55e1, i64 noundef 2) #61, !noalias !2637
  br i1 %_0.i9.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit", label %bb44.i.i

bb44.i.i:                                         ; preds = %bb23.i.i, %bb36.i.i
  store i8 1, ptr %2, align 2, !noalias !2608
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit"

bb6.i.i:                                          ; preds = %bb5.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2638)
  %21 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_3.0.i10.i.i = load ptr, ptr %21, align 8, !alias.scope !2638, !noalias !2641, !nonnull !48, !align !63, !noundef !48
  %22 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_3.1.i11.i.i = load ptr, ptr %22, align 8, !alias.scope !2638, !noalias !2641, !nonnull !48, !align !64, !noundef !48
  %23 = getelementptr inbounds i8, ptr %_3.1.i11.i.i, i64 24
  %24 = load ptr, ptr %23, align 8, !invariant.load !48, !noalias !2643, !nonnull !48
  %_0.i12.i.i = tail call noundef zeroext i1 %24(ptr noundef nonnull align 1 %_3.0.i10.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_49a1e817e911805af64bbc7efb390101, i64 noundef 1) #61, !noalias !2644
  br i1 %_0.i12.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit", label %bb6.bb13_crit_edge.i.i

bb6.bb13_crit_edge.i.i:                           ; preds = %bb6.i.i
  %_5.i.i.i.i.pre = load i32, ptr %4, align 4, !alias.scope !2645, !noalias !2650
  br label %bb13.i.i

bb13.i.i:                                         ; preds = %bb6.bb13_crit_edge.i.i, %bb5.i.i
  %_5.i.i.i.i = phi i32 [ %_5.i.i.i.i.pre, %bb6.bb13_crit_edge.i.i ], [ %_3.i.i.i.i, %bb5.i.i ]
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2608
  %25 = getelementptr inbounds i8, ptr %self, i64 11
  store i8 1, ptr %25, align 1, !noalias !2608
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2608
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2657)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2658)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2659)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2660)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2661)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2662)
  %26 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_10.0.i.i.i.i = load ptr, ptr %26, align 8, !alias.scope !2645, !noalias !2650, !nonnull !48, !align !63, !noundef !48
  %27 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_10.1.i.i.i.i = load ptr, ptr %27, align 8, !alias.scope !2645, !noalias !2650, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i.i.i.i, ptr %slot.i.i, align 8, !alias.scope !2663, !noalias !2669
  %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 8
  store ptr %_10.1.i.i.i.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !2663, !noalias !2669
  %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 16
  store ptr %25, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !2663, !noalias !2669
  %28 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 48
  %_6.i.i.i.i = load i32, ptr %28, align 8, !range !65, !alias.scope !2645, !noalias !2650, !noundef !48
  %29 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 56
  %_7.i.i.i.i = load i8, ptr %29, align 8, !range !69, !alias.scope !2645, !noalias !2650, !noundef !48
  %_8.0.i.i.i.i = load i64, ptr %_3.i.i.i, align 8, !range !62, !alias.scope !2645, !noalias !2650, !noundef !48
  %30 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 8
  %_8.1.i.i.i.i = load i64, ptr %30, align 8, !alias.scope !2645, !noalias !2650
  %31 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 16
  %_9.0.i.i.i.i = load i64, ptr %31, align 8, !range !62, !alias.scope !2645, !noalias !2650, !noundef !48
  %32 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 24
  %_9.1.i.i.i.i = load i64, ptr %32, align 8, !alias.scope !2645, !noalias !2650
  %33 = getelementptr inbounds i8, ptr %writer.i.i, i64 52
  store i32 %_5.i.i.i.i, ptr %33, align 4, !alias.scope !2672, !noalias !2673
  %34 = getelementptr inbounds i8, ptr %writer.i.i, i64 48
  store i32 %_6.i.i.i.i, ptr %34, align 8, !alias.scope !2672, !noalias !2673
  %35 = getelementptr inbounds i8, ptr %writer.i.i, i64 56
  store i8 %_7.i.i.i.i, ptr %35, align 8, !alias.scope !2672, !noalias !2673
  store i64 %_8.0.i.i.i.i, ptr %writer.i.i, align 8, !alias.scope !2672, !noalias !2673
  %36 = getelementptr inbounds i8, ptr %writer.i.i, i64 8
  store i64 %_8.1.i.i.i.i, ptr %36, align 8, !alias.scope !2672, !noalias !2673
  %37 = getelementptr inbounds i8, ptr %writer.i.i, i64 16
  store i64 %_9.0.i.i.i.i, ptr %37, align 8, !alias.scope !2672, !noalias !2673
  %38 = getelementptr inbounds i8, ptr %writer.i.i, i64 24
  store i64 %_9.1.i.i.i.i, ptr %38, align 8, !alias.scope !2672, !noalias !2673
  %39 = getelementptr inbounds i8, ptr %writer.i.i, i64 32
  store ptr %slot.i.i, ptr %39, align 8, !alias.scope !2672, !noalias !2673
  %40 = getelementptr inbounds i8, ptr %writer.i.i, i64 40
  store ptr @vtable.6, ptr %40, align 8, !alias.scope !2672, !noalias !2673
  call void @llvm.experimental.noalias.scope.decl(metadata !2674)
  %41 = getelementptr inbounds i8, ptr %key_fmt.1, i64 24
  %42 = load ptr, ptr %41, align 8, !invariant.load !48, !alias.scope !2674, !noalias !2677, !nonnull !48
  %_0.i13.i.i = call noundef zeroext i1 %42(ptr noundef nonnull align 1 %key_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %writer.i.i) #61, !noalias !2679
  br i1 %_0.i13.i.i, label %bb45.i.i, label %bb18.i.i

bb18.i.i:                                         ; preds = %bb13.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !2680)
  %_3.0.i14.i.i = load ptr, ptr %39, align 8, !alias.scope !2680, !noalias !2683, !nonnull !48, !align !63, !noundef !48
  %_3.1.i15.i.i = load ptr, ptr %40, align 8, !alias.scope !2680, !noalias !2683, !nonnull !48, !align !64, !noundef !48
  %43 = getelementptr inbounds i8, ptr %_3.1.i15.i.i, i64 24
  %44 = load ptr, ptr %43, align 8, !invariant.load !48, !noalias !2685, !nonnull !48
  %_0.i16.i.i = call noundef zeroext i1 %44(ptr noundef nonnull align 1 %_3.0.i14.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_556e4180596b5b612bb6ed6c0cbb55e1, i64 noundef 2) #61, !noalias !2686
  br i1 %_0.i16.i.i, label %bb45.i.i, label %bb23.i.i

bb23.i.i:                                         ; preds = %bb18.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2608
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2608
  br label %bb44.i.i

bb45.i.i:                                         ; preds = %bb18.i.i, %bb13.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2608
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2608
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E.exit": ; preds = %bb45.i.i, %bb6.i.i, %bb44.i.i, %bb36.i.i, %bb27.i.i, %bb33.i.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ true, %start ], [ true, %bb45.i.i ], [ false, %bb44.i.i ], [ true, %bb27.i.i ], [ true, %bb33.i.i ], [ true, %bb36.i.i ], [ true, %bb6.i.i ]
  %45 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %45, ptr %0, align 8
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap10value_with17hed8621d33969b41bE(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %value_fmt.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value_fmt.1) unnamed_addr #2 {
start:
  %writer.i.i = alloca [64 x i8], align 8
  %slot.i.i = alloca [24 x i8], align 8
  %_5.i.i = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_4.not = icmp eq i8 %1, 0
  br i1 %_4.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E.exit"

bb3.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %self, i64 10
  %3 = load i8, ptr %2, align 2, !range !49, !noalias !2687, !noundef !48
  %_3.not.i.i = icmp eq i8 %3, 0
  br i1 %_3.not.i.i, label %bb1.i.i, label %bb3.i.i

bb1.i.i:                                          ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5.i.i), !noalias !2687
  store ptr @alloc_ea597f3fac8083fa5c821cdc80e4405a, ptr %_5.i.i, align 8, !alias.scope !2692, !noalias !2695
  %4 = getelementptr inbounds i8, ptr %_5.i.i, i64 8
  store i64 1, ptr %4, align 8, !alias.scope !2692, !noalias !2695
  %5 = getelementptr inbounds i8, ptr %_5.i.i, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !2692, !noalias !2695
  %6 = getelementptr inbounds i8, ptr %_5.i.i, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %6, align 8, !alias.scope !2692, !noalias !2695
  %7 = getelementptr inbounds i8, ptr %_5.i.i, i64 24
  store i64 0, ptr %7, align 8, !alias.scope !2692, !noalias !2695
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7825cff91c6bf1a709f2a20ad5c43933) #62, !noalias !2687
  unreachable

bb3.i.i:                                          ; preds = %bb3.i
  %_3.i.i.i = load ptr, ptr %self, align 8, !noalias !2687, !nonnull !48, !align !64, !noundef !48
  %8 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 52
  %_3.i.i.i.i = load i32, ptr %8, align 4, !noalias !2687, !noundef !48
  %_2.i.i.i.i = and i32 %_3.i.i.i.i, 4
  %_0.i.i.not.i.i = icmp eq i32 %_2.i.i.i.i, 0
  br i1 %_0.i.i.not.i.i, label %bb18.i.i, label %bb5.i.i

bb18.i.i:                                         ; preds = %bb3.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2697)
  %9 = getelementptr inbounds i8, ptr %value_fmt.1, i64 24
  %10 = load ptr, ptr %9, align 8, !invariant.load !48, !alias.scope !2697, !noalias !2700, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %10(ptr noundef nonnull align 1 %value_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %_3.i.i.i) #61, !noalias !2702
  br i1 %_0.i.i.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E.exit", label %bb24.i.i

bb5.i.i:                                          ; preds = %bb3.i.i
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2687
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2687
  %_12.i.i = getelementptr inbounds i8, ptr %self, i64 11
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2703)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2706)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2708)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2710)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2713)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2715)
  %11 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 32
  %_10.0.i.i.i.i = load ptr, ptr %11, align 8, !alias.scope !2717, !noalias !2718, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 40
  %_10.1.i.i.i.i = load ptr, ptr %12, align 8, !alias.scope !2717, !noalias !2718, !nonnull !48, !align !64, !noundef !48
  store ptr %_10.0.i.i.i.i, ptr %slot.i.i, align 8, !alias.scope !2721, !noalias !2727
  %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 8
  store ptr %_10.1.i.i.i.i, ptr %_4.sroa.4.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !2721, !noalias !2727
  %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i = getelementptr inbounds i8, ptr %slot.i.i, i64 16
  store ptr %_12.i.i, ptr %_4.sroa.5.0._1.0.sroa_idx.i.i.i.i.i, align 8, !alias.scope !2721, !noalias !2727
  %13 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 48
  %_6.i.i.i.i = load i32, ptr %13, align 8, !range !65, !alias.scope !2717, !noalias !2718, !noundef !48
  %14 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 56
  %_7.i.i.i.i = load i8, ptr %14, align 8, !range !69, !alias.scope !2717, !noalias !2718, !noundef !48
  %_8.0.i.i.i.i = load i64, ptr %_3.i.i.i, align 8, !range !62, !alias.scope !2717, !noalias !2718, !noundef !48
  %15 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 8
  %_8.1.i.i.i.i = load i64, ptr %15, align 8, !alias.scope !2717, !noalias !2718
  %16 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 16
  %_9.0.i.i.i.i = load i64, ptr %16, align 8, !range !62, !alias.scope !2717, !noalias !2718, !noundef !48
  %17 = getelementptr inbounds i8, ptr %_3.i.i.i, i64 24
  %_9.1.i.i.i.i = load i64, ptr %17, align 8, !alias.scope !2717, !noalias !2718
  %18 = getelementptr inbounds i8, ptr %writer.i.i, i64 52
  store i32 %_3.i.i.i.i, ptr %18, align 4, !alias.scope !2730, !noalias !2731
  %19 = getelementptr inbounds i8, ptr %writer.i.i, i64 48
  store i32 %_6.i.i.i.i, ptr %19, align 8, !alias.scope !2730, !noalias !2731
  %20 = getelementptr inbounds i8, ptr %writer.i.i, i64 56
  store i8 %_7.i.i.i.i, ptr %20, align 8, !alias.scope !2730, !noalias !2731
  store i64 %_8.0.i.i.i.i, ptr %writer.i.i, align 8, !alias.scope !2730, !noalias !2731
  %21 = getelementptr inbounds i8, ptr %writer.i.i, i64 8
  store i64 %_8.1.i.i.i.i, ptr %21, align 8, !alias.scope !2730, !noalias !2731
  %22 = getelementptr inbounds i8, ptr %writer.i.i, i64 16
  store i64 %_9.0.i.i.i.i, ptr %22, align 8, !alias.scope !2730, !noalias !2731
  %23 = getelementptr inbounds i8, ptr %writer.i.i, i64 24
  store i64 %_9.1.i.i.i.i, ptr %23, align 8, !alias.scope !2730, !noalias !2731
  %24 = getelementptr inbounds i8, ptr %writer.i.i, i64 32
  store ptr %slot.i.i, ptr %24, align 8, !alias.scope !2730, !noalias !2731
  %25 = getelementptr inbounds i8, ptr %writer.i.i, i64 40
  store ptr @vtable.6, ptr %25, align 8, !alias.scope !2730, !noalias !2731
  call void @llvm.experimental.noalias.scope.decl(metadata !2732)
  %26 = getelementptr inbounds i8, ptr %value_fmt.1, i64 24
  %27 = load ptr, ptr %26, align 8, !invariant.load !48, !alias.scope !2732, !noalias !2735, !nonnull !48
  %_0.i3.i.i = call noundef zeroext i1 %27(ptr noundef nonnull align 1 %value_fmt.0, ptr noalias noundef nonnull align 8 dereferenceable(64) %writer.i.i) #61, !noalias !2737
  br i1 %_0.i3.i.i, label %bb25.i.i, label %bb10.i.i

bb24.i.i:                                         ; preds = %bb15.i.i, %bb18.i.i
  store i8 0, ptr %2, align 2, !noalias !2687
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E.exit"

bb10.i.i:                                         ; preds = %bb5.i.i
  call void @llvm.experimental.noalias.scope.decl(metadata !2738)
  %_3.0.i.i.i = load ptr, ptr %24, align 8, !alias.scope !2738, !noalias !2741, !nonnull !48, !align !63, !noundef !48
  %_3.1.i.i.i = load ptr, ptr %25, align 8, !alias.scope !2738, !noalias !2741, !nonnull !48, !align !64, !noundef !48
  %28 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %29 = load ptr, ptr %28, align 8, !invariant.load !48, !noalias !2743, !nonnull !48
  %_0.i4.i.i = call noundef zeroext i1 %29(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_f7ac0c356c6ac6fcd03badb685e09ca2, i64 noundef 2) #61, !noalias !2744
  br i1 %_0.i4.i.i, label %bb25.i.i, label %bb15.i.i

bb15.i.i:                                         ; preds = %bb10.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2687
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2687
  br label %bb24.i.i

bb25.i.i:                                         ; preds = %bb10.i.i, %bb5.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %writer.i.i), !noalias !2687
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %slot.i.i), !noalias !2687
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E.exit": ; preds = %bb25.i.i, %bb24.i.i, %bb18.i.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ true, %start ], [ true, %bb25.i.i ], [ false, %bb24.i.i ], [ true, %bb18.i.i ]
  %30 = zext i1 %_0.sroa.0.0.off0.i to i8
  store i8 %30, ptr %0, align 8
  %31 = getelementptr inbounds i8, ptr %self, i64 9
  store i8 1, ptr %31, align 1
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap3key17h78d5056c2bcc1189E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %key.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %key.1) unnamed_addr #2 {
start:
  %_0 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap8key_with17h18f14772dc2d200bE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %key.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %key.1) #61
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap5value17h1dccf8c5d2ef92bfE(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %value.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value.1) unnamed_addr #2 {
start:
  %_0 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders8DebugMap10value_with17hed8621d33969b41bE(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, ptr noundef nonnull align 1 %value.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value.1) #61
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt8builders8DebugMap6finish17hfbd9ebb9b16e4572E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %_5.i.i = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %_2.not = icmp eq i8 %1, 0
  %_5 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2745)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2748)
  br i1 %_2.not, label %bb3.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he07dffd40e9aecafE.exit"

bb3.i:                                            ; preds = %start
  %_4 = getelementptr inbounds i8, ptr %self, i64 10
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2750)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2753)
  %2 = load i8, ptr %_4, align 2, !range !49, !alias.scope !2755, !noalias !2756, !noundef !48
  %_3.not.i.i = icmp eq i8 %2, 0
  br i1 %_3.not.i.i, label %"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E.exit.i", label %bb1.i.i

bb1.i.i:                                          ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5.i.i), !noalias !2757
  store ptr @alloc_5963d0ce782f730ad6746d3c147847a2, ptr %_5.i.i, align 8, !alias.scope !2758, !noalias !2761
  %3 = getelementptr inbounds i8, ptr %_5.i.i, i64 8
  store i64 1, ptr %3, align 8, !alias.scope !2758, !noalias !2761
  %4 = getelementptr inbounds i8, ptr %_5.i.i, i64 32
  store ptr null, ptr %4, align 8, !alias.scope !2758, !noalias !2761
  %5 = getelementptr inbounds i8, ptr %_5.i.i, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %5, align 8, !alias.scope !2758, !noalias !2761
  %6 = getelementptr inbounds i8, ptr %_5.i.i, i64 24
  store i64 0, ptr %6, align 8, !alias.scope !2758, !noalias !2761
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a9ee0da9d56aca0230f104fcc76e365c) #62, !noalias !2757
  unreachable

"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E.exit.i": ; preds = %bb3.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2763)
  %7 = getelementptr inbounds i8, ptr %_5, i64 32
  %_3.0.i.i.i = load ptr, ptr %7, align 8, !alias.scope !2766, !noalias !2767, !nonnull !48, !align !63, !noundef !48
  %8 = getelementptr inbounds i8, ptr %_5, i64 40
  %_3.1.i.i.i = load ptr, ptr %8, align 8, !alias.scope !2766, !noalias !2767, !nonnull !48, !align !64, !noundef !48
  %9 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %10 = load ptr, ptr %9, align 8, !invariant.load !48, !noalias !2769, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %10(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_fcd552ca5ffc948e1053f652f94fed71, i64 noundef 1) #61, !noalias !2770
  br label %"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he07dffd40e9aecafE.exit"

"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he07dffd40e9aecafE.exit": ; preds = %"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E.exit.i", %start
  %_0.sroa.0.0.off0.i = phi i1 [ %_0.i.i.i, %"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E.exit.i" ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h0d7f5c0646fbc639E(ptr noalias nocapture nonnull readonly align 1 %self, i8 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i8 [ %0, %bb5 ], [ %_0.i2543, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %2, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i24 = and i8 %x.sroa.0.1, 15
  %_0.i2543 = lshr i8 %x.sroa.0.1, 4
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..UpperHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hf725d2ea98a7c9aeE"(i8 noundef %_0.i24) #61, !range !276
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2771
  %2 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i29 = icmp ult i8 %x.sroa.0.1, 16
  br i1 %_0.i29, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h20d8f2834a6c5e97E(ptr noalias nocapture nonnull readonly align 1 %self, i128 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb9

bb39:                                             ; preds = %bb12, %bb9
  %curr.sroa.0.2 = phi i64 [ %3, %bb12 ], [ 0, %bb9 ]
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %curr.sroa.0.2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_3f5e304b2d3feb2147d7ca807297437a, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb9:                                              ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i128 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_0.i.i.i19 = icmp eq ptr %buf, %iter.sroa.4.0
  br i1 %_0.i.i.i19, label %bb39, label %bb12

bb12:                                             ; preds = %bb9
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i128 %x.sroa.0.1, 3
  %2 = trunc i128 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 7
  %_29 = call noundef i8 @"_ZN70_$LT$core..fmt..num..Octal$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h4e122e3187e05e94E"(i8 noundef %_0.i27) #61, !range !2774
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2775
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i128 %x.sroa.0.1, 8
  br i1 %_0.i30, label %bb39, label %bb9
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN70_$LT$core..fmt..num..Octal$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h4e122e3187e05e94E"(i8 noundef %x) unnamed_addr #2 {
start:
  %_10 = alloca [32 x i8], align 8
  %_6 = alloca [48 x i8], align 8
  %x1 = alloca [1 x i8], align 1
  %_3 = icmp ult i8 %x, 8
  br i1 %_3, label %bb2, label %bb1

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %x1)
  store i8 %x, ptr %x1, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_6)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_10)
  store ptr @alloc_a33517c72d0c95fb0ee72420a320dfd6, ptr %_10, align 8
  %_11.sroa.4.0._10.sroa_idx = getelementptr inbounds i8, ptr %_10, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_11.sroa.4.0._10.sroa_idx, align 8
  %0 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_10, i64 0, i64 1
  store ptr %x1, ptr %0, align 8
  %_12.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_10, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_12.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_0910cc5fbc4a172966fb446fe44ddba7, ptr %_6, align 8, !alias.scope !2778, !noalias !2781
  %1 = getelementptr inbounds i8, ptr %_6, i64 8
  store i64 2, ptr %1, align 8, !alias.scope !2778, !noalias !2781
  %2 = getelementptr inbounds i8, ptr %_6, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !2778, !noalias !2781
  %3 = getelementptr inbounds i8, ptr %_6, i64 16
  store ptr %_10, ptr %3, align 8, !alias.scope !2778, !noalias !2781
  %4 = getelementptr inbounds i8, ptr %_6, i64 24
  store i64 2, ptr %4, align 8, !alias.scope !2778, !noalias !2781
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_6, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_9d24ae325b9118ac52cc4f442fd07f2d) #62
  unreachable

bb2:                                              ; preds = %start
  %_0 = or disjoint i8 %x, 48
  ret i8 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h250c854e7b33329cE(ptr noalias nocapture nonnull readonly align 1 %self, i128 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb9

bb39:                                             ; preds = %bb12, %bb9
  %curr.sroa.0.2 = phi i64 [ %3, %bb12 ], [ 0, %bb9 ]
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %curr.sroa.0.2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb9:                                              ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i128 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_0.i.i.i19 = icmp eq ptr %buf, %iter.sroa.4.0
  br i1 %_0.i.i.i19, label %bb39, label %bb12

bb12:                                             ; preds = %bb9
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i128 %x.sroa.0.1, 4
  %2 = trunc i128 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = call noundef i8 @"_ZN73_$LT$core..fmt..num..LowerHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hbe1d7a8c946dab49E"(i8 noundef %_0.i27) #61, !range !292
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2784
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i128 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb9
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h26475bd86e6aa331E(ptr noalias nocapture nonnull readonly align 1 %self, i64 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_27d35d5cbe30361bd1ed04847fdae817, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i64 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i64 %x.sroa.0.1, 1
  %2 = trunc i64 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 1
  %_29 = tail call noundef i8 @"_ZN71_$LT$core..fmt..num..Binary$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h796bd62556fe0368E"(i8 noundef %_0.i27) #61, !range !2787
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2788
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i64 %x.sroa.0.1, 2
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN71_$LT$core..fmt..num..Binary$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h796bd62556fe0368E"(i8 noundef %x) unnamed_addr #2 {
start:
  %_10 = alloca [32 x i8], align 8
  %_6 = alloca [48 x i8], align 8
  %x1 = alloca [1 x i8], align 1
  %_3 = icmp ult i8 %x, 2
  br i1 %_3, label %bb2, label %bb1

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %x1)
  store i8 %x, ptr %x1, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_6)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_10)
  store ptr @alloc_8821998f047ca62cad40e6bc4e4d87c4, ptr %_10, align 8
  %_11.sroa.4.0._10.sroa_idx = getelementptr inbounds i8, ptr %_10, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_11.sroa.4.0._10.sroa_idx, align 8
  %0 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_10, i64 0, i64 1
  store ptr %x1, ptr %0, align 8
  %_12.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_10, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_12.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_0910cc5fbc4a172966fb446fe44ddba7, ptr %_6, align 8, !alias.scope !2791, !noalias !2794
  %1 = getelementptr inbounds i8, ptr %_6, i64 8
  store i64 2, ptr %1, align 8, !alias.scope !2791, !noalias !2794
  %2 = getelementptr inbounds i8, ptr %_6, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !2791, !noalias !2794
  %3 = getelementptr inbounds i8, ptr %_6, i64 16
  store ptr %_10, ptr %3, align 8, !alias.scope !2791, !noalias !2794
  %4 = getelementptr inbounds i8, ptr %_6, i64 24
  store i64 2, ptr %4, align 8, !alias.scope !2791, !noalias !2794
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_6, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d78c01982ce4c2650621705126014af9) #62
  unreachable

bb2:                                              ; preds = %start
  %_0 = or disjoint i8 %x, 48
  ret i8 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h3565f30b108e1e30E(ptr noalias nocapture nonnull readonly align 1 %self, i8 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i8 [ %0, %bb5 ], [ %_0.i2543, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %2, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i24 = and i8 %x.sroa.0.1, 15
  %_0.i2543 = lshr i8 %x.sroa.0.1, 4
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..LowerHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hbe1d7a8c946dab49E"(i8 noundef %_0.i24) #61, !range !292
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2797
  %2 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i29 = icmp ult i8 %x.sroa.0.1, 16
  br i1 %_0.i29, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h410cccfe93bd3810E(ptr noalias nocapture nonnull readonly align 1 %self, i32 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_27d35d5cbe30361bd1ed04847fdae817, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i32 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i32 %x.sroa.0.1, 1
  %2 = trunc i32 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 1
  %_29 = tail call noundef i8 @"_ZN71_$LT$core..fmt..num..Binary$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h796bd62556fe0368E"(i8 noundef %_0.i27) #61, !range !2787
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2800
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i32 %x.sroa.0.1, 2
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h4db56dedf4a06721E(ptr noalias nocapture nonnull readonly align 1 %self, i16 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_27d35d5cbe30361bd1ed04847fdae817, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i16 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i16 %x.sroa.0.1, 1
  %2 = trunc i16 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 1
  %_29 = tail call noundef i8 @"_ZN71_$LT$core..fmt..num..Binary$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h796bd62556fe0368E"(i8 noundef %_0.i27) #61, !range !2787
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2803
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i16 %x.sroa.0.1, 2
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h7a491883e2979be9E(ptr noalias nocapture nonnull readonly align 1 %self, i64 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_3f5e304b2d3feb2147d7ca807297437a, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i64 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i64 %x.sroa.0.1, 3
  %2 = trunc i64 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 7
  %_29 = tail call noundef i8 @"_ZN70_$LT$core..fmt..num..Octal$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h4e122e3187e05e94E"(i8 noundef %_0.i27) #61, !range !2774
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2806
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i64 %x.sroa.0.1, 8
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h7d9a4ef00c2a870aE(ptr noalias nocapture nonnull readonly align 1 %self, i8 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_27d35d5cbe30361bd1ed04847fdae817, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i8 [ %0, %bb5 ], [ %_0.i2543, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %2, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i24 = and i8 %x.sroa.0.1, 1
  %_0.i2543 = lshr i8 %x.sroa.0.1, 1
  %_29 = tail call noundef i8 @"_ZN71_$LT$core..fmt..num..Binary$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h796bd62556fe0368E"(i8 noundef %_0.i24) #61, !range !2787
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2809
  %2 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i29 = icmp ult i8 %x.sroa.0.1, 2
  br i1 %_0.i29, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h8bcd3cecdb3bd38eE(ptr noalias nocapture nonnull readonly align 1 %self, i128 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb9

bb39:                                             ; preds = %bb12, %bb9
  %curr.sroa.0.2 = phi i64 [ %3, %bb12 ], [ 0, %bb9 ]
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %curr.sroa.0.2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb9:                                              ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i128 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_0.i.i.i19 = icmp eq ptr %buf, %iter.sroa.4.0
  br i1 %_0.i.i.i19, label %bb39, label %bb12

bb12:                                             ; preds = %bb9
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i128 %x.sroa.0.1, 4
  %2 = trunc i128 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = call noundef i8 @"_ZN73_$LT$core..fmt..num..UpperHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hf725d2ea98a7c9aeE"(i8 noundef %_0.i27) #61, !range !276
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2812
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i128 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb9
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17haaf86868a77d8845E(ptr noalias nocapture nonnull readonly align 1 %self, i8 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_3f5e304b2d3feb2147d7ca807297437a, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i8 [ %0, %bb5 ], [ %_0.i2543, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %2, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i24 = and i8 %x.sroa.0.1, 7
  %_0.i2543 = lshr i8 %x.sroa.0.1, 3
  %_29 = tail call noundef i8 @"_ZN70_$LT$core..fmt..num..Octal$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h4e122e3187e05e94E"(i8 noundef %_0.i24) #61, !range !2774
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2815
  %2 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i29 = icmp ult i8 %x.sroa.0.1, 8
  br i1 %_0.i29, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hdef45704e0262fa7E(ptr noalias nocapture nonnull readonly align 1 %self, i128 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb9

bb39:                                             ; preds = %bb12, %bb9
  %curr.sroa.0.2 = phi i64 [ %3, %bb12 ], [ 0, %bb9 ]
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %curr.sroa.0.2) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_27d35d5cbe30361bd1ed04847fdae817, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb9:                                              ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i128 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_0.i.i.i19 = icmp eq ptr %buf, %iter.sroa.4.0
  br i1 %_0.i.i.i19, label %bb39, label %bb12

bb12:                                             ; preds = %bb9
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i128 %x.sroa.0.1, 1
  %2 = trunc i128 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 1
  %_29 = call noundef i8 @"_ZN71_$LT$core..fmt..num..Binary$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h796bd62556fe0368E"(i8 noundef %_0.i27) #61, !range !2787
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2818
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i128 %x.sroa.0.1, 2
  br i1 %_0.i30, label %bb39, label %bb9
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17heab9d71b5530f70eE(ptr noalias nocapture nonnull readonly align 1 %self, i16 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_3f5e304b2d3feb2147d7ca807297437a, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i16 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i16 %x.sroa.0.1, 3
  %2 = trunc i16 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 7
  %_29 = tail call noundef i8 @"_ZN70_$LT$core..fmt..num..Octal$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h4e122e3187e05e94E"(i8 noundef %_0.i27) #61, !range !2774
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2821
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i16 %x.sroa.0.1, 8
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hebab64be4e46d99eE(ptr noalias nocapture nonnull readonly align 1 %self, i32 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_3f5e304b2d3feb2147d7ca807297437a, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i32 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i32 %x.sroa.0.1, 3
  %2 = trunc i32 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 7
  %_29 = tail call noundef i8 @"_ZN70_$LT$core..fmt..num..Octal$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17h4e122e3187e05e94E"(i8 noundef %_0.i27) #61, !range !2774
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2824
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i32 %x.sroa.0.1, 8
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hef1781d8e03ec286E(ptr noalias nocapture nonnull readonly align 1 %self, i16 noundef %0, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
bb5:
  %buf = alloca [128 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %buf)
  %_0.i.i.i9 = getelementptr inbounds i8, ptr %buf, i64 128
  br label %bb12

bb39:                                             ; preds = %bb12
  %1 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1391dbcffa5f4674E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(128) %buf, i64 noundef %3) #61
  %buf.04 = extractvalue { ptr, i64 } %1, 0
  %buf.15 = extractvalue { ptr, i64 } %1, 1
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext true, ptr noalias noundef nonnull readonly align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 noundef 2, ptr noalias noundef nonnull readonly align 1 %buf.04, i64 noundef %buf.15) #61
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %buf)
  ret i1 %_0

bb12:                                             ; preds = %bb12, %bb5
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i9, %bb5 ], [ %_3.i.i.i.i.i.i21, %bb12 ]
  %x.sroa.0.1 = phi i16 [ %0, %bb5 ], [ %_0.i2544, %bb12 ]
  %curr.sroa.0.3 = phi i64 [ 128, %bb5 ], [ %3, %bb12 ]
  %_3.i.i.i.i.i.i21 = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_0.i2544 = lshr i16 %x.sroa.0.1, 4
  %2 = trunc i16 %x.sroa.0.1 to i8
  %_0.i27 = and i8 %2, 15
  %_29 = tail call noundef i8 @"_ZN73_$LT$core..fmt..num..UpperHex$u20$as$u20$core..fmt..num..GenericRadix$GT$5digit17hf725d2ea98a7c9aeE"(i8 noundef %_0.i27) #61, !range !276
  store i8 %_29, ptr %_3.i.i.i.i.i.i21, align 1, !alias.scope !2827
  %3 = add nsw i64 %curr.sroa.0.3, -1
  %_0.i30 = icmp ult i16 %x.sroa.0.1, 16
  br i1 %_0.i30, label %bb39, label %bb12
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..Display$u20$for$u20$u128$GT$3fmt17he7efea120c0f9cc4E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load i128, ptr %self, align 8, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num8fmt_u12817h60e1e9ce71fa139aE(i128 noundef %_3, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt3num8fmt_u12817h60e1e9ce71fa139aE(i128 noundef %n, i1 noundef zeroext %is_nonnegative, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %curr = alloca [8 x i8], align 8
  %buf = alloca [39 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 39, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %curr)
  store i64 39, ptr %curr, align 8
  %0 = tail call fastcc { i128, i64 } @_ZN4core3fmt3num9udiv_1e1917ha3211d711bed6bf5E(i128 noundef %n) #61
  %_11.0 = extractvalue { i128, i64 } %0, 0
  %_11.1 = extractvalue { i128, i64 } %0, 1
  call fastcc void @_ZN4core3fmt3num14parse_u64_into17hba194934a476c49fE(i64 noundef %_11.1, ptr noalias noundef nonnull align 1 dereferenceable(39) %buf, ptr noalias noundef nonnull align 8 dereferenceable(8) %curr) #61
  %1 = icmp eq i128 %_11.0, 0
  %_53.pre6 = load i64, ptr %curr, align 8
  br i1 %1, label %bb16, label %bb4

bb16:                                             ; preds = %bb10, %bb4, %start
  %_53 = phi i64 [ %_53.pre, %bb4 ], [ 0, %bb10 ], [ %_53.pre6, %start ]
  %_0.i = getelementptr inbounds i8, ptr %buf, i64 %_53
  %_54 = sub i64 39, %_53
  %_0 = call noundef zeroext i1 @_ZN4core3fmt9Formatter12pad_integral17ha1a4eb0bafe1a933E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull readonly align 1 inttoptr (i64 1 to ptr), i64 noundef 0, ptr noalias noundef nonnull readonly align 1 %_0.i, i64 noundef %_54) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %curr)
  call void @llvm.lifetime.end.p0(i64 39, ptr nonnull %buf)
  ret i1 %_0

bb4:                                              ; preds = %start
  %_0.i5 = getelementptr inbounds i8, ptr %buf, i64 20
  %_24 = add i64 %_53.pre6, -20
  call void @llvm.memset.p0.i64(ptr nonnull align 1 %_0.i5, i8 48, i64 %_24, i1 false)
  store i64 20, ptr %curr, align 8
  %2 = tail call fastcc { i128, i64 } @_ZN4core3fmt3num9udiv_1e1917ha3211d711bed6bf5E(i128 noundef %_11.0) #61
  %_28.0 = extractvalue { i128, i64 } %2, 0
  %_28.1 = extractvalue { i128, i64 } %2, 1
  call fastcc void @_ZN4core3fmt3num14parse_u64_into17hba194934a476c49fE(i64 noundef %_28.1, ptr noalias noundef nonnull align 1 dereferenceable(39) %buf, ptr noalias noundef nonnull align 8 dereferenceable(8) %curr) #61
  %3 = icmp eq i128 %_28.0, 0
  %_53.pre = load i64, ptr %curr, align 8
  br i1 %3, label %bb16, label %bb10

bb10:                                             ; preds = %bb4
  %_0.i4 = getelementptr inbounds i8, ptr %buf, i64 1
  %_41 = add i64 %_53.pre, -1
  call void @llvm.memset.p0.i64(ptr nonnull align 1 %_0.i4, i8 48, i64 %_41, i1 false)
  %_43 = trunc i128 %_28.0 to i8
  %4 = add i8 %_43, 48
  store i8 %4, ptr %buf, align 1
  br label %bb16
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc { i128, i64 } @_ZN4core3fmt3num9udiv_1e1917ha3211d711bed6bf5E(i128 noundef %n) unnamed_addr #0 {
start:
  %_3 = icmp ult i128 %n, 9671406556917033397649408
  br i1 %_3, label %bb1, label %bb2

bb2:                                              ; preds = %start
  %_5.i = lshr i128 %n, 64
  %_11.i = and i128 %n, 18446744073709551615
  %_10.i = mul nuw i128 %_11.i, 10779635027931437427
  %carry.i = lshr i128 %_10.i, 64
  %_14.i = mul nuw nsw i128 %_11.i, 8507059173023461586
  %m.i = add nuw nsw i128 %carry.i, %_14.i
  %high1.i = lshr i128 %m.i, 64
  %_20.i = mul nuw i128 %_5.i, 10779635027931437427
  %_22.i = and i128 %m.i, 18446744073709551615
  %_19.i = add nuw i128 %_22.i, %_20.i
  %high2.i = lshr i128 %_19.i, 64
  %_24.i = mul nuw nsw i128 %_5.i, 8507059173023461586
  %_23.i = add nuw nsw i128 %high1.i, %_24.i
  %_0.i = add nuw nsw i128 %_23.i, %high2.i
  %0 = lshr i128 %_0.i, 62
  br label %bb4

bb1:                                              ; preds = %start
  %_6 = lshr i128 %n, 19
  %_5 = trunc i128 %_6 to i64
  %_4 = udiv i64 %_5, 19073486328125
  %1 = zext nneg i64 %_4 to i128
  br label %bb4

bb4:                                              ; preds = %bb1, %bb2
  %quot.sroa.0.0 = phi i128 [ %1, %bb1 ], [ %0, %bb2 ]
  %_10.neg = mul nuw i128 %quot.sroa.0.0, 8446744073709551616
  %_9 = add i128 %_10.neg, %n
  %rem = trunc i128 %_9 to i64
  %2 = insertvalue { i128, i64 } poison, i128 %quot.sroa.0.0, 0
  %3 = insertvalue { i128, i64 } %2, i64 %rem, 1
  ret { i128, i64 } %3
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3fmt3num14parse_u64_into17hba194934a476c49fE(i64 noundef %0, ptr noalias nocapture noundef writeonly align 1 dereferenceable(39) %buf, ptr noalias nocapture noundef align 8 dereferenceable(8) %curr) unnamed_addr #2 {
start:
  %_10 = load i64, ptr %curr, align 8, !noundef !48
  %_9 = icmp ugt i64 %_10, 19
  br i1 %_9, label %bb3, label %bb4

bb4:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_484ae41b37ec6b08ab889de1db6668da, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7f3dd7550b4a5e875f4788b684096720) #62
  unreachable

bb3:                                              ; preds = %start
  %_12 = icmp ugt i64 %0, 9999999999999999
  br i1 %_12, label %bb31.thread, label %bb31

bb31.thread:                                      ; preds = %bb3
  %1 = udiv i64 %0, 10000000000000000
  %2 = mul i64 %1, 10000000000000000
  %to_parse.decomposed = sub i64 %0, %2
  %_18 = udiv i64 %to_parse.decomposed, 100000000000000
  %d1 = shl nuw nsw i64 %_18, 1
  %_21 = udiv i64 %to_parse.decomposed, 1000000000000
  %_20.lhs.trunc = trunc i64 %_21 to i16
  %_2080 = urem i16 %_20.lhs.trunc, 100
  %3 = shl nuw nsw i16 %_2080, 1
  %d2 = zext nneg i16 %3 to i64
  %_24 = udiv i64 %to_parse.decomposed, 10000000000
  %_23.lhs.trunc = trunc i64 %_24 to i32
  %_2381 = urem i32 %_23.lhs.trunc, 100
  %4 = shl nuw nsw i32 %_2381, 1
  %d3 = zext nneg i32 %4 to i64
  %_27 = udiv i64 %to_parse.decomposed, 100000000
  %_26.lhs.trunc = trunc i64 %_27 to i32
  %_2682 = urem i32 %_26.lhs.trunc, 100
  %5 = shl nuw nsw i32 %_2682, 1
  %d4 = zext nneg i32 %5 to i64
  %_30 = udiv i64 %to_parse.decomposed, 1000000
  %_29 = urem i64 %_30, 100
  %d5 = shl nuw nsw i64 %_29, 1
  %_33 = udiv i64 %to_parse.decomposed, 10000
  %_32 = urem i64 %_33, 100
  %d6 = shl nuw nsw i64 %_32, 1
  %_36 = udiv i64 %to_parse.decomposed, 100
  %_35 = urem i64 %_36, 100
  %d7 = shl nuw nsw i64 %_35, 1
  %6 = mul i64 %_36, 100
  %_38.decomposed = sub i64 %to_parse.decomposed, %6
  %d8 = shl nuw nsw i64 %_38.decomposed, 1
  %7 = add i64 %_10, -16
  store i64 %7, ptr %curr, align 8
  %_0.i60 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d1
  %_0.i77 = getelementptr inbounds i8, ptr %buf, i64 %7
  %8 = load i16, ptr %_0.i60, align 1
  store i16 %8, ptr %_0.i77, align 1
  %_0.i59 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d2
  %9 = getelementptr i8, ptr %buf, i64 %_10
  %_0.i76 = getelementptr i8, ptr %9, i64 -14
  %10 = load i16, ptr %_0.i59, align 1
  store i16 %10, ptr %_0.i76, align 1
  %_0.i58 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d3
  %_0.i75 = getelementptr i8, ptr %9, i64 -12
  %11 = load i16, ptr %_0.i58, align 1
  store i16 %11, ptr %_0.i75, align 1
  %_0.i57 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d4
  %_0.i74 = getelementptr i8, ptr %9, i64 -10
  %12 = load i16, ptr %_0.i57, align 1
  store i16 %12, ptr %_0.i74, align 1
  %_0.i73 = getelementptr i8, ptr %9, i64 -8
  br label %bb46.sink.split

bb31:                                             ; preds = %bb3
  %_86 = icmp ugt i64 %0, 99999999
  br i1 %_86, label %bb32, label %bb46

bb32:                                             ; preds = %bb31
  %13 = udiv i64 %0, 100000000
  %14 = mul i64 %13, 100000000
  %to_parse3.decomposed = sub i64 %0, %14
  %_92.lhs.trunc = trunc i64 %to_parse3.decomposed to i32
  %_9285 = udiv i32 %_92.lhs.trunc, 1000000
  %15 = shl nuw nsw i32 %_9285, 1
  %d14 = zext nneg i32 %15 to i64
  %_9586 = udiv i32 %_92.lhs.trunc, 10000
  %_94.lhs.trunc = trunc i32 %_9586 to i16
  %_9487 = urem i16 %_94.lhs.trunc, 100
  %16 = shl nuw nsw i16 %_9487, 1
  %d25 = zext nneg i16 %16 to i64
  %_9888 = udiv i32 %_92.lhs.trunc, 100
  %_9789 = urem i32 %_9888, 100
  %17 = shl nuw nsw i32 %_9789, 1
  %d36 = zext nneg i32 %17 to i64
  %18 = mul i32 %_9888, 100
  %_10090.decomposed = sub i32 %_92.lhs.trunc, %18
  %19 = shl nuw nsw i32 %_10090.decomposed, 1
  %d47 = zext nneg i32 %19 to i64
  %20 = add i64 %_10, -8
  %_0.i69 = getelementptr inbounds i8, ptr %buf, i64 %20
  br label %bb46.sink.split

bb46.sink.split:                                  ; preds = %bb32, %bb31.thread
  %d14.pn = phi i64 [ %d14, %bb32 ], [ %d5, %bb31.thread ]
  %_0.i69.sink = phi ptr [ %_0.i69, %bb32 ], [ %_0.i73, %bb31.thread ]
  %d6.pn = phi i64 [ %d25, %bb32 ], [ %d6, %bb31.thread ]
  %d7.sink = phi i64 [ %d36, %bb32 ], [ %d7, %bb31.thread ]
  %d8.sink = phi i64 [ %d47, %bb32 ], [ %d8, %bb31.thread ]
  %.ph = phi i64 [ %20, %bb32 ], [ %7, %bb31.thread ]
  %n.sroa.0.1.ph = phi i64 [ %13, %bb32 ], [ %1, %bb31.thread ]
  %_0.i52.sink = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d14.pn
  %21 = load i16, ptr %_0.i52.sink, align 1
  store i16 %21, ptr %_0.i69.sink, align 1
  %22 = getelementptr i8, ptr %buf, i64 %_10
  %23 = getelementptr i8, ptr %buf, i64 %_10
  %24 = getelementptr i8, ptr %buf, i64 %_10
  %_0.i55.sink = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d6.pn
  %_0.i72 = getelementptr i8, ptr %24, i64 -6
  %25 = load i16, ptr %_0.i55.sink, align 1
  store i16 %25, ptr %_0.i72, align 1
  %_0.i54 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d7.sink
  %_0.i71 = getelementptr i8, ptr %23, i64 -4
  %26 = load i16, ptr %_0.i54, align 1
  store i16 %26, ptr %_0.i71, align 1
  %_0.i53 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d8.sink
  %_0.i70 = getelementptr i8, ptr %22, i64 -2
  %27 = load i16, ptr %_0.i53, align 1
  store i16 %27, ptr %_0.i70, align 1
  br label %bb46

bb46:                                             ; preds = %bb46.sink.split, %bb31
  %28 = phi i64 [ %_10, %bb31 ], [ %.ph, %bb46.sink.split ]
  %n.sroa.0.1 = phi i64 [ %0, %bb31 ], [ %n.sroa.0.1.ph, %bb46.sink.split ]
  %29 = trunc i64 %n.sroa.0.1 to i32
  %_126 = icmp ugt i32 %29, 9999
  br i1 %_126, label %bb47, label %bb55

bb47:                                             ; preds = %bb46
  %30 = udiv i32 %29, 10000
  %31 = mul i32 %30, 10000
  %to_parse8.decomposed = sub i32 %29, %31
  %_131.lhs.trunc = trunc i32 %to_parse8.decomposed to i16
  %_131.lhs.trunc.frozen = freeze i16 %_131.lhs.trunc
  %_13183 = udiv i16 %_131.lhs.trunc.frozen, 100
  %32 = shl nuw nsw i16 %_13183, 1
  %33 = mul i16 %_13183, 100
  %_13384.decomposed = sub i16 %_131.lhs.trunc.frozen, %33
  %34 = shl nuw nsw i16 %_13384.decomposed, 1
  %35 = add i64 %28, -4
  %_136 = zext nneg i16 %32 to i64
  %_0.i48 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %_136
  %_0.i65 = getelementptr inbounds i8, ptr %buf, i64 %35
  %36 = load i16, ptr %_0.i48, align 1
  store i16 %36, ptr %_0.i65, align 1
  %_141 = zext nneg i16 %34 to i64
  %_0.i47 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %_141
  %37 = getelementptr i8, ptr %buf, i64 %28
  %_0.i64 = getelementptr i8, ptr %37, i64 -2
  %38 = load i16, ptr %_0.i47, align 1
  store i16 %38, ptr %_0.i64, align 1
  br label %bb55

bb55:                                             ; preds = %bb47, %bb46
  %39 = phi i64 [ %35, %bb47 ], [ %28, %bb46 ]
  %n1.sroa.0.0 = phi i32 [ %30, %bb47 ], [ %29, %bb46 ]
  %40 = trunc i32 %n1.sroa.0.0 to i16
  %_147 = icmp ugt i16 %40, 99
  br i1 %_147, label %bb56, label %bb61

bb56:                                             ; preds = %bb55
  %.frozen = freeze i16 %40
  %41 = udiv i16 %.frozen, 100
  %42 = mul i16 %41, 100
  %_150.decomposed = sub i16 %.frozen, %42
  %d111 = shl nuw nsw i16 %_150.decomposed, 1
  %43 = add i64 %39, -2
  %_154 = zext nneg i16 %d111 to i64
  %_0.i46 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %_154
  %_0.i63 = getelementptr inbounds i8, ptr %buf, i64 %43
  %44 = load i16, ptr %_0.i46, align 1
  store i16 %44, ptr %_0.i63, align 1
  br label %bb61

bb61:                                             ; preds = %bb56, %bb55
  %45 = phi i64 [ %43, %bb56 ], [ %39, %bb55 ]
  %n2.sroa.0.0 = phi i16 [ %41, %bb56 ], [ %40, %bb55 ]
  %_157 = icmp ult i16 %n2.sroa.0.0, 10
  br i1 %_157, label %bb62, label %bb64

bb64:                                             ; preds = %bb61
  %d112 = shl nuw nsw i16 %n2.sroa.0.0, 1
  %46 = add i64 %45, -2
  %_167 = zext nneg i16 %d112 to i64
  %_0.i = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %_167
  %_0.i62 = getelementptr inbounds i8, ptr %buf, i64 %46
  %47 = load i16, ptr %_0.i, align 1
  store i16 %47, ptr %_0.i62, align 1
  br label %bb68

bb62:                                             ; preds = %bb61
  %48 = add i64 %45, -1
  %_159 = trunc i16 %n2.sroa.0.0 to i8
  %_0.i61 = getelementptr inbounds i8, ptr %buf, i64 %48
  %49 = or disjoint i8 %_159, 48
  store i8 %49, ptr %_0.i61, align 1
  br label %bb68

bb68:                                             ; preds = %bb62, %bb64
  %.sink = phi i64 [ %48, %bb62 ], [ %46, %bb64 ]
  store i64 %.sink, ptr %curr, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..Display$u20$for$u20$i128$GT$3fmt17h168dc4c13c0624f6E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %is_nonnegative = icmp sgt i128 %_4, -1
  %n.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %_4, i1 false)
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num8fmt_u12817h60e1e9ce71fa139aE(i128 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i128 @llvm.abs.i128(i128, i1 immarg) #1

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h5605d9135f11b31fE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN59_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Display$GT$3fmt17haa9fcef2d706cb33E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %data.0, i64 noundef %data.1) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0 = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1 = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !nonnull !48
  %_0 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0, ptr noalias noundef nonnull readonly align 1 %data.0, i64 noundef %data.1) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3fmt9Formatter12debug_struct17h0b7dcfdf3dd52fb9E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) unnamed_addr #2 {
start:
  tail call fastcc void @_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef nonnull align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2830)
  %0 = getelementptr inbounds i8, ptr %fmt, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !alias.scope !2830, !noalias !2833, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %fmt, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !alias.scope !2830, !noalias !2833, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2835, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2830
  store ptr %fmt, ptr %_0, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  %5 = zext i1 %_0.i to i8
  store i8 %5, ptr %4, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 9
  store i8 0, ptr %6, align 1
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hfa430cdf3f6b1350E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2836)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2839)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2841)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2844, !noalias !2845, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2844, !noalias !2845, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2848, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2849
  store ptr %self, ptr %builder, align 8, !alias.scope !2836, !noalias !2850
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !2836, !noalias !2850
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !2836, !noalias !2850
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h92f3bd91c5ca9a95E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2851)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2854)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2856)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2859, !noalias !2860, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2859, !noalias !2860, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2863, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2864
  store ptr %self, ptr %builder, align 8, !alias.scope !2851, !noalias !2865
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !2851, !noalias !2865
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !2851, !noalias !2865
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17hbe2b8b4ab98a8809E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1, ptr noalias noundef nonnull readonly align 1 %name3.0, i64 noundef %name3.1, ptr noundef nonnull align 1 %value3.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value3.1) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2866)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2869)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2871)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2874, !noalias !2875, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2874, !noalias !2875, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2878, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2879
  store ptr %self, ptr %builder, align 8, !alias.scope !2866, !noalias !2880
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !2866, !noalias !2880
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !2866, !noalias !2880
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0.i2 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name3.0, i64 noundef %name3.1, ptr noundef nonnull align 1 %value3.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value3.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field4_finish17h00a3fb4a3523e914E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1, ptr noalias noundef nonnull readonly align 1 %name3.0, i64 noundef %name3.1, ptr noundef nonnull align 1 %value3.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value3.1, ptr noalias noundef nonnull readonly align 1 %name4.0, i64 noundef %name4.1, ptr noundef nonnull align 1 %value4.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value4.1) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2881)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2884)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2886)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2889, !noalias !2890, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2889, !noalias !2890, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2893, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2894
  store ptr %self, ptr %builder, align 8, !alias.scope !2881, !noalias !2895
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !2881, !noalias !2895
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !2881, !noalias !2895
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0.i2 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name3.0, i64 noundef %name3.1, ptr noundef nonnull align 1 %value3.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value3.1) #61
  %_0.i3 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name4.0, i64 noundef %name4.1, ptr noundef nonnull align 1 %value4.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value4.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field5_finish17h0a364afe23290856E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1, ptr noalias noundef nonnull readonly align 1 %name3.0, i64 noundef %name3.1, ptr noundef nonnull align 1 %value3.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value3.1, ptr noalias noundef nonnull readonly align 1 %name4.0, i64 noundef %name4.1, ptr noundef nonnull align 1 %value4.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value4.1, ptr noalias noundef nonnull readonly align 1 %name5.0, i64 noundef %name5.1, ptr noundef nonnull align 1 %value5.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value5.1) unnamed_addr #2 {
start:
  %builder = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2896)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2899)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2901)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2904, !noalias !2905, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2904, !noalias !2905, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2908, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2909
  store ptr %self, ptr %builder, align 8, !alias.scope !2896, !noalias !2910
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !2896, !noalias !2910
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !2896, !noalias !2910
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name1.0, i64 noundef %name1.1, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name2.0, i64 noundef %name2.1, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0.i2 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name3.0, i64 noundef %name3.1, ptr noundef nonnull align 1 %value3.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value3.1) #61
  %_0.i3 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name4.0, i64 noundef %name4.1, ptr noundef nonnull align 1 %value4.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value4.1) #61
  %_0.i4 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %name5.0, i64 noundef %name5.1, ptr noundef nonnull align 1 %value5.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value5.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h015a9c8560436b29E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 8 %names.0, i64 noundef %names.1, ptr noalias noundef nonnull readonly align 8 %values.0, i64 noundef %values.1) unnamed_addr #2 {
start:
  %_14 = alloca [56 x i8], align 8
  %builder = alloca [16 x i8], align 8
  %_11 = alloca [48 x i8], align 8
  %_8 = alloca [8 x i8], align 8
  %_6 = alloca [8 x i8], align 8
  store i64 %names.1, ptr %_6, align 8
  store i64 %values.1, ptr %_8, align 8
  %_9 = icmp eq i64 %names.1, %values.1
  br i1 %_9, label %bb1, label %bb2

bb2:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_11)
  store ptr null, ptr %_11, align 8
  call void @_ZN4core9panicking13assert_failed17h0fe343e73e0ad452E(i8 noundef 0, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_6, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_8, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_11, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7b5251559826f7f3688ee985cdbee90b) #62
  unreachable

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2911)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2914)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2916)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2919, !noalias !2920, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2919, !noalias !2920, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2923, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2924
  store ptr %self, ptr %builder, align 8, !alias.scope !2911, !noalias !2925
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !2911, !noalias !2925
  %6 = getelementptr inbounds i8, ptr %builder, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !2911, !noalias !2925
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_14)
  call void @_ZN4core4iter8adapters3zip3zip17h452556642f0a0816E(ptr noalias nocapture noundef nonnull sret([56 x i8]) align 8 dereferenceable(56) %_14, ptr noalias noundef nonnull readonly align 8 %names.0, i64 noundef %names.1, ptr noalias noundef nonnull readonly align 8 %values.0, i64 noundef %names.1) #61
  %_13.sroa.0.0.copyload = load ptr, ptr %_14, align 8, !alias.scope !2926
  %_13.sroa.5.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 16
  %_13.sroa.5.0.copyload = load ptr, ptr %_13.sroa.5.0._14.sroa_idx, align 8, !alias.scope !2926
  %_13.sroa.7.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 32
  %_13.sroa.7.0.copyload = load i64, ptr %_13.sroa.7.0._14.sroa_idx, align 8, !alias.scope !2926
  %_13.sroa.8.0._14.sroa_idx = getelementptr inbounds i8, ptr %_14, i64 40
  %_13.sroa.8.0.copyload = load i64, ptr %_13.sroa.8.0._14.sroa_idx, align 8, !alias.scope !2926
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_14)
  %7 = icmp ne ptr %_13.sroa.0.0.copyload, null
  %8 = icmp ne ptr %_13.sroa.5.0.copyload, null
  %umax = tail call i64 @llvm.umax.i64(i64 %_13.sroa.7.0.copyload, i64 %_13.sroa.8.0.copyload)
  br label %bb6

bb6:                                              ; preds = %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha21a798365c3a339E.exit", %bb1
  %iter.sroa.52.0 = phi i64 [ %_13.sroa.7.0.copyload, %bb1 ], [ %9, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha21a798365c3a339E.exit" ]
  %exitcond.not = icmp eq i64 %iter.sroa.52.0, %umax
  br i1 %exitcond.not, label %bb10, label %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha21a798365c3a339E.exit"

"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha21a798365c3a339E.exit": ; preds = %bb6
  call void @llvm.assume(i1 %7)
  call void @llvm.assume(i1 %8)
  %_0.i.i.i.i = getelementptr inbounds { ptr, i64 }, ptr %_13.sroa.0.0.copyload, i64 %iter.sroa.52.0
  %_0.i.i2.i.i = getelementptr inbounds { ptr, ptr }, ptr %_13.sroa.5.0.copyload, i64 %iter.sroa.52.0
  %9 = add i64 %iter.sroa.52.0, 1
  %_25.0 = load ptr, ptr %_0.i.i.i.i, align 8, !nonnull !48, !align !63, !noundef !48
  %10 = getelementptr inbounds i8, ptr %_0.i.i.i.i, i64 8
  %_25.1 = load i64, ptr %10, align 8, !noundef !48
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder, ptr noalias noundef nonnull readonly align 1 %_25.0, i64 noundef %_25.1, ptr noundef nonnull align 1 %_0.i.i2.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.c) #61
  br label %bb6

bb10:                                             ; preds = %bb6
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %builder) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3fmt9Formatter11debug_tuple17ha1baa5e5515da098E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) unnamed_addr #2 {
start:
  tail call fastcc void @_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define internal fastcc void @_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2930)
  %0 = getelementptr inbounds i8, ptr %fmt, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !alias.scope !2930, !noalias !2933, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %fmt, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !alias.scope !2930, !noalias !2933, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2935, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2930
  %_0.i1 = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %fmt, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 16
  %6 = zext i1 %_0.i to i8
  store i8 %6, ptr %5, align 8
  store i64 0, ptr %_0, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 17
  %8 = zext i1 %_0.i1 to i8
  store i8 %8, ptr %7, align 1
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8e0dfd28b3a0141fE(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1) unnamed_addr #2 {
start:
  %builder = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2936)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2939)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2941)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2944, !noalias !2945, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2944, !noalias !2945, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2948, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2949
  %_0.i1.i = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  store ptr %self, ptr %4, align 8, !alias.scope !2936, !noalias !2950
  %5 = getelementptr inbounds i8, ptr %builder, i64 16
  %6 = zext i1 %_0.i.i to i8
  store i8 %6, ptr %5, align 8, !alias.scope !2936, !noalias !2950
  store i64 0, ptr %builder, align 8, !alias.scope !2936, !noalias !2950
  %7 = getelementptr inbounds i8, ptr %builder, i64 17
  %8 = zext i1 %_0.i1.i to i8
  store i8 %8, ptr %7, align 1, !alias.scope !2936, !noalias !2950
  %_0.i = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field3_finish17hb70baa7e4a9867fcE(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1, ptr noundef nonnull align 1 %value3.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value3.1) unnamed_addr #2 {
start:
  %builder = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2951)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2954)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2956)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2959, !noalias !2960, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2959, !noalias !2960, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2963, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2964
  %_0.i1.i = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  store ptr %self, ptr %4, align 8, !alias.scope !2951, !noalias !2965
  %5 = getelementptr inbounds i8, ptr %builder, i64 16
  %6 = zext i1 %_0.i.i to i8
  store i8 %6, ptr %5, align 8, !alias.scope !2951, !noalias !2965
  store i64 0, ptr %builder, align 8, !alias.scope !2951, !noalias !2965
  %7 = getelementptr inbounds i8, ptr %builder, i64 17
  %8 = zext i1 %_0.i1.i to i8
  store i8 %8, ptr %7, align 1, !alias.scope !2951, !noalias !2965
  %_0.i = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0.i2 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value3.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value3.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field4_finish17h3e04bbec04a7cbb2E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1, ptr noundef nonnull align 1 %value3.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value3.1, ptr noundef nonnull align 1 %value4.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value4.1) unnamed_addr #2 {
start:
  %builder = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2966)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2969)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2971)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2974, !noalias !2975, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2974, !noalias !2975, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2978, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2979
  %_0.i1.i = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  store ptr %self, ptr %4, align 8, !alias.scope !2966, !noalias !2980
  %5 = getelementptr inbounds i8, ptr %builder, i64 16
  %6 = zext i1 %_0.i.i to i8
  store i8 %6, ptr %5, align 8, !alias.scope !2966, !noalias !2980
  store i64 0, ptr %builder, align 8, !alias.scope !2966, !noalias !2980
  %7 = getelementptr inbounds i8, ptr %builder, i64 17
  %8 = zext i1 %_0.i1.i to i8
  store i8 %8, ptr %7, align 1, !alias.scope !2966, !noalias !2980
  %_0.i = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0.i2 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value3.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value3.1) #61
  %_0.i3 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value4.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value4.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field5_finish17h7fc89323a850fef5E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noundef nonnull align 1 %value1.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value1.1, ptr noundef nonnull align 1 %value2.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value2.1, ptr noundef nonnull align 1 %value3.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value3.1, ptr noundef nonnull align 1 %value4.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value4.1, ptr noundef nonnull align 1 %value5.0, ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %value5.1) unnamed_addr #2 {
start:
  %builder = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2981)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2984)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2986)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !2989, !noalias !2990, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !2989, !noalias !2990, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !2993, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !2994
  %_0.i1.i = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  store ptr %self, ptr %4, align 8, !alias.scope !2981, !noalias !2995
  %5 = getelementptr inbounds i8, ptr %builder, i64 16
  %6 = zext i1 %_0.i.i to i8
  store i8 %6, ptr %5, align 8, !alias.scope !2981, !noalias !2995
  store i64 0, ptr %builder, align 8, !alias.scope !2981, !noalias !2995
  %7 = getelementptr inbounds i8, ptr %builder, i64 17
  %8 = zext i1 %_0.i1.i to i8
  store i8 %8, ptr %7, align 1, !alias.scope !2981, !noalias !2995
  %_0.i = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value1.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value1.1) #61
  %_0.i1 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value2.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value2.1) #61
  %_0.i2 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value3.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value3.1) #61
  %_0.i3 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value4.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value4.1) #61
  %_0.i4 = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %value5.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %value5.1) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %builder)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_fields_finish17hb428b811eed3a5a2E(ptr noalias noundef align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1, ptr noalias noundef nonnull readonly align 8 %values.0, i64 noundef %values.1) unnamed_addr #2 {
start:
  %builder = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %builder)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2996)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !2999)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3001)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3004, !noalias !3005, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3004, !noalias !3005, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3008, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 %name.0, i64 noundef %name.1) #61, !noalias !3009
  %_0.i1.i = icmp eq i64 %name.1, 0
  %4 = getelementptr inbounds i8, ptr %builder, i64 8
  store ptr %self, ptr %4, align 8, !alias.scope !2996, !noalias !3010
  %5 = getelementptr inbounds i8, ptr %builder, i64 16
  %6 = zext i1 %_0.i.i to i8
  store i8 %6, ptr %5, align 8, !alias.scope !2996, !noalias !3010
  store i64 0, ptr %builder, align 8, !alias.scope !2996, !noalias !3010
  %7 = getelementptr inbounds i8, ptr %builder, i64 17
  %8 = zext i1 %_0.i1.i to i8
  store i8 %8, ptr %7, align 1, !alias.scope !2996, !noalias !3010
  %_0.i.i.i.i = getelementptr inbounds { ptr, ptr }, ptr %values.0, i64 %values.1
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %iter.sroa.0.0 = phi ptr [ %values.0, %start ], [ %_3.i.i.i.i, %bb6 ]
  %_0.i.i1 = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i1, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h0ba6c3b327910adfE(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder) #61
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %builder)
  ret i1 %_0

bb6:                                              ; preds = %bb3
  %_3.i.i.i.i = getelementptr inbounds { ptr, ptr }, ptr %iter.sroa.0.0, i64 1
  %_0.i = call noundef align 8 dereferenceable(24) ptr @_ZN4core3fmt8builders10DebugTuple10field_with17haa2520405bcc6423E(ptr noalias noundef nonnull align 8 dereferenceable(24) %builder, ptr noundef nonnull align 1 %iter.sroa.0.0, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.c) #61
  br label %bb3
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3fmt9Formatter10debug_list17h8db100d5324b69d2E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef align 8 dereferenceable(64) %self) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3011)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3014)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3016)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3019, !noalias !3020, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3019, !noalias !3020, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3022, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_036636151bab3754536335311c8d3ab8, i64 noundef 1) #61, !noalias !3023
  %4 = zext i1 %_0.i.i to i8
  store ptr %self, ptr %_0, align 8, !alias.scope !3011, !noalias !3014
  %_4.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 8
  store i8 %4, ptr %_4.sroa.4.0._0.sroa_idx.i, align 8, !alias.scope !3011, !noalias !3014
  %_4.sroa.5.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 9
  store i8 0, ptr %_4.sroa.5.0._0.sroa_idx.i, align 1, !alias.scope !3011, !noalias !3014
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3fmt9Formatter9debug_set17h3ef2602d5cd1b92cE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef align 8 dereferenceable(64) %self) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3024)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3027)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3029)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3032, !noalias !3033, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3032, !noalias !3033, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3035, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_387c6006141796f3ecab55b2882927cf, i64 noundef 1) #61, !noalias !3036
  %4 = zext i1 %_0.i.i to i8
  store ptr %self, ptr %_0, align 8, !alias.scope !3024, !noalias !3027
  %_4.sroa.4.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 8
  store i8 %4, ptr %_4.sroa.4.0._0.sroa_idx.i, align 8, !alias.scope !3024, !noalias !3027
  %_4.sroa.5.0._0.sroa_idx.i = getelementptr inbounds i8, ptr %_0, i64 9
  store i8 0, ptr %_4.sroa.5.0._0.sroa_idx.i, align 1, !alias.scope !3024, !noalias !3027
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3fmt9Formatter9debug_map17h534a9504d83acbc3E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef align 8 dereferenceable(64) %self) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3037)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3040)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3042)
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3045, !noalias !3046, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3045, !noalias !3046, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3048, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_387c6006141796f3ecab55b2882927cf, i64 noundef 1) #61, !noalias !3049
  store ptr %self, ptr %_0, align 8, !alias.scope !3037, !noalias !3040
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3037, !noalias !3040
  %6 = getelementptr inbounds i8, ptr %_0, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3037, !noalias !3040
  %7 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %7, align 2, !alias.scope !3037, !noalias !3040
  %8 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 1, ptr %8, align 1, !alias.scope !3037, !noalias !3040
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %self, i32 noundef %c) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 32
  %_3.0 = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 40
  %_3.1 = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1, i64 32
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !nonnull !48
  %_0 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0, i32 noundef %c) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN55_$LT$core..fmt..Error$u20$as$u20$core..fmt..Display$GT$3fmt17h3745e151d96f5496E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_5c8abd5f8a5c53182d28cd9de0eb470b, i64 noundef 45) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN40_$LT$str$u20$as$u20$core..fmt..Debug$GT$3fmt17h0ebdf0f3d2c65760E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %iter1 = alloca [12 x i8], align 4
  %esc = alloca [12 x i8], align 4
  %iter = alloca [24 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !48, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 34) #61, !noalias !3050
  br i1 %_0.i, label %bb44, label %bb4

bb4:                                              ; preds = %start
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter)
  store ptr %self.0, ptr %iter, align 8
  %_7.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store ptr %_0.i.i.i.i.i, ptr %_7.sroa.5.0.iter.sroa_idx, align 8
  %_7.sroa.6.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  store i64 0, ptr %_7.sroa.6.0.iter.sroa_idx, align 8
  %4 = getelementptr inbounds i8, ptr %esc, i64 10
  %5 = getelementptr inbounds i8, ptr %esc, i64 11
  %6 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  br label %bb9.outer

bb9.outer:                                        ; preds = %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", %bb4
  %from.sroa.0.0.ph = phi i64 [ %21, %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit" ], [ 0, %bb4 ]
  br label %bb9

bb9:                                              ; preds = %bb11, %bb9.outer
  %7 = call fastcc { i64, i32 } @"_ZN87_$LT$core..str..iter..CharIndices$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb1d052be083d79f1E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter) #61
  %8 = extractvalue { i64, i32 } %7, 1
  %9 = icmp eq i32 %8, 1114112
  br i1 %9, label %bb12, label %bb11

bb12:                                             ; preds = %bb9
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter)
  %10 = tail call fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17hfddf66b061493b23E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %from.sroa.0.0.ph, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_323fb9249ad3bc749fe0ba9b00424d49) #61
  %_37.0 = extractvalue { ptr, i64 } %10, 0
  %_37.1 = extractvalue { ptr, i64 } %10, 1
  %11 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !3053, !nonnull !48
  %_0.i12 = tail call noundef zeroext i1 %11(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_37.0, i64 noundef %_37.1) #61, !noalias !3057
  br i1 %_0.i12, label %bb44, label %bb38

bb11:                                             ; preds = %bb9
  call fastcc void @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$16escape_debug_ext17hd5e4279b87b99593E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %esc, i32 noundef %8, i24 65537) #61
  %12 = load i8, ptr %esc, align 4, !range !1085, !alias.scope !3058, !noundef !48
  %13 = icmp eq i8 %12, -128
  %_3.i.i = load i8, ptr %5, align 1, !alias.scope !3058
  %_4.i.i = load i8, ptr %4, align 2, !alias.scope !3058
  %_2.i.i = sub i8 %_3.i.i, %_4.i.i
  %14 = icmp eq i8 %_2.i.i, 1
  %15 = select i1 %13, i1 true, i1 %14
  br i1 %15, label %bb9, label %bb15

bb38:                                             ; preds = %bb12
  %_0.i15 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 34) #61, !noalias !3061
  br label %bb44

bb44:                                             ; preds = %bb42, %bb38, %bb12, %start
  %_0.sroa.0.0.off0 = phi i1 [ %_0.i15, %bb38 ], [ true, %bb42 ], [ true, %start ], [ true, %bb12 ]
  ret i1 %_0.sroa.0.0.off0

bb15:                                             ; preds = %bb11
  %16 = extractvalue { i64, i32 } %7, 0
  %17 = tail call fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17he468eead5c5d72f6E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %from.sroa.0.0.ph, i64 noundef %16, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_dfae38f68687da5143c2b76f67054b4f) #61
  %_21.0 = extractvalue { ptr, i64 } %17, 0
  %_21.1 = extractvalue { ptr, i64 } %17, 1
  %18 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !3064, !nonnull !48
  %_0.i18 = tail call noundef zeroext i1 %18(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_21.0, i64 noundef %_21.1) #61, !noalias !3068
  br i1 %_0.i18, label %bb42, label %bb19

bb19:                                             ; preds = %bb15
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %iter1)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %iter1, ptr noundef nonnull align 4 dereferenceable(12) %esc, i64 12, i1 false)
  br label %bb23

bb23:                                             ; preds = %bb25, %bb19
  %19 = call fastcc noundef i32 @"_ZN82_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1a3cb090af393916E"(ptr noalias noundef nonnull align 4 dereferenceable(12) %iter1) #61, !range !190
  %20 = icmp eq i32 %19, 1114112
  br i1 %20, label %bb26, label %bb25

bb26:                                             ; preds = %bb23
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %iter1)
  %_2.i.i19 = icmp ult i32 %8, 128
  br i1 %_2.i.i19, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", label %bb2.i.i

bb2.i.i:                                          ; preds = %bb26
  %_3.i.i20 = icmp ult i32 %8, 2048
  br i1 %_3.i.i20, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", label %bb4.i.i

bb4.i.i:                                          ; preds = %bb2.i.i
  %_4.i.i21 = icmp ult i32 %8, 65536
  %..i.i = select i1 %_4.i.i21, i64 3, i64 4
  br label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit"

"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit": ; preds = %bb4.i.i, %bb2.i.i, %bb26
  %_0.sroa.0.0.i.i = phi i64 [ 1, %bb26 ], [ %..i.i, %bb4.i.i ], [ 2, %bb2.i.i ]
  %21 = add i64 %_0.sroa.0.0.i.i, %16
  br label %bb9.outer

bb25:                                             ; preds = %bb23
  %_0.i24 = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %19) #61, !noalias !3069
  br i1 %_0.i24, label %bb30, label %bb23

bb30:                                             ; preds = %bb25
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %iter1)
  br label %bb42

bb42:                                             ; preds = %bb30, %bb15
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter)
  br label %bb44
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17hfddf66b061493b23E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %index, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %1 = icmp eq i64 %index, 0
  br i1 %1, label %"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE.exit", label %bb2.i.i

bb2.i.i:                                          ; preds = %start
  %_3.i.i.not.i.i = icmp ult i64 %index, %self.1
  br i1 %_3.i.i.not.i.i, label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i", label %bb7.i.i

bb7.i.i:                                          ; preds = %bb2.i.i
  %2 = icmp eq i64 %self.1, %index
  br i1 %2, label %"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE.exit", label %bb4.i

"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i": ; preds = %bb2.i.i
  %_0.i.i.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %index
  %b.i.i = load i8, ptr %_0.i.i.i.i.i.i, align 1, !alias.scope !3072, !noalias !3079, !noundef !48
  %_0.i.i.i = icmp sgt i8 %b.i.i, -65
  br i1 %_0.i.i.i, label %"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE.exit", label %bb4.i

bb4.i:                                            ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i", %bb7.i.i
  tail call void @_ZN4core3str16slice_error_fail17h04cf8c587777ae07E(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %index, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable

"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE.exit": ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i", %bb7.i.i, %start
  %new_len.i.i.i = sub nuw i64 %self.1, %index
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %index
  %3 = insertvalue { ptr, i64 } poison, ptr %_0.i.i.i.i, 0
  %4 = insertvalue { ptr, i64 } %3, i64 %new_len.i.i.i, 1
  ret { ptr, i64 } %4
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17he468eead5c5d72f6E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %index.0, i64 noundef %index.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %_3.not.i.i = icmp ugt i64 %index.0, %index.1
  br i1 %_3.not.i.i, label %bb3.i, label %bb1.i.i

bb1.i.i:                                          ; preds = %start
  %1 = icmp eq i64 %index.0, 0
  br i1 %1, label %bb3.i.i, label %bb2.i.i.i

bb2.i.i.i:                                        ; preds = %bb1.i.i
  %_3.i.i.not.i.i.i = icmp ult i64 %index.0, %self.1
  br i1 %_3.i.i.not.i.i.i, label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i.i", label %bb7.i.i.i

bb7.i.i.i:                                        ; preds = %bb2.i.i.i
  %2 = icmp eq i64 %self.1, %index.0
  br i1 %2, label %bb3.i.i, label %bb3.i

"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i.i": ; preds = %bb2.i.i.i
  %_0.i.i.i.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %index.0
  %b.i.i.i = load i8, ptr %_0.i.i.i.i.i.i.i, align 1, !alias.scope !3081, !noalias !3088, !noundef !48
  %_0.i.i.i.i = icmp sgt i8 %b.i.i.i, -65
  br i1 %_0.i.i.i.i, label %bb3.i.i, label %bb3.i

bb3.i.i:                                          ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i.i", %bb7.i.i.i, %bb1.i.i
  %3 = icmp eq i64 %index.1, 0
  br i1 %3, label %"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE.exit", label %bb2.i1.i.i

bb2.i1.i.i:                                       ; preds = %bb3.i.i
  %_3.i.i.not.i2.i.i = icmp ult i64 %index.1, %self.1
  br i1 %_3.i.i.not.i2.i.i, label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit9.i.i", label %bb7.i3.i.i

bb7.i3.i.i:                                       ; preds = %bb2.i1.i.i
  %4 = icmp eq i64 %self.1, %index.1
  br i1 %4, label %"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE.exit", label %bb3.i

"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit9.i.i": ; preds = %bb2.i1.i.i
  %_0.i.i.i.i.i6.i.i = getelementptr inbounds i8, ptr %self.0, i64 %index.1
  %b.i7.i.i = load i8, ptr %_0.i.i.i.i.i6.i.i, align 1, !alias.scope !3090, !noalias !3088, !noundef !48
  %_0.i.i8.i.i = icmp sgt i8 %b.i7.i.i, -65
  br i1 %_0.i.i8.i.i, label %"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE.exit", label %bb3.i

bb3.i:                                            ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit9.i.i", %bb7.i3.i.i, %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.i.i", %bb7.i.i.i, %start
  tail call void @_ZN4core3str16slice_error_fail17h04cf8c587777ae07E(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %index.0, i64 noundef %index.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable

"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE.exit": ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit9.i.i", %bb7.i3.i.i, %bb3.i.i
  %new_len.i.i.i = sub nuw i64 %index.1, %index.0
  %_0.i.i10.i.i = getelementptr inbounds i8, ptr %self.0, i64 %index.0
  %5 = insertvalue { ptr, i64 } poison, ptr %_0.i.i10.i.i, 0
  %6 = insertvalue { ptr, i64 } %5, i64 %new_len.i.i.i, 1
  ret { ptr, i64 } %6
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core3str16slice_error_fail17h04cf8c587777ae07E(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef %begin, i64 noundef %end, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call void @_ZN4core3str19slice_error_fail_rt17hf21f617e51f17dbaE(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef %begin, i64 noundef %end, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize noreturn nounwind optsize
define dso_local void @_ZN4core3str19slice_error_fail_rt17hf21f617e51f17dbaE(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef %0, i64 noundef %1, ptr noalias noundef readonly align 8 dereferenceable(24) %2) unnamed_addr #29 {
start:
  %_64 = alloca [80 x i8], align 8
  %_60 = alloca [48 x i8], align 8
  %char_range = alloca [16 x i8], align 8
  %_53 = alloca [16 x i8], align 8
  %ch = alloca [4 x i8], align 4
  %index = alloca [8 x i8], align 8
  %_37 = alloca [64 x i8], align 8
  %_33 = alloca [48 x i8], align 8
  %_24 = alloca [48 x i8], align 8
  %_20 = alloca [48 x i8], align 8
  %oob_index = alloca [8 x i8], align 8
  %ellipsis = alloca [16 x i8], align 8
  %_5 = alloca [16 x i8], align 8
  %end = alloca [8 x i8], align 8
  %begin = alloca [8 x i8], align 8
  store i64 %0, ptr %begin, align 8
  store i64 %1, ptr %end, align 8
  %trunc_len = tail call fastcc noundef i64 @"_ZN4core3str21_$LT$impl$u20$str$GT$19floor_char_boundary17hdbd2154a9e2198d8E"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef 256) #61
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_5)
  %3 = tail call fastcc { ptr, i64 } @"_ZN4core3str6traits110_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeTo$LT$usize$GT$$GT$5index17h8074983516f690faE"(i64 noundef %trunc_len, ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #61
  %s_trunc.0 = extractvalue { ptr, i64 } %3, 0
  %s_trunc.1 = extractvalue { ptr, i64 } %3, 1
  store ptr %s_trunc.0, ptr %_5, align 8
  %4 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 %s_trunc.1, ptr %4, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %ellipsis)
  %_9 = icmp ult i64 %trunc_len, %s.1
  %spec.select = select i1 %_9, ptr @alloc_08ea2b263adf18c4735ce4a465e86716, ptr inttoptr (i64 1 to ptr)
  %spec.select18 = select i1 %_9, i64 5, i64 0
  store ptr %spec.select, ptr %ellipsis, align 8
  %5 = getelementptr inbounds i8, ptr %ellipsis, i64 8
  store i64 %spec.select18, ptr %5, align 8
  %_12 = icmp ugt i64 %0, %s.1
  br i1 %_12, label %bb12, label %bb9

bb9:                                              ; preds = %start
  %_14 = icmp ugt i64 %1, %s.1
  br i1 %_14, label %bb12, label %bb21

bb21:                                             ; preds = %bb9
  %_31.not = icmp ugt i64 %0, %1
  br i1 %_31.not, label %bb23, label %bb22

bb23:                                             ; preds = %bb21
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_33)
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %_37)
  store ptr %begin, ptr %_37, align 8
  %_38.sroa.4.0._37.sroa_idx = getelementptr inbounds i8, ptr %_37, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_38.sroa.4.0._37.sroa_idx, align 8
  %6 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_37, i64 0, i64 1
  store ptr %end, ptr %6, align 8
  %_40.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_37, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_40.sroa.4.0..sroa_idx, align 8
  %7 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_37, i64 0, i64 2
  store ptr %_5, ptr %7, align 8
  %_42.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_37, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_42.sroa.4.0..sroa_idx, align 8
  %8 = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_37, i64 0, i64 3
  store ptr %ellipsis, ptr %8, align 8
  %_44.sroa.4.0..sroa_idx = getelementptr inbounds [4 x %"fmt::rt::Argument<'_>"], ptr %_37, i64 0, i64 3, i32 0, i32 1
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_44.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_fa5884c4958e908e2c1cd965fc08cc9d, ptr %_33, align 8, !alias.scope !3093, !noalias !3096
  %9 = getelementptr inbounds i8, ptr %_33, i64 8
  store i64 4, ptr %9, align 8, !alias.scope !3093, !noalias !3096
  %10 = getelementptr inbounds i8, ptr %_33, i64 32
  store ptr null, ptr %10, align 8, !alias.scope !3093, !noalias !3096
  %11 = getelementptr inbounds i8, ptr %_33, i64 16
  store ptr %_37, ptr %11, align 8, !alias.scope !3093, !noalias !3096
  %12 = getelementptr inbounds i8, ptr %_33, i64 24
  store i64 4, ptr %12, align 8, !alias.scope !3093, !noalias !3096
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_33, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable

bb22:                                             ; preds = %bb21
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %index)
  %13 = icmp ne i64 %0, 0
  %_3.i.i.not.i = icmp ult i64 %0, %s.1
  %or.cond = and i1 %13, %_3.i.i.not.i
  br i1 %or.cond, label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit", label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.thread"

"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit": ; preds = %bb22
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %s.0, i64 %0
  %b.i = load i8, ptr %_0.i.i.i.i.i, align 1, !alias.scope !3099, !noundef !48
  %_0.i.i = icmp sgt i8 %b.i, -65
  br i1 %_0.i.i, label %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.thread", label %14

"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.thread": ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit", %bb22
  br label %14

14:                                               ; preds = %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.thread", %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit"
  %storemerge = phi i64 [ %1, %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit.thread" ], [ %0, %"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E.exit" ]
  store i64 %storemerge, ptr %index, align 8
  %char_start = tail call fastcc noundef i64 @"_ZN4core3str21_$LT$impl$u20$str$GT$19floor_char_boundary17hdbd2154a9e2198d8E"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef %storemerge) #61
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_53)
  %15 = tail call fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17hfddf66b061493b23E"(ptr noalias noundef nonnull readonly align 1 %s.0, i64 noundef %s.1, i64 noundef %char_start, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #61
  %_54.0 = extractvalue { ptr, i64 } %15, 0
  %_54.1 = extractvalue { ptr, i64 } %15, 1
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_54.0, i64 %_54.1
  store ptr %_54.0, ptr %_53, align 8
  %16 = getelementptr inbounds i8, ptr %_53, i64 8
  store ptr %_0.i.i.i.i, ptr %16, align 8
  %_51 = call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %_53) #61, !range !190
  %17 = icmp eq i32 %_51, 1114112
  br i1 %17, label %bb2.i, label %"_ZN4core6option15Option$LT$T$GT$6unwrap17hd7d90c408b76cf56E.exit"

bb2.i:                                            ; preds = %14
  tail call void @_ZN4core6option13unwrap_failed17h017b7c5fa9268b40E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable

"_ZN4core6option15Option$LT$T$GT$6unwrap17hd7d90c408b76cf56E.exit": ; preds = %14
  store i32 %_51, ptr %ch, align 4
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_53)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %char_range)
  %_2.i.i = icmp ult i32 %_51, 128
  br i1 %_2.i.i, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", label %bb2.i.i

bb2.i.i:                                          ; preds = %"_ZN4core6option15Option$LT$T$GT$6unwrap17hd7d90c408b76cf56E.exit"
  %_3.i.i = icmp ult i32 %_51, 2048
  br i1 %_3.i.i, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", label %bb4.i.i

bb4.i.i:                                          ; preds = %bb2.i.i
  %_4.i.i = icmp ult i32 %_51, 65536
  %..i.i = select i1 %_4.i.i, i64 3, i64 4
  br label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit"

"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit": ; preds = %bb4.i.i, %bb2.i.i, %"_ZN4core6option15Option$LT$T$GT$6unwrap17hd7d90c408b76cf56E.exit"
  %_0.sroa.0.0.i.i = phi i64 [ 1, %"_ZN4core6option15Option$LT$T$GT$6unwrap17hd7d90c408b76cf56E.exit" ], [ %..i.i, %bb4.i.i ], [ 2, %bb2.i.i ]
  %_57 = add i64 %_0.sroa.0.0.i.i, %char_start
  store i64 %char_start, ptr %char_range, align 8
  %18 = getelementptr inbounds i8, ptr %char_range, i64 8
  store i64 %_57, ptr %18, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_60)
  call void @llvm.lifetime.start.p0(i64 80, ptr nonnull %_64)
  store ptr %index, ptr %_64, align 8
  %_65.sroa.4.0._64.sroa_idx = getelementptr inbounds i8, ptr %_64, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_65.sroa.4.0._64.sroa_idx, align 8
  %19 = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 1
  store ptr %ch, ptr %19, align 8
  %_67.sroa.4.0..sroa_idx = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN41_$LT$char$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c354d6923d9b1d1E", ptr %_67.sroa.4.0..sroa_idx, align 8
  %20 = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 2
  store ptr %char_range, ptr %20, align 8
  %_69.sroa.4.0..sroa_idx = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN71_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe5d5b1228360146E", ptr %_69.sroa.4.0..sroa_idx, align 8
  %21 = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 3
  store ptr %_5, ptr %21, align 8
  %_71.sroa.4.0..sroa_idx = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 3, i32 0, i32 1
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_71.sroa.4.0..sroa_idx, align 8
  %22 = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 4
  store ptr %ellipsis, ptr %22, align 8
  %_73.sroa.4.0..sroa_idx = getelementptr inbounds [5 x %"fmt::rt::Argument<'_>"], ptr %_64, i64 0, i64 4, i32 0, i32 1
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_73.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_459c7154979fa5bc57a0e61deb5eb9c9, ptr %_60, align 8, !alias.scope !3102, !noalias !3105
  %23 = getelementptr inbounds i8, ptr %_60, i64 8
  store i64 5, ptr %23, align 8, !alias.scope !3102, !noalias !3105
  %24 = getelementptr inbounds i8, ptr %_60, i64 32
  store ptr null, ptr %24, align 8, !alias.scope !3102, !noalias !3105
  %25 = getelementptr inbounds i8, ptr %_60, i64 16
  store ptr %_64, ptr %25, align 8, !alias.scope !3102, !noalias !3105
  %26 = getelementptr inbounds i8, ptr %_60, i64 24
  store i64 5, ptr %26, align 8, !alias.scope !3102, !noalias !3105
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_60, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable

bb12:                                             ; preds = %bb9, %start
  %storemerge2 = phi i64 [ %1, %bb9 ], [ %0, %start ]
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %oob_index)
  store i64 %storemerge2, ptr %oob_index, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_20)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_24)
  store ptr %oob_index, ptr %_24, align 8
  %_25.sroa.4.0._24.sroa_idx = getelementptr inbounds i8, ptr %_24, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_25.sroa.4.0._24.sroa_idx, align 8
  %27 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_24, i64 0, i64 1
  store ptr %_5, ptr %27, align 8
  %_27.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_24, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_27.sroa.4.0..sroa_idx, align 8
  %28 = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_24, i64 0, i64 2
  store ptr %ellipsis, ptr %28, align 8
  %_29.sroa.4.0..sroa_idx = getelementptr inbounds [3 x %"fmt::rt::Argument<'_>"], ptr %_24, i64 0, i64 2, i32 0, i32 1
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_29.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_768e2aaf8a5bb6e7882b7b3010e4ebff, ptr %_20, align 8, !alias.scope !3108, !noalias !3111
  %29 = getelementptr inbounds i8, ptr %_20, i64 8
  store i64 3, ptr %29, align 8, !alias.scope !3108, !noalias !3111
  %30 = getelementptr inbounds i8, ptr %_20, i64 32
  store ptr null, ptr %30, align 8, !alias.scope !3108, !noalias !3111
  %31 = getelementptr inbounds i8, ptr %_20, i64 16
  store ptr %_24, ptr %31, align 8, !alias.scope !3108, !noalias !3111
  %32 = getelementptr inbounds i8, ptr %_20, i64 24
  store i64 3, ptr %32, align 8, !alias.scope !3108, !noalias !3111
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_20, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %2) #62
  unreachable
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef i64 @"_ZN4core3str21_$LT$impl$u20$str$GT$19floor_char_boundary17hdbd2154a9e2198d8E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %index) unnamed_addr #8 {
start:
  %_3.not = icmp ugt i64 %self.1, %index
  br i1 %_3.not, label %bb3.i, label %bb11

bb3.i:                                            ; preds = %start
  %0 = tail call noundef i64 @llvm.usub.sat.i64(i64 %index, i64 3)
  %exclusive_end.i.i = add nuw i64 %index, 1
  %_3.i.i = icmp ugt i64 %0, %exclusive_end.i.i
  br i1 %_3.i.i, label %bb1.i.i, label %"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E.exit"

bb1.i.i:                                          ; preds = %bb3.i
  tail call void @_ZN4core5slice5index22slice_index_order_fail17hc1c530795a95ae96E(i64 noundef %0, i64 noundef %exclusive_end.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_435583bcb2cd7a4670287c73e16e8fe6) #62, !noalias !3114
  unreachable

"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E.exit": ; preds = %bb3.i
  %_0.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %0
  %_0.i.i.i1 = getelementptr inbounds i8, ptr %self.0, i64 %exclusive_end.i.i
  %1 = ptrtoint ptr %_0.i.i.i1 to i64
  %2 = ptrtoint ptr %_0.i.i.i to i64
  %3 = sub nuw i64 %1, %2
  br label %bb7.i

bb7.i:                                            ; preds = %bb9.i, %"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E.exit"
  %4 = phi ptr [ %_0.i.i.i1, %"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E.exit" ], [ %_3.i.i.i.i.i.i, %bb9.i ]
  %i.sroa.0.0.i = phi i64 [ %3, %"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E.exit" ], [ %5, %bb9.i ]
  %_0.i.i.i2.not = icmp ne ptr %_0.i.i.i, %4
  br i1 %_0.i.i.i2.not, label %bb9.i, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E.exit"

bb9.i:                                            ; preds = %bb7.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %4, i64 -1
  %5 = add nsw i64 %i.sroa.0.0.i, -1
  %_3.i.i3 = load i8, ptr %_3.i.i.i.i.i.i, align 1, !alias.scope !3120, !noalias !3123, !noundef !48
  %_0.i.i4.i = icmp sgt i8 %_3.i.i3, -65
  br i1 %_0.i.i4.i, label %bb11.i, label %bb7.i

bb11.i:                                           ; preds = %bb9.i
  %_19.i = icmp ult i64 %5, %3
  tail call void @llvm.assume(i1 %_19.i)
  br label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E.exit"

"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E.exit": ; preds = %bb11.i, %bb7.i
  %_0.sroa.3.0.i = phi i64 [ %5, %bb11.i ], [ undef, %bb7.i ]
  tail call void @llvm.assume(i1 %_0.i.i.i2.not)
  %6 = add i64 %_0.sroa.3.0.i, %0
  br label %bb11

bb11:                                             ; preds = %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E.exit", %start
  %_0.sroa.0.0 = phi i64 [ %6, %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E.exit" ], [ %self.1, %start ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core3str6traits110_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeTo$LT$usize$GT$$GT$5index17h8074983516f690faE"(i64 noundef %self, ptr noalias noundef nonnull readonly align 1 %slice.0, i64 noundef %slice.1, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #8 {
start:
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core3str6traits110_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeTo$LT$usize$GT$$GT$3get17hf4de0621e11096e2E"(i64 noundef %self, ptr noalias noundef nonnull readonly align 1 %slice.0, i64 noundef %slice.1) #61
  %2 = extractvalue { ptr, i64 } %1, 0
  %3 = icmp eq ptr %2, null
  br i1 %3, label %bb3, label %bb4

bb3:                                              ; preds = %start
  tail call void @_ZN4core3str16slice_error_fail17h04cf8c587777ae07E(ptr noalias noundef nonnull readonly align 1 %slice.0, i64 noundef %slice.1, i64 noundef 0, i64 noundef %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable

bb4:                                              ; preds = %start
  ret { ptr, i64 } %1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN42_$LT$str$u20$as$u20$core..fmt..Display$GT$3fmt17ha1a82296786160e9E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN43_$LT$char$u20$as$u20$core..fmt..Display$GT$3fmt17hd58b12a4e8ae2a17E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_13 = alloca [4 x i8], align 4
  %_2.i.i = load i64, ptr %f, align 8, !range !62, !alias.scope !3126, !noundef !48
  %trunc.not.i.not.i = icmp eq i64 %_2.i.i, 0
  %_6 = getelementptr inbounds i8, ptr %f, i64 16
  %_2.i.i1 = load i64, ptr %_6, align 8, !range !62
  %trunc.not.i.not.i2 = icmp eq i64 %_2.i.i1, 0
  %or.cond = select i1 %trunc.not.i.not.i, i1 %trunc.not.i.not.i2, i1 false
  %_7 = load i32, ptr %self, align 4, !range !65, !noundef !48
  br i1 %or.cond, label %bb4, label %bb8

bb8:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_13)
  store i32 0, ptr %_13, align 4
  %0 = call fastcc { ptr, i64 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h3ff0f9ba713d5e9aE"(i32 noundef %_7, ptr noalias noundef nonnull align 1 %_13) #61
  %_9.0 = extractvalue { ptr, i64 } %0, 0
  %_9.1 = extractvalue { ptr, i64 } %0, 1
  %1 = call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %_9.0, i64 noundef %_9.1) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_13)
  br label %bb11

bb4:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3131)
  %2 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %2, align 8, !alias.scope !3131, !nonnull !48, !align !63, !noundef !48
  %3 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %3, align 8, !alias.scope !3131, !nonnull !48, !align !64, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  %5 = load ptr, ptr %4, align 8, !invariant.load !48, !noalias !3131, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %5(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %_7) #61, !noalias !3131
  br label %bb11

bb11:                                             ; preds = %bb4, %bb8
  %_0.sroa.0.0.in = phi i1 [ %_0.i, %bb4 ], [ %1, %bb8 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h73fd6a8454c71539E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hc308b4199a475031E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i64 } @_ZN4core5slice6memchr7memrchr17h0df34060abc2722bE(i8 noundef %0, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) unnamed_addr #2 {
start:
  %_7 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_7)
  call void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8align_to17h1020441dc5296b10E"(ptr noalias nocapture noundef nonnull sret([48 x i8]) align 8 dereferenceable(48) %_7, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1) #61
  %1 = getelementptr inbounds i8, ptr %_7, i64 8
  %prefix.1 = load i64, ptr %1, align 8, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_7, i64 40
  %suffix.1 = load i64, ptr %2, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_7)
  %max_aligned_offset = sub i64 %text.1, %suffix.1
  %3 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef %max_aligned_offset, ptr noalias noundef nonnull readonly align 1 %text.0, i64 noundef %text.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f5a64b68cd6aef1ef71ca725545b3411) #61
  %_15.0 = extractvalue { ptr, i64 } %3, 0
  %_15.1 = extractvalue { ptr, i64 } %3, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_15.0, i64 %_15.1
  %4 = icmp ne ptr %_15.0, null
  tail call void @llvm.assume(i1 %4)
  br label %bb7.i

bb7.i:                                            ; preds = %bb9.i, %start
  %5 = phi ptr [ %_0.i.i.i, %start ], [ %_3.i.i.i.i.i.i, %bb9.i ]
  %i.sroa.0.0.i = phi i64 [ %_15.1, %start ], [ %6, %bb9.i ]
  %_0.i.i.i8.not = icmp eq ptr %_15.0, %5
  br i1 %_0.i.i.i8.not, label %bb7, label %bb9.i

bb9.i:                                            ; preds = %bb7.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %5, i64 -1
  %6 = add i64 %i.sroa.0.0.i, -1
  %_3.i.i = load i8, ptr %_3.i.i.i.i.i.i, align 1, !alias.scope !3134, !noalias !3137, !noundef !48
  %_0.i.i = icmp eq i8 %_3.i.i, %0
  br i1 %_0.i.i, label %bb6, label %bb7.i

bb6:                                              ; preds = %bb9.i
  %_19.i = icmp ult i64 %6, %_15.1
  tail call void @llvm.assume(i1 %_19.i)
  %_22 = add i64 %6, %max_aligned_offset
  br label %bb22

bb7:                                              ; preds = %bb7.i
  %_2.sroa.0.0.zext.i = zext i8 %0 to i64
  %_2.sroa.0.0.isplat.i = mul nuw i64 %_2.sroa.0.0.zext.i, 72340172838076673
  %invariant.gep = getelementptr i8, ptr %text.0, i64 -8
  br label %bb9

bb22:                                             ; preds = %bb11.i28, %bb7.i21, %bb6
  %_0.sroa.3.0 = phi i64 [ %_22, %bb6 ], [ %11, %bb11.i28 ], [ undef, %bb7.i21 ]
  %_0.sroa.0.0 = phi i64 [ 1, %bb6 ], [ 1, %bb11.i28 ], [ 0, %bb7.i21 ]
  %7 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0, 0
  %8 = insertvalue { i64, i64 } %7, i64 %_0.sroa.3.0, 1
  ret { i64, i64 } %8

bb9:                                              ; preds = %bb10, %bb7
  %offset.sroa.0.0 = phi i64 [ %max_aligned_offset, %bb7 ], [ %_31, %bb10 ]
  %_26 = icmp ugt i64 %offset.sroa.0.0, %prefix.1
  br i1 %_26, label %bb10, label %bb18

bb10:                                             ; preds = %bb9
  %_31 = add i64 %offset.sroa.0.0, -16
  %_0.i7 = getelementptr inbounds i8, ptr %text.0, i64 %_31
  %u = load i64, ptr %_0.i7, align 8, !noundef !48
  %gep = getelementptr i8, ptr %invariant.gep, i64 %offset.sroa.0.0
  %v = load i64, ptr %gep, align 8, !noundef !48
  %_40 = xor i64 %u, %_2.sroa.0.0.isplat.i
  %_0.i.i9 = add i64 %_40, -72340172838076673
  %_5.i = and i64 %_40, -9187201950435737472
  %_3.i = xor i64 %_5.i, -9187201950435737472
  %_2.i = and i64 %_3.i, %_0.i.i9
  %_42 = xor i64 %v, %_2.sroa.0.0.isplat.i
  %_0.i.i11 = add i64 %_42, -72340172838076673
  %_5.i12 = and i64 %_42, -9187201950435737472
  %_3.i13 = xor i64 %_5.i12, -9187201950435737472
  %_2.i14 = and i64 %_3.i13, %_0.i.i11
  %9 = or i64 %_2.i14, %_2.i
  %brmerge.not = icmp eq i64 %9, 0
  br i1 %brmerge.not, label %bb9, label %bb18

bb18:                                             ; preds = %bb10, %bb9
  %_7.i.i = icmp ugt i64 %offset.sroa.0.0, %text.1
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"

bb3.i.i:                                          ; preds = %bb18
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %offset.sroa.0.0, i64 noundef %text.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_abcfbe0539ce6b71a626e08b620860b1) #62, !noalias !3142
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit": ; preds = %bb18
  %_0.i.i.i16 = getelementptr inbounds i8, ptr %text.0, i64 %offset.sroa.0.0
  br label %bb7.i21

bb7.i21:                                          ; preds = %bb9.i24, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"
  %10 = phi ptr [ %_0.i.i.i16, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit" ], [ %_3.i.i.i.i.i.i25, %bb9.i24 ]
  %i.sroa.0.0.i22 = phi i64 [ %offset.sroa.0.0, %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit" ], [ %11, %bb9.i24 ]
  %_0.i.i.i23 = icmp eq ptr %10, %text.0
  br i1 %_0.i.i.i23, label %bb22, label %bb9.i24

bb9.i24:                                          ; preds = %bb7.i21
  %_3.i.i.i.i.i.i25 = getelementptr inbounds i8, ptr %10, i64 -1
  %11 = add i64 %i.sroa.0.0.i22, -1
  %_3.i.i26 = load i8, ptr %_3.i.i.i.i.i.i25, align 1, !alias.scope !3147, !noalias !3150, !noundef !48
  %_0.i.i27 = icmp eq i8 %_3.i.i26, %0
  br i1 %_0.i.i27, label %bb11.i28, label %bb7.i21

bb11.i28:                                         ; preds = %bb9.i24
  %_19.i29 = icmp ult i64 %11, %offset.sroa.0.0
  tail call void @llvm.assume(i1 %_19.i29)
  br label %bb22
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8align_to17h1020441dc5296b10E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([48 x i8]) align 8 dereferenceable(48) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #2 {
start:
  %_15 = alloca [32 x i8], align 8
  %addr.i = ptrtoint ptr %self.0 to i64
  %_9.i = add i64 %addr.i, 7
  %aligned_address.i = and i64 %_9.i, -8
  %byte_offset.i = sub i64 %aligned_address.i, %addr.i
  %_12.i = icmp ult i64 %byte_offset.i, 8
  tail call void @llvm.assume(i1 %_12.i)
  %_9 = icmp ugt i64 %byte_offset.i, %self.1
  br i1 %_9, label %bb17, label %bb8

bb8:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_15)
  call fastcc void @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8split_at17ha726fcb5f9429940E"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %_15, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, i64 noundef %byte_offset.i) #61
  %left.0 = load ptr, ptr %_15, align 8, !nonnull !48, !align !63, !noundef !48
  %0 = getelementptr inbounds i8, ptr %_15, i64 8
  %left.1 = load i64, ptr %0, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_15, i64 16
  %rest.0 = load ptr, ptr %1, align 8, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_15, i64 24
  %rest.1 = load i64, ptr %2, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_15)
  %_92.i = lshr i64 %rest.1, 4
  %ts_len.i = and i64 %rest.1, 15
  %_25 = and i64 %rest.1, -16
  %_0.i = getelementptr inbounds i8, ptr %rest.0, i64 %_25
  br label %bb17

bb17:                                             ; preds = %bb8, %start
  %left.0.sink = phi ptr [ %left.0, %bb8 ], [ %self.0, %start ]
  %left.1.sink = phi i64 [ %left.1, %bb8 ], [ %self.1, %start ]
  %rest.0.sink = phi ptr [ %rest.0, %bb8 ], [ inttoptr (i64 8 to ptr), %start ]
  %_92.i.sink = phi i64 [ %_92.i, %bb8 ], [ 0, %start ]
  %_0.i.sink = phi ptr [ %_0.i, %bb8 ], [ inttoptr (i64 1 to ptr), %start ]
  %ts_len.i.sink = phi i64 [ %ts_len.i, %bb8 ], [ 0, %start ]
  store ptr %left.0.sink, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %left.1.sink, ptr %3, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %rest.0.sink, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_92.i.sink, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 32
  store ptr %_0.i.sink, ptr %6, align 8
  %7 = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 %ts_len.i.sink, ptr %7, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core5slice5ascii30_$LT$impl$u20$$u5b$u8$u5d$$GT$12escape_ascii17hed75857c4d7e4c39E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #16 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  store ptr %self.0, ptr %_0, align 8
  %_2.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.i.i.i, ptr %_2.sroa.4.0._0.sroa_idx, align 8
  %_2.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 -128, ptr %_2.sroa.5.0._0.sroa_idx, align 8
  %_2.sroa.61.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 22
  store i8 -128, ptr %_2.sroa.61.0._0.sroa_idx, align 2
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite)
define dso_local { i1, i8 } @"_ZN105_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h92e1ef2797a01966E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #25 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3155)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3158)
  %_3.i.i = getelementptr inbounds i8, ptr %self, i64 22
  %_8.i.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %.pre.i.i = load i8, ptr %_3.i.i, align 2, !range !1085, !alias.scope !3161
  %0 = icmp eq i8 %.pre.i.i, -128
  br i1 %0, label %bb4.i.i, label %bb4.i.i.i

bb4.i.i.i:                                        ; preds = %bb8.i.i, %start
  %1 = tail call { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$9next_back17h350818d32107807eE"(ptr noalias noundef nonnull align 1 dereferenceable(6) %_3.i.i) #61
  %2 = extractvalue { i1, i8 } %1, 0
  br i1 %2, label %bb13.loopexit.i.i, label %bb9.i.i.i

bb9.i.i.i:                                        ; preds = %bb4.i.i.i
  store i8 -128, ptr %_3.i.i, align 2, !alias.scope !3166
  br label %bb4.i.i

bb4.i.i:                                          ; preds = %bb9.i.i.i, %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3167)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3170)
  %3 = load ptr, ptr %self, align 8, !alias.scope !3173, !noundef !48
  %4 = icmp eq ptr %3, null
  br i1 %4, label %bb9.i.i, label %bb4.i.i.i.i

bb4.i.i.i.i:                                      ; preds = %bb4.i.i
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3174)
  %5 = load ptr, ptr %_8.i.i.i.i.i.i, align 8, !alias.scope !3177, !nonnull !48, !noundef !48
  %_0.i.i.i.i.i.i.i = icmp eq ptr %3, %5
  br i1 %_0.i.i.i.i.i.i.i, label %bb9.i.i, label %"_ZN115_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hbf44b514402d9201E.exit.i.i"

"_ZN115_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hbf44b514402d9201E.exit.i.i": ; preds = %bb4.i.i.i.i
  %_3.i.i.i.i.i.i.i.i.i.i = getelementptr inbounds i8, ptr %5, i64 -1
  store ptr %_3.i.i.i.i.i.i.i.i.i.i, ptr %_8.i.i.i.i.i.i, align 8, !alias.scope !3180
  %_4.i.i.i.i.i.i.i.i.i = load i8, ptr %_3.i.i.i.i.i.i.i.i.i.i, align 1, !alias.scope !3185, !noalias !3194, !noundef !48
  %6 = tail call i48 @_ZN4core6escape12escape_ascii17he4c71f7f914e9cbdE(i8 noundef %_4.i.i.i.i.i.i.i.i.i) #61, !range !833
  %.sroa.0.0.extract.trunc.i.i.i.i.i.i = trunc i48 %6 to i8
  %7 = icmp eq i8 %.sroa.0.0.extract.trunc.i.i.i.i.i.i, -128
  br i1 %7, label %bb9.i.i, label %bb8.i.i

bb13.loopexit.i.i:                                ; preds = %bb4.i.i.i
  %8 = extractvalue { i1, i8 } %1, 1
  br label %"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE.exit"

bb9.i.i:                                          ; preds = %"_ZN115_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hbf44b514402d9201E.exit.i.i", %bb4.i.i.i.i, %bb4.i.i
  %_9.i.i = getelementptr inbounds i8, ptr %self, i64 16
  %9 = load i8, ptr %_9.i.i, align 8, !range !1085, !alias.scope !3195, !noundef !48
  %10 = icmp eq i8 %9, -128
  br i1 %10, label %"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE.exit", label %bb4.i5.i.i

bb4.i5.i.i:                                       ; preds = %bb9.i.i
  %11 = tail call { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$9next_back17h350818d32107807eE"(ptr noalias noundef nonnull align 1 dereferenceable(6) %_9.i.i) #61
  %12 = extractvalue { i1, i8 } %11, 0
  %13 = extractvalue { i1, i8 } %11, 1
  br i1 %12, label %"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE.exit", label %bb9.i6.i.i

bb9.i6.i.i:                                       ; preds = %bb4.i5.i.i
  store i8 -128, ptr %_9.i.i, align 8, !alias.scope !3200
  br label %"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE.exit"

bb8.i.i:                                          ; preds = %"_ZN115_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hbf44b514402d9201E.exit.i.i"
  store i48 %6, ptr %_3.i.i, align 2, !alias.scope !3201
  br label %bb4.i.i.i

"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE.exit": ; preds = %bb9.i6.i.i, %bb4.i5.i.i, %bb9.i.i, %bb13.loopexit.i.i
  %_0.sroa.3.0.i7.pn.i.i = phi i8 [ undef, %bb9.i.i ], [ %13, %bb4.i5.i.i ], [ %13, %bb9.i6.i.i ], [ %8, %bb13.loopexit.i.i ]
  %_0.sroa.0.0.in.i.i = phi i1 [ false, %bb9.i.i ], [ true, %bb4.i5.i.i ], [ false, %bb9.i6.i.i ], [ true, %bb13.loopexit.i.i ]
  %14 = insertvalue { i1, i8 } poison, i1 %_0.sroa.0.0.in.i.i, 0
  %15 = insertvalue { i1, i8 } %14, i8 %_0.sroa.3.0.i7.pn.i.i, 1
  ret { i1, i8 } %15
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local { i1, i8 } @"_ZN4core6escape24EscapeIterInner$LT$_$GT$9next_back17h350818d32107807eE"(ptr noalias nocapture noundef align 1 dereferenceable(6) %self) unnamed_addr #37 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 4
  %_4.i.i = getelementptr inbounds i8, ptr %self, i64 5
  %_3.i.i.i = load i8, ptr %_4, align 1, !alias.scope !3202, !noalias !3209, !noundef !48
  %_4.i.i.i = load i8, ptr %_4.i.i, align 1, !alias.scope !3211, !noundef !48
  %_0.i.i.i = icmp ult i8 %_3.i.i.i, %_4.i.i.i
  br i1 %_0.i.i.i, label %bb4, label %bb10

bb4:                                              ; preds = %start
  %_0.i.i.i.i = add nsw i8 %_4.i.i.i, -1
  store i8 %_0.i.i.i.i, ptr %_4.i.i, align 1, !alias.scope !3211
  %0 = zext i8 %_0.i.i.i.i to i64
  %_6.i.i = icmp ult i8 %_4.i.i.i, 5
  tail call void @llvm.assume(i1 %_6.i.i)
  %_0.i.i.i1 = getelementptr inbounds i8, ptr %self, i64 %0
  %_8 = load i8, ptr %_0.i.i.i1, align 1, !range !834, !noundef !48
  br label %bb10

bb10:                                             ; preds = %bb4, %start
  %_0.sroa.3.0 = phi i8 [ %_8, %bb4 ], [ undef, %start ]
  %1 = insertvalue { i1, i8 } poison, i1 %_0.i.i.i, 0
  %2 = insertvalue { i1, i8 } %1, i8 %_0.sroa.3.0, 1
  ret { i1, i8 } %2
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN68_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7e9e07ac30d9774E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3212)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3215)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3217)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3220, !noalias !3221, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3220, !noalias !3221, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3224, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_407df2e731f8ad5a5a81a86483774a52, i64 noundef 11) #61, !noalias !3225
  store ptr %f, ptr %_4, align 8, !alias.scope !3212, !noalias !3226
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3212, !noalias !3226
  %6 = getelementptr inbounds i8, ptr %_4, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3212, !noalias !3226
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive17h11aaf8b4df3d8344E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17h67aa832c9cc924bbE"(ptr noalias nocapture noundef nonnull readonly align 4 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef nonnull readonly align 4 %other.0, i64 noundef %other.1) unnamed_addr #34 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h60902c1f14f939e6E"(ptr noalias noundef nonnull readonly align 4 %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 4 %other.0, i64 noundef %other.1) #61
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h60902c1f14f939e6E"(ptr noalias nocapture noundef nonnull readonly align 4 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef nonnull readonly align 4 %other.0, i64 noundef %other.1) unnamed_addr #34 {
start:
  %_3.not = icmp eq i64 %self.1, %other.1
  br i1 %_3.not, label %bb2, label %bb7

bb2:                                              ; preds = %start
  %0 = shl nsw i64 %self.1, 2
  %1 = tail call i32 @memcmp(ptr nonnull %self.0, ptr nonnull %other.0, i64 %0)
  %2 = icmp eq i32 %1, 0
  br label %bb7

bb7:                                              ; preds = %bb2, %start
  %_0.sroa.0.0.off0 = phi i1 [ %2, %bb2 ], [ false, %start ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE"(ptr noalias nocapture noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias nocapture noundef nonnull readonly align 1 %other.0, i64 noundef %other.1) unnamed_addr #34 {
start:
  %_0 = tail call noundef zeroext i1 @"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1, ptr noalias noundef nonnull readonly align 1 %other.0, i64 noundef %other.1) #61
  ret i1 %_0
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core5slice5index31slice_start_index_overflow_fail17h02858d14ce781eb4E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_3fc2d87db636f1ec9e90b96798eefb4a, ptr %_2, align 8, !alias.scope !3227, !noalias !3230
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3227, !noalias !3230
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3227, !noalias !3230
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3227, !noalias !3230
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3227, !noalias !3230
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core5slice5index29slice_end_index_overflow_fail17h2e57a27ee50d1247E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_2032db77c4ad5ee471b3a9f1eb8115e7, ptr %_2, align 8, !alias.scope !3232, !noalias !3235
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3232, !noalias !3235
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3232, !noalias !3235
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3232, !noalias !3235
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3232, !noalias !3235
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local void @_ZN4core5slice5index10into_range17h5edcbbfe62c52157E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i64 noundef %len, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %_2) unnamed_addr #36 {
start:
  %0 = load i64, ptr %_2, align 8, !range !272, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  %2 = load i64, ptr %1, align 8
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  %4 = load i64, ptr %3, align 8, !range !272, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_2, i64 24
  %6 = load i64, ptr %5, align 8
  switch i64 %0, label %default.unreachable19 [
    i64 0, label %bb10
    i64 1, label %bb4
    i64 2, label %bb2
  ]

default.unreachable19:                            ; preds = %bb10, %start
  unreachable

bb4:                                              ; preds = %start
  %7 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %2, i64 1)
  %_5.1.i = extractvalue { i64, i1 } %7, 1
  %_5.0.i = extractvalue { i64, i1 } %7, 0
  br i1 %_5.1.i, label %bb21, label %bb10

bb2:                                              ; preds = %start
  br label %bb10

bb10:                                             ; preds = %bb2, %bb4, %start
  %start2.sroa.0.0 = phi i64 [ 0, %bb2 ], [ %2, %start ], [ %_5.0.i, %bb4 ]
  switch i64 %4, label %default.unreachable19 [
    i64 0, label %bb12
    i64 1, label %bb19
    i64 2, label %bb11
  ]

bb12:                                             ; preds = %bb10
  %8 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %6, i64 1)
  %_5.1.i13 = extractvalue { i64, i1 } %8, 1
  %_5.0.i16 = extractvalue { i64, i1 } %8, 0
  br i1 %_5.1.i13, label %bb21, label %bb19

bb11:                                             ; preds = %bb10
  br label %bb19

bb19:                                             ; preds = %bb11, %bb12, %bb10
  %end3.sroa.0.0 = phi i64 [ %len, %bb11 ], [ %6, %bb10 ], [ %_5.0.i16, %bb12 ]
  %9 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %start2.sroa.0.0, ptr %9, align 8
  %10 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %end3.sroa.0.0, ptr %10, align 8
  br label %bb21

bb21:                                             ; preds = %bb19, %bb12, %bb4
  %.sink = phi i64 [ 1, %bb19 ], [ 0, %bb4 ], [ 0, %bb12 ]
  store i64 %.sink, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { i64, i64 } @_ZN4core5slice5index16into_slice_range17h89028c6d12c2ed62E(i64 noundef %len, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %_2) unnamed_addr #2 {
start:
  %0 = load i64, ptr %_2, align 8, !range !272, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  %2 = load i64, ptr %1, align 8
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  %4 = load i64, ptr %3, align 8, !range !272, !noundef !48
  %5 = getelementptr inbounds i8, ptr %_2, i64 24
  %6 = load i64, ptr %5, align 8
  switch i64 %0, label %default.unreachable16 [
    i64 0, label %bb7
    i64 1, label %bb4
    i64 2, label %bb2
  ]

default.unreachable16:                            ; preds = %bb7, %start
  unreachable

bb4:                                              ; preds = %start
  %7 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %2, i64 1)
  %_5.1.i = extractvalue { i64, i1 } %7, 1
  %_5.0.i = extractvalue { i64, i1 } %7, 0
  br i1 %_5.1.i, label %bb2.i, label %bb7

bb2.i:                                            ; preds = %bb4
  tail call void @_ZN4core5slice5index31slice_start_index_overflow_fail17h02858d14ce781eb4E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_29ab7f43c0b33d101c327bbc36465053) #62
  unreachable

bb2:                                              ; preds = %start
  br label %bb7

bb7:                                              ; preds = %bb2, %bb4, %start
  %start2.sroa.0.0 = phi i64 [ 0, %bb2 ], [ %2, %start ], [ %_5.0.i, %bb4 ]
  switch i64 %4, label %default.unreachable16 [
    i64 0, label %bb9
    i64 1, label %bb13
    i64 2, label %bb8
  ]

bb9:                                              ; preds = %bb7
  %8 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %6, i64 1)
  %_5.1.i10 = extractvalue { i64, i1 } %8, 1
  %_5.0.i13 = extractvalue { i64, i1 } %8, 0
  br i1 %_5.1.i10, label %bb2.i15, label %bb13

bb2.i15:                                          ; preds = %bb9
  tail call void @_ZN4core5slice5index29slice_end_index_overflow_fail17h2e57a27ee50d1247E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_0327cdac0711f8906a0222656ec77ce0) #62
  unreachable

bb8:                                              ; preds = %bb7
  br label %bb13

bb13:                                             ; preds = %bb8, %bb9, %bb7
  %end3.sroa.0.0 = phi i64 [ %len, %bb8 ], [ %6, %bb7 ], [ %_5.0.i13, %bb9 ]
  %9 = insertvalue { i64, i64 } poison, i64 %start2.sroa.0.0, 0
  %10 = insertvalue { i64, i64 } %9, i64 %end3.sroa.0.0, 1
  ret { i64, i64 } %10
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h08a6beac549b5f73E"(ptr noalias noundef nonnull readonly align 8 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds [4 x i64], ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h10020c6a98424cb3E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h318449bddf02ba7fE"(ptr noalias noundef nonnull readonly align 8 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds { ptr, ptr }, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h3842026e96c7c138E"(ptr noalias noundef nonnull readonly align 2 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i16, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h8bdc1e74e15dc1deE"(ptr noalias noundef nonnull readonly align 8 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i64, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17h92128b908100d258E"(ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds { i8, i8 }, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17haeee161d8a89aeedE"(ptr noalias noundef nonnull readonly align 4 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i32, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter87_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$$u5b$T$u5d$$GT$9into_iter17hb5f8174a48834a3dE"(ptr noalias noundef nonnull readonly align 8 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter95_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u5d$$GT$9into_iter17h33481792fa2c94a1E"(ptr noalias noundef nonnull align 1 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN4core5slice4iter95_$LT$impl$u20$core..iter..traits..collect..IntoIterator$u20$for$u20$$RF$mut$u20$$u5b$T$u5d$$GT$9into_iter17hdee59fed61be106cE"(ptr noalias noundef nonnull align 4 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_0.i.i.i = getelementptr inbounds i32, ptr %self.0, i64 %self.1
  %0 = insertvalue { ptr, ptr } poison, ptr %self.0, 0
  %1 = insertvalue { ptr, ptr } %0, ptr %_0.i.i.i, 1
  ret { ptr, ptr } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, i64 } @_ZN4core5slice3raw8from_ref17h1f1f9f2709467330E(ptr noalias noundef readonly align 1 dereferenceable(1) %s) unnamed_addr #0 {
start:
  %0 = insertvalue { ptr, i64 } poison, ptr %s, 0
  %1 = insertvalue { ptr, i64 } %0, i64 1, 1
  ret { ptr, i64 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { i64, i64 } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16align_to_offsets17h941e5f9fb8a4a77aE"(ptr noalias nocapture noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_92 = lshr i64 %self.1, 3
  %ts_len = and i64 %self.1, 7
  %0 = insertvalue { i64, i64 } poison, i64 %_92, 0
  %1 = insertvalue { i64, i64 } %0, i64 %ts_len, 1
  ret { i64, i64 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { i64, i64 } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16align_to_offsets17hae1e6ee8d29be36bE"(ptr noalias nocapture noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #0 {
start:
  %_92 = lshr i64 %self.1, 4
  %ts_len = and i64 %self.1, 15
  %0 = insertvalue { i64, i64 } poison, i64 %_92, 0
  %1 = insertvalue { i64, i64 } %0, i64 %ts_len, 1
  ret { i64, i64 } %1
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define dso_local noundef i64 @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16align_to_offsets3gcd17h5740acc4f458e3adE"(i64 noundef %a, i64 noundef %b) unnamed_addr #47 {
start:
  br label %tailrecurse

tailrecurse:                                      ; preds = %bb3, %start
  %a.tr = phi i64 [ %a, %start ], [ %b.tr, %bb3 ]
  %b.tr = phi i64 [ %b, %start ], [ %_4, %bb3 ]
  %0 = icmp eq i64 %b.tr, 0
  br i1 %0, label %bb5, label %bb3

bb5:                                              ; preds = %tailrecurse
  ret i64 %a.tr

bb3:                                              ; preds = %tailrecurse
  %_4 = urem i64 %a.tr, %b.tr
  br label %tailrecurse
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite, inaccessiblemem: write)
define dso_local void @_ZN4core3str8converts13from_utf8_mut17h67c6fffaf0d76ce9E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull align 1 %v.0, i64 noundef %v.1) unnamed_addr #41 {
start:
  %blocks_end.sroa.0.0.i = tail call i64 @llvm.usub.sat.i64(i64 %v.1, i64 15)
  %addr.i.i = ptrtoint ptr %v.0 to i64
  %_9.i.i = add i64 %addr.i.i, 7
  %aligned_address.i.i = and i64 %_9.i.i, -8
  %byte_offset.i.i = sub i64 %aligned_address.i.i, %addr.i.i
  %_12.i.i = icmp ult i64 %byte_offset.i.i, 8
  tail call void @llvm.assume(i1 %_12.i.i), !noalias !3237
  br label %bb7.i

bb7.i:                                            ; preds = %bb7.i.backedge, %start
  %index.sroa.0.0.i = phi i64 [ 0, %start ], [ %index.sroa.0.0.i.be, %bb7.i.backedge ]
  %_11.i = icmp ult i64 %index.sroa.0.0.i, %v.1
  br i1 %_11.i, label %bb9.i, label %bb4

bb9.i:                                            ; preds = %bb7.i
  %0 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %index.sroa.0.0.i
  %first.i = load i8, ptr %0, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  %_17.i = icmp slt i8 %first.i, 0
  br i1 %_17.i, label %bb10.i, label %bb68.i

bb10.i:                                           ; preds = %bb9.i
  %_4.i = zext i8 %first.i to i64
  %1 = getelementptr inbounds [256 x i8], ptr @alloc_db51a71a1b6b25b4224d4dc5277f93e7, i64 0, i64 %_4.i
  %_2.i = load i8, ptr %1, align 1, !noalias !3237, !noundef !48
  switch i8 %_2.i, label %bb3 [
    i8 2, label %bb13.i
    i8 3, label %bb19.i
    i8 4, label %bb42.i
  ]

bb90.i:                                           ; preds = %bb68.i
  %2 = add nuw i64 %index.sroa.0.0.i, 1
  br label %bb7.i.backedge

bb68.i:                                           ; preds = %bb9.i
  %_0.i = sub i64 %byte_offset.i.i, %index.sroa.0.0.i
  %_91.i = and i64 %_0.i, 7
  %3 = icmp eq i64 %_91.i, 0
  br i1 %3, label %bb72.i, label %bb90.i

bb72.i:                                           ; preds = %bb79.i, %bb68.i
  %index.sroa.0.1.i = phi i64 [ %6, %bb79.i ], [ %index.sroa.0.0.i, %bb68.i ]
  %_96.i = icmp ult i64 %index.sroa.0.1.i, %blocks_end.sroa.0.0.i
  br i1 %_96.i, label %bb73.i, label %bb82.i.preheader

bb82.i.preheader:                                 ; preds = %bb73.i, %bb72.i
  br label %bb82.i

bb73.i:                                           ; preds = %bb72.i
  %_0.i.i = getelementptr inbounds i8, ptr %v.0, i64 %index.sroa.0.1.i
  %_103.i = load i64, ptr %_0.i.i, align 8, !alias.scope !3240, !noalias !3237, !noundef !48
  %_0.i54.i = getelementptr inbounds i64, ptr %_0.i.i, i64 1
  %_105.i = load i64, ptr %_0.i54.i, align 8, !alias.scope !3240, !noalias !3237, !noundef !48
  %4 = or i64 %_105.i, %_103.i
  %5 = and i64 %4, -9187201950435737472
  %brmerge.i.not = icmp eq i64 %5, 0
  br i1 %brmerge.i.not, label %bb79.i, label %bb82.i.preheader

bb79.i:                                           ; preds = %bb73.i
  %6 = add nuw i64 %index.sroa.0.1.i, 16
  br label %bb72.i

bb82.i:                                           ; preds = %bb85.i, %bb82.i.preheader
  %index.sroa.0.2.i = phi i64 [ %8, %bb85.i ], [ %index.sroa.0.1.i, %bb82.i.preheader ]
  %_107.i = icmp ult i64 %index.sroa.0.2.i, %v.1
  br i1 %_107.i, label %bb84.i, label %bb7.i.backedge

bb84.i:                                           ; preds = %bb82.i
  %7 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %index.sroa.0.2.i
  %_110.i = load i8, ptr %7, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  %_109.i = icmp sgt i8 %_110.i, -1
  br i1 %_109.i, label %bb85.i, label %bb7.i.backedge

bb85.i:                                           ; preds = %bb84.i
  %8 = add nuw i64 %index.sroa.0.2.i, 1
  br label %bb82.i

bb13.i:                                           ; preds = %bb10.i
  %9 = add nuw i64 %index.sroa.0.0.i, 1
  %_22.not.i = icmp ult i64 %9, %v.1
  br i1 %_22.not.i, label %bb16.i, label %bb3

bb19.i:                                           ; preds = %bb10.i
  %10 = add nuw i64 %index.sroa.0.0.i, 1
  %_29.not.i = icmp ult i64 %10, %v.1
  br i1 %_29.not.i, label %bb22.i, label %bb3

bb42.i:                                           ; preds = %bb10.i
  %11 = add nuw i64 %index.sroa.0.0.i, 1
  %_57.not.i = icmp ult i64 %11, %v.1
  br i1 %_57.not.i, label %bb45.i, label %bb3

bb16.i:                                           ; preds = %bb13.i
  %12 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %9
  %_21.i = load i8, ptr %12, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  %_19.i = icmp sgt i8 %_21.i, -65
  br i1 %_19.i, label %bb3, label %bb66.i

bb66.i:                                           ; preds = %bb63.i, %bb39.i, %bb16.i
  %index.sroa.0.4.i = phi i64 [ %27, %bb63.i ], [ %17, %bb39.i ], [ %9, %bb16.i ]
  %13 = add nuw i64 %index.sroa.0.4.i, 1
  br label %bb7.i.backedge

bb7.i.backedge:                                   ; preds = %bb66.i, %bb84.i, %bb82.i, %bb90.i
  %index.sroa.0.0.i.be = phi i64 [ %13, %bb66.i ], [ %2, %bb90.i ], [ %index.sroa.0.2.i, %bb84.i ], [ %index.sroa.0.2.i, %bb82.i ]
  br label %bb7.i

bb22.i:                                           ; preds = %bb19.i
  %14 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %10
  %_28.i = load i8, ptr %14, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  switch i8 %first.i, label %bb26.i [
    i8 -32, label %bb24.i
    i8 -19, label %bb34.i
  ]

bb26.i:                                           ; preds = %bb22.i
  %15 = add nsw i8 %first.i, 31
  %or.cond10.i = icmp ult i8 %15, 12
  br i1 %or.cond10.i, label %bb27.i, label %bb29.i

bb24.i:                                           ; preds = %bb22.i
  %16 = and i8 %_28.i, -32
  %or.cond.i = icmp eq i8 %16, -96
  br i1 %or.cond.i, label %bb36.i, label %bb3

bb34.i:                                           ; preds = %bb22.i
  %or.cond9.i = icmp slt i8 %_28.i, -96
  br i1 %or.cond9.i, label %bb36.i, label %bb3

bb36.i:                                           ; preds = %bb27.i, %bb29.i, %bb34.i, %bb24.i
  %17 = add nuw i64 %index.sroa.0.0.i, 2
  %_50.not.i = icmp ult i64 %17, %v.1
  br i1 %_50.not.i, label %bb39.i, label %bb3

bb29.i:                                           ; preds = %bb26.i
  %18 = and i8 %first.i, -2
  %or.cond11.i = icmp eq i8 %18, -18
  %19 = icmp slt i8 %_28.i, -64
  %or.cond13.i = and i1 %or.cond11.i, %19
  br i1 %or.cond13.i, label %bb36.i, label %bb3

bb27.i:                                           ; preds = %bb26.i
  %or.cond14.i = icmp slt i8 %_28.i, -64
  br i1 %or.cond14.i, label %bb36.i, label %bb3

bb39.i:                                           ; preds = %bb36.i
  %20 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %17
  %_49.i = load i8, ptr %20, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  %_47.i = icmp sgt i8 %_49.i, -65
  br i1 %_47.i, label %bb3, label %bb66.i

bb45.i:                                           ; preds = %bb42.i
  %21 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %11
  %_56.i = load i8, ptr %21, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  switch i8 %first.i, label %bb49.i [
    i8 -16, label %bb47.i
    i8 -12, label %bb53.i
  ]

bb49.i:                                           ; preds = %bb45.i
  %22 = add nsw i8 %first.i, 15
  %or.cond17.i = icmp ult i8 %22, 3
  %23 = icmp slt i8 %_56.i, -64
  %or.cond19.i = and i1 %or.cond17.i, %23
  br i1 %or.cond19.i, label %bb55.i, label %bb3

bb47.i:                                           ; preds = %bb45.i
  %24 = add i8 %_56.i, 112
  %or.cond15.i = icmp ult i8 %24, 48
  br i1 %or.cond15.i, label %bb55.i, label %bb3

bb53.i:                                           ; preds = %bb45.i
  %or.cond16.i = icmp slt i8 %_56.i, -112
  br i1 %or.cond16.i, label %bb55.i, label %bb3

bb55.i:                                           ; preds = %bb53.i, %bb47.i, %bb49.i
  %25 = add nuw i64 %index.sroa.0.0.i, 2
  %_74.not.i = icmp ult i64 %25, %v.1
  br i1 %_74.not.i, label %bb58.i, label %bb3

bb58.i:                                           ; preds = %bb55.i
  %26 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %25
  %_73.i = load i8, ptr %26, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  %_71.i = icmp sgt i8 %_73.i, -65
  br i1 %_71.i, label %bb3, label %bb60.i

bb60.i:                                           ; preds = %bb58.i
  %27 = add nuw i64 %index.sroa.0.0.i, 3
  %_83.not.i = icmp ult i64 %27, %v.1
  br i1 %_83.not.i, label %bb63.i, label %bb3

bb63.i:                                           ; preds = %bb60.i
  %28 = getelementptr inbounds [0 x i8], ptr %v.0, i64 0, i64 %27
  %_82.i = load i8, ptr %28, align 1, !alias.scope !3240, !noalias !3237, !noundef !48
  %_80.i = icmp sgt i8 %_82.i, -65
  br i1 %_80.i, label %bb3, label %bb66.i

bb4:                                              ; preds = %bb7.i
  %29 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %v.0, ptr %29, align 8
  %30 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %v.1, ptr %30, align 8
  br label %bb6

bb3:                                              ; preds = %bb63.i, %bb60.i, %bb58.i, %bb55.i, %bb53.i, %bb47.i, %bb49.i, %bb39.i, %bb27.i, %bb29.i, %bb36.i, %bb34.i, %bb24.i, %bb16.i, %bb42.i, %bb19.i, %bb13.i, %bb10.i
  %_2.sroa.31.0.ph = phi i8 [ 1, %bb10.i ], [ undef, %bb13.i ], [ 1, %bb16.i ], [ undef, %bb19.i ], [ 1, %bb27.i ], [ 1, %bb29.i ], [ 1, %bb34.i ], [ 1, %bb24.i ], [ undef, %bb36.i ], [ 2, %bb39.i ], [ undef, %bb42.i ], [ 1, %bb53.i ], [ 1, %bb47.i ], [ 1, %bb49.i ], [ undef, %bb55.i ], [ 2, %bb58.i ], [ undef, %bb60.i ], [ 3, %bb63.i ]
  %_2.sroa.16.0.ph = phi i8 [ 1, %bb10.i ], [ 0, %bb13.i ], [ 1, %bb16.i ], [ 0, %bb19.i ], [ 1, %bb27.i ], [ 1, %bb29.i ], [ 1, %bb34.i ], [ 1, %bb24.i ], [ 0, %bb36.i ], [ 1, %bb39.i ], [ 0, %bb42.i ], [ 1, %bb53.i ], [ 1, %bb47.i ], [ 1, %bb49.i ], [ 0, %bb55.i ], [ 1, %bb58.i ], [ 0, %bb60.i ], [ 1, %bb63.i ]
  %31 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %index.sroa.0.0.i, ptr %31, align 8
  %err.sroa.2.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 %_2.sroa.16.0.ph, ptr %err.sroa.2.0..sroa_idx, align 8
  %err.sroa.3.0..sroa_idx = getelementptr inbounds i8, ptr %_0, i64 17
  store i8 %_2.sroa.31.0.ph, ptr %err.sroa.3.0..sroa_idx, align 1
  br label %bb6

bb6:                                              ; preds = %bb3, %bb4
  %storemerge = phi i64 [ 1, %bb3 ], [ 0, %bb4 ]
  store i64 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..str..error..Utf8Error$u20$as$u20$core..fmt..Display$GT$3fmt17hef0515550830ccd9E"(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_18 = alloca [16 x i8], align 8
  %_14 = alloca [48 x i8], align 8
  %_9 = alloca [32 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  %error_len = alloca [1 x i8], align 1
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i8, ptr %0, align 8, !range !49, !noundef !48
  %trunc.not.not = icmp eq i8 %1, 0
  br i1 %trunc.not.not, label %bb6, label %bb1

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %error_len)
  %2 = getelementptr inbounds i8, ptr %self, i64 9
  %3 = load i8, ptr %2, align 1, !noundef !48
  store i8 %3, ptr %error_len, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_9)
  store ptr %error_len, ptr %_9, align 8
  %_10.sroa.4.0._9.sroa_idx = getelementptr inbounds i8, ptr %_9, i64 8
  store ptr @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E", ptr %_10.sroa.4.0._9.sroa_idx, align 8
  %4 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_9, i64 0, i64 1
  store ptr %self, ptr %4, align 8
  %_12.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_9, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_12.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_25f3ddda6503ae814af42402dc2bc576, ptr %_5, align 8, !alias.scope !3242, !noalias !3245
  %5 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 2, ptr %5, align 8, !alias.scope !3242, !noalias !3245
  %6 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %6, align 8, !alias.scope !3242, !noalias !3245
  %7 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr %_9, ptr %7, align 8, !alias.scope !3242, !noalias !3245
  %8 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 2, ptr %8, align 8, !alias.scope !3242, !noalias !3245
  %9 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_5)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_9)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %error_len)
  br label %bb10

bb6:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_14)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_18)
  store ptr %self, ptr %_18, align 8
  %_19.sroa.4.0._18.sroa_idx = getelementptr inbounds i8, ptr %_18, i64 8
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_19.sroa.4.0._18.sroa_idx, align 8
  store ptr @alloc_3af40e7c7b447a321ae012cf0564018a, ptr %_14, align 8, !alias.scope !3248, !noalias !3251
  %10 = getelementptr inbounds i8, ptr %_14, i64 8
  store i64 1, ptr %10, align 8, !alias.scope !3248, !noalias !3251
  %11 = getelementptr inbounds i8, ptr %_14, i64 32
  store ptr null, ptr %11, align 8, !alias.scope !3248, !noalias !3251
  %12 = getelementptr inbounds i8, ptr %_14, i64 16
  store ptr %_18, ptr %12, align 8, !alias.scope !3248, !noalias !3251
  %13 = getelementptr inbounds i8, ptr %_14, i64 24
  store i64 1, ptr %13, align 8, !alias.scope !3248, !noalias !3251
  %14 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_14) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_14)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_18)
  br label %bb10

bb10:                                             ; preds = %bb6, %bb1
  %_0.sroa.0.0.in = phi i1 [ %14, %bb6 ], [ %9, %bb1 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN71_$LT$core..str..error..ParseBoolError$u20$as$u20$core..fmt..Display$GT$3fmt17h07350336626e8feeE"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_adbfa84d8560e6941998e74cdaefd3a8, i64 noundef 41) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN59_$LT$core..str..iter..Chars$u20$as$u20$core..fmt..Debug$GT$3fmt17h88819f7a8ad6955cE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_17 = alloca [48 x i8], align 8
  %_12 = alloca [16 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  store ptr @alloc_a45dcd51a388da6ab291554bd7e7c8d5, ptr %_5, align 8, !alias.scope !3254, !noalias !3257
  %0 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !3254, !noalias !3257
  %1 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !3254, !noalias !3257
  %2 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %2, align 8, !alias.scope !3254, !noalias !3257
  %3 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 0, ptr %3, align 8, !alias.scope !3254, !noalias !3257
  %_4 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_5)
  br i1 %_4, label %bb22, label %bb5

bb5:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_12)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3259)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3262)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3264)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3267)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3269)
  %4 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i.i = load ptr, ptr %4, align 8, !alias.scope !3272, !noalias !3273, !nonnull !48, !align !63, !noundef !48
  %5 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i.i = load ptr, ptr %5, align 8, !alias.scope !3272, !noalias !3273, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %_3.1.i.i.i, i64 24
  %7 = load ptr, ptr %6, align 8, !invariant.load !48, !noalias !3275, !nonnull !48
  %_0.i.i.i = tail call noundef zeroext i1 %7(ptr noundef nonnull align 1 %_3.0.i.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_036636151bab3754536335311c8d3ab8, i64 noundef 1) #61, !noalias !3276
  %8 = zext i1 %_0.i.i.i to i8
  store ptr %f, ptr %_12, align 8, !alias.scope !3277, !noalias !3278
  %_4.sroa.4.0._0.sroa_idx.i.i = getelementptr inbounds i8, ptr %_12, i64 8
  store i8 %8, ptr %_4.sroa.4.0._0.sroa_idx.i.i, align 8, !alias.scope !3277, !noalias !3278
  %_4.sroa.5.0._0.sroa_idx.i.i = getelementptr inbounds i8, ptr %_12, i64 9
  store i8 0, ptr %_4.sroa.5.0._0.sroa_idx.i.i, align 1, !alias.scope !3277, !noalias !3278
  %_2.i.i = load ptr, ptr %self, align 8, !alias.scope !3279, !nonnull !48, !noundef !48
  %9 = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i = load ptr, ptr %9, align 8, !alias.scope !3279, !noundef !48
  %_10 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders9DebugList7entries17h5a5b4c6c0af59a6bE(ptr noalias noundef nonnull align 8 dereferenceable(16) %_12, ptr noundef nonnull %_2.i.i, ptr noundef %_3.i.i) #61
  %_9 = call noundef zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h67d81308c8e03415E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_12) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_12)
  br i1 %_9, label %bb22, label %bb13

bb13:                                             ; preds = %bb5
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_17)
  store ptr @alloc_9759fcc418d9d326d61922c8d99c7fc3, ptr %_17, align 8, !alias.scope !3284, !noalias !3287
  %10 = getelementptr inbounds i8, ptr %_17, i64 8
  store i64 1, ptr %10, align 8, !alias.scope !3284, !noalias !3287
  %11 = getelementptr inbounds i8, ptr %_17, i64 32
  store ptr null, ptr %11, align 8, !alias.scope !3284, !noalias !3287
  %12 = getelementptr inbounds i8, ptr %_17, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %12, align 8, !alias.scope !3284, !noalias !3287
  %13 = getelementptr inbounds i8, ptr %_17, i64 24
  store i64 0, ptr %13, align 8, !alias.scope !3284, !noalias !3287
  %_16 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_17) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_17)
  br label %bb22

bb22:                                             ; preds = %bb13, %bb5, %start
  %_0.sroa.0.0.off0 = phi i1 [ true, %start ], [ %_16, %bb13 ], [ true, %bb5 ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..str..iter..EncodeUtf16$u20$as$u20$core..fmt..Debug$GT$3fmt17hc06ac7336aac4467E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(24) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3289)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3292)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3294)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3297, !noalias !3298, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3297, !noalias !3298, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3301, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_987cf409ad3f5a11584dd3eebd087c40, i64 noundef 11) #61, !noalias !3302
  store ptr %f, ptr %_4, align 8, !alias.scope !3289, !noalias !3303
  %4 = getelementptr inbounds i8, ptr %_4, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3289, !noalias !3303
  %6 = getelementptr inbounds i8, ptr %_4, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3289, !noalias !3303
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive17h11aaf8b4df3d8344E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core3str6traits23str_index_overflow_fail17h016c5d29a6718d5fE(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_9a2fa0c4db5c649e8f6dca7a732c0c54, ptr %_2, align 8, !alias.scope !3304, !noalias !3307
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3304, !noalias !3307
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3304, !noalias !3307
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3304, !noalias !3307
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3304, !noalias !3307
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @_ZN4core3str7pattern12CharSearcher9utf8_size17h91c898c67be40ea2E(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 40
  %_2 = load i8, ptr %0, align 8, !noundef !48
  %_0.i.i = zext i8 %_2 to i64
  ret i64 %_0.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3str7pattern11StrSearcher3new17h19786d59f0ae91b0E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([104 x i8]) align 8 dereferenceable(104) %_0, ptr noalias noundef nonnull readonly align 1 %haystack.0, i64 noundef %haystack.1, ptr noalias noundef nonnull readonly align 1 %needle.0, i64 noundef %needle.1) unnamed_addr #2 {
start:
  %_0.i = icmp eq i64 %needle.1, 0
  br i1 %_0.i, label %bb2, label %bb4

bb4:                                              ; preds = %start
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3309)
  %0 = tail call fastcc { i64, i64 } @_ZN4core3str7pattern14TwoWaySearcher14maximal_suffix17hdca05d3a0381f49eE(ptr noalias noundef nonnull readonly align 1 %needle.0, i64 noundef %needle.1, i1 noundef zeroext false) #61, !noalias !3312
  %_5.0.i = extractvalue { i64, i64 } %0, 0
  %1 = tail call fastcc { i64, i64 } @_ZN4core3str7pattern14TwoWaySearcher14maximal_suffix17hdca05d3a0381f49eE(ptr noalias noundef nonnull readonly align 1 %needle.0, i64 noundef %needle.1, i1 noundef zeroext true) #61, !noalias !3312
  %_8.0.i = extractvalue { i64, i64 } %1, 0
  %_11.i = icmp ugt i64 %_5.0.i, %_8.0.i
  %..i = select i1 %_11.i, { i64, i64 } %0, { i64, i64 } %1
  %_5.0._8.0.i = tail call i64 @llvm.umax.i64(i64 %_5.0.i, i64 %_8.0.i)
  %_32.sroa.0.0.i = extractvalue { i64, i64 } %..i, 1
  %_7.i.i.i = icmp ugt i64 %_5.0._8.0.i, %needle.1
  br i1 %_7.i.i.i, label %bb3.i.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit.i"

bb3.i.i.i:                                        ; preds = %bb4
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_5.0._8.0.i, i64 noundef %needle.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_37e407975d21535d3153f9dd74ac8aaf) #62, !noalias !3314
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit.i": ; preds = %bb4
  %_17.i = add i64 %_32.sroa.0.0.i, %_5.0._8.0.i
  %_3.i.i = icmp ugt i64 %_32.sroa.0.0.i, %_17.i
  br i1 %_3.i.i, label %bb1.i.i, label %bb2.i.i

bb2.i.i:                                          ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit.i"
  %_7.i.i = icmp ugt i64 %_17.i, %needle.1
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit.i"

bb1.i.i:                                          ; preds = %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit.i"
  tail call void @_ZN4core5slice5index22slice_index_order_fail17hc1c530795a95ae96E(i64 noundef %_32.sroa.0.0.i, i64 noundef %_17.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_78bca6142e1a3497c65ef582e44cb52f) #62, !noalias !3319
  unreachable

bb3.i.i:                                          ; preds = %bb2.i.i
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_17.i, i64 noundef %needle.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_78bca6142e1a3497c65ef582e44cb52f) #62, !noalias !3319
  unreachable

"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit.i": ; preds = %bb2.i.i
  %_0.i.i.i = getelementptr inbounds i8, ptr %needle.0, i64 %_32.sroa.0.0.i
  %_0.i.i = tail call noundef zeroext i1 @"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE"(ptr noalias noundef nonnull readonly align 1 %needle.0, i64 noundef %_5.0._8.0.i, ptr noalias noundef nonnull readonly align 1 %_0.i.i.i, i64 noundef %_5.0._8.0.i) #61, !alias.scope !3322, !noalias !3312
  br i1 %_0.i.i, label %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit, label %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread

_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread: ; preds = %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit.i"
  %_28.i = sub i64 %needle.1, %_5.0._8.0.i
  %_0.sroa.0.0.sroa.speculated.i.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_5.0._8.0.i, i64 %_28.i)
  %_26.i = add i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i, 1
  br label %bb15.i.i.preheader

_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit: ; preds = %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E.exit.i"
  %_21.i = tail call fastcc noundef i64 @_ZN4core3str7pattern14TwoWaySearcher22reverse_maximal_suffix17h7c2e45f194bd972bE(ptr noalias noundef nonnull readonly align 1 %needle.0, i64 noundef %needle.1, i64 noundef %_32.sroa.0.0.i, i1 noundef zeroext false) #61, !noalias !3312
  %_22.i = tail call fastcc noundef i64 @_ZN4core3str7pattern14TwoWaySearcher22reverse_maximal_suffix17h7c2e45f194bd972bE(ptr noalias noundef nonnull readonly align 1 %needle.0, i64 noundef %needle.1, i64 noundef %_32.sroa.0.0.i, i1 noundef zeroext true) #61, !noalias !3312
  %_0.sroa.0.0.sroa.speculated.i.i.i4.i = tail call noundef i64 @llvm.umax.i64(i64 %_21.i, i64 %_22.i)
  %crit_pos_back.i = sub i64 %needle.1, %_0.sroa.0.0.sroa.speculated.i.i.i4.i
  %_0.i5.i.i = icmp eq i64 %_32.sroa.0.0.i, 0
  br i1 %_0.i5.i.i, label %_ZN4core3str7pattern14TwoWaySearcher14byteset_create17hb767193c5b20aa96E.exit, label %bb15.i.i.preheader

bb15.i.i.preheader:                               ; preds = %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread
  %.sink.i15 = phi i64 [ -1, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread ], [ %needle.1, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ]
  %.sink5.i13 = phi i64 [ -1, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread ], [ 0, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ]
  %_26.sink.i11 = phi i64 [ %_26.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread ], [ %_32.sroa.0.0.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ]
  %_5.0._8.0.sink.i9 = phi i64 [ %_5.0._8.0.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread ], [ %crit_pos_back.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ]
  %_32.sroa.0.0.sink.i8 = phi i64 [ %needle.1, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit.thread ], [ %_32.sroa.0.0.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ]
  br label %bb15.i.i

bb15.i.i:                                         ; preds = %bb15.i.i, %bb15.i.i.preheader
  %acc.sroa.0.0.i.i = phi i64 [ %_0.i7.i.i, %bb15.i.i ], [ 0, %bb15.i.i.preheader ]
  %i.sroa.0.0.i.i = phi i64 [ %_0.i.i.i1, %bb15.i.i ], [ 0, %bb15.i.i.preheader ]
  %_3.i.i.i = getelementptr inbounds i8, ptr %needle.0, i64 %i.sroa.0.0.i.i
  %b.i.i.i = load i8, ptr %_3.i.i.i, align 1, !alias.scope !3326, !noalias !3312, !noundef !48
  %_6.i6.i.i = and i8 %b.i.i.i, 63
  %2 = zext nneg i8 %_6.i6.i.i to i64
  %_5.i.i.i = shl nuw i64 1, %2
  %_0.i7.i.i = or i64 %_5.i.i.i, %acc.sroa.0.0.i.i
  %_0.i.i.i1 = add nuw i64 %i.sroa.0.0.i.i, 1
  %_34.i.i = icmp eq i64 %_0.i.i.i1, %_32.sroa.0.0.sink.i8
  br i1 %_34.i.i, label %_ZN4core3str7pattern14TwoWaySearcher14byteset_create17hb767193c5b20aa96E.exit, label %bb15.i.i

_ZN4core3str7pattern14TwoWaySearcher14byteset_create17hb767193c5b20aa96E.exit: ; preds = %bb15.i.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit
  %.sink.i16 = phi i64 [ %needle.1, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ], [ %.sink.i15, %bb15.i.i ]
  %.sink5.i14 = phi i64 [ 0, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ], [ %.sink5.i13, %bb15.i.i ]
  %_26.sink.i12 = phi i64 [ 0, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ], [ %_26.sink.i11, %bb15.i.i ]
  %_5.0._8.0.sink.i10 = phi i64 [ %crit_pos_back.i, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ], [ %_5.0._8.0.sink.i9, %bb15.i.i ]
  %_0.sroa.0.0.i.i = phi i64 [ 0, %_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE.exit ], [ %_0.i7.i.i, %bb15.i.i ]
  %3 = getelementptr inbounds i8, ptr %_0, i64 72
  store ptr %haystack.0, ptr %3, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 80
  store i64 %haystack.1, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 88
  store ptr %needle.0, ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %_0, i64 96
  store i64 %needle.1, ptr %6, align 8
  store i64 1, ptr %_0, align 8
  %_7.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %_5.0._8.0.i, ptr %_7.sroa.4.0._0.sroa_idx, align 8
  %_7.sroa.4.sroa.4.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %_5.0._8.0.sink.i10, ptr %_7.sroa.4.sroa.4.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_7.sroa.4.sroa.5.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_26.sink.i12, ptr %_7.sroa.4.sroa.5.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_7.sroa.4.sroa.6.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 32
  store i64 %_0.sroa.0.0.i.i, ptr %_7.sroa.4.sroa.6.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_7.sroa.4.sroa.7.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 40
  store i64 0, ptr %_7.sroa.4.sroa.7.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_7.sroa.4.sroa.8.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 48
  store i64 %haystack.1, ptr %_7.sroa.4.sroa.8.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_7.sroa.4.sroa.9.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 56
  store i64 %.sink5.i14, ptr %_7.sroa.4.sroa.9.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_7.sroa.4.sroa.10.0._7.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 64
  store i64 %.sink.i16, ptr %_7.sroa.4.sroa.10.0._7.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  br label %bb8

bb2:                                              ; preds = %start
  %7 = getelementptr inbounds i8, ptr %_0, i64 72
  store ptr %haystack.0, ptr %7, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 80
  store i64 %haystack.1, ptr %8, align 8
  %9 = getelementptr inbounds i8, ptr %_0, i64 88
  store ptr %needle.0, ptr %9, align 8
  %10 = getelementptr inbounds i8, ptr %_0, i64 96
  store i64 0, ptr %10, align 8
  %_4.sroa.4.sroa.4.0._4.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %_0, i8 0, i64 16, i1 false)
  store i64 %haystack.1, ptr %_4.sroa.4.sroa.4.0._4.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_4.sroa.4.sroa.5.0._4.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 24
  store i8 1, ptr %_4.sroa.4.sroa.5.0._4.sroa.4.0._0.sroa_idx.sroa_idx, align 8
  %_4.sroa.4.sroa.6.0._4.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 25
  store i8 1, ptr %_4.sroa.4.sroa.6.0._4.sroa.4.0._0.sroa_idx.sroa_idx, align 1
  %_4.sroa.4.sroa.7.0._4.sroa.4.0._0.sroa_idx.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 26
  store i8 0, ptr %_4.sroa.4.sroa.7.0._4.sroa.4.0._0.sroa_idx.sroa_idx, align 2
  br label %bb8

bb8:                                              ; preds = %bb2, %_ZN4core3str7pattern14TwoWaySearcher14byteset_create17hb767193c5b20aa96E.exit
  ret void
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { i64, i64 } @_ZN4core3str7pattern14TwoWaySearcher14maximal_suffix17hdca05d3a0381f49eE(ptr noalias nocapture noundef nonnull readonly align 1 %arr.0, i64 noundef %arr.1, i1 noundef zeroext %order_greater) unnamed_addr #8 {
start:
  br label %bb1.outer.outer

bb1.outer.outer:                                  ; preds = %bb14, %start
  %right.sroa.0.0.ph.ph = phi i64 [ 1, %start ], [ %5, %bb14 ]
  %left.sroa.0.0.ph.ph = phi i64 [ 0, %start ], [ %right.sroa.0.0, %bb14 ]
  br label %bb1.outer

bb1.outer:                                        ; preds = %bb8, %bb1.outer.outer
  %period.sroa.0.0.ph = phi i64 [ %4, %bb8 ], [ 1, %bb1.outer.outer ]
  %right.sroa.0.0.ph = phi i64 [ %3, %bb8 ], [ %right.sroa.0.0.ph.ph, %bb1.outer.outer ]
  br label %bb1

bb1:                                              ; preds = %bb10, %bb1.outer
  %offset.sroa.0.0 = phi i64 [ %spec.select, %bb10 ], [ 0, %bb1.outer ]
  %right.sroa.0.0 = phi i64 [ %spec.select15, %bb10 ], [ %right.sroa.0.0.ph, %bb1.outer ]
  %_8 = add i64 %right.sroa.0.0, %offset.sroa.0.0
  %_3.i.i.not = icmp ult i64 %_8, %arr.1
  br i1 %_3.i.i.not, label %bb3, label %bb17

bb3:                                              ; preds = %bb1
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %arr.0, i64 %_8
  %a = load i8, ptr %_0.i.i.i.i, align 1, !noundef !48
  %_14 = add i64 %left.sroa.0.0.ph.ph, %offset.sroa.0.0
  %_18 = icmp ult i64 %_14, %arr.1
  br i1 %_18, label %bb4, label %panic

bb17:                                             ; preds = %bb1
  %0 = insertvalue { i64, i64 } poison, i64 %left.sroa.0.0.ph.ph, 0
  %1 = insertvalue { i64, i64 } %0, i64 %period.sroa.0.0.ph, 1
  ret { i64, i64 } %1

bb4:                                              ; preds = %bb3
  %2 = getelementptr inbounds [0 x i8], ptr %arr.0, i64 0, i64 %_14
  %b = load i8, ptr %2, align 1, !noundef !48
  %_19 = icmp ult i8 %a, %b
  %_20 = icmp ugt i8 %a, %b
  %or.cond = select i1 %order_greater, i1 %_20, i1 %_19
  br i1 %or.cond, label %bb8, label %bb9

panic:                                            ; preds = %bb3
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_14, i64 noundef %arr.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_4018ba2c439ee4a1ce50705e6193d273) #62
  unreachable

bb8:                                              ; preds = %bb4
  %_21 = add i64 %offset.sroa.0.0, 1
  %3 = add i64 %_21, %right.sroa.0.0
  %4 = sub i64 %3, %left.sroa.0.0.ph.ph
  br label %bb1.outer

bb9:                                              ; preds = %bb4
  %_25 = icmp eq i8 %a, %b
  br i1 %_25, label %bb10, label %bb14

bb14:                                             ; preds = %bb9
  %5 = add i64 %right.sroa.0.0, 1
  br label %bb1.outer.outer

bb10:                                             ; preds = %bb9
  %_27 = add i64 %offset.sroa.0.0, 1
  %_26 = icmp eq i64 %_27, %period.sroa.0.0.ph
  %spec.select = select i1 %_26, i64 0, i64 %_27
  %6 = select i1 %_26, i64 %_27, i64 0
  %spec.select15 = add i64 %6, %right.sroa.0.0
  br label %bb1
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef i64 @_ZN4core3str7pattern14TwoWaySearcher22reverse_maximal_suffix17h7c2e45f194bd972bE(ptr noalias nocapture noundef nonnull readonly align 1 %arr.0, i64 noundef %arr.1, i64 noundef %known_period, i1 noundef zeroext %order_greater) unnamed_addr #2 {
start:
  br label %bb1

bb1:                                              ; preds = %bb16, %start
  %period.sroa.0.0 = phi i64 [ 1, %start ], [ %period.sroa.0.1, %bb16 ]
  %offset.sroa.0.0 = phi i64 [ 0, %start ], [ %offset.sroa.0.1, %bb16 ]
  %right.sroa.0.0 = phi i64 [ 1, %start ], [ %right.sroa.0.1, %bb16 ]
  %left.sroa.0.0 = phi i64 [ 0, %start ], [ %left.sroa.0.2, %bb16 ]
  %_10 = add i64 %right.sroa.0.0, %offset.sroa.0.0
  %_9 = icmp ult i64 %_10, %arr.1
  br i1 %_9, label %bb2, label %bb20

bb2:                                              ; preds = %bb1
  %_16 = add i64 %right.sroa.0.0, 1
  %_16.neg = xor i64 %right.sroa.0.0, -1
  %_15.neg = sub i64 %arr.1, %offset.sroa.0.0
  %_14 = add i64 %_15.neg, %_16.neg
  %_19 = icmp ult i64 %_14, %arr.1
  br i1 %_19, label %bb3, label %panic

bb20:                                             ; preds = %bb16, %bb1
  %left.sroa.0.1 = phi i64 [ %left.sroa.0.2, %bb16 ], [ %left.sroa.0.0, %bb1 ]
  ret i64 %left.sroa.0.1

bb3:                                              ; preds = %bb2
  %0 = getelementptr inbounds [0 x i8], ptr %arr.0, i64 0, i64 %_14
  %a = load i8, ptr %0, align 1, !noundef !48
  %1 = xor i64 %offset.sroa.0.0, -1
  %_22.neg = add i64 %1, %arr.1
  %_21 = sub i64 %_22.neg, %left.sroa.0.0
  %_26 = icmp ult i64 %_21, %arr.1
  br i1 %_26, label %bb4, label %panic1

panic:                                            ; preds = %bb2
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_14, i64 noundef %arr.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_1de62fbbbc203f1c823ccd596a3ca2e4) #62
  unreachable

bb4:                                              ; preds = %bb3
  %2 = getelementptr inbounds [0 x i8], ptr %arr.0, i64 0, i64 %_21
  %b = load i8, ptr %2, align 1, !noundef !48
  %_27 = icmp ult i8 %a, %b
  %_28 = icmp ugt i8 %a, %b
  %or.cond = select i1 %order_greater, i1 %_28, i1 %_27
  br i1 %or.cond, label %bb8, label %bb9

panic1:                                           ; preds = %bb3
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_21, i64 noundef %arr.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_50732c7f7114beaffeb016452d5feba5) #62
  unreachable

bb8:                                              ; preds = %bb4
  %_29 = add i64 %offset.sroa.0.0, 1
  %3 = add i64 %_29, %right.sroa.0.0
  %4 = sub i64 %3, %left.sroa.0.0
  br label %bb16

bb9:                                              ; preds = %bb4
  %_33 = icmp eq i8 %a, %b
  br i1 %_33, label %bb10, label %bb16

bb10:                                             ; preds = %bb9
  %_35 = add i64 %offset.sroa.0.0, 1
  %_34 = icmp eq i64 %_35, %period.sroa.0.0
  %spec.select = select i1 %_34, i64 0, i64 %_35
  %5 = select i1 %_34, i64 %_35, i64 0
  %spec.select18 = add i64 %5, %right.sroa.0.0
  br label %bb16

bb16:                                             ; preds = %bb10, %bb9, %bb8
  %period.sroa.0.1 = phi i64 [ %4, %bb8 ], [ 1, %bb9 ], [ %period.sroa.0.0, %bb10 ]
  %offset.sroa.0.1 = phi i64 [ 0, %bb8 ], [ 0, %bb9 ], [ %spec.select, %bb10 ]
  %right.sroa.0.1 = phi i64 [ %3, %bb8 ], [ %_16, %bb9 ], [ %spec.select18, %bb10 ]
  %left.sroa.0.2 = phi i64 [ %left.sroa.0.0, %bb8 ], [ %right.sroa.0.0, %bb9 ], [ %left.sroa.0.0, %bb10 ]
  %_41 = icmp eq i64 %period.sroa.0.1, %known_period
  br i1 %_41, label %bb20, label %bb1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN60_$LT$core..str..lossy..Debug$u20$as$u20$core..fmt..Debug$GT$3fmt17hf197d9b6f98e50f3E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_68 = alloca [56 x i8], align 8
  %_63 = alloca [16 x i8], align 8
  %_59 = alloca [48 x i8], align 8
  %b = alloca [1 x i8], align 1
  %iter2 = alloca [12 x i8], align 4
  %esc = alloca [12 x i8], align 4
  %iter1 = alloca [24 x i8], align 8
  %_9 = alloca [32 x i8], align 8
  %iter = alloca [16 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !48, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 34) #61, !noalias !3331
  br i1 %_0.i, label %bb66, label %bb4

bb4:                                              ; preds = %start
  %_72.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63, !noundef !48
  %4 = getelementptr inbounds i8, ptr %self, i64 8
  %_72.1 = load i64, ptr %4, align 8, !noundef !48
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %iter)
  store ptr %_72.0, ptr %iter, align 8
  %5 = getelementptr inbounds i8, ptr %iter, i64 8
  store i64 %_72.1, ptr %5, align 8
  %chunk.sroa.5.0._9.sroa_idx = getelementptr inbounds i8, ptr %_9, i64 8
  %chunk.sroa.6.0._9.sroa_idx = getelementptr inbounds i8, ptr %_9, i64 16
  %chunk.sroa.7.0._9.sroa_idx = getelementptr inbounds i8, ptr %_9, i64 24
  %_16.sroa.5.0.iter1.sroa_idx = getelementptr inbounds i8, ptr %iter1, i64 8
  %_16.sroa.6.0.iter1.sroa_idx = getelementptr inbounds i8, ptr %iter1, i64 16
  %6 = getelementptr inbounds i8, ptr %esc, i64 10
  %7 = getelementptr inbounds i8, ptr %esc, i64 11
  %8 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %_64.sroa.4.0._63.sroa_idx = getelementptr inbounds i8, ptr %_63, i64 8
  %_69.sroa.432.0._68.sroa_idx = getelementptr inbounds i8, ptr %_68, i64 16
  %_69.sroa.5.0._68.sroa_idx = getelementptr inbounds i8, ptr %_68, i64 24
  %_69.sroa.6.0._68.sroa_idx = getelementptr inbounds i8, ptr %_68, i64 32
  %_69.sroa.7.0._68.sroa_idx = getelementptr inbounds i8, ptr %_68, i64 40
  %_69.sroa.8.0._68.sroa_idx = getelementptr inbounds i8, ptr %_68, i64 44
  %_69.sroa.9.0._68.sroa_idx = getelementptr inbounds i8, ptr %_68, i64 48
  %9 = getelementptr inbounds i8, ptr %_59, i64 8
  %10 = getelementptr inbounds i8, ptr %_59, i64 32
  %11 = getelementptr inbounds i8, ptr %_59, i64 40
  %12 = getelementptr inbounds i8, ptr %_59, i64 16
  %13 = getelementptr inbounds i8, ptr %_59, i64 24
  br label %bb9

bb9:                                              ; preds = %bb53, %bb4
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_9)
  call void @"_ZN87_$LT$core..str..lossy..Utf8Chunks$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc1db191f2ca252d1E"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %_9, ptr noalias noundef nonnull align 8 dereferenceable(16) %iter) #61
  %14 = load ptr, ptr %_9, align 8, !noundef !48
  %15 = icmp eq ptr %14, null
  br i1 %15, label %bb12, label %bb11

bb12:                                             ; preds = %bb9
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_9)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %iter)
  %_0.i15 = call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef 34) #61, !noalias !3334
  br label %bb66

bb11:                                             ; preds = %bb9
  %chunk.sroa.5.0.copyload = load i64, ptr %chunk.sroa.5.0._9.sroa_idx, align 8
  %chunk.sroa.6.0.copyload = load ptr, ptr %chunk.sroa.6.0._9.sroa_idx, align 8
  %chunk.sroa.7.0.copyload = load i64, ptr %chunk.sroa.7.0._9.sroa_idx, align 8
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %14, i64 %chunk.sroa.5.0.copyload
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter1)
  store ptr %14, ptr %iter1, align 8
  store ptr %_0.i.i.i.i.i, ptr %_16.sroa.5.0.iter1.sroa_idx, align 8
  store i64 0, ptr %_16.sroa.6.0.iter1.sroa_idx, align 8
  br label %bb16.outer

bb66:                                             ; preds = %bb65, %bb12, %start
  %_0.sroa.0.0.off0 = phi i1 [ %_0.i15, %bb12 ], [ true, %bb65 ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0

bb16:                                             ; preds = %bb16.outer, %bb18
  %16 = call fastcc { i64, i32 } @"_ZN87_$LT$core..str..iter..CharIndices$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb1d052be083d79f1E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter1) #61
  %17 = extractvalue { i64, i32 } %16, 1
  %18 = icmp eq i32 %17, 1114112
  br i1 %18, label %bb19, label %bb18

bb19:                                             ; preds = %bb16
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter1)
  %19 = call fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17hfddf66b061493b23E"(ptr noalias noundef nonnull readonly align 1 %14, i64 noundef %chunk.sroa.5.0.copyload, i64 noundef %from.sroa.0.0.ph, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_39d8cf65064a924ccbe526d3d529c8af) #61
  %_45.0 = extractvalue { ptr, i64 } %19, 0
  %_45.1 = extractvalue { ptr, i64 } %19, 1
  %20 = load ptr, ptr %8, align 8, !invariant.load !48, !noalias !3337, !nonnull !48
  %_0.i18 = call noundef zeroext i1 %20(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_45.0, i64 noundef %_45.1) #61, !noalias !3341
  br i1 %_0.i18, label %bb65, label %bb45

bb18:                                             ; preds = %bb16
  call fastcc void @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$16escape_debug_ext17hd5e4279b87b99593E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %esc, i32 noundef %17, i24 65793) #61
  %21 = load i8, ptr %esc, align 4, !range !1085, !alias.scope !3342, !noundef !48
  %22 = icmp eq i8 %21, -128
  %_3.i.i = load i8, ptr %7, align 1, !alias.scope !3342
  %_4.i.i = load i8, ptr %6, align 2, !alias.scope !3342
  %_2.i.i = sub i8 %_3.i.i, %_4.i.i
  %23 = icmp eq i8 %_2.i.i, 1
  %24 = select i1 %22, i1 true, i1 %23
  br i1 %24, label %bb16, label %bb22

bb45:                                             ; preds = %bb19
  %25 = icmp ne ptr %chunk.sroa.6.0.copyload, null
  call void @llvm.assume(i1 %25)
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %chunk.sroa.6.0.copyload, i64 %chunk.sroa.7.0.copyload
  br label %bb50

bb50:                                             ; preds = %bb60, %bb45
  %iter3.sroa.0.0 = phi ptr [ %chunk.sroa.6.0.copyload, %bb45 ], [ %_3.i.i.i.i, %bb60 ]
  %_0.i.i = icmp eq ptr %iter3.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb53, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E.exit"

"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E.exit": ; preds = %bb50
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %b)
  %26 = load i8, ptr %iter3.sroa.0.0, align 1, !noundef !48
  store i8 %26, ptr %b, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_59)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_63)
  store ptr %b, ptr %_63, align 8
  store ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i8$GT$3fmt17h9f2d85da6bd87885E", ptr %_64.sroa.4.0._63.sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_68)
  store i64 2, ptr %_68, align 8
  store i64 0, ptr %_69.sroa.432.0._68.sroa_idx, align 8
  store i64 2, ptr %_69.sroa.5.0._68.sroa_idx, align 8
  store i64 0, ptr %_69.sroa.6.0._68.sroa_idx, align 8
  store i32 32, ptr %_69.sroa.7.0._68.sroa_idx, align 8
  store i32 8, ptr %_69.sroa.8.0._68.sroa_idx, align 4
  store i8 3, ptr %_69.sroa.9.0._68.sroa_idx, align 8
  store ptr @alloc_f3b6d8e642063abee154656dd60b1eda, ptr %_59, align 8, !alias.scope !3345, !noalias !3348
  store i64 1, ptr %9, align 8, !alias.scope !3345, !noalias !3348
  store ptr %_68, ptr %10, align 8, !alias.scope !3345, !noalias !3348
  store i64 1, ptr %11, align 8, !alias.scope !3345, !noalias !3348
  store ptr %_63, ptr %12, align 8, !alias.scope !3345, !noalias !3348
  store i64 1, ptr %13, align 8, !alias.scope !3345, !noalias !3348
  %_58 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_59) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_59)
  br i1 %_58, label %bb61, label %bb60

bb53:                                             ; preds = %bb50
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_9)
  br label %bb9

bb60:                                             ; preds = %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E.exit"
  %_3.i.i.i.i = getelementptr inbounds i8, ptr %iter3.sroa.0.0, i64 1
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_68)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_63)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %b)
  br label %bb50

bb61:                                             ; preds = %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E.exit"
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_68)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_63)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %b)
  br label %bb65

bb65:                                             ; preds = %bb63, %bb61, %bb19
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_9)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %iter)
  br label %bb66

bb22:                                             ; preds = %bb18
  %27 = extractvalue { i64, i32 } %16, 0
  %28 = call fastcc { ptr, i64 } @"_ZN4core3str6traits66_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$str$GT$5index17he468eead5c5d72f6E"(ptr noalias noundef nonnull readonly align 1 %14, i64 noundef %chunk.sroa.5.0.copyload, i64 noundef %from.sroa.0.0.ph, i64 noundef %27, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_fd8b381ba236afc99e6c0a6a52a9c174) #61
  %_29.0 = extractvalue { ptr, i64 } %28, 0
  %_29.1 = extractvalue { ptr, i64 } %28, 1
  %29 = load ptr, ptr %8, align 8, !invariant.load !48, !noalias !3352, !nonnull !48
  %_0.i25 = call noundef zeroext i1 %29(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 %_29.0, i64 noundef %_29.1) #61, !noalias !3356
  br i1 %_0.i25, label %bb63, label %bb26

bb26:                                             ; preds = %bb22
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %iter2)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %iter2, ptr noundef nonnull align 4 dereferenceable(12) %esc, i64 12, i1 false)
  br label %bb30

bb30:                                             ; preds = %bb32, %bb26
  %30 = call fastcc noundef i32 @"_ZN82_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1a3cb090af393916E"(ptr noalias noundef nonnull align 4 dereferenceable(12) %iter2) #61, !range !190
  %31 = icmp eq i32 %30, 1114112
  br i1 %31, label %bb33, label %bb32

bb33:                                             ; preds = %bb30
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %iter2)
  %_2.i.i26 = icmp ult i32 %17, 128
  br i1 %_2.i.i26, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", label %bb2.i.i

bb2.i.i:                                          ; preds = %bb33
  %_3.i.i27 = icmp ult i32 %17, 2048
  br i1 %_3.i.i27, label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", label %bb4.i.i

bb4.i.i:                                          ; preds = %bb2.i.i
  %_4.i.i28 = icmp ult i32 %17, 65536
  %..i.i = select i1 %_4.i.i28, i64 3, i64 4
  br label %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit"

"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit": ; preds = %bb4.i.i, %bb2.i.i, %bb33
  %_0.sroa.0.0.i.i = phi i64 [ 1, %bb33 ], [ %..i.i, %bb4.i.i ], [ 2, %bb2.i.i ]
  %32 = add i64 %_0.sroa.0.0.i.i, %27
  br label %bb16.outer

bb16.outer:                                       ; preds = %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit", %bb11
  %from.sroa.0.0.ph = phi i64 [ %32, %"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h5987d2cceffde078E.exit" ], [ 0, %bb11 ]
  br label %bb16

bb32:                                             ; preds = %bb30
  %_0.i31 = call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %30) #61, !noalias !3357
  br i1 %_0.i31, label %bb37, label %bb30

bb37:                                             ; preds = %bb32
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %iter2)
  br label %bb63

bb63:                                             ; preds = %bb37, %bb22
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter1)
  br label %bb65
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: none)
define dso_local void @"_ZN87_$LT$core..str..lossy..Utf8Chunks$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc1db191f2ca252d1E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noalias nocapture noundef align 8 dereferenceable(16) %self) unnamed_addr #18 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_64.1 = load i64, ptr %0, align 8, !noundef !48
  %_0.i = icmp eq i64 %_64.1, 0
  br i1 %_0.i, label %bb2, label %bb4.preheader

bb4.preheader:                                    ; preds = %start
  %_66.0 = load ptr, ptr %self, align 8, !nonnull !48, !align !63
  br label %bb4

bb2:                                              ; preds = %start
  store ptr null, ptr %_0, align 8
  br label %bb56

bb4:                                              ; preds = %bb4.backedge, %bb4.preheader
  %i.sroa.0.0 = phi i64 [ 0, %bb4.preheader ], [ %i.sroa.0.0.be, %bb4.backedge ]
  %_5 = icmp ult i64 %i.sroa.0.0, %_64.1
  br i1 %_5, label %bb5, label %bb52

bb5:                                              ; preds = %bb4
  %_0.i.i.i = getelementptr inbounds i8, ptr %_66.0, i64 %i.sroa.0.0
  %byte = load i8, ptr %_0.i.i.i, align 1, !noundef !48
  %1 = add nuw i64 %i.sroa.0.0, 1
  %_11 = icmp sgt i8 %byte, -1
  br i1 %_11, label %bb4.backedge, label %bb7

bb52:                                             ; preds = %bb44, %bb41, %bb39, %bb33, %bb35, %bb18, %bb20, %bb27, %bb25, %bb15, %bb9, %bb7, %bb4
  %i.sroa.0.1 = phi i64 [ %1, %bb7 ], [ %13, %bb41 ], [ %14, %bb44 ], [ %1, %bb35 ], [ %1, %bb39 ], [ %1, %bb33 ], [ %6, %bb27 ], [ %1, %bb18 ], [ %1, %bb20 ], [ %1, %bb25 ], [ %1, %bb15 ], [ %1, %bb9 ], [ %i.sroa.0.0, %bb4 ]
  %_0.i.i = getelementptr inbounds i8, ptr %_66.0, i64 %i.sroa.0.1
  %_10.i = sub nuw i64 %_64.1, %i.sroa.0.1
  store ptr %_0.i.i, ptr %self, align 8
  store i64 %_10.i, ptr %0, align 8
  %_0.i.i28 = getelementptr inbounds i8, ptr %_66.0, i64 %i.sroa.0.0
  %_10.i29 = sub nuw i64 %i.sroa.0.1, %i.sroa.0.0
  store ptr %_66.0, ptr %_0, align 8
  %_62.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %i.sroa.0.0, ptr %_62.sroa.4.0._0.sroa_idx, align 8
  %_62.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %_0.i.i28, ptr %_62.sroa.5.0._0.sroa_idx, align 8
  %_62.sroa.6.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_10.i29, ptr %_62.sroa.6.0._0.sroa_idx, align 8
  br label %bb56

bb7:                                              ; preds = %bb5
  %_4.i = zext i8 %byte to i64
  %2 = getelementptr inbounds [256 x i8], ptr @alloc_db51a71a1b6b25b4224d4dc5277f93e7, i64 0, i64 %_4.i
  %_2.i = load i8, ptr %2, align 1, !noundef !48
  switch i8 %_2.i, label %bb52 [
    i8 2, label %bb9
    i8 3, label %bb13
    i8 4, label %bb31
  ]

bb9:                                              ; preds = %bb7
  %_3.i.i.not.i = icmp ult i64 %1, %_64.1
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %_66.0, i64 %1
  %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i = select i1 %_3.i.i.not.i, ptr %_0.i.i.i.i.i, ptr @alloc_914b2c69d7eca30497b9feaf15ac92f1
  %_0.i31 = load i8, ptr %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i, align 1, !noundef !48
  %_14 = and i8 %_0.i31, -64
  %_13.not = icmp eq i8 %_14, -128
  br i1 %_13.not, label %bb12, label %bb52

bb13:                                             ; preds = %bb7
  %_3.i.i.not.i32 = icmp ult i64 %1, %_64.1
  %_0.i.i.i.i.i33 = getelementptr inbounds i8, ptr %_66.0, i64 %1
  %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i34 = select i1 %_3.i.i.not.i32, ptr %_0.i.i.i.i.i33, ptr @alloc_914b2c69d7eca30497b9feaf15ac92f1
  %_0.i35 = load i8, ptr %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i34, align 1, !noundef !48
  switch i8 %byte, label %bb17 [
    i8 -32, label %bb15
    i8 -19, label %bb25
  ]

bb31:                                             ; preds = %bb7
  %_3.i.i.not.i36 = icmp ult i64 %1, %_64.1
  %_0.i.i.i.i.i37 = getelementptr inbounds i8, ptr %_66.0, i64 %1
  %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i38 = select i1 %_3.i.i.not.i36, ptr %_0.i.i.i.i.i37, ptr @alloc_914b2c69d7eca30497b9feaf15ac92f1
  %_0.i39 = load i8, ptr %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i38, align 1, !noundef !48
  switch i8 %byte, label %bb35 [
    i8 -16, label %bb33
    i8 -12, label %bb39
  ]

bb12:                                             ; preds = %bb9
  %3 = add i64 %i.sroa.0.0, 2
  br label %bb4.backedge

bb4.backedge:                                     ; preds = %bb47, %bb30, %bb12, %bb5
  %i.sroa.0.0.be = phi i64 [ %1, %bb5 ], [ %15, %bb47 ], [ %9, %bb30 ], [ %3, %bb12 ]
  br label %bb4

bb17:                                             ; preds = %bb13
  %4 = add nsw i8 %byte, 31
  %or.cond2 = icmp ult i8 %4, 12
  br i1 %or.cond2, label %bb18, label %bb20

bb15:                                             ; preds = %bb13
  %5 = and i8 %_0.i35, -32
  %or.cond = icmp eq i8 %5, -96
  br i1 %or.cond, label %bb27, label %bb52

bb25:                                             ; preds = %bb13
  %or.cond1 = icmp slt i8 %_0.i35, -96
  br i1 %or.cond1, label %bb27, label %bb52

bb27:                                             ; preds = %bb18, %bb20, %bb25, %bb15
  %6 = add i64 %i.sroa.0.0, 2
  %_3.i.i.not.i40 = icmp ult i64 %6, %_64.1
  %_0.i.i.i.i.i41 = getelementptr inbounds i8, ptr %_66.0, i64 %6
  %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i42 = select i1 %_3.i.i.not.i40, ptr %_0.i.i.i.i.i41, ptr @alloc_914b2c69d7eca30497b9feaf15ac92f1
  %_0.i43 = load i8, ptr %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i42, align 1, !noundef !48
  %_32 = and i8 %_0.i43, -64
  %_31.not = icmp eq i8 %_32, -128
  br i1 %_31.not, label %bb30, label %bb52

bb20:                                             ; preds = %bb17
  %7 = and i8 %byte, -2
  %or.cond3 = icmp eq i8 %7, -18
  %8 = icmp slt i8 %_0.i35, -64
  %or.cond5 = and i1 %or.cond3, %8
  br i1 %or.cond5, label %bb27, label %bb52

bb18:                                             ; preds = %bb17
  %or.cond6 = icmp slt i8 %_0.i35, -64
  br i1 %or.cond6, label %bb27, label %bb52

bb30:                                             ; preds = %bb27
  %9 = add i64 %i.sroa.0.0, 3
  br label %bb4.backedge

bb35:                                             ; preds = %bb31
  %10 = add nsw i8 %byte, 15
  %or.cond9 = icmp ult i8 %10, 3
  %11 = icmp slt i8 %_0.i39, -64
  %or.cond11 = and i1 %or.cond9, %11
  br i1 %or.cond11, label %bb41, label %bb52

bb33:                                             ; preds = %bb31
  %12 = add i8 %_0.i39, 112
  %or.cond7 = icmp ult i8 %12, 48
  br i1 %or.cond7, label %bb41, label %bb52

bb39:                                             ; preds = %bb31
  %or.cond8 = icmp slt i8 %_0.i39, -112
  br i1 %or.cond8, label %bb41, label %bb52

bb41:                                             ; preds = %bb39, %bb33, %bb35
  %13 = add i64 %i.sroa.0.0, 2
  %_3.i.i.not.i44 = icmp ult i64 %13, %_64.1
  %_0.i.i.i.i.i45 = getelementptr inbounds i8, ptr %_66.0, i64 %13
  %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i46 = select i1 %_3.i.i.not.i44, ptr %_0.i.i.i.i.i45, ptr @alloc_914b2c69d7eca30497b9feaf15ac92f1
  %_0.i47 = load i8, ptr %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i46, align 1, !noundef !48
  %_46 = and i8 %_0.i47, -64
  %_45.not = icmp eq i8 %_46, -128
  br i1 %_45.not, label %bb44, label %bb52

bb44:                                             ; preds = %bb41
  %14 = add i64 %i.sroa.0.0, 3
  %_3.i.i.not.i48 = icmp ult i64 %14, %_64.1
  %_0.i.i.i.i.i49 = getelementptr inbounds i8, ptr %_66.0, i64 %14
  %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i50 = select i1 %_3.i.i.not.i48, ptr %_0.i.i.i.i.i49, ptr @alloc_914b2c69d7eca30497b9feaf15ac92f1
  %_0.i51 = load i8, ptr %alloc_914b2c69d7eca30497b9feaf15ac92f1..i.i50, align 1, !noundef !48
  %_50 = and i8 %_0.i51, -64
  %_49.not = icmp eq i8 %_50, -128
  br i1 %_49.not, label %bb47, label %bb52

bb47:                                             ; preds = %bb44
  %15 = add i64 %i.sroa.0.0, 4
  br label %bb4.backedge

bb56:                                             ; preds = %bb52, %bb2
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i8$GT$3fmt17h9f2d85da6bd87885E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h0d7f5c0646fbc639E(ptr noalias nonnull readonly align 1 poison, i8 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..str..lossy..Utf8Chunks$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ba0dc11f3d7746eE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_10 = alloca [16 x i8], align 8
  %_5 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_5)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3360)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3363)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3365)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3368, !noalias !3369, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3368, !noalias !3369, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3372, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_54fcefc0f205062961982aff01a50164, i64 noundef 10) #61, !noalias !3373
  store ptr %f, ptr %_5, align 8, !alias.scope !3360, !noalias !3374
  %4 = getelementptr inbounds i8, ptr %_5, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3360, !noalias !3374
  %6 = getelementptr inbounds i8, ptr %_5, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3360, !noalias !3374
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_10)
  %_2.0.i = load ptr, ptr %self, align 8, !alias.scope !3375, !nonnull !48, !align !63, !noundef !48
  %7 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.1.i = load i64, ptr %7, align 8, !alias.scope !3375, !noundef !48
  store ptr %_2.0.i, ptr %_10, align 8
  %8 = getelementptr inbounds i8, ptr %_10, i64 8
  store i64 %_2.1.i, ptr %8, align 8
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_5, ptr noalias noundef nonnull readonly align 1 @alloc_2d1abda73e6150f56d5ce7d36aeb59ff, i64 noundef 6, ptr noundef nonnull align 1 %_10, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.d) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_5) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_10)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_5)
  ret i1 %_0
}

; Function Attrs: minsize noreturn nounwind optsize
define dso_local void @_ZN4core3str19slice_error_fail_ct17h54476131b4a60fa3E(ptr noalias nocapture noundef nonnull readonly align 1 %_1.0, i64 noundef %_1.1, i64 noundef %_2, i64 noundef %_3, ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #29 {
start:
  %_5 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  store ptr @alloc_6f6b93d64245991efc4495caba1163c1, ptr %_5, align 8, !alias.scope !3378, !noalias !3381
  %1 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3378, !noalias !3381
  %2 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3378, !noalias !3381
  %3 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3378, !noalias !3381
  %4 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3378, !noalias !3381
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core3str21_$LT$impl$u20$str$GT$22split_at_mut_unchecked17h61e7a31206325fe0E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([32 x i8]) align 8 dereferenceable(32) %_0, ptr noalias noundef nonnull align 1 %self.0, i64 noundef %self.1, i64 noundef %mid) unnamed_addr #16 {
start:
  %_0.i = getelementptr inbounds i8, ptr %self.0, i64 %mid
  %_11 = sub i64 %self.1, %mid
  store ptr %self.0, ptr %_0, align 8
  %0 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %mid, ptr %0, align 8
  %1 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr %_0.i, ptr %1, align 8
  %2 = getelementptr inbounds i8, ptr %_0, i64 24
  store i64 %_11, ptr %2, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core3str21_$LT$impl$u20$str$GT$12encode_utf1617h757ec7a37ad460e9E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #16 {
start:
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  store ptr %self.0, ptr %_0, align 8
  %0 = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.i.i.i.i, ptr %0, align 8
  %1 = getelementptr inbounds i8, ptr %_0, i64 16
  store i16 0, ptr %1, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3str21_$LT$impl$u20$str$GT$12escape_debug17h3808dc71025e9253E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([80 x i8]) align 8 dereferenceable(80) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #2 {
start:
  %_2.sroa.5.i.i = alloca [23 x i8], align 1
  %_6 = alloca [12 x i8], align 4
  %chars = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %chars)
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  store ptr %self.0, ptr %chars, align 8
  %0 = getelementptr inbounds i8, ptr %chars, i64 8
  store ptr %_0.i.i.i.i, ptr %0, align 8
  %_7 = call fastcc noundef i32 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4074261e84890f90E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %chars) #61, !range !190
  %1 = icmp eq i32 %_7, 1114112
  br i1 %1, label %bb2.i, label %bb3.i

bb2.i:                                            ; preds = %start
  store i8 -127, ptr %_6, align 4, !alias.scope !3383
  br label %"_ZN4core6option15Option$LT$T$GT$3map17hbb791a3209453931E.exit"

bb3.i:                                            ; preds = %start
  call fastcc void @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$16escape_debug_ext17hd5e4279b87b99593E"(ptr noalias nocapture noundef nonnull sret([12 x i8]) align 4 dereferenceable(12) %_6, i32 noundef %_7, i24 65793) #61
  br label %"_ZN4core6option15Option$LT$T$GT$3map17hbb791a3209453931E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17hbb791a3209453931E.exit": ; preds = %bb3.i, %bb2.i
  %_2.sroa.5.24.sroa_idx.i.i = getelementptr inbounds i8, ptr %_2.sroa.5.i.i, i64 11
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(12) %_2.sroa.5.24.sroa_idx.i.i, ptr noundef nonnull align 4 dereferenceable(12) %_6, i64 12, i1 false), !alias.scope !3386
  %_10.0 = load ptr, ptr %chars, align 8, !nonnull !48, !noundef !48
  %_10.1 = load ptr, ptr %0, align 8, !noundef !48
  store ptr %_10.0, ptr %_0, align 8
  %_3.sroa.0.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_10.1, ptr %_3.sroa.0.sroa.4.0._0.sroa_idx, align 8
  %_3.sroa.0.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 -127, ptr %_3.sroa.0.sroa.5.0._0.sroa_idx, align 8
  %_3.sroa.0.sroa.7.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 28
  store i8 -127, ptr %_3.sroa.0.sroa.7.0._0.sroa_idx, align 4
  %_3.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 40
  store i8 -127, ptr %_3.sroa.4.0._0.sroa_idx, align 8
  %_3.sroa.6.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 52
  store i8 -127, ptr %_3.sroa.6.0._0.sroa_idx, align 4
  %_3.sroa.7.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 53
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(23) %_3.sroa.7.0._0.sroa_idx, ptr noundef nonnull align 1 dereferenceable(23) %_2.sroa.5.i.i, i64 23, i1 false)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %chars)
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core3str21_$LT$impl$u20$str$GT$14escape_default17h779498674ca3e712E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([40 x i8]) align 8 dereferenceable(40) %_0, ptr noalias noundef nonnull readonly align 1 %self.0, i64 noundef %self.1) unnamed_addr #16 {
start:
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %self.0, i64 %self.1
  store ptr %self.0, ptr %_0, align 8
  %_2.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store ptr %_0.i.i.i.i, ptr %_2.sroa.4.0._0.sroa_idx, align 8
  %_2.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 16
  store i8 -128, ptr %_2.sroa.5.0._0.sroa_idx, align 8
  %_2.sroa.61.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 28
  store i8 -128, ptr %_2.sroa.61.0._0.sroa_idx, align 4
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd1819060fc9d332E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i = load i32, ptr %0, align 4, !alias.scope !3390, !noundef !48
  %_2.i = and i32 %_3.i, 1
  %_0.i.not.not = icmp eq i32 %_2.i, 0
  %. = zext nneg i32 %_2.i to i64
  %alloc_88439313272f114aafb8d5d45088d925. = select i1 %_0.i.not.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_88439313272f114aafb8d5d45088d925
  %_8 = load i64, ptr %self, align 8, !noundef !48
  %_7.not = icmp eq i64 %_8, 0
  %1 = getelementptr inbounds i8, ptr %self, i64 8
  %_13 = load i32, ptr %1, align 8, !noundef !48
  br i1 %_7.not, label %bb7, label %bb5

bb7:                                              ; preds = %start
  %_12 = icmp ugt i32 %_13, 999999
  br i1 %_12, label %bb8, label %bb10

bb5:                                              ; preds = %start
  %2 = tail call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal17hb4e64abd33dd3c5cE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i64 noundef %_8, i32 noundef %_13, i32 noundef 100000000, ptr noalias noundef nonnull readonly align 1 %alloc_88439313272f114aafb8d5d45088d925., i64 noundef %., ptr noalias noundef nonnull readonly align 1 @alloc_d6367663d649a4d41011b0328bb6ee95, i64 noundef 1) #61
  br label %bb17

bb10:                                             ; preds = %bb7
  %_19 = icmp ugt i32 %_13, 999
  br i1 %_19, label %bb11, label %bb13

bb8:                                              ; preds = %bb7
  %_15 = udiv i32 %_13, 1000000
  %_14 = zext nneg i32 %_15 to i64
  %3 = mul i32 %_15, 1000000
  %_16.decomposed = sub i32 %_13, %3
  %4 = tail call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal17hb4e64abd33dd3c5cE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i64 noundef %_14, i32 noundef %_16.decomposed, i32 noundef 100000, ptr noalias noundef nonnull readonly align 1 %alloc_88439313272f114aafb8d5d45088d925., i64 noundef %., ptr noalias noundef nonnull readonly align 1 @alloc_a816f1d4ea82b02f1e1b9c13378d8090, i64 noundef 2) #61
  br label %bb17

bb13:                                             ; preds = %bb10
  %_25 = zext nneg i32 %_13 to i64
  %5 = tail call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal17hb4e64abd33dd3c5cE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i64 noundef %_25, i32 noundef 0, i32 noundef 1, ptr noalias noundef nonnull readonly align 1 %alloc_88439313272f114aafb8d5d45088d925., i64 noundef %., ptr noalias noundef nonnull readonly align 1 @alloc_b4ab03ba508f55e03e45f94002e84dd5, i64 noundef 2) #61
  br label %bb17

bb11:                                             ; preds = %bb10
  %_21 = udiv i32 %_13, 1000
  %_20 = zext nneg i32 %_21 to i64
  %6 = mul i32 %_21, 1000
  %_22.decomposed = sub i32 %_13, %6
  %7 = tail call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal17hb4e64abd33dd3c5cE"(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i64 noundef %_20, i32 noundef %_22.decomposed, i32 noundef 100, ptr noalias noundef nonnull readonly align 1 %alloc_88439313272f114aafb8d5d45088d925., i64 noundef %., ptr noalias noundef nonnull readonly align 1 @alloc_06914053d5ce0795e0ab1d3a851a5703, i64 noundef 3) #61
  br label %bb17

bb17:                                             ; preds = %bb11, %bb13, %bb8, %bb5
  %_0.sroa.0.0.in = phi i1 [ %2, %bb5 ], [ %4, %bb8 ], [ %7, %bb11 ], [ %5, %bb13 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal17hb4e64abd33dd3c5cE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f, i64 noundef %integer_part, i32 noundef %0, i32 noundef %1, ptr noalias noundef nonnull readonly align 1 %2, i64 noundef %3, ptr noalias noundef nonnull readonly align 1 %4, i64 noundef %5) unnamed_addr #2 {
start:
  %emit_without_padding = alloca [48 x i8], align 8
  %end = alloca [8 x i8], align 8
  %integer_part1 = alloca [16 x i8], align 8
  %pos = alloca [8 x i8], align 8
  %buf = alloca [9 x i8], align 1
  %postfix = alloca [16 x i8], align 8
  %prefix = alloca [16 x i8], align 8
  store ptr %2, ptr %prefix, align 8
  %6 = getelementptr inbounds i8, ptr %prefix, i64 8
  store i64 %3, ptr %6, align 8
  store ptr %4, ptr %postfix, align 8
  %7 = getelementptr inbounds i8, ptr %postfix, i64 8
  store i64 %5, ptr %7, align 8
  call void @llvm.lifetime.start.p0(i64 9, ptr nonnull %buf)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(9) %buf, i8 48, i64 9, i1 false)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %pos)
  %8 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %8, align 8, !range !62
  %9 = getelementptr inbounds i8, ptr %f, i64 24
  %_0.1.i = load i64, ptr %9, align 8
  %switch.i = icmp eq i64 %_0.0.i, 0
  %default..i = select i1 %switch.i, i64 9, i64 %_0.1.i
  br label %bb1

bb1:                                              ; preds = %bb7, %start
  %storemerge = phi i64 [ 0, %start ], [ %42, %bb7 ]
  %divisor.sroa.0.0 = phi i32 [ %1, %start ], [ %41, %bb7 ]
  %fractional_part.sroa.0.0 = phi i32 [ %0, %start ], [ %.decomposed, %bb7 ]
  %_9.not = icmp eq i32 %fractional_part.sroa.0.0, 0
  br i1 %_9.not, label %bb30.critedge, label %bb2

bb2:                                              ; preds = %bb1
  %exitcond.not = icmp eq i64 %storemerge, %default..i
  br i1 %exitcond.not, label %bb11, label %bb5

bb11:                                             ; preds = %bb2
  store i64 %default..i, ptr %pos, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %integer_part1)
  %_30 = mul nuw nsw i32 %divisor.sroa.0.0, 5
  %_28.not = icmp ult i32 %fractional_part.sroa.0.0, %_30
  br i1 %_28.not, label %bb30, label %bb15

bb5:                                              ; preds = %bb2
  %_20 = icmp eq i32 %divisor.sroa.0.0, 0
  br i1 %_20, label %panic5, label %bb6

bb30.critedge:                                    ; preds = %bb1
  store i64 %storemerge, ptr %pos, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %integer_part1)
  br label %bb30

bb30:                                             ; preds = %bb30.critedge, %bb11
  %storemerge70 = phi i64 [ %storemerge, %bb30.critedge ], [ %default..i, %bb11 ]
  %10 = getelementptr inbounds i8, ptr %integer_part1, i64 8
  store i64 %integer_part, ptr %10, align 8
  store i64 1, ptr %integer_part1, align 8
  br label %bb31

bb31:                                             ; preds = %bb26, %bb27, %bb30
  %storemerge69 = phi i64 [ %default..i, %bb27 ], [ %default..i, %bb26 ], [ %storemerge70, %bb30 ]
  %_0.sroa.0.0.sroa.speculated.i.i.i.i.i = tail call i64 @llvm.umin.i64(i64 %_0.1.i, i64 9)
  %default..i38 = select i1 %switch.i, i64 %storemerge69, i64 %_0.sroa.0.0.sroa.speculated.i.i.i.i.i
  store i64 %default..i38, ptr %end, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %emit_without_padding)
  store ptr %integer_part1, ptr %emit_without_padding, align 8
  %11 = getelementptr inbounds i8, ptr %emit_without_padding, i64 8
  store ptr %prefix, ptr %11, align 8
  %12 = getelementptr inbounds i8, ptr %emit_without_padding, i64 16
  store ptr %end, ptr %12, align 8
  %13 = getelementptr inbounds i8, ptr %emit_without_padding, i64 24
  store ptr %buf, ptr %13, align 8
  %14 = getelementptr inbounds i8, ptr %emit_without_padding, i64 32
  store ptr %pos, ptr %14, align 8
  %15 = getelementptr inbounds i8, ptr %emit_without_padding, i64 40
  store ptr %postfix, ptr %15, align 8
  %_0.0.i39 = load i64, ptr %f, align 8, !range !62, !alias.scope !3393, !noundef !48
  %16 = getelementptr inbounds i8, ptr %f, i64 8
  %_0.1.i40 = load i64, ptr %16, align 8, !alias.scope !3393
  %switch.not.not = icmp eq i64 %_0.0.i39, 0
  br i1 %switch.not.not, label %bb38, label %bb37

bb15:                                             ; preds = %bb18, %bb11
  %carry.sroa.0.0.off0 = phi i1 [ %_37, %bb18 ], [ true, %bb11 ]
  %rev_pos.sroa.0.0 = phi i64 [ %35, %bb18 ], [ %default..i, %bb11 ]
  %_35 = icmp ne i64 %rev_pos.sroa.0.0, 0
  %or.cond = and i1 %carry.sroa.0.0.off0, %_35
  br i1 %or.cond, label %bb18, label %bb25

bb25:                                             ; preds = %bb15
  br i1 %carry.sroa.0.0.off0, label %bb26, label %bb27

bb27:                                             ; preds = %bb25
  %17 = getelementptr inbounds i8, ptr %integer_part1, i64 8
  store i64 %integer_part, ptr %17, align 8
  store i64 1, ptr %integer_part1, align 8
  br label %bb31

bb26:                                             ; preds = %bb25
  %18 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %integer_part, i64 1)
  %_5.1.i = extractvalue { i64, i1 } %18, 1
  %not._5.1.i = xor i1 %_5.1.i, true
  %..i = zext i1 %not._5.1.i to i64
  %_5.0.i = extractvalue { i64, i1 } %18, 0
  store i64 %..i, ptr %integer_part1, align 8
  %19 = getelementptr inbounds i8, ptr %integer_part1, i64 8
  store i64 %_5.0.i, ptr %19, align 8
  br label %bb31

bb38:                                             ; preds = %bb31
  %20 = call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he1e41f1008a3ad8bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %emit_without_padding, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb69

bb37:                                             ; preds = %bb31
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %4, i64 %5
  %_66 = call fastcc noundef i64 @"_ZN81_$LT$core..str..iter..Chars$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h524453593279f8b9E"(ptr noundef nonnull %4, ptr noundef nonnull %_0.i.i.i.i) #61
  %21 = add i64 %_66, %3
  %_68 = load i64, ptr %integer_part1, align 8, !range !62, !noundef !48
  %trunc.not.not = icmp eq i64 %_68, 0
  br i1 %trunc.not.not, label %bb48, label %bb43

bb69:                                             ; preds = %bb64, %bb54, %bb38
  %_0.sroa.0.0.in = phi i1 [ %20, %bb38 ], [ %33, %bb54 ], [ %34, %bb64 ]
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %emit_without_padding)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %integer_part1)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %pos)
  call void @llvm.lifetime.end.p0(i64 9, ptr nonnull %buf)
  br label %bb71

bb43:                                             ; preds = %bb37
  %22 = getelementptr inbounds i8, ptr %integer_part1, i64 8
  %integer_part2 = load i64, ptr %22, align 8, !noundef !48
  %23 = call fastcc { i32, i32 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$14checked_ilog1017hd4ad917bf07db157E"(i64 noundef %integer_part2) #61
  %24 = extractvalue { i32, i32 } %23, 0
  %switch32 = icmp eq i32 %24, 1
  %25 = extractvalue { i32, i32 } %23, 1
  %_74 = zext i32 %25 to i64
  %_73 = add nuw nsw i64 %_74, 1
  %actual_w.sroa.0.0.v = select i1 %switch32, i64 %_73, i64 1
  %actual_w.sroa.0.0 = add i64 %actual_w.sroa.0.0.v, %21
  br label %bb49

bb48:                                             ; preds = %bb37
  %26 = add i64 %21, 20
  br label %bb49

bb49:                                             ; preds = %bb48, %bb43
  %actual_w.sroa.0.1 = phi i64 [ %26, %bb48 ], [ %actual_w.sroa.0.0, %bb43 ]
  %27 = load i64, ptr %end, align 8, !noundef !48
  %_75.not = icmp eq i64 %27, 0
  %_79 = load i64, ptr %pos, align 8
  %default..i44 = select i1 %switch.i, i64 %_79, i64 %_0.1.i
  %_80 = add i64 %actual_w.sroa.0.1, 1
  %28 = add i64 %_80, %default..i44
  %actual_w.sroa.0.2 = select i1 %_75.not, i64 %actual_w.sroa.0.1, i64 %28
  %_81.not = icmp ugt i64 %_0.1.i40, %actual_w.sroa.0.2
  br i1 %_81.not, label %bb56, label %bb54

bb56:                                             ; preds = %bb49
  %_87 = sub i64 %_0.1.i40, %actual_w.sroa.0.2
  %29 = call fastcc { i64, i32 } @_ZN4core3fmt9Formatter7padding17h3199a7915f33abd3E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, i64 noundef %_87, i8 noundef 0) #61
  %30 = extractvalue { i64, i32 } %29, 0
  %31 = extractvalue { i64, i32 } %29, 1
  %32 = icmp eq i32 %31, 1114112
  br i1 %32, label %bb70, label %bb59

bb54:                                             ; preds = %bb49
  %33 = call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he1e41f1008a3ad8bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %emit_without_padding, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb69

bb59:                                             ; preds = %bb56
  %_92 = call fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he1e41f1008a3ad8bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(48) %emit_without_padding, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br i1 %_92, label %bb70, label %bb64

bb64:                                             ; preds = %bb59
  %34 = call fastcc noundef zeroext i1 @_ZN4core3fmt11PostPadding5write17ha2e45b2602c45980E(i64 noundef %30, i32 noundef %31, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %bb69

bb70:                                             ; preds = %bb59, %bb56
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %emit_without_padding)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %integer_part1)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %pos)
  call void @llvm.lifetime.end.p0(i64 9, ptr nonnull %buf)
  br label %bb71

bb71:                                             ; preds = %bb70, %bb69
  %_0.sroa.0.3.off0 = phi i1 [ %_0.sroa.0.0.in, %bb69 ], [ true, %bb70 ]
  ret i1 %_0.sroa.0.3.off0

bb18:                                             ; preds = %bb15
  %35 = add nsw i64 %rev_pos.sroa.0.0, -1
  %36 = getelementptr inbounds [9 x i8], ptr %buf, i64 0, i64 %35
  %_38 = load i8, ptr %36, align 1, !noundef !48
  %_37 = icmp ugt i8 %_38, 56
  %37 = add nuw nsw i8 %_38, 1
  %storemerge29 = select i1 %_37, i8 48, i8 %37
  store i8 %storemerge29, ptr %36, align 1
  br label %bb15

bb6:                                              ; preds = %bb5
  %exitcond71.not = icmp eq i64 %storemerge, 9
  br i1 %exitcond71.not, label %panic6, label %bb7

panic5:                                           ; preds = %bb5
  tail call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_108757326c49c3fbbd03efd10dffdf94) #62
  unreachable

bb7:                                              ; preds = %bb6
  %fractional_part.sroa.0.0.frozen = freeze i32 %fractional_part.sroa.0.0
  %divisor.sroa.0.0.frozen = freeze i32 %divisor.sroa.0.0
  %_17 = udiv i32 %fractional_part.sroa.0.0.frozen, %divisor.sroa.0.0.frozen
  %_16 = trunc i32 %_17 to i8
  %38 = getelementptr inbounds [9 x i8], ptr %buf, i64 0, i64 %storemerge
  %39 = add i8 %_16, 48
  store i8 %39, ptr %38, align 1
  %40 = mul i32 %_17, %divisor.sroa.0.0.frozen
  %.decomposed = sub i32 %fractional_part.sroa.0.0.frozen, %40
  %41 = udiv i32 %divisor.sroa.0.0, 10
  %42 = add nuw nsw i64 %storemerge, 1
  br label %bb1

panic6:                                           ; preds = %bb6
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 9, i64 noundef 9, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a3a5ee3c1a00a059cbcc33f58829b0f8) #62
  unreachable
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN57_$LT$core..time..Duration$u20$as$u20$core..fmt..Debug$GT$3fmt11fmt_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he1e41f1008a3ad8bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %_1, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %_55 = alloca [16 x i8], align 8
  %_51 = alloca [48 x i8], align 8
  %_47 = alloca [56 x i8], align 8
  %_40 = alloca [32 x i8], align 8
  %_36 = alloca [48 x i8], align 8
  %s = alloca [16 x i8], align 8
  %_22 = alloca [16 x i8], align 8
  %_18 = alloca [48 x i8], align 8
  %_11 = alloca [32 x i8], align 8
  %_7 = alloca [48 x i8], align 8
  %integer_part = alloca [8 x i8], align 8
  %_57 = load ptr, ptr %_1, align 8, !nonnull !48, !align !64, !noundef !48
  %_3 = load i64, ptr %_57, align 8, !range !62, !noundef !48
  %trunc.not.not = icmp eq i64 %_3, 0
  br i1 %trunc.not.not, label %bb11, label %bb1

bb1:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %integer_part)
  %0 = getelementptr inbounds i8, ptr %_57, i64 8
  %1 = load i64, ptr %0, align 8, !noundef !48
  store i64 %1, ptr %integer_part, align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_7)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_11)
  %2 = getelementptr inbounds i8, ptr %_1, i64 8
  %_58 = load ptr, ptr %2, align 8, !nonnull !48, !align !64, !noundef !48
  store ptr %_58, ptr %_11, align 8
  %_12.sroa.4.0._11.sroa_idx = getelementptr inbounds i8, ptr %_11, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_12.sroa.4.0._11.sroa_idx, align 8
  %3 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_11, i64 0, i64 1
  store ptr %integer_part, ptr %3, align 8
  %_13.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_11, i64 0, i64 1, i32 0, i32 1
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h7adc68ca42850b7cE", ptr %_13.sroa.4.0..sroa_idx, align 8
  store ptr @alloc_571fbcf511d04f273cbd20c24b11fbb6, ptr %_7, align 8, !alias.scope !3396, !noalias !3399
  %4 = getelementptr inbounds i8, ptr %_7, i64 8
  store i64 2, ptr %4, align 8, !alias.scope !3396, !noalias !3399
  %5 = getelementptr inbounds i8, ptr %_7, i64 32
  store ptr null, ptr %5, align 8, !alias.scope !3396, !noalias !3399
  %6 = getelementptr inbounds i8, ptr %_7, i64 16
  store ptr %_11, ptr %6, align 8, !alias.scope !3396, !noalias !3399
  %7 = getelementptr inbounds i8, ptr %_7, i64 24
  store i64 2, ptr %7, align 8, !alias.scope !3396, !noalias !3399
  %_6 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_7) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_7)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_11)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %integer_part)
  br i1 %_6, label %bb39, label %bb19

bb11:                                             ; preds = %start
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_18)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_22)
  %8 = getelementptr inbounds i8, ptr %_1, i64 8
  %_59 = load ptr, ptr %8, align 8, !nonnull !48, !align !64, !noundef !48
  store ptr %_59, ptr %_22, align 8
  %_23.sroa.4.0._22.sroa_idx = getelementptr inbounds i8, ptr %_22, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_23.sroa.4.0._22.sroa_idx, align 8
  store ptr @alloc_62a564bbac9f412f0dc069a53e46f4d8, ptr %_18, align 8, !alias.scope !3402, !noalias !3405
  %9 = getelementptr inbounds i8, ptr %_18, i64 8
  store i64 2, ptr %9, align 8, !alias.scope !3402, !noalias !3405
  %10 = getelementptr inbounds i8, ptr %_18, i64 32
  store ptr null, ptr %10, align 8, !alias.scope !3402, !noalias !3405
  %11 = getelementptr inbounds i8, ptr %_18, i64 16
  store ptr %_22, ptr %11, align 8, !alias.scope !3402, !noalias !3405
  %12 = getelementptr inbounds i8, ptr %_18, i64 24
  store i64 1, ptr %12, align 8, !alias.scope !3402, !noalias !3405
  %_17 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_18) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_18)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_22)
  br i1 %_17, label %bb39, label %bb19

bb19:                                             ; preds = %bb11, %bb1
  %13 = getelementptr inbounds i8, ptr %_1, i64 16
  %_60 = load ptr, ptr %13, align 8, !nonnull !48, !align !64, !noundef !48
  %_26 = load i64, ptr %_60, align 8, !noundef !48
  %_25.not = icmp eq i64 %_26, 0
  br i1 %_25.not, label %bb35, label %bb20

bb39:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE.exit", %bb35, %bb11, %bb1
  %_0.sroa.0.0.off0 = phi i1 [ %19, %bb35 ], [ true, %bb1 ], [ true, %bb11 ], [ true, %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE.exit" ]
  ret i1 %_0.sroa.0.0.off0

bb35:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE.exit", %bb19
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_51)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_55)
  %14 = getelementptr inbounds i8, ptr %_1, i64 40
  %_63 = load ptr, ptr %14, align 8, !nonnull !48, !align !64, !noundef !48
  store ptr %_63, ptr %_55, align 8
  %_56.sroa.4.0._55.sroa_idx = getelementptr inbounds i8, ptr %_55, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_56.sroa.4.0._55.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_51, align 8, !alias.scope !3408, !noalias !3411
  %15 = getelementptr inbounds i8, ptr %_51, i64 8
  store i64 1, ptr %15, align 8, !alias.scope !3408, !noalias !3411
  %16 = getelementptr inbounds i8, ptr %_51, i64 32
  store ptr null, ptr %16, align 8, !alias.scope !3408, !noalias !3411
  %17 = getelementptr inbounds i8, ptr %_51, i64 16
  store ptr %_55, ptr %17, align 8, !alias.scope !3408, !noalias !3411
  %18 = getelementptr inbounds i8, ptr %_51, i64 24
  store i64 1, ptr %18, align 8, !alias.scope !3408, !noalias !3411
  %19 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_51) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_51)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_55)
  br label %bb39

bb20:                                             ; preds = %bb19
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %s)
  %_7.i.i.i = icmp ugt i64 %_26, 9
  br i1 %_7.i.i.i, label %bb3.i.i.i, label %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE.exit"

bb3.i.i.i:                                        ; preds = %bb20
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %_26, i64 noundef 9, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_c300cbaa7d8ddd3c6648ffe1aa9f94d8) #62, !noalias !3414
  unreachable

"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE.exit": ; preds = %bb20
  %20 = getelementptr inbounds i8, ptr %_1, i64 24
  %_61 = load ptr, ptr %20, align 8, !nonnull !48, !align !63, !noundef !48
  store ptr %_61, ptr %s, align 8
  %21 = getelementptr inbounds i8, ptr %s, i64 8
  store i64 %_26, ptr %21, align 8
  %22 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %22, align 8, !range !62, !alias.scope !3421, !noundef !48
  %23 = getelementptr inbounds i8, ptr %f, i64 24
  %_0.1.i = load i64, ptr %23, align 8, !alias.scope !3421
  %24 = getelementptr inbounds i8, ptr %_1, i64 32
  %_62 = load ptr, ptr %24, align 8, !nonnull !48, !align !64, !noundef !48
  %_33 = load i64, ptr %_62, align 8, !noundef !48
  %switch.i = icmp eq i64 %_0.0.i, 0
  %default..i = select i1 %switch.i, i64 %_33, i64 %_0.1.i
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_36)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_40)
  store ptr %s, ptr %_40, align 8
  %_41.sroa.4.0._40.sroa_idx = getelementptr inbounds i8, ptr %_40, i64 8
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hacd858046ab5fd00E", ptr %_41.sroa.4.0._40.sroa_idx, align 8
  %25 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_40, i64 0, i64 1
  store i64 %default..i, ptr %25, align 8
  %_43.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_40, i64 0, i64 1, i32 0, i32 1
  store ptr null, ptr %_43.sroa.4.0..sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_47)
  store i64 2, ptr %_47, align 8
  %_48.sroa.48.0._47.sroa_idx = getelementptr inbounds i8, ptr %_47, i64 16
  store i64 1, ptr %_48.sroa.48.0._47.sroa_idx, align 8
  %_48.sroa.5.0._47.sroa_idx = getelementptr inbounds i8, ptr %_47, i64 24
  store i64 1, ptr %_48.sroa.5.0._47.sroa_idx, align 8
  %_48.sroa.6.0._47.sroa_idx = getelementptr inbounds i8, ptr %_47, i64 32
  store i64 0, ptr %_48.sroa.6.0._47.sroa_idx, align 8
  %_48.sroa.7.0._47.sroa_idx = getelementptr inbounds i8, ptr %_47, i64 40
  store i32 48, ptr %_48.sroa.7.0._47.sroa_idx, align 8
  %_48.sroa.8.0._47.sroa_idx = getelementptr inbounds i8, ptr %_47, i64 44
  store i32 0, ptr %_48.sroa.8.0._47.sroa_idx, align 4
  %_48.sroa.9.0._47.sroa_idx = getelementptr inbounds i8, ptr %_47, i64 48
  store i8 0, ptr %_48.sroa.9.0._47.sroa_idx, align 8
  store ptr @alloc_4a9496f62a8e8df8cc2e6d37900e803f, ptr %_36, align 8, !alias.scope !3424, !noalias !3427
  %26 = getelementptr inbounds i8, ptr %_36, i64 8
  store i64 1, ptr %26, align 8, !alias.scope !3424, !noalias !3427
  %27 = getelementptr inbounds i8, ptr %_36, i64 32
  store ptr %_47, ptr %27, align 8, !alias.scope !3424, !noalias !3427
  %28 = getelementptr inbounds i8, ptr %_36, i64 40
  store i64 1, ptr %28, align 8, !alias.scope !3424, !noalias !3427
  %29 = getelementptr inbounds i8, ptr %_36, i64 16
  store ptr %_40, ptr %29, align 8, !alias.scope !3424, !noalias !3427
  %30 = getelementptr inbounds i8, ptr %_36, i64 24
  store i64 2, ptr %30, align 8, !alias.scope !3424, !noalias !3427
  %_35 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_36) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_36)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_47)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_40)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %s)
  br i1 %_35, label %bb39, label %bb35
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc { i32, i32 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$14checked_ilog1017hd4ad917bf07db157E"(i64 noundef %self) unnamed_addr #5 {
start:
  %0 = icmp eq i64 %self, 0
  br i1 %0, label %bb5, label %bb2

bb2:                                              ; preds = %start
  %_0.i = tail call fastcc noundef i32 @_ZN4core3num9int_log103u6417he706a3a9dc8bc53bE(i64 noundef %self) #61
  br label %bb5

bb5:                                              ; preds = %bb2, %start
  %_0.sroa.3.0 = phi i32 [ %_0.i, %bb2 ], [ undef, %start ]
  %_0.sroa.0.0 = phi i32 [ 1, %bb2 ], [ 0, %start ]
  %1 = insertvalue { i32, i32 } poison, i32 %_0.sroa.0.0, 0
  %2 = insertvalue { i32, i32 } %1, i32 %_0.sroa.3.0, 1
  ret { i32, i32 } %2
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN4core3num9int_log103u6417he706a3a9dc8bc53bE(i64 noundef %0) unnamed_addr #5 {
start:
  %_3 = icmp ugt i64 %0, 9999999999
  %1 = udiv i64 %0, 10000000000
  %log.sroa.0.0 = select i1 %_3, i32 10, i32 0
  %val.sroa.0.0 = select i1 %_3, i64 %1, i64 %0
  %_5 = icmp ugt i64 %val.sroa.0.0, 99999
  br i1 %_5, label %bb4, label %bb6

bb4:                                              ; preds = %start
  %2 = udiv i64 %val.sroa.0.0, 100000
  %3 = or disjoint i32 %log.sroa.0.0, 5
  br label %bb6

bb6:                                              ; preds = %bb4, %start
  %log.sroa.0.1 = phi i32 [ %3, %bb4 ], [ %log.sroa.0.0, %start ]
  %val.sroa.0.1 = phi i64 [ %2, %bb4 ], [ %val.sroa.0.0, %start ]
  %_9 = trunc i64 %val.sroa.0.1 to i32
  %_8 = tail call fastcc noundef i32 @_ZN4core3num9int_log1011less_than_517hd39b129949fdc5daE(i32 noundef %_9) #61, !range !3431
  %_0 = add nuw nsw i32 %_8, %log.sroa.0.1
  ret i32 %_0
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN4core3num9int_log1011less_than_517hd39b129949fdc5daE(i32 noundef %val) unnamed_addr #5 {
start:
  %_4 = add nuw nsw i32 %val, 393206
  %_5 = add nuw nsw i32 %val, 524188
  %_3 = and i32 %_4, %_5
  %_7 = add nuw nsw i32 %val, 916504
  %_8 = add nuw nsw i32 %val, 514288
  %_6 = and i32 %_7, %_8
  %_2 = xor i32 %_3, %_6
  %_0 = lshr i32 %_2, 17
  ret i32 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN72_$LT$core..time..TryFromFloatSecsError$u20$as$u20$core..fmt..Display$GT$3fmt17he5f6451eedc77f92E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %0 = load i8, ptr %self, align 1, !range !49, !alias.scope !3432, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  %..i = select i1 %trunc.not.i, i64 59, i64 72
  %alloc_710dd00bd561802891cff71071f9c0c9.alloc_7162ad88d1e1a995eec572070c5bde75.i = select i1 %trunc.not.i, ptr @alloc_710dd00bd561802891cff71071f9c0c9, ptr @alloc_7162ad88d1e1a995eec572070c5bde75
  %_0.i = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter3pad17ha7be7abf800188fbE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 %alloc_710dd00bd561802891cff71071f9c0c9.alloc_7162ad88d1e1a995eec572070c5bde75.i, i64 noundef %..i) #61
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN62_$LT$core..task..wake..Context$u20$as$u20$core..fmt..Debug$GT$3fmt17h0bd12d16f855067bE"(ptr noalias noundef readonly align 8 dereferenceable(32) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_5 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_5)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3435)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3438)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3440)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3443, !noalias !3444, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3443, !noalias !3444, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3447, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_d4904c55fa5f65a6858186dc84a7217f, i64 noundef 7) #61, !noalias !3448
  store ptr %f, ptr %_5, align 8, !alias.scope !3435, !noalias !3449
  %4 = getelementptr inbounds i8, ptr %_5, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3435, !noalias !3449
  %6 = getelementptr inbounds i8, ptr %_5, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3435, !noalias !3449
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_5, ptr noalias noundef nonnull readonly align 1 @alloc_73e1800f31d4535feeba2f1f63010466, i64 noundef 5, ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.e) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_5) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_5)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c7f8381ce19b047E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  %_0 = tail call noundef zeroext i1 @"_ZN60_$LT$core..task..wake..Waker$u20$as$u20$core..fmt..Debug$GT$3fmt17h1393a64459bdf6d4E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %_3, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN60_$LT$core..task..wake..Waker$u20$as$u20$core..fmt..Debug$GT$3fmt17h1393a64459bdf6d4E"(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_3)
  %vtable_ptr = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  store ptr %vtable_ptr, ptr %_3, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3450)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3453)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3455)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3458, !noalias !3459, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3458, !noalias !3459, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3462, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_f01fe263cc77ffd39b52465782a26da3, i64 noundef 5) #61, !noalias !3463
  store ptr %f, ptr %_7, align 8, !alias.scope !3450, !noalias !3464
  %4 = getelementptr inbounds i8, ptr %_7, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3450, !noalias !3464
  %6 = getelementptr inbounds i8, ptr %_7, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3450, !noalias !3464
  %_11 = getelementptr inbounds i8, ptr %self, i64 8
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_1143f07fefcd705b3d341a339521c9b4, i64 noundef 4, ptr noundef nonnull align 1 %_11, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.g) #61
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_efe4386211d8eea000dde6b0d1131925, i64 noundef 6, ptr noundef nonnull align 1 %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.g) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..task..wake..LocalWaker$u20$as$u20$core..fmt..Debug$GT$3fmt17h7be7c3518d433114E"(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_7 = alloca [16 x i8], align 8
  %_3 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_3)
  %vtable_ptr = load ptr, ptr %self, align 8, !nonnull !48, !align !64, !noundef !48
  store ptr %vtable_ptr, ptr %_3, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_7)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3465)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3468)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3470)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i.i = load ptr, ptr %0, align 8, !alias.scope !3473, !noalias !3474, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i.i = load ptr, ptr %1, align 8, !alias.scope !3473, !noalias !3474, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3477, !nonnull !48
  %_0.i.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i.i, ptr noalias noundef nonnull readonly align 1 @alloc_25c80ae9984816909077835d1b2bfa10, i64 noundef 10) #61, !noalias !3478
  store ptr %f, ptr %_7, align 8, !alias.scope !3465, !noalias !3479
  %4 = getelementptr inbounds i8, ptr %_7, i64 8
  %5 = zext i1 %_0.i.i to i8
  store i8 %5, ptr %4, align 8, !alias.scope !3465, !noalias !3479
  %6 = getelementptr inbounds i8, ptr %_7, i64 9
  store i8 0, ptr %6, align 1, !alias.scope !3465, !noalias !3479
  %_11 = getelementptr inbounds i8, ptr %self, i64 8
  %_0.i = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_1143f07fefcd705b3d341a339521c9b4, i64 noundef 4, ptr noundef nonnull align 1 %_11, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.g) #61
  %_0.i1 = call noundef align 8 dereferenceable(16) ptr @_ZN4core3fmt8builders11DebugStruct10field_with17h696a794c1348aa77E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7, ptr noalias noundef nonnull readonly align 1 @alloc_efe4386211d8eea000dde6b0d1131925, i64 noundef 6, ptr noundef nonnull align 1 %_3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.g) #61
  %_0 = call noundef zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h05b008d0c871daf2E(ptr noalias noundef nonnull align 8 dereferenceable(16) %_7) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_3)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_7)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN71_$LT$core..alloc..layout..LayoutError$u20$as$u20$core..fmt..Display$GT$3fmt17h7c3373ac97b14836E"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3480)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !alias.scope !3480, !noalias !3483, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !alias.scope !3480, !noalias !3483, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3485, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_5cd6ec81726b48b4ec003601490ec3bc, i64 noundef 45) #61, !noalias !3480
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN62_$LT$core..alloc..AllocError$u20$as$u20$core..fmt..Display$GT$3fmt17h8053629664c6addfE"(ptr noalias nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3486)
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !alias.scope !3486, !noalias !3489, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !alias.scope !3486, !noalias !3489, !nonnull !48, !align !64, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 24
  %3 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3491, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %3(ptr noundef nonnull align 1 %_3.0.i, ptr noalias noundef nonnull readonly align 1 @alloc_1c48aaa25881cebb537398237e87da2c, i64 noundef 24) #61, !noalias !3486
  ret i1 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define dso_local void @"_ZN4core6escape24EscapeIterInner$LT$_$GT$9backslash17h65cce752893974e1E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 1 dereferenceable(12) %_0, i8 noundef %c) unnamed_addr #16 {
start:
  store i8 92, ptr %_0, align 1
  %data.sroa.2.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %c, ptr %data.sroa.2.0._0.sroa_idx, align 1
  %data.sroa.3.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 2
  store i64 0, ptr %data.sroa.3.0._0.sroa_idx, align 1
  %0 = getelementptr inbounds i8, ptr %_0, i64 10
  store i8 0, ptr %0, align 1
  %1 = getelementptr inbounds i8, ptr %_0, i64 11
  store i8 2, ptr %1, align 1
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { i8, i8 } @"_ZN49_$LT$u8$u20$as$u20$core..num..bignum..FullOps$GT$12full_div_rem17h62deeab4ad108005E"(i8 noundef %self, i8 noundef %other, i8 noundef %borrow) unnamed_addr #2 {
start:
  %_11 = icmp eq i8 %other, 0
  br i1 %_11, label %panic, label %bb1

bb1:                                              ; preds = %start
  %rhs = zext i8 %other to i16
  %_6 = zext i8 %borrow to i16
  %_5 = shl nuw i16 %_6, 8
  %_7 = zext i8 %self to i16
  %lhs = or disjoint i16 %_5, %_7
  %lhs.frozen = freeze i16 %lhs
  %_10 = udiv i16 %lhs.frozen, %rhs
  %_9 = trunc i16 %_10 to i8
  %0 = mul i16 %_10, %rhs
  %_13.decomposed = sub i16 %lhs.frozen, %0
  %_12 = trunc i16 %_13.decomposed to i8
  %1 = insertvalue { i8, i8 } poison, i8 %_9, 0
  %2 = insertvalue { i8, i8 } %1, i8 %_12, 1
  ret { i8, i8 } %2

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f5e7471ed2c44a09d68c10698975aeb4) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local { i16, i16 } @"_ZN50_$LT$u16$u20$as$u20$core..num..bignum..FullOps$GT$12full_div_rem17he622e9a13b3f5a1bE"(i16 noundef %self, i16 noundef %other, i16 noundef %borrow) unnamed_addr #2 {
start:
  %_11 = icmp eq i16 %other, 0
  br i1 %_11, label %panic, label %bb1

bb1:                                              ; preds = %start
  %rhs = zext i16 %other to i32
  %_6 = zext i16 %borrow to i32
  %_5 = shl nuw i32 %_6, 16
  %_7 = zext i16 %self to i32
  %lhs = or disjoint i32 %_5, %_7
  %lhs.frozen = freeze i32 %lhs
  %_10 = udiv i32 %lhs.frozen, %rhs
  %_9 = trunc i32 %_10 to i16
  %0 = mul i32 %_10, %rhs
  %_13.decomposed = sub i32 %lhs.frozen, %0
  %_12 = trunc i32 %_13.decomposed to i16
  %1 = insertvalue { i16, i16 } poison, i16 %_9, 0
  %2 = insertvalue { i16, i16 } %1, i16 %_12, 1
  ret { i16, i16 } %2

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h6f8549d8b2a7adebE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f5e7471ed2c44a09d68c10698975aeb4) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @_ZN4core3num6bignum8Big32x407get_bit17h81cda664f7607194E(ptr noalias nocapture noundef readonly align 8 dereferenceable(168) %self, i64 noundef %i) unnamed_addr #2 {
start:
  %d1 = lshr i64 %i, 5
  %_8 = icmp ult i64 %i, 1280
  br i1 %_8, label %bb1, label %panic

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %d1
  %_7 = load i32, ptr %0, align 4, !noundef !48
  %1 = trunc i64 %i to i32
  %2 = and i32 %1, 31
  %_6 = lshr i32 %_7, %2
  %3 = trunc i32 %_6 to i8
  %_0 = and i8 %3, 1
  ret i8 %_0

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %d1, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i64 @_ZN4core3num6bignum8Big32x4010bit_length17hb7e1124ef721367cE(ptr noalias noundef readonly align 8 dereferenceable(168) %self) unnamed_addr #2 {
start:
  %0 = tail call { ptr, i64 } @_ZN4core3num6bignum8Big32x406digits17h11e81ca7e681ef07E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self) #61
  %digits.0 = extractvalue { ptr, i64 } %0, 0
  %digits.1 = extractvalue { ptr, i64 } %0, 1
  %_0.i.i.i = getelementptr inbounds i32, ptr %digits.0, i64 %digits.1
  %1 = icmp ne ptr %digits.0, null
  tail call void @llvm.assume(i1 %1)
  br label %bb7.i

bb7.i:                                            ; preds = %bb9.i, %start
  %2 = phi ptr [ %_0.i.i.i, %start ], [ %_3.i.i.i.i.i.i, %bb9.i ]
  %i.sroa.0.0.i = phi i64 [ %digits.1, %start ], [ %3, %bb9.i ]
  %_0.i.i.i2.not = icmp eq ptr %digits.0, %2
  br i1 %_0.i.i.i2.not, label %bb8, label %bb9.i

bb9.i:                                            ; preds = %bb7.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i32, ptr %2, i64 -1
  %3 = add i64 %i.sroa.0.0.i, -1
  %x.i.i = load i32, ptr %_3.i.i.i.i.i.i, align 4, !alias.scope !3492, !noalias !3495, !noundef !48
  %_0.i.not.i = icmp eq i32 %x.i.i, 0
  br i1 %_0.i.not.i, label %bb7.i, label %bb5

bb5:                                              ; preds = %bb9.i
  %_19.i = icmp ult i64 %3, %digits.1
  tail call void @llvm.assume(i1 %_19.i)
  %4 = getelementptr inbounds [0 x i32], ptr %digits.0, i64 0, i64 %3
  %_12 = load i32, ptr %4, align 4, !noundef !48
  %.not.not.i = icmp eq i32 %_12, 0
  br i1 %.not.not.i, label %bb3.i, label %"_ZN4core3num21_$LT$impl$u20$u32$GT$5ilog217hee99b19174ceb997E.exit"

bb3.i:                                            ; preds = %bb5
  tail call void @_ZN4core3num9int_log1030panic_for_nonpositive_argument17hb873eb1234201323E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

"_ZN4core3num21_$LT$impl$u20$u32$GT$5ilog217hee99b19174ceb997E.exit": ; preds = %bb5
  %_9 = shl i64 %3, 5
  %5 = tail call i32 @llvm.ctlz.i32(i32 %_12, i1 true), !range !1563
  %_0.i.i.i3 = xor i32 %5, 31
  %_10 = zext nneg i32 %_0.i.i.i3 to i64
  %_8 = or disjoint i64 %_9, 1
  %6 = add i64 %_8, %_10
  br label %bb8

bb8:                                              ; preds = %"_ZN4core3num21_$LT$impl$u20$u32$GT$5ilog217hee99b19174ceb997E.exit", %bb7.i
  %_0.sroa.0.0 = phi i64 [ %6, %"_ZN4core3num21_$LT$impl$u20$u32$GT$5ilog217hee99b19174ceb997E.exit" ], [ 0, %bb7.i ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409add_small17h96f3ba2a3b95cbb9E(ptr noalias noundef returned align 8 dereferenceable(168) %self, i32 noundef %other) unnamed_addr #2 {
start:
  %_6 = load i32, ptr %self, align 8, !noundef !48
  %0 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_6, i32 %other)
  %_5.0 = extractvalue { i32, i1 } %0, 0
  store i32 %_5.0, ptr %self, align 8
  br label %bb2

bb2:                                              ; preds = %bb4, %start
  %i.sroa.0.0 = phi i64 [ 1, %start ], [ %4, %bb4 ]
  %.pn11 = phi { i32, i1 } [ %0, %start ], [ %3, %bb4 ]
  %.pn = extractvalue { i32, i1 } %.pn11, 1
  br i1 %.pn, label %bb3, label %bb7

bb7:                                              ; preds = %bb2
  %1 = getelementptr inbounds i8, ptr %self, i64 160
  %_20 = load i64, ptr %1, align 8, !noundef !48
  %_18 = icmp ugt i64 %i.sroa.0.0, %_20
  br i1 %_18, label %bb8, label %bb10

bb3:                                              ; preds = %bb2
  %exitcond.not = icmp eq i64 %i.sroa.0.0, 40
  br i1 %exitcond.not, label %panic, label %bb4

bb8:                                              ; preds = %bb7
  store i64 %i.sroa.0.0, ptr %1, align 8
  br label %bb10

bb10:                                             ; preds = %bb8, %bb7
  ret ptr %self

bb4:                                              ; preds = %bb3
  %2 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %i.sroa.0.0
  %_12 = load i32, ptr %2, align 4, !noundef !48
  %3 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_12, i32 1)
  %_11.0 = extractvalue { i32, i1 } %3, 0
  store i32 %_11.0, ptr %2, align 4
  %4 = add nuw nsw i64 %i.sroa.0.0, 1
  br label %bb2

panic:                                            ; preds = %bb3
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 40, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow517hfa2f5dc6751a5badE(ptr noalias noundef returned align 8 dereferenceable(168) %self, i64 noundef %0) unnamed_addr #2 {
start:
  br label %bb4

bb4:                                              ; preds = %bb5, %start
  %e.sroa.0.0 = phi i64 [ %0, %start ], [ %1, %bb5 ]
  %_11.not = icmp ult i64 %e.sroa.0.0, 13
  br i1 %_11.not, label %bb9, label %bb5

bb5:                                              ; preds = %bb4
  %_13 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %self, i32 noundef 1220703125) #61
  %1 = add i64 %e.sroa.0.0, -13
  br label %bb4

bb9:                                              ; preds = %bb12, %bb4
  %iter.sroa.0.0 = phi i64 [ %_0.i.i.i.i, %bb12 ], [ 0, %bb4 ]
  %rest_power.sroa.0.0 = phi i32 [ %2, %bb12 ], [ 1, %bb4 ]
  %_0.i.i.i = icmp ult i64 %iter.sroa.0.0, %e.sroa.0.0
  br i1 %_0.i.i.i, label %bb12, label %bb13

bb13:                                             ; preds = %bb9
  %_22 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x409mul_small17hf8ce9297d35699a1E(ptr noalias noundef nonnull align 8 dereferenceable(168) %self, i32 noundef %rest_power.sroa.0.0) #61
  ret ptr %self

bb12:                                             ; preds = %bb9
  %_0.i.i.i.i = add nuw i64 %iter.sroa.0.0, 1
  %2 = mul i32 %rest_power.sroa.0.0, 5
  br label %bb9
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num6bignum8Big32x407div_rem17h95a3f2e0e8683dd9E(ptr noalias noundef readonly align 8 dereferenceable(168) %self, ptr noalias noundef readonly align 8 dereferenceable(168) %d, ptr noalias nocapture noundef align 8 dereferenceable(168) %q, ptr noalias noundef align 8 dereferenceable(168) %r) unnamed_addr #2 {
start:
  %_5 = tail call noundef zeroext i1 @_ZN4core3num6bignum8Big32x407is_zero17h0c7b3d2344ec920aE(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %d) #61
  br i1 %_5, label %bb2, label %bb6

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_cf5396ea65f2197a5808a6c33f813475, i64 noundef 30, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb6:                                              ; preds = %bb9, %start
  %iter.sroa.0.0.idx = phi i64 [ %iter.sroa.0.0.add, %bb9 ], [ 0, %start ]
  %_0.i.i = icmp eq i64 %iter.sroa.0.0.idx, 160
  br i1 %_0.i.i, label %bb10, label %bb9

bb10:                                             ; preds = %bb6
  %_0.i.i.i.i = getelementptr inbounds i32, ptr %q, i64 40
  br label %bb13

bb9:                                              ; preds = %bb6
  %iter.sroa.0.0.ptr = getelementptr inbounds i8, ptr %q, i64 %iter.sroa.0.0.idx
  %iter.sroa.0.0.add = add nuw nsw i64 %iter.sroa.0.0.idx, 4
  store i32 0, ptr %iter.sroa.0.0.ptr, align 4
  br label %bb6

bb13:                                             ; preds = %bb15, %bb10
  %iter1.sroa.0.0.idx = phi i64 [ 0, %bb10 ], [ %iter1.sroa.0.0.add, %bb15 ]
  %_0.i.i11 = icmp eq i64 %iter1.sroa.0.0.idx, 160
  br i1 %_0.i.i11, label %bb16, label %bb15

bb16:                                             ; preds = %bb13
  %_0.i.i.i.i8 = getelementptr inbounds i32, ptr %r, i64 40
  %0 = getelementptr inbounds i8, ptr %d, i64 160
  %_23 = load i64, ptr %0, align 8, !noundef !48
  store i64 %_23, ptr %_0.i.i.i.i8, align 8
  store i64 1, ptr %_0.i.i.i.i, align 8
  %end = tail call noundef i64 @_ZN4core3num6bignum8Big32x4010bit_length17hb7e1124ef721367cE(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self) #61
  br label %bb20.outer

bb20.outer:                                       ; preds = %bb31, %bb16
  %iter2.sroa.4.0.ph = phi i64 [ %_0.i.i.i.i.i, %bb31 ], [ %end, %bb16 ]
  %q_is_zero.sroa.0.0.off0.ph = phi i1 [ false, %bb31 ], [ true, %bb16 ]
  br label %bb20

bb15:                                             ; preds = %bb13
  %iter1.sroa.0.0.ptr = getelementptr inbounds i8, ptr %r, i64 %iter1.sroa.0.0.idx
  %iter1.sroa.0.0.add = add nuw nsw i64 %iter1.sroa.0.0.idx, 4
  store i32 0, ptr %iter1.sroa.0.0.ptr, align 4
  br label %bb13

bb20:                                             ; preds = %bb22, %bb20.outer
  %iter2.sroa.4.0 = phi i64 [ %_0.i.i.i.i.i, %bb22 ], [ %iter2.sroa.4.0.ph, %bb20.outer ]
  %_0.i.i.i.i17.not = icmp eq i64 %iter2.sroa.4.0, 0
  br i1 %_0.i.i.i.i17.not, label %bb23, label %bb22

bb23:                                             ; preds = %bb20
  ret void

bb22:                                             ; preds = %bb20
  %_0.i.i.i.i.i = add i64 %iter2.sroa.4.0, -1
  %_34 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x408mul_pow217hf806bcbe5c857283E(ptr noalias noundef nonnull align 8 dereferenceable(168) %r, i64 noundef 1) #61
  %_36 = tail call noundef i8 @_ZN4core3num6bignum8Big32x407get_bit17h81cda664f7607194E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self, i64 noundef %_0.i.i.i.i.i) #61, !range !49
  %_35 = zext nneg i8 %_36 to i32
  %1 = load i32, ptr %r, align 8, !noundef !48
  %2 = or i32 %1, %_35
  store i32 %2, ptr %r, align 8
  %_0.i = tail call fastcc noundef zeroext i1 @_ZN4core3cmp10PartialOrd2ge17hd4a68ddf023c6218E(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %r, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %d) #61, !noalias !3498
  br i1 %_0.i, label %bb27, label %bb20

bb27:                                             ; preds = %bb22
  %_42 = tail call noundef align 8 dereferenceable(168) ptr @_ZN4core3num6bignum8Big32x403sub17hebeeeed130653b1aE(ptr noalias noundef nonnull align 8 dereferenceable(168) %r, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %d) #61
  %digit_idx7 = lshr i64 %_0.i.i.i.i.i, 5
  br i1 %q_is_zero.sroa.0.0.off0.ph, label %bb29, label %bb30

bb30:                                             ; preds = %bb29, %bb27
  %_47 = icmp ult i64 %iter2.sroa.4.0, 1281
  br i1 %_47, label %bb31, label %panic

bb29:                                             ; preds = %bb27
  %3 = add nuw nsw i64 %digit_idx7, 1
  store i64 %3, ptr %_0.i.i.i.i, align 8
  br label %bb30

bb31:                                             ; preds = %bb30
  %4 = trunc i64 %_0.i.i.i.i.i to i32
  %5 = and i32 %4, 31
  %_46 = shl nuw i32 1, %5
  %6 = getelementptr inbounds [40 x i32], ptr %q, i64 0, i64 %digit_idx7
  %7 = load i32, ptr %6, align 4, !noundef !48
  %8 = or i32 %7, %_46
  store i32 %8, ptr %6, align 4
  br label %bb20.outer

panic:                                            ; preds = %bb30
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %digit_idx7, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN68_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3fc8296495979c0cE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(168) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(168) %other) unnamed_addr #34 {
start:
  %0 = tail call i32 @memcmp(ptr noundef nonnull dereferenceable(160) %self, ptr noundef nonnull dereferenceable(160) %other, i64 160), !alias.scope !3502
  %1 = icmp eq i32 %0, 0
  ret i1 %1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN69_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h98802a2b48a6d471E"(ptr noalias noundef readonly align 8 dereferenceable(168) %self, ptr noalias noundef readonly align 8 dereferenceable(168) %other) unnamed_addr #2 {
start:
  %_3 = tail call noundef i8 @"_ZN62_$LT$core..num..bignum..Big32x40$u20$as$u20$core..cmp..Ord$GT$3cmp17h630e034b15b44c7cE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(168) %other) #61, !range !321
  ret i8 %_3
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN64_$LT$core..num..bignum..Big32x40$u20$as$u20$core..fmt..Debug$GT$3fmt17h25f3b02f23f87f86E"(ptr noalias noundef readonly align 8 dereferenceable(168) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_51 = alloca [56 x i8], align 8
  %_44 = alloca [32 x i8], align 8
  %_40 = alloca [48 x i8], align 8
  %v = alloca [4 x i8], align 4
  %_21 = alloca [56 x i8], align 8
  %_13 = alloca [16 x i8], align 8
  %_9 = alloca [48 x i8], align 8
  %0 = getelementptr inbounds i8, ptr %self, i64 160
  %_5 = load i64, ptr %0, align 8, !noundef !48
  %sz.sroa.0.0 = tail call i64 @llvm.usub.sat.i64(i64 %_5, i64 1)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_13)
  %_18 = icmp ult i64 %sz.sroa.0.0, 40
  br i1 %_18, label %bb4, label %panic

bb4:                                              ; preds = %start
  %_15 = getelementptr inbounds [40 x i32], ptr %self, i64 0, i64 %sz.sroa.0.0
  store ptr %_15, ptr %_13, align 8
  %_14.sroa.4.0._13.sroa_idx = getelementptr inbounds i8, ptr %_13, i64 8
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17ha3abba7996f2c0a4E", ptr %_14.sroa.4.0._13.sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_21)
  store i64 2, ptr %_21, align 8
  %_22.sroa.45.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 16
  store i64 2, ptr %_22.sroa.45.0._21.sroa_idx, align 8
  %_22.sroa.6.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 32
  store i64 0, ptr %_22.sroa.6.0._21.sroa_idx, align 8
  %_22.sroa.7.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 40
  store i32 32, ptr %_22.sroa.7.0._21.sroa_idx, align 8
  %_22.sroa.8.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 44
  store i32 4, ptr %_22.sroa.8.0._21.sroa_idx, align 4
  %_22.sroa.9.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 48
  store i8 3, ptr %_22.sroa.9.0._21.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_9, align 8, !alias.scope !3509, !noalias !3512
  %1 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3509, !noalias !3512
  %2 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr %_21, ptr %2, align 8, !alias.scope !3509, !noalias !3512
  %3 = getelementptr inbounds i8, ptr %_9, i64 40
  store i64 1, ptr %3, align 8, !alias.scope !3509, !noalias !3512
  %4 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr %_13, ptr %4, align 8, !alias.scope !3509, !noalias !3512
  %5 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 1, ptr %5, align 8, !alias.scope !3509, !noalias !3512
  %_8 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_21)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_13)
  br i1 %_8, label %bb34, label %bb12

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %sz.sroa.0.0, i64 noundef 40, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_a517711bd14200b00f3fbf4fdbcf67e2) #62
  unreachable

bb12:                                             ; preds = %bb4
  %6 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h24fb0aa29f3366b7E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(160) %self, i64 noundef %sz.sroa.0.0) #61
  %_28.0 = extractvalue { ptr, i64 } %6, 0
  %_28.1 = extractvalue { ptr, i64 } %6, 1
  %_0.i.i.i = getelementptr inbounds i32, ptr %_28.0, i64 %_28.1
  %7 = icmp ne ptr %_28.0, null
  call void @llvm.assume(i1 %7)
  %_45.sroa.4.0._44.sroa_idx = getelementptr inbounds i8, ptr %_44, i64 8
  %8 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_44, i64 0, i64 1
  %_47.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_44, i64 0, i64 1, i32 0, i32 1
  %_52.sroa.46.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 16
  %_52.sroa.5.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 24
  %_52.sroa.6.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 32
  %_52.sroa.7.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 40
  %_52.sroa.8.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 44
  %_52.sroa.9.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 48
  %9 = getelementptr inbounds i8, ptr %_40, i64 8
  %10 = getelementptr inbounds i8, ptr %_40, i64 32
  %11 = getelementptr inbounds i8, ptr %_40, i64 40
  %12 = getelementptr inbounds i8, ptr %_40, i64 16
  %13 = getelementptr inbounds i8, ptr %_40, i64 24
  br label %bb19

bb19:                                             ; preds = %bb21, %bb12
  %iter.sroa.5.0 = phi ptr [ %_0.i.i.i, %bb12 ], [ %_3.i.i.i.i.i.i, %bb21 ]
  %_0.i.i.i4 = icmp ne ptr %_28.0, %iter.sroa.5.0
  br i1 %_0.i.i.i4, label %bb21, label %bb34

bb21:                                             ; preds = %bb19
  %_3.i.i.i.i.i.i = getelementptr inbounds i32, ptr %iter.sroa.5.0, i64 -1
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %v)
  %14 = load i32, ptr %_3.i.i.i.i.i.i, align 4, !noundef !48
  store i32 %14, ptr %v, align 4
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_40)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_44)
  store ptr %v, ptr %_44, align 8
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17ha3abba7996f2c0a4E", ptr %_45.sroa.4.0._44.sroa_idx, align 8
  store i64 8, ptr %8, align 8
  store ptr null, ptr %_47.sroa.4.0..sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_51)
  store i64 2, ptr %_51, align 8
  store i64 1, ptr %_52.sroa.46.0._51.sroa_idx, align 8
  store i64 1, ptr %_52.sroa.5.0._51.sroa_idx, align 8
  store i64 0, ptr %_52.sroa.6.0._51.sroa_idx, align 8
  store i32 32, ptr %_52.sroa.7.0._51.sroa_idx, align 8
  store i32 8, ptr %_52.sroa.8.0._51.sroa_idx, align 4
  store i8 3, ptr %_52.sroa.9.0._51.sroa_idx, align 8
  store ptr @alloc_6374a4d206951ceeebc0f2049b4e0bbf, ptr %_40, align 8, !alias.scope !3516, !noalias !3519
  store i64 1, ptr %9, align 8, !alias.scope !3516, !noalias !3519
  store ptr %_51, ptr %10, align 8, !alias.scope !3516, !noalias !3519
  store i64 1, ptr %11, align 8, !alias.scope !3516, !noalias !3519
  store ptr %_44, ptr %12, align 8, !alias.scope !3516, !noalias !3519
  store i64 2, ptr %13, align 8, !alias.scope !3516, !noalias !3519
  %_39 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_40) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_40)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_51)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_44)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %v)
  br i1 %_39, label %bb34, label %bb19

bb34:                                             ; preds = %bb21, %bb19, %bb4
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb4 ], [ %_0.i.i.i4, %bb19 ], [ %_0.i.i.i4, %bb21 ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num6bignum5tests6Big8x38from_u6417hd73fa239dd4dd4adE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, i64 noundef %0) unnamed_addr #2 {
start:
  %base = alloca [3 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 3, ptr nonnull %base)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(3) %base, i8 0, i64 3, i1 false)
  br label %bb1

bb1:                                              ; preds = %bb3, %start
  %sz.sroa.0.0 = phi i64 [ 0, %start ], [ %5, %bb3 ]
  %v.sroa.0.0 = phi i64 [ %0, %start ], [ %4, %bb3 ]
  %_4.not = icmp eq i64 %v.sroa.0.0, 0
  br i1 %_4.not, label %bb4, label %bb2

bb4:                                              ; preds = %bb1
  %1 = getelementptr inbounds i8, ptr %_0, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(3) %1, ptr noundef nonnull align 1 dereferenceable(3) %base, i64 3, i1 false)
  store i64 %sz.sroa.0.0, ptr %_0, align 8
  call void @llvm.lifetime.end.p0(i64 3, ptr nonnull %base)
  ret void

bb2:                                              ; preds = %bb1
  %exitcond.not = icmp eq i64 %sz.sroa.0.0, 3
  br i1 %exitcond.not, label %panic, label %bb3

bb3:                                              ; preds = %bb2
  %2 = getelementptr inbounds [3 x i8], ptr %base, i64 0, i64 %sz.sroa.0.0
  %3 = trunc i64 %v.sroa.0.0 to i8
  store i8 %3, ptr %2, align 1
  %4 = lshr i64 %v.sroa.0.0, 8
  %5 = add nuw nsw i64 %sz.sroa.0.0, 1
  br label %bb1

panic:                                            ; preds = %bb2
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 3, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i64 } @_ZN4core3num6bignum5tests6Big8x36digits17h1239b77916c81823E(ptr noalias noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %_2 = getelementptr inbounds i8, ptr %self, i64 8
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %0 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(3) %_2, i64 noundef %_4) #61
  ret { ptr, i64 } %0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef readonly align 1 dereferenceable(3) %self, i64 noundef %index) unnamed_addr #8 {
start:
  %_7.i.i = icmp ugt i64 %index, 3
  br i1 %_7.i.i, label %bb3.i.i, label %"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit"

bb3.i.i:                                          ; preds = %start
  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %index, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62, !noalias !3523
  unreachable

"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E.exit": ; preds = %start
  %0 = insertvalue { ptr, i64 } poison, ptr %self, 0
  %1 = insertvalue { ptr, i64 } %0, i64 %index, 1
  ret { ptr, i64 } %1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @_ZN4core3num6bignum5tests6Big8x37get_bit17h573f6de9c65f5596E(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, i64 noundef %i) unnamed_addr #2 {
start:
  %d1 = lshr i64 %i, 3
  %_7 = icmp ult i64 %i, 24
  br i1 %_7, label %bb1, label %panic

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %d1
  %_6 = load i8, ptr %1, align 1, !noundef !48
  %2 = trunc i64 %i to i8
  %3 = and i8 %2, 7
  %_5 = lshr i8 %_6, %3
  %_0 = and i8 %_5, 1
  ret i8 %_0

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %d1, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core3num6bignum5tests6Big8x37is_zero17h88d51b14eef9816dE(ptr noalias noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %0 = tail call { ptr, i64 } @_ZN4core3num6bignum5tests6Big8x36digits17h1239b77916c81823E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %self) #61
  %_4.0 = extractvalue { ptr, i64 } %0, 0
  %_4.1 = extractvalue { ptr, i64 } %0, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_4.0, i64 %_4.1
  %1 = icmp ne ptr %_4.0, null
  tail call void @llvm.assume(i1 %1)
  br label %bb1.i

bb1.i:                                            ; preds = %bb3.i, %start
  %_3.i.i.i.i2.i = phi ptr [ %_3.i.i.i.i.i, %bb3.i ], [ %_4.0, %start ]
  %_0.i.i.i1 = icmp eq ptr %_3.i.i.i.i2.i, %_0.i.i.i
  br i1 %_0.i.i.i1, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h21642c49e73d4e7eE.exit", label %bb3.i

bb3.i:                                            ; preds = %bb1.i
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %_3.i.i.i.i2.i, i64 1
  %v.i.i = load i8, ptr %_3.i.i.i.i2.i, align 1, !alias.scope !3528, !noalias !3531, !noundef !48
  %_0.i.i = icmp eq i8 %v.i.i, 0
  br i1 %_0.i.i, label %bb1.i, label %"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h21642c49e73d4e7eE.exit"

"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h21642c49e73d4e7eE.exit": ; preds = %bb3.i, %bb1.i
  ret i1 %_0.i.i.i1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i64 @_ZN4core3num6bignum5tests6Big8x310bit_length17hddd60f606b722bf1E(ptr noalias noundef readonly align 8 dereferenceable(16) %self) unnamed_addr #2 {
start:
  %0 = tail call { ptr, i64 } @_ZN4core3num6bignum5tests6Big8x36digits17h1239b77916c81823E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %self) #61
  %digits.0 = extractvalue { ptr, i64 } %0, 0
  %digits.1 = extractvalue { ptr, i64 } %0, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %digits.0, i64 %digits.1
  %1 = icmp ne ptr %digits.0, null
  tail call void @llvm.assume(i1 %1)
  br label %bb7.i

bb7.i:                                            ; preds = %bb9.i, %start
  %2 = phi ptr [ %_0.i.i.i, %start ], [ %_3.i.i.i.i.i.i, %bb9.i ]
  %i.sroa.0.0.i = phi i64 [ %digits.1, %start ], [ %3, %bb9.i ]
  %_0.i.i.i2.not = icmp eq ptr %digits.0, %2
  br i1 %_0.i.i.i2.not, label %bb8, label %bb9.i

bb9.i:                                            ; preds = %bb7.i
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %2, i64 -1
  %3 = add i64 %i.sroa.0.0.i, -1
  %x.i.i = load i8, ptr %_3.i.i.i.i.i.i, align 1, !alias.scope !3534, !noalias !3537, !noundef !48
  %_0.i.not.i = icmp eq i8 %x.i.i, 0
  br i1 %_0.i.not.i, label %bb7.i, label %bb5

bb5:                                              ; preds = %bb9.i
  %_19.i = icmp ult i64 %3, %digits.1
  tail call void @llvm.assume(i1 %_19.i)
  %4 = getelementptr inbounds [0 x i8], ptr %digits.0, i64 0, i64 %3
  %_12 = load i8, ptr %4, align 1, !noundef !48
  %.not.not.i = icmp eq i8 %_12, 0
  br i1 %.not.not.i, label %bb3.i, label %"_ZN4core3num20_$LT$impl$u20$u8$GT$5ilog217h9b0e408d6c366821E.exit"

bb3.i:                                            ; preds = %bb5
  tail call void @_ZN4core3num9int_log1030panic_for_nonpositive_argument17hb873eb1234201323E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

"_ZN4core3num20_$LT$impl$u20$u8$GT$5ilog217h9b0e408d6c366821E.exit": ; preds = %bb5
  %_9 = shl i64 %3, 3
  %5 = tail call i8 @llvm.ctlz.i8(i8 %_12, i1 true), !range !3540
  %6 = xor i8 %5, 7
  %_10 = zext nneg i8 %6 to i64
  %_8 = or disjoint i64 %_9, 1
  %7 = add i64 %_8, %_10
  br label %bb8

bb8:                                              ; preds = %"_ZN4core3num20_$LT$impl$u20$u8$GT$5ilog217h9b0e408d6c366821E.exit", %bb7.i
  %_0.sroa.0.0 = phi i64 [ %7, %"_ZN4core3num20_$LT$impl$u20$u8$GT$5ilog217h9b0e408d6c366821E.exit" ], [ 0, %bb7.i ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i8 @llvm.ctlz.i8(i8, i1 immarg) #1

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x33add17haa99b590ee84071fE(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noalias noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_5 = load i64, ptr %other, align 8, !noundef !48
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_4, i64 %_5)
  %_10 = getelementptr inbounds i8, ptr %self, i64 8
  %0 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h6c6e9b2601db0761E"(ptr noalias noundef nonnull align 1 dereferenceable(3) %_10, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_9.0 = extractvalue { ptr, i64 } %0, 0
  %_9.1 = extractvalue { ptr, i64 } %0, 1
  %_14 = getelementptr inbounds i8, ptr %other, i64 8
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(3) %_14, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_13.0 = extractvalue { ptr, i64 } %1, 0
  %_13.1 = extractvalue { ptr, i64 } %1, 1
  %_0.sroa.0.0.sroa.speculated.i.i.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %_9.1, i64 %_13.1)
  %2 = icmp ne ptr %_9.0, null
  %3 = icmp ne ptr %_13.0, null
  br label %bb6

bb6:                                              ; preds = %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit", %start
  %iter.sroa.8.0 = phi i64 [ 0, %start ], [ %4, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit" ]
  %carry.sroa.0.0.off0 = phi i1 [ false, %start ], [ %_11.sroa.0.0.off0.i, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit" ]
  %exitcond.not = icmp eq i64 %iter.sroa.8.0, %_0.sroa.0.0.sroa.speculated.i.i.i.i.i
  br i1 %exitcond.not, label %bb10, label %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit"

"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit": ; preds = %bb6
  tail call void @llvm.assume(i1 %2)
  tail call void @llvm.assume(i1 %3)
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_9.0, i64 %iter.sroa.8.0
  %_0.i.i2.i.i = getelementptr inbounds i8, ptr %_13.0, i64 %iter.sroa.8.0
  %4 = add i64 %iter.sroa.8.0, 1
  %_26 = load i8, ptr %_0.i.i.i.i, align 1, !noundef !48
  %_27 = load i8, ptr %_0.i.i2.i.i, align 1, !noundef !48
  %5 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_26, i8 %_27)
  %_6.0.i = extractvalue { i8, i1 } %5, 0
  %_6.1.i = extractvalue { i8, i1 } %5, 1
  %_10.i = zext i1 %carry.sroa.0.0.off0 to i8
  %6 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_6.0.i, i8 %_10.i)
  %_9.1.i = extractvalue { i8, i1 } %6, 1
  %_11.sroa.0.0.off0.i = or i1 %_6.1.i, %_9.1.i
  %_25.0 = extractvalue { i8, i1 } %6, 0
  store i8 %_25.0, ptr %_0.i.i.i.i, align 1
  br label %bb6

bb10:                                             ; preds = %bb6
  br i1 %carry.sroa.0.0.off0, label %bb12, label %bb14

bb14:                                             ; preds = %bb13, %bb10
  %sz.sroa.0.0 = phi i64 [ %8, %bb13 ], [ %_0.sroa.0.0.sroa.speculated.i.i.i, %bb10 ]
  store i64 %sz.sroa.0.0, ptr %self, align 8
  ret ptr %self

bb12:                                             ; preds = %bb10
  %_31 = icmp ult i64 %_0.sroa.0.0.sroa.speculated.i.i.i, 3
  br i1 %_31, label %bb13, label %panic

bb13:                                             ; preds = %bb12
  %7 = getelementptr inbounds [3 x i8], ptr %_10, i64 0, i64 %_0.sroa.0.0.sroa.speculated.i.i.i
  store i8 1, ptr %7, align 1
  %8 = add nuw nsw i64 %_0.sroa.0.0.sroa.speculated.i.i.i, 1
  br label %bb14

panic:                                            ; preds = %bb12
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h6c6e9b2601db0761E"(ptr noalias noundef align 1 dereferenceable(3) %self, i64 noundef %index) unnamed_addr #8 {
start:
  %0 = tail call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %index, ptr noalias noundef nonnull align 1 %self, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #61
  ret { ptr, i64 } %0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #1

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x39add_small17he579e5ce2a3d195eE(ptr noalias noundef returned align 8 dereferenceable(16) %self, i8 noundef %other) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_6 = load i8, ptr %0, align 8, !noundef !48
  %1 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_6, i8 %other)
  %_5.0 = extractvalue { i8, i1 } %1, 0
  store i8 %_5.0, ptr %0, align 8
  br label %bb2

bb2:                                              ; preds = %bb4, %start
  %i.sroa.0.0 = phi i64 [ 1, %start ], [ %4, %bb4 ]
  %.pn11 = phi { i8, i1 } [ %1, %start ], [ %3, %bb4 ]
  %.pn = extractvalue { i8, i1 } %.pn11, 1
  br i1 %.pn, label %bb3, label %bb7

bb7:                                              ; preds = %bb2
  %_20 = load i64, ptr %self, align 8, !noundef !48
  %_18 = icmp ugt i64 %i.sroa.0.0, %_20
  br i1 %_18, label %bb8, label %bb10

bb3:                                              ; preds = %bb2
  %exitcond.not = icmp eq i64 %i.sroa.0.0, 3
  br i1 %exitcond.not, label %panic, label %bb4

bb8:                                              ; preds = %bb7
  store i64 %i.sroa.0.0, ptr %self, align 8
  br label %bb10

bb10:                                             ; preds = %bb8, %bb7
  ret ptr %self

bb4:                                              ; preds = %bb3
  %2 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %i.sroa.0.0
  %_12 = load i8, ptr %2, align 1, !noundef !48
  %3 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_12, i8 1)
  %_11.0 = extractvalue { i8, i1 } %3, 0
  store i8 %_11.0, ptr %2, align 1
  %4 = add nuw nsw i64 %i.sroa.0.0, 1
  br label %bb2

panic:                                            ; preds = %bb3
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 3, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x33sub17hc204802ac4939dc3E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noalias noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_5 = load i64, ptr %other, align 8, !noundef !48
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_4, i64 %_5)
  %_10 = getelementptr inbounds i8, ptr %self, i64 8
  %0 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h6c6e9b2601db0761E"(ptr noalias noundef nonnull align 1 dereferenceable(3) %_10, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_9.0 = extractvalue { ptr, i64 } %0, 0
  %_9.1 = extractvalue { ptr, i64 } %0, 1
  %_13 = getelementptr inbounds i8, ptr %other, i64 8
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(3) %_13, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_12.0 = extractvalue { ptr, i64 } %1, 0
  %_12.1 = extractvalue { ptr, i64 } %1, 1
  %_0.sroa.0.0.sroa.speculated.i.i.i.i.i = tail call noundef i64 @llvm.umin.i64(i64 %_9.1, i64 %_12.1)
  %2 = icmp ne ptr %_9.0, null
  %3 = icmp ne ptr %_12.0, null
  br label %bb6

bb6:                                              ; preds = %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit", %start
  %iter.sroa.8.0 = phi i64 [ 0, %start ], [ %4, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit" ]
  %noborrow.sroa.0.0.off0 = phi i1 [ true, %start ], [ %_11.sroa.0.0.off0.i, %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit" ]
  %exitcond.not = icmp eq i64 %iter.sroa.8.0, %_0.sroa.0.0.sroa.speculated.i.i.i.i.i
  br i1 %exitcond.not, label %bb10, label %"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit"

"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hefdf959db4029bceE.exit": ; preds = %bb6
  tail call void @llvm.assume(i1 %2)
  tail call void @llvm.assume(i1 %3)
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_9.0, i64 %iter.sroa.8.0
  %_0.i.i2.i.i = getelementptr inbounds i8, ptr %_12.0, i64 %iter.sroa.8.0
  %4 = add i64 %iter.sroa.8.0, 1
  %_23 = load i8, ptr %_0.i.i.i.i, align 1, !noundef !48
  %_25 = load i8, ptr %_0.i.i2.i.i, align 1, !noundef !48
  %_24 = xor i8 %_25, -1
  %5 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_23, i8 %_24)
  %_6.0.i = extractvalue { i8, i1 } %5, 0
  %_6.1.i = extractvalue { i8, i1 } %5, 1
  %_10.i = zext i1 %noborrow.sroa.0.0.off0 to i8
  %6 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_6.0.i, i8 %_10.i)
  %_9.1.i = extractvalue { i8, i1 } %6, 1
  %_11.sroa.0.0.off0.i = or i1 %_6.1.i, %_9.1.i
  %_22.0 = extractvalue { i8, i1 } %6, 0
  store i8 %_22.0, ptr %_0.i.i.i.i, align 1
  br label %bb6

bb10:                                             ; preds = %bb6
  br i1 %noborrow.sroa.0.0.off0, label %bb12, label %bb13

bb13:                                             ; preds = %bb10
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_8e008b8fe1865d89b2878c6835eb4802, i64 noundef 26, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb12:                                             ; preds = %bb10
  store i64 %_0.sroa.0.0.sroa.speculated.i.i.i, ptr %self, align 8
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x39mul_small17h4b4d2deb857a2a03E(ptr noalias noundef returned align 8 dereferenceable(16) %self, i8 noundef %other) unnamed_addr #2 {
start:
  %0 = load i64, ptr %self, align 8, !noundef !48
  %_7 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h6c6e9b2601db0761E"(ptr noalias noundef nonnull align 1 dereferenceable(3) %_7, i64 noundef %0) #61
  %_6.0 = extractvalue { ptr, i64 } %1, 0
  %_6.1 = extractvalue { ptr, i64 } %1, 1
  %_0.i.i.i.i = getelementptr inbounds i8, ptr %_6.0, i64 %_6.1
  %2 = icmp ne ptr %_6.0, null
  tail call void @llvm.assume(i1 %2)
  %_7.i = zext i8 %other to i16
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %iter.sroa.0.0 = phi ptr [ %_6.0, %start ], [ %_3.i.i.i.i, %bb6 ]
  %carry.sroa.0.0 = phi i8 [ 0, %start ], [ %_10.i, %bb6 ]
  %_0.i.i = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  %_20.not = icmp eq i8 %carry.sroa.0.0, 0
  br i1 %_20.not, label %bb12, label %bb9

bb6:                                              ; preds = %bb3
  %_3.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 1
  %_18 = load i8, ptr %iter.sroa.0.0, align 1, !noundef !48
  %_6.i = zext i8 %_18 to i16
  %_0.i1.i = mul nuw i16 %_6.i, %_7.i
  %_8.i6 = zext i8 %carry.sroa.0.0 to i16
  %_0.i.i7 = add nuw i16 %_0.i1.i, %_8.i6
  %_9.i = trunc i16 %_0.i.i7 to i8
  %_11.i = lshr i16 %_0.i.i7, 8
  %_10.i = trunc i16 %_11.i to i8
  store i8 %_9.i, ptr %iter.sroa.0.0, align 1
  br label %bb3

bb9:                                              ; preds = %bb7
  %_24 = icmp ult i64 %0, 3
  br i1 %_24, label %bb11, label %panic

bb12:                                             ; preds = %bb11, %bb7
  %sz.sroa.0.0 = phi i64 [ %4, %bb11 ], [ %0, %bb7 ]
  store i64 %sz.sroa.0.0, ptr %self, align 8
  ret ptr %self

bb11:                                             ; preds = %bb9
  %3 = getelementptr inbounds [3 x i8], ptr %_7, i64 0, i64 %0
  store i8 %carry.sroa.0.0, ptr %3, align 1
  %4 = add nuw nsw i64 %0, 1
  br label %bb12

panic:                                            ; preds = %bb9
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %0, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x38mul_pow217hee0aad42f0b94238E(ptr noalias noundef returned align 8 dereferenceable(16) %self, i64 noundef %bits) unnamed_addr #2 {
start:
  %digits22 = lshr i64 %bits, 3
  %bits3 = and i64 %bits, 7
  %_5 = icmp ult i64 %bits, 24
  br i1 %_5, label %bb1, label %bb2

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_97b961b0f565e1081ee896c8711a3732, i64 noundef 28, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb1:                                              ; preds = %start
  %_10 = load i64, ptr %self, align 8, !noundef !48
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_17.first_iter = icmp ult i64 %_10, 4
  br label %bb5

bb5:                                              ; preds = %bb11, %bb1
  %iter.sroa.4.0 = phi i64 [ %_10, %bb1 ], [ %_0.i.i.i.i.i, %bb11 ]
  %_0.i.i.i.i.not = icmp eq i64 %iter.sroa.4.0, 0
  br i1 %_0.i.i.i.i.not, label %bb13, label %bb8

bb8:                                              ; preds = %bb5
  %_0.i.i.i.i.i = add i64 %iter.sroa.4.0, -1
  br i1 %_17.first_iter, label %bb10, label %panic12

bb13:                                             ; preds = %bb17, %bb5
  %iter1.sroa.0.0 = phi i64 [ %_0.i.i.i.i26, %bb17 ], [ 0, %bb5 ]
  %exitcond.not = icmp eq i64 %iter1.sroa.0.0, %digits22
  br i1 %exitcond.not, label %bb16, label %bb15

bb16:                                             ; preds = %bb13
  %_29 = load i64, ptr %self, align 8, !noundef !48
  %1 = add i64 %_29, %digits22
  %_30.not = icmp eq i64 %bits3, 0
  br i1 %_30.not, label %bb33, label %bb18

bb15:                                             ; preds = %bb13
  %exitcond52.not = icmp eq i64 %iter1.sroa.0.0, 3
  br i1 %exitcond52.not, label %panic10, label %bb17

bb33:                                             ; preds = %bb28, %bb16
  %sz.sroa.0.0 = phi i64 [ %sz.sroa.0.1, %bb28 ], [ %1, %bb16 ]
  store i64 %sz.sroa.0.0, ptr %self, align 8
  ret ptr %self

bb18:                                             ; preds = %bb16
  %_34 = add i64 %1, -1
  %_35 = icmp ult i64 %_34, 3
  br i1 %_35, label %bb19, label %panic

bb19:                                             ; preds = %bb18
  %2 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %_34
  %_33 = load i8, ptr %2, align 1, !noundef !48
  %3 = trunc i64 %bits to i8
  %4 = sub nsw i8 0, %3
  %5 = and i8 %4, 7
  %overflow = lshr i8 %_33, %5
  %_37.not = icmp eq i8 %overflow, 0
  br i1 %_37.not, label %bb22, label %bb20

panic:                                            ; preds = %bb18
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_34, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb22:                                             ; preds = %bb21, %bb19
  %sz.sroa.0.1 = phi i64 [ %8, %bb21 ], [ %1, %bb19 ]
  %_42 = add nuw nsw i64 %digits22, 1
  %6 = trunc i64 %bits3 to i8
  br label %bb25

bb20:                                             ; preds = %bb19
  %_38 = icmp ult i64 %1, 3
  br i1 %_38, label %bb21, label %panic4

bb21:                                             ; preds = %bb20
  %7 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %1
  store i8 %overflow, ptr %7, align 1
  %8 = add nuw nsw i64 %1, 1
  br label %bb22

panic4:                                           ; preds = %bb20
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %1, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb25:                                             ; preds = %bb31, %bb22
  %_49 = phi i8 [ %_33, %bb22 ], [ %_52, %bb31 ]
  %iter2.sroa.4.0 = phi i64 [ %1, %bb22 ], [ %_0.i.i.i.i.i34, %bb31 ]
  %_0.i.i.i.i30 = icmp ult i64 %_42, %iter2.sroa.4.0
  br i1 %_0.i.i.i.i30, label %bb29, label %bb28

bb28:                                             ; preds = %bb25
  %9 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %digits22
  %10 = load i8, ptr %9, align 1, !noundef !48
  %11 = shl i8 %10, %6
  store i8 %11, ptr %9, align 1
  br label %bb33

bb29:                                             ; preds = %bb25
  %_53 = add nsw i64 %iter2.sroa.4.0, -2
  %_54 = icmp ult i64 %_53, 3
  br i1 %_54, label %bb31, label %panic7

panic7:                                           ; preds = %bb29
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef -1, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb31:                                             ; preds = %bb29
  %_0.i.i.i.i.i34 = add nsw i64 %iter2.sroa.4.0, -1
  %12 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %_0.i.i.i.i.i34
  %_48 = shl i8 %_49, %6
  %13 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %_53
  %_52 = load i8, ptr %13, align 1, !noundef !48
  %_51 = lshr i8 %_52, %5
  %14 = or i8 %_51, %_48
  store i8 %14, ptr %12, align 1
  br label %bb25

bb17:                                             ; preds = %bb15
  %_0.i.i.i.i26 = add nuw nsw i64 %iter1.sroa.0.0, 1
  %15 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %iter1.sroa.0.0
  store i8 0, ptr %15, align 1
  br label %bb13

panic10:                                          ; preds = %bb15
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef 3, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb10:                                             ; preds = %bb8
  %_18 = add nuw nsw i64 %_0.i.i.i.i.i, %digits22
  %_19 = icmp ult i64 %_18, 3
  br i1 %_19, label %bb11, label %panic13

panic12:                                          ; preds = %bb8
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_0.i.i.i.i.i, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb11:                                             ; preds = %bb10
  %16 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %_0.i.i.i.i.i
  %_16 = load i8, ptr %16, align 1, !noundef !48
  %17 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %_18
  store i8 %_16, ptr %17, align 1
  br label %bb5

panic13:                                          ; preds = %bb10
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_18, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x38mul_pow517h2faa35472e9bead0E(ptr noalias noundef returned align 8 dereferenceable(16) %self, i64 noundef %0) unnamed_addr #2 {
start:
  br label %bb4

bb4:                                              ; preds = %bb5, %start
  %e.sroa.0.0 = phi i64 [ %0, %start ], [ %1, %bb5 ]
  %_11.not = icmp ult i64 %e.sroa.0.0, 3
  br i1 %_11.not, label %bb9, label %bb5

bb5:                                              ; preds = %bb4
  %_13 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x39mul_small17h4b4d2deb857a2a03E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i8 noundef 125) #61
  %1 = add i64 %e.sroa.0.0, -3
  br label %bb4

bb9:                                              ; preds = %bb12, %bb4
  %iter.sroa.0.0 = phi i64 [ %_0.i.i.i.i, %bb12 ], [ 0, %bb4 ]
  %rest_power.sroa.0.0 = phi i8 [ %2, %bb12 ], [ 1, %bb4 ]
  %_0.i.i.i = icmp ult i64 %iter.sroa.0.0, %e.sroa.0.0
  br i1 %_0.i.i.i, label %bb12, label %bb13

bb13:                                             ; preds = %bb9
  %_22 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x39mul_small17h4b4d2deb857a2a03E(ptr noalias noundef nonnull align 8 dereferenceable(16) %self, i8 noundef %rest_power.sroa.0.0) #61
  ret ptr %self

bb12:                                             ; preds = %bb9
  %_0.i.i.i.i = add nuw i64 %iter.sroa.0.0, 1
  %2 = mul i8 %rest_power.sroa.0.0, 5
  br label %bb9
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef nonnull align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x310mul_digits17h0d934ac87df934b8E(ptr noalias noundef returned align 8 dereferenceable(16) %self, ptr noalias noundef nonnull readonly align 1 %other.0, i64 noundef %other.1) unnamed_addr #2 {
start:
  %ret = alloca [3 x i8], align 1
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(3) %ret, i8 0, i64 3, i1 false)
  %_6 = load i64, ptr %self, align 8, !noundef !48
  %_5 = icmp ult i64 %_6, %other.1
  %0 = tail call { ptr, i64 } @_ZN4core3num6bignum5tests6Big8x36digits17h1239b77916c81823E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %self) #61
  %_9.0 = extractvalue { ptr, i64 } %0, 0
  %_9.1 = extractvalue { ptr, i64 } %0, 1
  br i1 %_5, label %bb1, label %bb4

bb4:                                              ; preds = %start
  %1 = call fastcc noundef i64 @_ZN4core3num6bignum5tests6Big8x310mul_digits9mul_inner17h8991e31ca626a812E(ptr noalias noundef nonnull align 1 dereferenceable(3) %ret, ptr noalias noundef nonnull readonly align 1 %other.0, i64 noundef %other.1, ptr noalias noundef nonnull readonly align 1 %_9.0, i64 noundef %_9.1) #61
  br label %bb7

bb1:                                              ; preds = %start
  %2 = call fastcc noundef i64 @_ZN4core3num6bignum5tests6Big8x310mul_digits9mul_inner17h8991e31ca626a812E(ptr noalias noundef nonnull align 1 dereferenceable(3) %ret, ptr noalias noundef nonnull readonly align 1 %_9.0, i64 noundef %_9.1, ptr noalias noundef nonnull readonly align 1 %other.0, i64 noundef %other.1) #61
  br label %bb7

bb7:                                              ; preds = %bb1, %bb4
  %retsz.sroa.0.0 = phi i64 [ %2, %bb1 ], [ %1, %bb4 ]
  %3 = getelementptr inbounds i8, ptr %self, i64 8
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(3) %3, ptr noundef nonnull align 1 dereferenceable(3) %ret, i64 3, i1 false)
  store i64 %retsz.sroa.0.0, ptr %self, align 8
  ret ptr %self
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef i64 @_ZN4core3num6bignum5tests6Big8x310mul_digits9mul_inner17h8991e31ca626a812E(ptr noalias nocapture noundef align 1 dereferenceable(3) %ret, ptr noalias noundef nonnull readonly align 1 %aa.0, i64 noundef %aa.1, ptr noalias noundef nonnull readonly align 1 %bb.0, i64 noundef %bb.1) unnamed_addr #2 {
start:
  %_0.i.i.i = getelementptr inbounds i8, ptr %aa.0, i64 %aa.1
  %_0.i.i.i11 = getelementptr inbounds i8, ptr %bb.0, i64 %bb.1
  %0 = add i64 %bb.1, 1
  br label %bb4.outer

bb4.outer:                                        ; preds = %bb24, %start
  %iter.sroa.0.0.ph = phi ptr [ %_3.i.i.i.i.i, %bb24 ], [ %aa.0, %start ]
  %iter.sroa.7.0.ph = phi i64 [ %_8.0.i, %bb24 ], [ 0, %start ]
  %retsz.sroa.0.0.ph = phi i64 [ %spec.select, %bb24 ], [ 0, %start ]
  br label %bb4

bb4:                                              ; preds = %bb7, %bb4.outer
  %iter.sroa.0.0 = phi ptr [ %_3.i.i.i.i.i, %bb7 ], [ %iter.sroa.0.0.ph, %bb4.outer ]
  %iter.sroa.7.0 = phi i64 [ %_8.0.i, %bb7 ], [ %iter.sroa.7.0.ph, %bb4.outer ]
  %_0.i.i.i10 = icmp eq ptr %iter.sroa.0.0, %_0.i.i.i
  br i1 %_0.i.i.i10, label %bb8, label %bb7

bb8:                                              ; preds = %bb4
  ret i64 %retsz.sroa.0.0.ph

bb7:                                              ; preds = %bb4
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 1
  %_8.0.i = add i64 %iter.sroa.7.0, 1
  %a = load i8, ptr %iter.sroa.0.0, align 1, !noundef !48
  %1 = icmp eq i8 %a, 0
  br i1 %1, label %bb4, label %bb10

bb10:                                             ; preds = %bb7
  %_8.i = zext i8 %a to i16
  br label %bb14

bb14:                                             ; preds = %bb18, %bb10
  %iter1.sroa.0.0 = phi ptr [ %bb.0, %bb10 ], [ %_3.i.i.i.i.i16, %bb18 ]
  %iter1.sroa.7.0 = phi i64 [ 0, %bb10 ], [ %_8.0.i18, %bb18 ]
  %carry.sroa.0.0 = phi i8 [ 0, %bb10 ], [ %_12.i, %bb18 ]
  %_0.i.i.i14 = icmp eq ptr %iter1.sroa.0.0, %_0.i.i.i11
  br i1 %_0.i.i.i14, label %bb17, label %bb16

bb17:                                             ; preds = %bb14
  %_32.not = icmp eq i8 %carry.sroa.0.0, 0
  br i1 %_32.not, label %bb24, label %bb21

bb16:                                             ; preds = %bb14
  %_29 = add nuw nsw i64 %iter1.sroa.7.0, %iter.sroa.7.0
  %_30 = icmp ult i64 %_29, 3
  br i1 %_30, label %bb18, label %panic2

bb21:                                             ; preds = %bb17
  %_35 = add i64 %iter.sroa.7.0, %bb.1
  %_37 = icmp ult i64 %_35, 3
  br i1 %_37, label %bb23, label %panic

bb24:                                             ; preds = %bb23, %bb17
  %sz.sroa.0.0 = phi i64 [ %0, %bb23 ], [ %bb.1, %bb17 ]
  %_40 = add i64 %sz.sroa.0.0, %iter.sroa.7.0
  %spec.select = tail call i64 @llvm.umax.i64(i64 %retsz.sroa.0.0.ph, i64 %_40)
  br label %bb4.outer

bb23:                                             ; preds = %bb21
  %2 = getelementptr inbounds [3 x i8], ptr %ret, i64 0, i64 %_35
  store i8 %carry.sroa.0.0, ptr %2, align 1
  br label %bb24

panic:                                            ; preds = %bb21
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_35, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb18:                                             ; preds = %bb16
  %_8.0.i18 = add nuw nsw i64 %iter1.sroa.7.0, 1
  %_3.i.i.i.i.i16 = getelementptr inbounds i8, ptr %iter1.sroa.0.0, i64 1
  %b = load i8, ptr %iter1.sroa.0.0, align 1, !noundef !48
  %3 = getelementptr inbounds [3 x i8], ptr %ret, i64 0, i64 %_29
  %_28 = load i8, ptr %3, align 1, !noundef !48
  %_9.i = zext i8 %b to i16
  %_7.i = mul nuw i16 %_9.i, %_8.i
  %_10.i = zext i8 %_28 to i16
  %_11.i = zext i8 %carry.sroa.0.0 to i16
  %_6.i = add nuw nsw i16 %_10.i, %_11.i
  %v.i = add nuw i16 %_6.i, %_7.i
  %_13.i = lshr i16 %v.i, 8
  %_12.i = trunc i16 %_13.i to i8
  %_14.i = trunc i16 %v.i to i8
  store i8 %_14.i, ptr %3, align 1
  br label %bb14

panic2:                                           ; preds = %bb16
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_29, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local { ptr, i8 } @_ZN4core3num6bignum5tests6Big8x313div_rem_small17h84fbd145537b958eE(ptr noalias noundef align 8 dereferenceable(16) %self, i8 noundef %other) unnamed_addr #2 {
start:
  %_3.not = icmp eq i8 %other, 0
  br i1 %_3.not, label %bb2, label %bb1

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_baf2d6c16b94202b5abe24b4832fda2e, i64 noundef 27, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb1:                                              ; preds = %start
  %sz = load i64, ptr %self, align 8, !noundef !48
  %_11 = getelementptr inbounds i8, ptr %self, i64 8
  %0 = tail call fastcc { ptr, i64 } @"_ZN4core5array88_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$9index_mut17h6c6e9b2601db0761E"(ptr noalias noundef nonnull align 1 dereferenceable(3) %_11, i64 noundef %sz) #61
  %_10.0 = extractvalue { ptr, i64 } %0, 0
  %_10.1 = extractvalue { ptr, i64 } %0, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_10.0, i64 %_10.1
  %1 = icmp ne ptr %_10.0, null
  tail call void @llvm.assume(i1 %1)
  br label %bb7

bb7:                                              ; preds = %bb10, %bb1
  %iter.sroa.4.0 = phi ptr [ %_0.i.i.i, %bb1 ], [ %_3.i.i.i.i.i.i, %bb10 ]
  %borrow.sroa.0.0 = phi i8 [ 0, %bb1 ], [ %_20.1, %bb10 ]
  %_0.i.i.i2 = icmp eq ptr %_10.0, %iter.sroa.4.0
  br i1 %_0.i.i.i2, label %bb11, label %bb10

bb11:                                             ; preds = %bb7
  %2 = insertvalue { ptr, i8 } poison, ptr %self, 0
  %3 = insertvalue { ptr, i8 } %2, i8 %borrow.sroa.0.0, 1
  ret { ptr, i8 } %3

bb10:                                             ; preds = %bb7
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.4.0, i64 -1
  %_21 = load i8, ptr %_3.i.i.i.i.i.i, align 1, !noundef !48
  %4 = tail call { i8, i8 } @"_ZN49_$LT$u8$u20$as$u20$core..num..bignum..FullOps$GT$12full_div_rem17h62deeab4ad108005E"(i8 noundef %_21, i8 noundef %other, i8 noundef %borrow.sroa.0.0) #61
  %_20.0 = extractvalue { i8, i8 } %4, 0
  %_20.1 = extractvalue { i8, i8 } %4, 1
  store i8 %_20.0, ptr %_3.i.i.i.i.i.i, align 1
  br label %bb7
}

; Function Attrs: minsize nounwind optsize
define dso_local void @_ZN4core3num6bignum5tests6Big8x37div_rem17hf2048ac2abbbd7b5E(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef readonly align 8 dereferenceable(16) %d, ptr noalias nocapture noundef align 8 dereferenceable(16) %q, ptr noalias noundef align 8 dereferenceable(16) %r) unnamed_addr #2 {
start:
  %_5 = tail call noundef zeroext i1 @_ZN4core3num6bignum5tests6Big8x37is_zero17h88d51b14eef9816dE(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %d) #61
  br i1 %_5, label %bb2, label %bb6

bb2:                                              ; preds = %start
  tail call void @_ZN4core9panicking5panic17h72d757809ffbf91dE(ptr noalias noundef nonnull readonly align 1 @alloc_cf5396ea65f2197a5808a6c33f813475, i64 noundef 30, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb6:                                              ; preds = %bb9, %start
  %iter.sroa.0.0.idx = phi i64 [ %iter.sroa.0.0.add, %bb9 ], [ 8, %start ]
  %_0.i.i = icmp eq i64 %iter.sroa.0.0.idx, 11
  br i1 %_0.i.i, label %bb10, label %bb9

bb10:                                             ; preds = %bb6
  %_9.ptr = getelementptr inbounds i8, ptr %q, i64 8
  br label %bb13

bb9:                                              ; preds = %bb6
  %iter.sroa.0.0.ptr = getelementptr inbounds i8, ptr %q, i64 %iter.sroa.0.0.idx
  %iter.sroa.0.0.add = add nuw nsw i64 %iter.sroa.0.0.idx, 1
  store i8 0, ptr %iter.sroa.0.0.ptr, align 1
  br label %bb6

bb13:                                             ; preds = %bb15, %bb10
  %iter1.sroa.0.0.idx = phi i64 [ 8, %bb10 ], [ %iter1.sroa.0.0.add, %bb15 ]
  %_0.i.i11 = icmp eq i64 %iter1.sroa.0.0.idx, 11
  br i1 %_0.i.i11, label %bb16, label %bb15

bb16:                                             ; preds = %bb13
  %_17.ptr = getelementptr inbounds i8, ptr %r, i64 8
  %_23 = load i64, ptr %d, align 8, !noundef !48
  store i64 %_23, ptr %r, align 8
  store i64 1, ptr %q, align 8
  %end = tail call noundef i64 @_ZN4core3num6bignum5tests6Big8x310bit_length17hddd60f606b722bf1E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %self) #61
  br label %bb20.outer

bb20.outer:                                       ; preds = %bb31, %bb16
  %iter2.sroa.4.0.ph = phi i64 [ %_0.i.i.i.i.i, %bb31 ], [ %end, %bb16 ]
  %q_is_zero.sroa.0.0.off0.ph = phi i1 [ false, %bb31 ], [ true, %bb16 ]
  br label %bb20

bb15:                                             ; preds = %bb13
  %iter1.sroa.0.0.ptr = getelementptr inbounds i8, ptr %r, i64 %iter1.sroa.0.0.idx
  %iter1.sroa.0.0.add = add nuw nsw i64 %iter1.sroa.0.0.idx, 1
  store i8 0, ptr %iter1.sroa.0.0.ptr, align 1
  br label %bb13

bb20:                                             ; preds = %bb22, %bb20.outer
  %iter2.sroa.4.0 = phi i64 [ %_0.i.i.i.i.i, %bb22 ], [ %iter2.sroa.4.0.ph, %bb20.outer ]
  %_0.i.i.i.i17.not = icmp eq i64 %iter2.sroa.4.0, 0
  br i1 %_0.i.i.i.i17.not, label %bb23, label %bb22

bb23:                                             ; preds = %bb20
  ret void

bb22:                                             ; preds = %bb20
  %_0.i.i.i.i.i = add i64 %iter2.sroa.4.0, -1
  %_34 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x38mul_pow217hee0aad42f0b94238E(ptr noalias noundef nonnull align 8 dereferenceable(16) %r, i64 noundef 1) #61
  %_35 = tail call noundef i8 @_ZN4core3num6bignum5tests6Big8x37get_bit17h573f6de9c65f5596E(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %self, i64 noundef %_0.i.i.i.i.i) #61, !range !49
  %0 = load i8, ptr %_17.ptr, align 8, !noundef !48
  %1 = or i8 %0, %_35
  store i8 %1, ptr %_17.ptr, align 8
  %_3.i.i.i = tail call noundef i8 @"_ZN67_$LT$core..num..bignum..tests..Big8x3$u20$as$u20$core..cmp..Ord$GT$3cmp17h6b4c3cabffd3c440E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %r, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %d) #61, !range !321, !noalias !3541
  %switch.i.i = icmp ult i8 %_3.i.i.i, 2
  br i1 %switch.i.i, label %bb27, label %bb20

bb27:                                             ; preds = %bb22
  %_41 = tail call noundef align 8 dereferenceable(16) ptr @_ZN4core3num6bignum5tests6Big8x33sub17hc204802ac4939dc3E(ptr noalias noundef nonnull align 8 dereferenceable(16) %r, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %d) #61
  %digit_idx7 = lshr i64 %_0.i.i.i.i.i, 3
  br i1 %q_is_zero.sroa.0.0.off0.ph, label %bb29, label %bb30

bb30:                                             ; preds = %bb29, %bb27
  %_46 = icmp ult i64 %iter2.sroa.4.0, 25
  br i1 %_46, label %bb31, label %panic

bb29:                                             ; preds = %bb27
  %2 = add nuw nsw i64 %digit_idx7, 1
  store i64 %2, ptr %q, align 8
  br label %bb30

bb31:                                             ; preds = %bb30
  %3 = trunc i64 %_0.i.i.i.i.i to i8
  %4 = and i8 %3, 7
  %_45 = shl nuw i8 1, %4
  %5 = getelementptr inbounds [3 x i8], ptr %_9.ptr, i64 0, i64 %digit_idx7
  %6 = load i8, ptr %5, align 1, !noundef !48
  %7 = or i8 %6, %_45
  store i8 %7, ptr %5, align 1
  br label %bb20.outer

panic:                                            ; preds = %bb30
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %digit_idx7, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN67_$LT$core..num..bignum..tests..Big8x3$u20$as$u20$core..cmp..Ord$GT$3cmp17h6b4c3cabffd3c440E"(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_5 = load i64, ptr %other, align 8, !noundef !48
  %_0.sroa.0.0.sroa.speculated.i.i.i = tail call noundef i64 @llvm.umax.i64(i64 %_4, i64 %_5)
  %_10 = getelementptr inbounds i8, ptr %self, i64 8
  %0 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(3) %_10, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_9.0 = extractvalue { ptr, i64 } %0, 0
  %_9.1 = extractvalue { ptr, i64 } %0, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_9.0, i64 %_9.1
  %_16 = getelementptr inbounds i8, ptr %other, i64 8
  %1 = tail call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(3) %_16, i64 noundef %_0.sroa.0.0.sroa.speculated.i.i.i) #61
  %_15.0 = extractvalue { ptr, i64 } %1, 0
  %_15.1 = extractvalue { ptr, i64 } %1, 1
  %_0.i.i.i1 = getelementptr inbounds i8, ptr %_15.0, i64 %_15.1
  %_0.i = tail call noundef i8 @_ZN4core4iter6traits8iterator8Iterator6cmp_by17hadf56c8820b977fdE(ptr noundef nonnull %_9.0, ptr noundef %_0.i.i.i, ptr noundef nonnull %_15.0, ptr noundef %_0.i.i.i1) #61, !range !321
  ret i8 %_0.i
}

; Function Attrs: minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN73_$LT$core..num..bignum..tests..Big8x3$u20$as$u20$core..cmp..PartialEq$GT$2eq17hcf5132390ed0360aE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #34 {
start:
  %_4 = getelementptr inbounds i8, ptr %self, i64 8
  %_6 = getelementptr inbounds i8, ptr %other, i64 8
  %0 = tail call i32 @memcmp(ptr noundef nonnull dereferenceable(3) %_4, ptr noundef nonnull dereferenceable(3) %_6, i64 3), !alias.scope !3545
  %1 = icmp eq i32 %0, 0
  ret i1 %1
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef i8 @"_ZN74_$LT$core..num..bignum..tests..Big8x3$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17ha1390666d6a04749E"(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias noundef readonly align 8 dereferenceable(16) %other) unnamed_addr #2 {
start:
  %_3 = tail call noundef i8 @"_ZN67_$LT$core..num..bignum..tests..Big8x3$u20$as$u20$core..cmp..Ord$GT$3cmp17h6b4c3cabffd3c440E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(16) %other) #61, !range !321
  ret i8 %_3
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN69_$LT$core..num..bignum..tests..Big8x3$u20$as$u20$core..fmt..Debug$GT$3fmt17h321145e1dd9a8c01E"(ptr noalias noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_51 = alloca [56 x i8], align 8
  %_44 = alloca [32 x i8], align 8
  %_40 = alloca [48 x i8], align 8
  %v = alloca [1 x i8], align 1
  %_21 = alloca [56 x i8], align 8
  %_13 = alloca [16 x i8], align 8
  %_9 = alloca [48 x i8], align 8
  %_5 = load i64, ptr %self, align 8, !noundef !48
  %sz.sroa.0.0 = tail call i64 @llvm.usub.sat.i64(i64 %_5, i64 1)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_13)
  %_18 = icmp ult i64 %sz.sroa.0.0, 3
  br i1 %_18, label %bb4, label %panic

bb4:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_15 = getelementptr inbounds [3 x i8], ptr %0, i64 0, i64 %sz.sroa.0.0
  store ptr %_15, ptr %_13, align 8
  %_14.sroa.4.0._13.sroa_idx = getelementptr inbounds i8, ptr %_13, i64 8
  store ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i8$GT$3fmt17h1bb67e7848cdc272E", ptr %_14.sroa.4.0._13.sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_21)
  store i64 2, ptr %_21, align 8
  %_22.sroa.45.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 16
  store i64 2, ptr %_22.sroa.45.0._21.sroa_idx, align 8
  %_22.sroa.6.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 32
  store i64 0, ptr %_22.sroa.6.0._21.sroa_idx, align 8
  %_22.sroa.7.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 40
  store i32 32, ptr %_22.sroa.7.0._21.sroa_idx, align 8
  %_22.sroa.8.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 44
  store i32 4, ptr %_22.sroa.8.0._21.sroa_idx, align 4
  %_22.sroa.9.0._21.sroa_idx = getelementptr inbounds i8, ptr %_21, i64 48
  store i8 3, ptr %_22.sroa.9.0._21.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d, ptr %_9, align 8, !alias.scope !3552, !noalias !3555
  %1 = getelementptr inbounds i8, ptr %_9, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3552, !noalias !3555
  %2 = getelementptr inbounds i8, ptr %_9, i64 32
  store ptr %_21, ptr %2, align 8, !alias.scope !3552, !noalias !3555
  %3 = getelementptr inbounds i8, ptr %_9, i64 40
  store i64 1, ptr %3, align 8, !alias.scope !3552, !noalias !3555
  %4 = getelementptr inbounds i8, ptr %_9, i64 16
  store ptr %_13, ptr %4, align 8, !alias.scope !3552, !noalias !3555
  %5 = getelementptr inbounds i8, ptr %_9, i64 24
  store i64 1, ptr %5, align 8, !alias.scope !3552, !noalias !3555
  %_8 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_9) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_9)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_21)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_13)
  br i1 %_8, label %bb34, label %bb12

panic:                                            ; preds = %start
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %sz.sroa.0.0, i64 noundef 3, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_d4b649877ef819134d773e51ac7a38d7) #62
  unreachable

bb12:                                             ; preds = %bb4
  %6 = call fastcc { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf1f06923548be998E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(3) %0, i64 noundef %sz.sroa.0.0) #61
  %_28.0 = extractvalue { ptr, i64 } %6, 0
  %_28.1 = extractvalue { ptr, i64 } %6, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_28.0, i64 %_28.1
  %7 = icmp ne ptr %_28.0, null
  call void @llvm.assume(i1 %7)
  %_45.sroa.4.0._44.sroa_idx = getelementptr inbounds i8, ptr %_44, i64 8
  %8 = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_44, i64 0, i64 1
  %_47.sroa.4.0..sroa_idx = getelementptr inbounds [2 x %"fmt::rt::Argument<'_>"], ptr %_44, i64 0, i64 1, i32 0, i32 1
  %_52.sroa.46.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 16
  %_52.sroa.5.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 24
  %_52.sroa.6.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 32
  %_52.sroa.7.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 40
  %_52.sroa.8.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 44
  %_52.sroa.9.0._51.sroa_idx = getelementptr inbounds i8, ptr %_51, i64 48
  %9 = getelementptr inbounds i8, ptr %_40, i64 8
  %10 = getelementptr inbounds i8, ptr %_40, i64 32
  %11 = getelementptr inbounds i8, ptr %_40, i64 40
  %12 = getelementptr inbounds i8, ptr %_40, i64 16
  %13 = getelementptr inbounds i8, ptr %_40, i64 24
  br label %bb19

bb19:                                             ; preds = %bb21, %bb12
  %iter.sroa.5.0 = phi ptr [ %_0.i.i.i, %bb12 ], [ %_3.i.i.i.i.i.i, %bb21 ]
  %_0.i.i.i4 = icmp ne ptr %_28.0, %iter.sroa.5.0
  br i1 %_0.i.i.i4, label %bb21, label %bb34

bb21:                                             ; preds = %bb19
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %iter.sroa.5.0, i64 -1
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %v)
  %14 = load i8, ptr %_3.i.i.i.i.i.i, align 1, !noundef !48
  store i8 %14, ptr %v, align 1
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_40)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %_44)
  store ptr %v, ptr %_44, align 8
  store ptr @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i8$GT$3fmt17h1bb67e7848cdc272E", ptr %_45.sroa.4.0._44.sroa_idx, align 8
  store i64 2, ptr %8, align 8
  store ptr null, ptr %_47.sroa.4.0..sroa_idx, align 8
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %_51)
  store i64 2, ptr %_51, align 8
  store i64 1, ptr %_52.sroa.46.0._51.sroa_idx, align 8
  store i64 1, ptr %_52.sroa.5.0._51.sroa_idx, align 8
  store i64 0, ptr %_52.sroa.6.0._51.sroa_idx, align 8
  store i32 32, ptr %_52.sroa.7.0._51.sroa_idx, align 8
  store i32 8, ptr %_52.sroa.8.0._51.sroa_idx, align 4
  store i8 3, ptr %_52.sroa.9.0._51.sroa_idx, align 8
  store ptr @alloc_6374a4d206951ceeebc0f2049b4e0bbf, ptr %_40, align 8, !alias.scope !3559, !noalias !3562
  store i64 1, ptr %9, align 8, !alias.scope !3559, !noalias !3562
  store ptr %_51, ptr %10, align 8, !alias.scope !3559, !noalias !3562
  store i64 1, ptr %11, align 8, !alias.scope !3559, !noalias !3562
  store ptr %_44, ptr %12, align 8, !alias.scope !3559, !noalias !3562
  store i64 2, ptr %13, align 8, !alias.scope !3559, !noalias !3562
  %_39 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h28b34cb7a3c0a11cE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_40) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_40)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %_51)
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %_44)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %v)
  br i1 %_39, label %bb34, label %bb19

bb34:                                             ; preds = %bb21, %bb19, %bb4
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb4 ], [ %_0.i.i.i4, %bb19 ], [ %_0.i.i.i4, %bb21 ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i8$GT$3fmt17h1bb67e7848cdc272E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h3565f30b108e1e30E(ptr noalias nonnull readonly align 1 poison, i8 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize noinline nounwind optsize
define dso_local i64 @"_ZN4core3num7dec2flt60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$f32$GT$8from_str17h9c80fdb72d7e4453E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #10 {
start:
  %_15.i = alloca [24 x i8], align 8
  %num.i = alloca [24 x i8], align 8
  %_3.not.i = icmp eq i64 %src.1, 0
  br i1 %_3.not.i, label %_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE.exit, label %bb3.i

bb3.i:                                            ; preds = %start
  %c.i = load i8, ptr %src.0, align 1, !noundef !48
  %negative.i = icmp eq i8 %c.i, 45
  switch i8 %c.i, label %bb13.i [
    i8 45, label %bb9.i
    i8 43, label %bb9.i
  ]

bb9.i:                                            ; preds = %bb3.i, %bb3.i
  %0 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 1, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_472f36ef6ba0dd0bae9688535dcfcf6f) #61
  %_9.0.i = extractvalue { ptr, i64 } %0, 0
  %_9.1.i = extractvalue { ptr, i64 } %0, 1
  %_0.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i, label %_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE.exit, label %bb13.i

bb13.i:                                           ; preds = %bb9.i, %bb3.i
  %s.sroa.0.0.i9 = phi ptr [ %_9.0.i, %bb9.i ], [ %src.0, %bb3.i ]
  %s.sroa.11.0.i8 = phi i64 [ %_9.1.i, %bb9.i ], [ %src.1, %bb3.i ]
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %num.i), !noalias !3566
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_15.i), !noalias !3566
  call void @_ZN4core3num7dec2flt5parse12parse_number17h743311408d8e6e08E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_15.i, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0.i9, i64 noundef %s.sroa.11.0.i8) #61
  %1 = getelementptr inbounds i8, ptr %_15.i, i64 17
  %2 = load i8, ptr %1, align 1, !range !3569, !noalias !3566, !noundef !48
  %3 = icmp eq i8 %2, 2
  br i1 %3, label %bb17.i, label %bb16.i

bb17.i:                                           ; preds = %bb13.i
  %4 = tail call { i32, float } @_ZN4core3num7dec2flt5parse13parse_inf_nan17h9df7cc756bd53aeeE(ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0.i9, i64 noundef %s.sroa.11.0.i8, i1 noundef zeroext %negative.i) #61
  %5 = extractvalue { i32, float } %4, 0
  %switch.i = icmp ne i32 %5, 1
  %spec.select = zext i1 %switch.i to i64
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_15.i), !noalias !3566
  br label %bb43.i

bb16.i:                                           ; preds = %bb13.i
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %num.i, ptr noundef nonnull align 8 dereferenceable(24) %_15.i, i64 24, i1 false), !noalias !3566
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_15.i), !noalias !3566
  %6 = getelementptr inbounds i8, ptr %num.i, i64 16
  %7 = zext i1 %negative.i to i8
  store i8 %7, ptr %6, align 8, !noalias !3566
  %8 = call { i32, float } @_ZN4core3num7dec2flt6number6Number13try_fast_path17h665f232865bdff26E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %num.i) #61
  %9 = extractvalue { i32, float } %8, 0
  %switch9.i = icmp eq i32 %9, 1
  br i1 %switch9.i, label %bb43.i, label %bb24.i

bb43.i:                                           ; preds = %bb16.i, %bb17.i
  %.pn.i = phi { i32, float } [ %4, %bb17.i ], [ %8, %bb16.i ]
  %_0.sroa.0.1.i = phi i64 [ %spec.select, %bb17.i ], [ 0, %bb16.i ]
  %_0.sroa.102.1.i = extractvalue { i32, float } %.pn.i, 1
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %num.i), !noalias !3566
  br label %_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE.exit

bb24.i:                                           ; preds = %bb16.i
  %_29.i = load i64, ptr %num.i, align 8, !noalias !3566, !noundef !48
  %10 = getelementptr inbounds i8, ptr %num.i, i64 8
  %_30.i = load i64, ptr %10, align 8, !noalias !3566, !noundef !48
  %11 = tail call { i64, i32 } @_ZN4core3num7dec2flt6lemire13compute_float17h1214a2e050135b64E(i64 noundef %_29.i, i64 noundef %_30.i) #61
  %12 = extractvalue { i64, i32 } %11, 0
  %13 = extractvalue { i64, i32 } %11, 1
  %14 = getelementptr inbounds i8, ptr %num.i, i64 17
  %15 = load i8, ptr %14, align 1, !range !49, !noalias !3566, !noundef !48
  %_31.i = icmp ne i8 %15, 0
  %_32.i = icmp sgt i32 %13, -1
  %or.cond.i = select i1 %_31.i, i1 %_32.i, i1 false
  br i1 %or.cond.i, label %bb27.i, label %bb33.i

bb33.i:                                           ; preds = %bb24.i
  %_41.i = icmp slt i32 %13, 0
  br i1 %_41.i, label %bb34.i, label %bb37.i

bb27.i:                                           ; preds = %bb24.i
  %_39.i = add i64 %_30.i, 1
  %16 = tail call { i64, i32 } @_ZN4core3num7dec2flt6lemire13compute_float17h1214a2e050135b64E(i64 noundef %_29.i, i64 noundef %_39.i) #61
  %17 = extractvalue { i64, i32 } %16, 0
  %18 = extractvalue { i64, i32 } %16, 1
  %_3.i.i = icmp ne i64 %12, %17
  %19 = icmp ne i32 %13, %18
  %_0.sroa.0.0.off0.i.not.i = select i1 %_3.i.i, i1 true, i1 %19
  br i1 %_0.sroa.0.0.off0.i.not.i, label %bb34.i, label %bb37.i

bb34.i:                                           ; preds = %bb27.i, %bb33.i
  %20 = tail call { i64, i32 } @_ZN4core3num7dec2flt4slow19parse_long_mantissa17hf892e95e8753181bE(ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0.i9, i64 noundef %s.sroa.11.0.i8) #61
  %_43.0.i = extractvalue { i64, i32 } %20, 0
  %_43.1.i = extractvalue { i64, i32 } %20, 1
  br label %bb37.i

bb37.i:                                           ; preds = %bb34.i, %bb27.i, %bb33.i
  %fp.i.sroa.6.1 = phi i32 [ %_43.1.i, %bb34.i ], [ %13, %bb33.i ], [ %13, %bb27.i ]
  %fp.i.sroa.0.0 = phi i64 [ %_43.0.i, %bb34.i ], [ %12, %bb33.i ], [ %12, %bb27.i ]
  %_4.i = sext i32 %fp.i.sroa.6.1 to i64
  %_3.i = shl nsw i64 %_4.i, 23
  %21 = or i64 %_3.i, %fp.i.sroa.0.0
  %_2.i.i = trunc i64 %21 to i32
  %_0.i.i.i.i = bitcast i32 %_2.i.i to float
  %_0.i1 = fneg float %_0.i.i.i.i
  %spec.select15 = select i1 %negative.i, float %_0.i1, float %_0.i.i.i.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %num.i), !noalias !3566
  br label %_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE.exit

_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE.exit: ; preds = %bb37.i, %bb43.i, %bb9.i, %start
  %_0.sroa.102.3.i = phi float [ %spec.select15, %bb37.i ], [ %_0.sroa.102.1.i, %bb43.i ], [ undef, %start ], [ undef, %bb9.i ]
  %_0.sroa.7.3.i = phi i64 [ 0, %bb37.i ], [ 256, %bb43.i ], [ 0, %start ], [ 256, %bb9.i ]
  %_0.sroa.0.3.i = phi i64 [ 0, %bb37.i ], [ %_0.sroa.0.1.i, %bb43.i ], [ 1, %start ], [ 1, %bb9.i ]
  %22 = bitcast float %_0.sroa.102.3.i to i32
  %_0.sroa.102.0.insert.ext.i = zext i32 %22 to i64
  %_0.sroa.102.0.insert.shift.i = shl nuw i64 %_0.sroa.102.0.insert.ext.i, 32
  %_0.sroa.7.0.insert.insert.i = or disjoint i64 %_0.sroa.102.0.insert.shift.i, %_0.sroa.7.3.i
  %_0.sroa.0.0.insert.insert.i = or i64 %_0.sroa.7.0.insert.insert.i, %_0.sroa.0.3.i
  ret i64 %_0.sroa.0.0.insert.insert.i
}

; Function Attrs: minsize noinline nounwind optsize
define dso_local void @"_ZN4core3num7dec2flt60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$f64$GT$8from_str17hf800cf53ac22807dE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #10 {
start:
  %_15.i = alloca [24 x i8], align 8
  %num.i = alloca [24 x i8], align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3570)
  %_3.not.i = icmp eq i64 %src.1, 0
  br i1 %_3.not.i, label %bb4.i, label %bb3.i

bb3.i:                                            ; preds = %start
  %c.i = load i8, ptr %src.0, align 1, !noalias !3570, !noundef !48
  %negative.i = icmp eq i8 %c.i, 45
  switch i8 %c.i, label %bb13.i [
    i8 45, label %bb9.i
    i8 43, label %bb9.i
  ]

bb4.i:                                            ; preds = %start
  %0 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %0, align 1, !alias.scope !3570, !noalias !3573
  store i8 1, ptr %_0, align 8, !alias.scope !3570, !noalias !3573
  br label %_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE.exit

bb9.i:                                            ; preds = %bb3.i, %bb3.i
  %1 = tail call fastcc { ptr, i64 } @"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h5371948b43e1e717E"(i64 noundef 1, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_472f36ef6ba0dd0bae9688535dcfcf6f) #61
  %_9.0.i = extractvalue { ptr, i64 } %1, 0
  %_9.1.i = extractvalue { ptr, i64 } %1, 1
  %_0.i = icmp eq i64 %_9.1.i, 0
  br i1 %_0.i, label %bb11.i, label %bb13.i

bb13.i:                                           ; preds = %bb9.i, %bb3.i
  %s.sroa.0.0.i9 = phi ptr [ %_9.0.i, %bb9.i ], [ %src.0, %bb3.i ]
  %s.sroa.11.0.i8 = phi i64 [ %_9.1.i, %bb9.i ], [ %src.1, %bb3.i ]
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %num.i), !noalias !3575
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_15.i), !noalias !3575
  call void @_ZN4core3num7dec2flt5parse12parse_number17h743311408d8e6e08E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_15.i, ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0.i9, i64 noundef %s.sroa.11.0.i8) #61
  %2 = getelementptr inbounds i8, ptr %_15.i, i64 17
  %3 = load i8, ptr %2, align 1, !range !3569, !noalias !3575, !noundef !48
  %4 = icmp eq i8 %3, 2
  br i1 %4, label %bb17.i, label %bb16.i

bb11.i:                                           ; preds = %bb9.i
  %5 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %5, align 1, !alias.scope !3570, !noalias !3573
  store i8 1, ptr %_0, align 8, !alias.scope !3570, !noalias !3573
  br label %_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE.exit

bb17.i:                                           ; preds = %bb13.i
  %6 = tail call { i64, double } @_ZN4core3num7dec2flt5parse13parse_inf_nan17h324f3b14892654cbE(ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0.i9, i64 noundef %s.sroa.11.0.i8, i1 noundef zeroext %negative.i) #61
  %7 = extractvalue { i64, double } %6, 0
  %switch.i = icmp eq i64 %7, 1
  br i1 %switch.i, label %bb19.i, label %bb20.i

bb16.i:                                           ; preds = %bb13.i
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %num.i, ptr noundef nonnull align 8 dereferenceable(24) %_15.i, i64 24, i1 false), !noalias !3575
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_15.i), !noalias !3575
  %8 = getelementptr inbounds i8, ptr %num.i, i64 16
  %9 = zext i1 %negative.i to i8
  store i8 %9, ptr %8, align 8, !noalias !3575
  %10 = call { i64, double } @_ZN4core3num7dec2flt6number6Number13try_fast_path17h64cd78a4e7903381E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %num.i) #61, !noalias !3570
  %11 = extractvalue { i64, double } %10, 0
  %switch8.i = icmp eq i64 %11, 1
  br i1 %switch8.i, label %bb23.i, label %bb24.i

bb19.i:                                           ; preds = %bb17.i
  %12 = extractvalue { i64, double } %6, 1
  %13 = getelementptr inbounds i8, ptr %_0, i64 8
  store double %12, ptr %13, align 8, !alias.scope !3570, !noalias !3573
  br label %bb42.i

bb20.i:                                           ; preds = %bb17.i
  %14 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %14, align 1, !alias.scope !3570, !noalias !3573
  br label %bb42.i

bb42.i:                                           ; preds = %bb20.i, %bb19.i
  %storemerge.i = phi i8 [ 1, %bb20.i ], [ 0, %bb19.i ]
  store i8 %storemerge.i, ptr %_0, align 8, !alias.scope !3570, !noalias !3573
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_15.i), !noalias !3575
  br label %bb43.i

bb43.i:                                           ; preds = %bb23.i, %bb42.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %num.i), !noalias !3575
  br label %_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE.exit

bb23.i:                                           ; preds = %bb16.i
  %15 = extractvalue { i64, double } %10, 1
  %16 = getelementptr inbounds i8, ptr %_0, i64 8
  store double %15, ptr %16, align 8, !alias.scope !3570, !noalias !3573
  store i8 0, ptr %_0, align 8, !alias.scope !3570, !noalias !3573
  br label %bb43.i

bb24.i:                                           ; preds = %bb16.i
  %_29.i = load i64, ptr %num.i, align 8, !noalias !3575, !noundef !48
  %17 = getelementptr inbounds i8, ptr %num.i, i64 8
  %_30.i = load i64, ptr %17, align 8, !noalias !3575, !noundef !48
  %18 = tail call { i64, i32 } @_ZN4core3num7dec2flt6lemire13compute_float17h5fe4c0067ffe7843E(i64 noundef %_29.i, i64 noundef %_30.i) #61, !noalias !3570
  %19 = extractvalue { i64, i32 } %18, 0
  %20 = extractvalue { i64, i32 } %18, 1
  %21 = getelementptr inbounds i8, ptr %num.i, i64 17
  %22 = load i8, ptr %21, align 1, !range !49, !noalias !3575, !noundef !48
  %_31.i = icmp ne i8 %22, 0
  %_32.i = icmp sgt i32 %20, -1
  %or.cond.i = select i1 %_31.i, i1 %_32.i, i1 false
  br i1 %or.cond.i, label %bb27.i, label %bb33.i

bb33.i:                                           ; preds = %bb24.i
  %_41.i = icmp slt i32 %20, 0
  br i1 %_41.i, label %bb34.i, label %bb37.i

bb27.i:                                           ; preds = %bb24.i
  %_39.i = add i64 %_30.i, 1
  %23 = tail call { i64, i32 } @_ZN4core3num7dec2flt6lemire13compute_float17h5fe4c0067ffe7843E(i64 noundef %_29.i, i64 noundef %_39.i) #61, !noalias !3570
  %24 = extractvalue { i64, i32 } %23, 0
  %25 = extractvalue { i64, i32 } %23, 1
  %_3.i.i = icmp ne i64 %19, %24
  %26 = icmp ne i32 %20, %25
  %_0.sroa.0.0.off0.i.not.i = select i1 %_3.i.i, i1 true, i1 %26
  br i1 %_0.sroa.0.0.off0.i.not.i, label %bb34.i, label %bb37.i

bb34.i:                                           ; preds = %bb27.i, %bb33.i
  %27 = tail call { i64, i32 } @_ZN4core3num7dec2flt4slow19parse_long_mantissa17h878a8a31c351b33cE(ptr noalias noundef nonnull readonly align 1 %s.sroa.0.0.i9, i64 noundef %s.sroa.11.0.i8) #61
  %_43.0.i = extractvalue { i64, i32 } %27, 0
  %_43.1.i = extractvalue { i64, i32 } %27, 1
  br label %bb37.i

bb37.i:                                           ; preds = %bb34.i, %bb27.i, %bb33.i
  %fp.i.sroa.6.1 = phi i32 [ %_43.1.i, %bb34.i ], [ %20, %bb33.i ], [ %20, %bb27.i ]
  %fp.i.sroa.0.0 = phi i64 [ %_43.0.i, %bb34.i ], [ %19, %bb33.i ], [ %19, %bb27.i ]
  %_4.i = zext i32 %fp.i.sroa.6.1 to i64
  %_3.i = shl i64 %_4.i, 52
  %28 = or i64 %_3.i, %fp.i.sroa.0.0
  %_0.i.i.i.i = bitcast i64 %28 to double
  %_0.i1 = fneg double %_0.i.i.i.i
  %spec.select = select i1 %negative.i, double %_0.i1, double %_0.i.i.i.i
  %29 = getelementptr inbounds i8, ptr %_0, i64 8
  store double %spec.select, ptr %29, align 8, !alias.scope !3570, !noalias !3573
  store i8 0, ptr %_0, align 8, !alias.scope !3570, !noalias !3573
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %num.i), !noalias !3575
  br label %_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE.exit

_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE.exit: ; preds = %bb37.i, %bb43.i, %bb11.i, %bb4.i
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { i1, i8 } @"_ZN84_$LT$core..num..nonzero..NonZero$LT$u8$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h8e6ec05a4e93d1b9E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call { i1, i8 } @"_ZN4core3num20_$LT$impl$u20$u8$GT$14from_str_radix17h3e957bde629b3046E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %1 = extractvalue { i1, i8 } %0, 0
  %2 = extractvalue { i1, i8 } %0, 1
  %3 = icmp eq i8 %2, 0
  %.2.i = select i1 %3, i8 4, i8 %2
  %.pn3 = select i1 %1, i8 %2, i8 %.2.i
  %_0.sroa.0.0.off0 = select i1 %1, i1 true, i1 %3
  %4 = insertvalue { i1, i8 } poison, i1 %_0.sroa.0.0.off0, 0
  %5 = insertvalue { i1, i8 } %4, i8 %.pn3, 1
  ret { i1, i8 } %5
}

; Function Attrs: minsize nounwind optsize
define dso_local { i1, i8 } @"_ZN4core3num20_$LT$impl$u20$u8$GT$14from_str_radix17h3e957bde629b3046E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb35
    i64 1, label %bb11
  ]

bb11:                                             ; preds = %bb3
  %1 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %1, label %bb10 [
    i8 43, label %bb35
    i8 45, label %bb35
  ]

bb35.loopexit49.split.loop.exit55:                ; preds = %bb22
  %.mux.le = select i1 %switch, i8 1, i8 2
  br label %bb35

bb35:                                             ; preds = %bb16, %bb28, %bb15, %bb21, %bb35.loopexit49.split.loop.exit55, %bb11, %bb11, %bb3
  %_0.sroa.8.0 = phi i8 [ 0, %bb3 ], [ 1, %bb11 ], [ 1, %bb11 ], [ %.mux.le, %bb35.loopexit49.split.loop.exit55 ], [ 1, %bb16 ], [ %result.sroa.0.1, %bb15 ], [ %result.sroa.0.0, %bb21 ], [ 2, %bb28 ]
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb3 ], [ true, %bb11 ], [ true, %bb11 ], [ true, %bb35.loopexit49.split.loop.exit55 ], [ %_19.not.not, %bb15 ], [ %_19.not.not, %bb16 ], [ %_36.not.not, %bb28 ], [ %_36.not.not, %bb21 ]
  %2 = insertvalue { i1, i8 } poison, i1 %_0.sroa.0.0.off0, 0
  %3 = insertvalue { i1, i8 } %2, i8 %_0.sroa.8.0, 1
  ret { i1, i8 } %3

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 3
  %or.cond47 = and i1 %4, %_4.i
  br i1 %or.cond47, label %bb15.preheader, label %bb21.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %5 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %1, %bb11 ]
  %cond = icmp eq i8 %5, 43
  br i1 %cond, label %bb13, label %bb9

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i38 = icmp ult i32 %radix, 17
  %6 = icmp ult i64 %src.1, 4
  %or.cond48 = and i1 %6, %_4.i38
  br i1 %or.cond48, label %bb15.preheader, label %bb21.preheader

bb21.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_41 = trunc i32 %radix to i8
  br label %bb21

bb15.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = trunc i32 %radix to i8
  br label %bb15

bb21:                                             ; preds = %bb28, %bb21.preheader
  %result.sroa.0.0 = phi i8 [ %_5.0.i45, %bb28 ], [ 0, %bb21.preheader ]
  %digits.sroa.16.0 = phi i64 [ %rest.14, %bb28 ], [ %digits.sroa.16.0.ph, %bb21.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.03, %bb28 ], [ %digits.sroa.0.0.ph, %bb21.preheader ]
  %_36.not.not = icmp ne i64 %digits.sroa.16.0, 0
  br i1 %_36.not.not, label %bb22, label %bb35

bb15:                                             ; preds = %bb20, %bb15.preheader
  %result.sroa.0.1 = phi i8 [ %16, %bb20 ], [ 0, %bb15.preheader ]
  %digits.sroa.16.1 = phi i64 [ %rest.19, %bb20 ], [ %digits.sroa.16.1.ph, %bb15.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.08, %bb20 ], [ %digits.sroa.0.1.ph, %bb15.preheader ]
  %_19.not.not = icmp ne i64 %digits.sroa.16.1, 0
  br i1 %_19.not.not, label %bb16, label %bb35

bb22:                                             ; preds = %bb21
  %7 = tail call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %result.sroa.0.0, i8 %_41)
  %_5.1.i = extractvalue { i8, i1 } %7, 1
  %_45 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_44 = zext i8 %_45 to i32
  %8 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_44, i32 noundef %radix) #61
  %9 = extractvalue { i32, i32 } %8, 0
  %switch = icmp eq i32 %9, 0
  %brmerge = select i1 %switch, i1 true, i1 %_5.1.i
  br i1 %brmerge, label %bb35.loopexit49.split.loop.exit55, label %bb28

bb28:                                             ; preds = %bb22
  %_5.0.i = extractvalue { i8, i1 } %7, 0
  %rest.14 = add i64 %digits.sroa.16.0, -1
  %rest.03 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %10 = extractvalue { i32, i32 } %8, 1
  %x = trunc i32 %10 to i8
  %11 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_5.0.i, i8 %x)
  %_5.1.i43 = extractvalue { i8, i1 } %11, 1
  %_5.0.i45 = extractvalue { i8, i1 } %11, 0
  br i1 %_5.1.i43, label %bb35, label %bb21

bb16:                                             ; preds = %bb15
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %12 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %13 = extractvalue { i32, i32 } %12, 0
  %switch37 = icmp eq i32 %13, 0
  br i1 %switch37, label %bb35, label %bb20

bb20:                                             ; preds = %bb16
  %14 = extractvalue { i32, i32 } %12, 1
  %15 = mul i8 %result.sroa.0.1, %_23
  %rest.19 = add i64 %digits.sroa.16.1, -1
  %rest.08 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = trunc i32 %14 to i8
  %16 = add i8 %15, %_30
  br label %bb15
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #1

; Function Attrs: minsize nounwind optsize
define dso_local i32 @"_ZN85_$LT$core..num..nonzero..NonZero$LT$u16$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h1291ab48cd737ccaE"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i32 @"_ZN4core3num21_$LT$impl$u20$u16$GT$14from_str_radix17h695db91e49f84f96E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %1 = and i32 %0, 1
  %trunc.not = icmp eq i32 %1, 0
  br i1 %trunc.not, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %.sroa.5.0.extract.shift = and i32 %0, -65536
  %2 = icmp ult i32 %0, 65536
  %..i = zext i1 %2 to i32
  %_0.sroa.3.0.insert.insert.i = or disjoint i32 %.sroa.5.0.extract.shift, %..i
  %_0.sroa.0.0.insert.insert.i7 = or disjoint i32 %_0.sroa.3.0.insert.insert.i, 1024
  br label %bb9

bb5:                                              ; preds = %start
  %_0.sroa.0.0.insert.insert.i8 = and i32 %0, 65281
  br label %bb9

bb9:                                              ; preds = %bb5, %bb4
  %_0.sroa.0.0 = phi i32 [ %_0.sroa.0.0.insert.insert.i8, %bb5 ], [ %_0.sroa.0.0.insert.insert.i7, %bb4 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local i32 @"_ZN4core3num21_$LT$impl$u20$u16$GT$14from_str_radix17h695db91e49f84f96E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb35
    i64 1, label %bb11
  ]

bb11:                                             ; preds = %bb3
  %1 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %1, label %bb10 [
    i8 43, label %bb35
    i8 45, label %bb35
  ]

bb35.loopexit51.split.loop.exit54:                ; preds = %bb22
  %.mux.le = select i1 %switch, i32 256, i32 512
  br label %bb35

bb35:                                             ; preds = %bb16, %bb28, %bb32, %bb35.loopexit51.split.loop.exit54, %bb11, %bb11, %bb3
  %_0.sroa.0.0 = phi i32 [ 0, %bb32 ], [ 1, %bb3 ], [ 1, %bb11 ], [ 1, %bb11 ], [ 1, %bb35.loopexit51.split.loop.exit54 ], [ 1, %bb16 ], [ 1, %bb28 ]
  %_0.sroa.8.0.insert.insert = phi i32 [ %6, %bb32 ], [ 0, %bb3 ], [ 256, %bb11 ], [ 256, %bb11 ], [ %.mux.le, %bb35.loopexit51.split.loop.exit54 ], [ 256, %bb16 ], [ 512, %bb28 ]
  %_0.sroa.0.0.insert.insert = or disjoint i32 %_0.sroa.8.0.insert.insert, %_0.sroa.0.0
  ret i32 %_0.sroa.0.0.insert.insert

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %2 = icmp ult i64 %src.1, 5
  %or.cond48 = and i1 %2, %_4.i
  br i1 %or.cond48, label %bb15.preheader, label %bb21.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %3 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %1, %bb11 ]
  %cond = icmp eq i8 %3, 43
  br i1 %cond, label %bb13, label %bb9

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i38 = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 6
  %or.cond49 = and i1 %4, %_4.i38
  br i1 %or.cond49, label %bb15.preheader, label %bb21.preheader

bb21.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_41 = trunc i32 %radix to i16
  br label %bb21

bb15.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = trunc i32 %radix to i16
  br label %bb15

bb21:                                             ; preds = %bb28, %bb21.preheader
  %result.sroa.0.0 = phi i16 [ %_5.0.i46, %bb28 ], [ 0, %bb21.preheader ]
  %digits.sroa.16.0 = phi i64 [ %rest.14, %bb28 ], [ %digits.sroa.16.0.ph, %bb21.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.03, %bb28 ], [ %digits.sroa.0.0.ph, %bb21.preheader ]
  %_36.not = icmp eq i64 %digits.sroa.16.0, 0
  br i1 %_36.not, label %bb32, label %bb22

bb15:                                             ; preds = %bb20, %bb15.preheader
  %result.sroa.0.1 = phi i16 [ %16, %bb20 ], [ 0, %bb15.preheader ]
  %digits.sroa.16.1 = phi i64 [ %rest.19, %bb20 ], [ %digits.sroa.16.1.ph, %bb15.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.08, %bb20 ], [ %digits.sroa.0.1.ph, %bb15.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.16.1, 0
  br i1 %_19.not, label %bb32, label %bb16

bb32:                                             ; preds = %bb15, %bb21
  %result.sroa.0.2 = phi i16 [ %result.sroa.0.1, %bb15 ], [ %result.sroa.0.0, %bb21 ]
  %5 = zext i16 %result.sroa.0.2 to i32
  %6 = shl nuw i32 %5, 16
  br label %bb35

bb22:                                             ; preds = %bb21
  %7 = tail call { i16, i1 } @llvm.umul.with.overflow.i16(i16 %result.sroa.0.0, i16 %_41)
  %_5.1.i = extractvalue { i16, i1 } %7, 1
  %_45 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_44 = zext i8 %_45 to i32
  %8 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_44, i32 noundef %radix) #61
  %9 = extractvalue { i32, i32 } %8, 0
  %switch = icmp eq i32 %9, 0
  %brmerge = select i1 %switch, i1 true, i1 %_5.1.i
  br i1 %brmerge, label %bb35.loopexit51.split.loop.exit54, label %bb28

bb28:                                             ; preds = %bb22
  %_5.0.i = extractvalue { i16, i1 } %7, 0
  %rest.14 = add i64 %digits.sroa.16.0, -1
  %rest.03 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %10 = extractvalue { i32, i32 } %8, 1
  %x = trunc i32 %10 to i16
  %11 = tail call { i16, i1 } @llvm.uadd.with.overflow.i16(i16 %_5.0.i, i16 %x)
  %_5.1.i43 = extractvalue { i16, i1 } %11, 1
  %_5.0.i46 = extractvalue { i16, i1 } %11, 0
  br i1 %_5.1.i43, label %bb35, label %bb21

bb16:                                             ; preds = %bb15
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %12 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %13 = extractvalue { i32, i32 } %12, 0
  %switch37 = icmp eq i32 %13, 0
  br i1 %switch37, label %bb35, label %bb20

bb20:                                             ; preds = %bb16
  %14 = extractvalue { i32, i32 } %12, 1
  %15 = mul i16 %result.sroa.0.1, %_23
  %rest.19 = add i64 %digits.sroa.16.1, -1
  %rest.08 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = trunc i32 %14 to i16
  %16 = add i16 %15, %_30
  br label %bb15
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN85_$LT$core..num..nonzero..NonZero$LT$u32$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h64748fe8726bccf0E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i64 @"_ZN4core3num21_$LT$impl$u20$u32$GT$14from_str_radix17hc5b0326e66294c25E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %1 = and i64 %0, 1
  %trunc.not = icmp eq i64 %1, 0
  br i1 %trunc.not, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %.sroa.6.0.extract.shift = and i64 %0, -4294967296
  %2 = icmp ult i64 %0, 4294967296
  %..i = zext i1 %2 to i64
  %_0.sroa.3.0.insert.insert.i = or disjoint i64 %.sroa.6.0.extract.shift, %..i
  %_0.sroa.0.0.insert.insert.i8 = or disjoint i64 %_0.sroa.3.0.insert.insert.i, 1024
  br label %bb9

bb5:                                              ; preds = %start
  %_0.sroa.0.0.insert.insert.i9 = and i64 %0, 65281
  br label %bb9

bb9:                                              ; preds = %bb5, %bb4
  %_0.sroa.0.0 = phi i64 [ %_0.sroa.0.0.insert.insert.i9, %bb5 ], [ %_0.sroa.0.0.insert.insert.i8, %bb4 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN4core3num21_$LT$impl$u20$u32$GT$14from_str_radix17hc5b0326e66294c25E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb35
    i64 1, label %bb11
  ]

bb11:                                             ; preds = %bb3
  %1 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %1, label %bb10 [
    i8 43, label %bb35
    i8 45, label %bb35
  ]

bb35.loopexit51.split.loop.exit54:                ; preds = %bb22
  %.mux.le = select i1 %switch, i64 256, i64 512
  br label %bb35

bb35:                                             ; preds = %bb16, %bb28, %bb32, %bb35.loopexit51.split.loop.exit54, %bb11, %bb11, %bb3
  %_0.sroa.0.0 = phi i64 [ 0, %bb32 ], [ 1, %bb3 ], [ 1, %bb11 ], [ 1, %bb11 ], [ 1, %bb35.loopexit51.split.loop.exit54 ], [ 1, %bb16 ], [ 1, %bb28 ]
  %_0.sroa.8.0.insert.insert = phi i64 [ %6, %bb32 ], [ %src.1, %bb3 ], [ 256, %bb11 ], [ 256, %bb11 ], [ %.mux.le, %bb35.loopexit51.split.loop.exit54 ], [ 256, %bb16 ], [ 512, %bb28 ]
  %_0.sroa.0.0.insert.insert = or disjoint i64 %_0.sroa.8.0.insert.insert, %_0.sroa.0.0
  ret i64 %_0.sroa.0.0.insert.insert

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %2 = icmp ult i64 %src.1, 9
  %or.cond48 = and i1 %2, %_4.i
  br i1 %or.cond48, label %bb15.preheader, label %bb21.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %3 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %1, %bb11 ]
  %cond = icmp eq i8 %3, 43
  br i1 %cond, label %bb13, label %bb9

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i38 = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 10
  %or.cond49 = and i1 %4, %_4.i38
  br i1 %or.cond49, label %bb15.preheader, label %bb21.preheader

bb21.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  br label %bb21

bb15.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  br label %bb15

bb21:                                             ; preds = %bb28, %bb21.preheader
  %result.sroa.0.0 = phi i32 [ %_5.0.i46, %bb28 ], [ 0, %bb21.preheader ]
  %digits.sroa.16.0 = phi i64 [ %rest.14, %bb28 ], [ %digits.sroa.16.0.ph, %bb21.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.03, %bb28 ], [ %digits.sroa.0.0.ph, %bb21.preheader ]
  %_34.not = icmp eq i64 %digits.sroa.16.0, 0
  br i1 %_34.not, label %bb32, label %bb22

bb15:                                             ; preds = %bb20, %bb15.preheader
  %result.sroa.0.1 = phi i32 [ %16, %bb20 ], [ 0, %bb15.preheader ]
  %digits.sroa.16.1 = phi i64 [ %rest.18, %bb20 ], [ %digits.sroa.16.1.ph, %bb15.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.07, %bb20 ], [ %digits.sroa.0.1.ph, %bb15.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.16.1, 0
  br i1 %_19.not, label %bb32, label %bb16

bb32:                                             ; preds = %bb15, %bb21
  %result.sroa.0.2 = phi i32 [ %result.sroa.0.1, %bb15 ], [ %result.sroa.0.0, %bb21 ]
  %5 = zext i32 %result.sroa.0.2 to i64
  %6 = shl nuw i64 %5, 32
  br label %bb35

bb22:                                             ; preds = %bb21
  %7 = tail call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %result.sroa.0.0, i32 %radix)
  %_5.1.i = extractvalue { i32, i1 } %7, 1
  %_41 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_40 = zext i8 %_41 to i32
  %8 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_40, i32 noundef %radix) #61
  %9 = extractvalue { i32, i32 } %8, 0
  %switch = icmp eq i32 %9, 0
  %brmerge = select i1 %switch, i1 true, i1 %_5.1.i
  br i1 %brmerge, label %bb35.loopexit51.split.loop.exit54, label %bb28

bb28:                                             ; preds = %bb22
  %10 = extractvalue { i32, i32 } %8, 1
  %_5.0.i = extractvalue { i32, i1 } %7, 0
  %rest.14 = add i64 %digits.sroa.16.0, -1
  %rest.03 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %11 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_5.0.i, i32 %10)
  %_5.1.i43 = extractvalue { i32, i1 } %11, 1
  %_5.0.i46 = extractvalue { i32, i1 } %11, 0
  br i1 %_5.1.i43, label %bb35, label %bb21

bb16:                                             ; preds = %bb15
  %_25 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_24 = zext i8 %_25 to i32
  %12 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_24, i32 noundef %radix) #61
  %13 = extractvalue { i32, i32 } %12, 0
  %switch37 = icmp eq i32 %13, 0
  br i1 %switch37, label %bb35, label %bb20

bb20:                                             ; preds = %bb16
  %14 = extractvalue { i32, i32 } %12, 1
  %15 = mul i32 %result.sroa.0.1, %radix
  %rest.18 = add i64 %digits.sroa.16.1, -1
  %rest.07 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %16 = add i32 %14, %15
  br label %bb15
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN85_$LT$core..num..nonzero..NonZero$LT$u64$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h6d5e02a500c9d000E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  call void @"_ZN4core3num21_$LT$impl$u20$u64$GT$14from_str_radix17hd888d18c8e020811E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_4, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %0 = load i8, ptr %_4, align 8, !range !49, !alias.scope !3576, !noalias !3579, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  br i1 %trunc.not.i, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_4, i64 8
  %v.i = load i64, ptr %1, align 8, !alias.scope !3576, !noalias !3579, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %2 = icmp eq i64 %v.i, 0
  br i1 %2, label %bb2.i3, label %bb3.i1

bb2.i3:                                           ; preds = %bb4
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 4, ptr %3, align 1, !alias.scope !3581
  br label %bb9

bb3.i1:                                           ; preds = %bb4
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %v.i, ptr %4, align 8, !alias.scope !3581
  br label %bb9

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds i8, ptr %_4, i64 1
  %e.i = load i8, ptr %5, align 1, !range !1, !alias.scope !3576, !noalias !3579, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e.i, ptr %6, align 1, !alias.scope !3584
  br label %bb9

bb9:                                              ; preds = %bb5, %bb3.i1, %bb2.i3
  %storemerge = phi i8 [ 1, %bb5 ], [ 0, %bb3.i1 ], [ 1, %bb2.i3 ]
  store i8 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num21_$LT$impl$u20$u64$GT$14from_str_radix17hd888d18c8e020811E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb5
    i64 1, label %bb11
  ]

bb5:                                              ; preds = %bb3
  %1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %1, align 1
  br label %bb35

bb11:                                             ; preds = %bb3
  %2 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %2, label %bb10 [
    i8 43, label %bb12
    i8 45, label %bb12
  ]

bb12:                                             ; preds = %bb11, %bb11
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %3, align 1
  br label %bb35

bb35:                                             ; preds = %bb19, %bb30, %bb27, %bb25, %bb32, %bb12, %bb5
  %.sink = phi i8 [ 1, %bb19 ], [ 1, %bb30 ], [ 1, %bb27 ], [ 1, %bb25 ], [ 1, %bb5 ], [ 0, %bb32 ], [ 1, %bb12 ]
  store i8 %.sink, ptr %_0, align 8
  ret void

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 17
  %or.cond48 = and i1 %4, %_4.i
  br i1 %or.cond48, label %bb15.preheader, label %bb21.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %5 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %2, %bb11 ]
  %cond = icmp eq i8 %5, 43
  br i1 %cond, label %bb13, label %bb9

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i38 = icmp ult i32 %radix, 17
  %6 = icmp ult i64 %src.1, 18
  %or.cond49 = and i1 %6, %_4.i38
  br i1 %or.cond49, label %bb15.preheader, label %bb21.preheader

bb21.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_41 = zext nneg i32 %radix to i64
  br label %bb21

bb15.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = zext nneg i32 %radix to i64
  br label %bb15

bb21:                                             ; preds = %bb28, %bb21.preheader
  %result.sroa.0.0 = phi i64 [ %_5.0.i46, %bb28 ], [ 0, %bb21.preheader ]
  %digits.sroa.16.0 = phi i64 [ %rest.14, %bb28 ], [ %digits.sroa.16.0.ph, %bb21.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.03, %bb28 ], [ %digits.sroa.0.0.ph, %bb21.preheader ]
  %_36.not = icmp eq i64 %digits.sroa.16.0, 0
  br i1 %_36.not, label %bb32, label %bb22

bb15:                                             ; preds = %bb20, %bb15.preheader
  %result.sroa.0.1 = phi i64 [ %21, %bb20 ], [ 0, %bb15.preheader ]
  %digits.sroa.16.1 = phi i64 [ %rest.19, %bb20 ], [ %digits.sroa.16.1.ph, %bb15.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.08, %bb20 ], [ %digits.sroa.0.1.ph, %bb15.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.16.1, 0
  br i1 %_19.not, label %bb32, label %bb16

bb32:                                             ; preds = %bb15, %bb21
  %result.sroa.0.2 = phi i64 [ %result.sroa.0.1, %bb15 ], [ %result.sroa.0.0, %bb21 ]
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %result.sroa.0.2, ptr %7, align 8
  br label %bb35

bb22:                                             ; preds = %bb21
  %rest.03 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %rest.14 = add i64 %digits.sroa.16.0, -1
  %8 = tail call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %result.sroa.0.0, i64 %_41)
  %_5.0.i = extractvalue { i64, i1 } %8, 0
  %_45 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_44 = zext i8 %_45 to i32
  %9 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_44, i32 noundef %radix) #61
  %10 = extractvalue { i32, i32 } %9, 0
  %switch = icmp eq i32 %10, 0
  br i1 %switch, label %bb25, label %bb26

bb25:                                             ; preds = %bb22
  %11 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %11, align 1
  br label %bb35

bb26:                                             ; preds = %bb22
  %_5.1.i = extractvalue { i64, i1 } %8, 1
  br i1 %_5.1.i, label %bb27, label %bb28

bb27:                                             ; preds = %bb26
  %12 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %12, align 1
  br label %bb35

bb28:                                             ; preds = %bb26
  %13 = extractvalue { i32, i32 } %9, 1
  %x = zext i32 %13 to i64
  %14 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_5.0.i, i64 %x)
  %_5.1.i43 = extractvalue { i64, i1 } %14, 1
  %_5.0.i46 = extractvalue { i64, i1 } %14, 0
  br i1 %_5.1.i43, label %bb30, label %bb21

bb30:                                             ; preds = %bb28
  %15 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %15, align 1
  br label %bb35

bb16:                                             ; preds = %bb15
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %16 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %17 = extractvalue { i32, i32 } %16, 0
  %switch37 = icmp eq i32 %17, 0
  br i1 %switch37, label %bb19, label %bb20

bb19:                                             ; preds = %bb16
  %18 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %18, align 1
  br label %bb35

bb20:                                             ; preds = %bb16
  %19 = extractvalue { i32, i32 } %16, 1
  %20 = mul i64 %result.sroa.0.1, %_23
  %rest.19 = add i64 %digits.sroa.16.1, -1
  %rest.08 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = zext i32 %19 to i64
  %21 = add i64 %20, %_30
  br label %bb15
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN86_$LT$core..num..nonzero..NonZero$LT$u128$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17he6efdb88275f3febE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %_4 = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_4)
  call void @"_ZN4core3num22_$LT$impl$u20$u128$GT$14from_str_radix17hbe65c111a5dc8bffE"(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_4, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %0 = load i8, ptr %_4, align 8, !range !49, !alias.scope !3587, !noalias !3590, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  br i1 %trunc.not.i, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_4, i64 8
  %v.i = load i128, ptr %1, align 8, !alias.scope !3587, !noalias !3590, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_4)
  %2 = icmp eq i128 %v.i, 0
  br i1 %2, label %bb2.i3, label %bb3.i1

bb2.i3:                                           ; preds = %bb4
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 4, ptr %3, align 1, !alias.scope !3592
  br label %bb9

bb3.i1:                                           ; preds = %bb4
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i128 %v.i, ptr %4, align 8, !alias.scope !3592
  br label %bb9

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds i8, ptr %_4, i64 1
  %e.i = load i8, ptr %5, align 1, !range !1, !alias.scope !3587, !noalias !3590, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_4)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e.i, ptr %6, align 1, !alias.scope !3595
  br label %bb9

bb9:                                              ; preds = %bb5, %bb3.i1, %bb2.i3
  %storemerge = phi i8 [ 1, %bb5 ], [ 0, %bb3.i1 ], [ 1, %bb2.i3 ]
  store i8 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num22_$LT$impl$u20$u128$GT$14from_str_radix17hbe65c111a5dc8bffE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb5
    i64 1, label %bb11
  ]

bb5:                                              ; preds = %bb3
  %1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %1, align 1
  br label %bb35

bb11:                                             ; preds = %bb3
  %2 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %2, label %bb10 [
    i8 43, label %bb12
    i8 45, label %bb12
  ]

bb12:                                             ; preds = %bb11, %bb11
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %3, align 1
  br label %bb35

bb35:                                             ; preds = %bb19, %bb30, %bb27, %bb25, %bb32, %bb12, %bb5
  %.sink = phi i8 [ 1, %bb19 ], [ 1, %bb30 ], [ 1, %bb27 ], [ 1, %bb25 ], [ 1, %bb5 ], [ 0, %bb32 ], [ 1, %bb12 ]
  store i8 %.sink, ptr %_0, align 8
  ret void

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 33
  %or.cond48 = and i1 %4, %_4.i
  br i1 %or.cond48, label %bb15.preheader, label %bb21.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %5 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %2, %bb11 ]
  %cond = icmp eq i8 %5, 43
  br i1 %cond, label %bb13, label %bb9

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i38 = icmp ult i32 %radix, 17
  %6 = icmp ult i64 %src.1, 34
  %or.cond49 = and i1 %6, %_4.i38
  br i1 %or.cond49, label %bb15.preheader, label %bb21.preheader

bb21.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_41 = zext nneg i32 %radix to i128
  br label %bb21

bb15.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.16.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = zext nneg i32 %radix to i128
  br label %bb15

bb21:                                             ; preds = %bb28, %bb21.preheader
  %result.sroa.0.0 = phi i128 [ %_5.0.i46, %bb28 ], [ 0, %bb21.preheader ]
  %digits.sroa.16.0 = phi i64 [ %rest.14, %bb28 ], [ %digits.sroa.16.0.ph, %bb21.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.03, %bb28 ], [ %digits.sroa.0.0.ph, %bb21.preheader ]
  %_36.not = icmp eq i64 %digits.sroa.16.0, 0
  br i1 %_36.not, label %bb32, label %bb22

bb15:                                             ; preds = %bb20, %bb15.preheader
  %result.sroa.0.1 = phi i128 [ %21, %bb20 ], [ 0, %bb15.preheader ]
  %digits.sroa.16.1 = phi i64 [ %rest.19, %bb20 ], [ %digits.sroa.16.1.ph, %bb15.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.08, %bb20 ], [ %digits.sroa.0.1.ph, %bb15.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.16.1, 0
  br i1 %_19.not, label %bb32, label %bb16

bb32:                                             ; preds = %bb15, %bb21
  %result.sroa.0.2 = phi i128 [ %result.sroa.0.1, %bb15 ], [ %result.sroa.0.0, %bb21 ]
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i128 %result.sroa.0.2, ptr %7, align 8
  br label %bb35

bb22:                                             ; preds = %bb21
  %rest.03 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %rest.14 = add i64 %digits.sroa.16.0, -1
  %8 = tail call { i128, i1 } @llvm.umul.with.overflow.i128(i128 %result.sroa.0.0, i128 %_41)
  %_5.0.i = extractvalue { i128, i1 } %8, 0
  %_45 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_44 = zext i8 %_45 to i32
  %9 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_44, i32 noundef %radix) #61
  %10 = extractvalue { i32, i32 } %9, 0
  %switch = icmp eq i32 %10, 0
  br i1 %switch, label %bb25, label %bb26

bb25:                                             ; preds = %bb22
  %11 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %11, align 1
  br label %bb35

bb26:                                             ; preds = %bb22
  %_5.1.i = extractvalue { i128, i1 } %8, 1
  br i1 %_5.1.i, label %bb27, label %bb28

bb27:                                             ; preds = %bb26
  %12 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %12, align 1
  br label %bb35

bb28:                                             ; preds = %bb26
  %13 = extractvalue { i32, i32 } %9, 1
  %x = zext i32 %13 to i128
  %14 = tail call { i128, i1 } @llvm.uadd.with.overflow.i128(i128 %_5.0.i, i128 %x)
  %_5.1.i43 = extractvalue { i128, i1 } %14, 1
  %_5.0.i46 = extractvalue { i128, i1 } %14, 0
  br i1 %_5.1.i43, label %bb30, label %bb21

bb30:                                             ; preds = %bb28
  %15 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %15, align 1
  br label %bb35

bb16:                                             ; preds = %bb15
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %16 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %17 = extractvalue { i32, i32 } %16, 0
  %switch37 = icmp eq i32 %17, 0
  br i1 %switch37, label %bb19, label %bb20

bb19:                                             ; preds = %bb16
  %18 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %18, align 1
  br label %bb35

bb20:                                             ; preds = %bb16
  %19 = extractvalue { i32, i32 } %16, 1
  %20 = mul i128 %result.sroa.0.1, %_23
  %rest.19 = add i64 %digits.sroa.16.1, -1
  %rest.08 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = zext i32 %19 to i128
  %21 = add i128 %20, %_30
  br label %bb15
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i128, i1 } @llvm.umul.with.overflow.i128(i128, i128) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i128, i1 } @llvm.uadd.with.overflow.i128(i128, i128) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN87_$LT$core..num..nonzero..NonZero$LT$usize$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h6d16d0fd2d946e3aE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  call void @"_ZN4core3num23_$LT$impl$u20$usize$GT$14from_str_radix17h265bac568f783357E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_4, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %0 = load i8, ptr %_4, align 8, !range !49, !alias.scope !3598, !noalias !3601, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  br i1 %trunc.not.i, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_4, i64 8
  %v.i = load i64, ptr %1, align 8, !alias.scope !3598, !noalias !3601, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %2 = icmp eq i64 %v.i, 0
  br i1 %2, label %bb2.i3, label %bb3.i1

bb2.i3:                                           ; preds = %bb4
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 4, ptr %3, align 1, !alias.scope !3603
  br label %bb9

bb3.i1:                                           ; preds = %bb4
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %v.i, ptr %4, align 8, !alias.scope !3603
  br label %bb9

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds i8, ptr %_4, i64 1
  %e.i = load i8, ptr %5, align 1, !range !1, !alias.scope !3598, !noalias !3601, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e.i, ptr %6, align 1, !alias.scope !3606
  br label %bb9

bb9:                                              ; preds = %bb5, %bb3.i1, %bb2.i3
  %storemerge = phi i8 [ 1, %bb5 ], [ 0, %bb3.i1 ], [ 1, %bb2.i3 ]
  store i8 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num23_$LT$impl$u20$usize$GT$14from_str_radix17h265bac568f783357E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  call void @"_ZN4core3num21_$LT$impl$u20$u64$GT$14from_str_radix17hd888d18c8e020811E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_3, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) #61
  %0 = load i8, ptr %_3, align 8, !range !49, !noundef !48
  %trunc.not = icmp eq i8 %0, 0
  br i1 %trunc.not, label %bb4, label %bb3

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  %x = load i64, ptr %1, align 8, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %x, ptr %2, align 8
  br label %bb5

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds i8, ptr %_3, i64 1
  %e = load i8, ptr %3, align 1, !range !1, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e, ptr %4, align 1
  br label %bb5

bb5:                                              ; preds = %bb3, %bb4
  %storemerge = phi i8 [ 1, %bb3 ], [ 0, %bb4 ]
  store i8 %storemerge, ptr %_0, align 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { i1, i8 } @"_ZN84_$LT$core..num..nonzero..NonZero$LT$i8$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17hebf7326d45660d17E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call { i1, i8 } @"_ZN4core3num20_$LT$impl$u20$i8$GT$14from_str_radix17h7bcb9c7a1ef74d65E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %1 = extractvalue { i1, i8 } %0, 0
  %2 = extractvalue { i1, i8 } %0, 1
  %3 = icmp eq i8 %2, 0
  %.2.i = select i1 %3, i8 4, i8 %2
  %.pn3 = select i1 %1, i8 %2, i8 %.2.i
  %_0.sroa.0.0.off0 = select i1 %1, i1 true, i1 %3
  %4 = insertvalue { i1, i8 } poison, i1 %_0.sroa.0.0.off0, 0
  %5 = insertvalue { i1, i8 } %4, i8 %.pn3, 1
  ret { i1, i8 } %5
}

; Function Attrs: minsize nounwind optsize
define dso_local { i1, i8 } @"_ZN4core3num20_$LT$impl$u20$i8$GT$14from_str_radix17h7bcb9c7a1ef74d65E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb55
    i64 1, label %bb11
  ]

bb11:                                             ; preds = %bb3
  %1 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %1, label %bb10 [
    i8 43, label %bb55
    i8 45, label %bb55
  ]

bb55.loopexit102.split.loop.exit120:              ; preds = %bb30
  %.mux98.le = select i1 %switch74, i8 1, i8 2
  br label %bb55

bb55.loopexit108.split.loop.exit114:              ; preds = %bb41
  %.mux.le = select i1 %switch, i8 1, i8 3
  br label %bb55

bb55:                                             ; preds = %bb18, %bb36, %bb24, %bb23, %bb47, %bb40, %bb17, %bb29, %bb55.loopexit108.split.loop.exit114, %bb55.loopexit102.split.loop.exit120, %bb11, %bb11, %bb3
  %_0.sroa.12.0 = phi i8 [ 0, %bb3 ], [ 1, %bb11 ], [ 1, %bb11 ], [ %.mux98.le, %bb55.loopexit102.split.loop.exit120 ], [ %.mux.le, %bb55.loopexit108.split.loop.exit114 ], [ 1, %bb18 ], [ %result.sroa.0.1, %bb17 ], [ %result.sroa.0.0, %bb29 ], [ 2, %bb36 ], [ 1, %bb24 ], [ %result.sroa.0.4, %bb23 ], [ %result.sroa.0.2, %bb40 ], [ 3, %bb47 ]
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb3 ], [ true, %bb11 ], [ true, %bb11 ], [ true, %bb55.loopexit102.split.loop.exit120 ], [ true, %bb55.loopexit108.split.loop.exit114 ], [ %_19.not.not, %bb17 ], [ %_19.not.not, %bb18 ], [ %_45.not.not, %bb36 ], [ %_45.not.not, %bb29 ], [ %_32.not.not, %bb23 ], [ %_32.not.not, %bb24 ], [ %_64.not.not, %bb47 ], [ %_64.not.not, %bb40 ]
  %2 = insertvalue { i1, i8 } poison, i1 %_0.sroa.0.0.off0, 0
  %3 = insertvalue { i1, i8 } %2, i8 %_0.sroa.12.0, 1
  ret { i1, i8 } %3

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %4 = icmp eq i64 %src.1, 1
  %or.cond99 = and i1 %4, %_4.i
  br i1 %or.cond99, label %bb17.preheader, label %bb29.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %5 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %1, %bb11 ]
  switch i8 %5, label %bb9 [
    i8 43, label %bb13
    i8 45, label %bb14
  ]

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i83 = icmp ult i32 %radix, 17
  %6 = icmp ult i64 %src.1, 3
  %or.cond100 = and i1 %6, %_4.i83
  br i1 %or.cond100, label %bb17.preheader, label %bb29.preheader

bb29.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_50 = trunc i32 %radix to i8
  br label %bb29

bb17.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.1.ph = phi i64 [ %rest.1, %bb13 ], [ 1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = trunc i32 %radix to i8
  br label %bb17

bb14:                                             ; preds = %bb10
  %7 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %8 = add i64 %src.1, -1
  %_4.i78 = icmp ult i32 %radix, 17
  %9 = icmp ult i64 %src.1, 3
  %or.cond101 = and i1 %9, %_4.i78
  %_36 = trunc i32 %radix to i8
  br i1 %or.cond101, label %bb23, label %bb40

bb29:                                             ; preds = %bb36, %bb29.preheader
  %result.sroa.0.0 = phi i8 [ %_5.0.i96, %bb36 ], [ 0, %bb29.preheader ]
  %digits.sroa.27.0 = phi i64 [ %rest.114, %bb36 ], [ %digits.sroa.27.0.ph, %bb29.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.013, %bb36 ], [ %digits.sroa.0.0.ph, %bb29.preheader ]
  %_45.not.not = icmp ne i64 %digits.sroa.27.0, 0
  br i1 %_45.not.not, label %bb30, label %bb55

bb17:                                             ; preds = %bb22, %bb17.preheader
  %result.sroa.0.1 = phi i8 [ %29, %bb22 ], [ 0, %bb17.preheader ]
  %digits.sroa.27.1 = phi i64 [ %rest.121, %bb22 ], [ %digits.sroa.27.1.ph, %bb17.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.020, %bb22 ], [ %digits.sroa.0.1.ph, %bb17.preheader ]
  %_19.not.not = icmp ne i64 %digits.sroa.27.1, 0
  br i1 %_19.not.not, label %bb18, label %bb55

bb40:                                             ; preds = %bb47, %bb14
  %result.sroa.0.2 = phi i8 [ %_5.0.i90, %bb47 ], [ 0, %bb14 ]
  %digits.sroa.27.2 = phi i64 [ %rest.15, %bb47 ], [ %8, %bb14 ]
  %digits.sroa.0.2 = phi ptr [ %rest.04, %bb47 ], [ %7, %bb14 ]
  %_64.not.not = icmp ne i64 %digits.sroa.27.2, 0
  br i1 %_64.not.not, label %bb41, label %bb55

bb41:                                             ; preds = %bb40
  %10 = tail call { i8, i1 } @llvm.smul.with.overflow.i8(i8 %result.sroa.0.2, i8 %_36)
  %_5.1.i = extractvalue { i8, i1 } %10, 1
  %_73 = load i8, ptr %digits.sroa.0.2, align 1, !noundef !48
  %_72 = zext i8 %_73 to i32
  %11 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_72, i32 noundef %radix) #61
  %12 = extractvalue { i32, i32 } %11, 0
  %switch = icmp eq i32 %12, 0
  %brmerge = select i1 %switch, i1 true, i1 %_5.1.i
  br i1 %brmerge, label %bb55.loopexit108.split.loop.exit114, label %bb47

bb47:                                             ; preds = %bb41
  %_5.0.i = extractvalue { i8, i1 } %10, 0
  %rest.15 = add i64 %digits.sroa.27.2, -1
  %rest.04 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.2, i64 0, i64 1
  %13 = extractvalue { i32, i32 } %11, 1
  %x = trunc i32 %13 to i8
  %14 = tail call { i8, i1 } @llvm.ssub.with.overflow.i8(i8 %_5.0.i, i8 %x)
  %_5.1.i88 = extractvalue { i8, i1 } %14, 1
  %_5.0.i90 = extractvalue { i8, i1 } %14, 0
  br i1 %_5.1.i88, label %bb55, label %bb40

bb23:                                             ; preds = %bb27, %bb14
  %result.sroa.0.4 = phi i8 [ %19, %bb27 ], [ 0, %bb14 ]
  %digits.sroa.27.3 = phi i64 [ %rest.110, %bb27 ], [ %8, %bb14 ]
  %digits.sroa.0.3 = phi ptr [ %rest.09, %bb27 ], [ %7, %bb14 ]
  %_32.not.not = icmp ne i64 %digits.sroa.27.3, 0
  br i1 %_32.not.not, label %bb24, label %bb55

bb24:                                             ; preds = %bb23
  %_39 = load i8, ptr %digits.sroa.0.3, align 1, !noundef !48
  %_38 = zext i8 %_39 to i32
  %15 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_38, i32 noundef %radix) #61
  %16 = extractvalue { i32, i32 } %15, 0
  %switch73 = icmp eq i32 %16, 0
  br i1 %switch73, label %bb55, label %bb27

bb27:                                             ; preds = %bb24
  %17 = extractvalue { i32, i32 } %15, 1
  %18 = mul i8 %result.sroa.0.4, %_36
  %rest.110 = add i64 %digits.sroa.27.3, -1
  %rest.09 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.3, i64 0, i64 1
  %_43 = trunc i32 %17 to i8
  %19 = sub i8 %18, %_43
  br label %bb23

bb30:                                             ; preds = %bb29
  %20 = tail call { i8, i1 } @llvm.smul.with.overflow.i8(i8 %result.sroa.0.0, i8 %_50)
  %_5.1.i91 = extractvalue { i8, i1 } %20, 1
  %_54 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_53 = zext i8 %_54 to i32
  %21 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_53, i32 noundef %radix) #61
  %22 = extractvalue { i32, i32 } %21, 0
  %switch74 = icmp eq i32 %22, 0
  %brmerge97 = select i1 %switch74, i1 true, i1 %_5.1.i91
  br i1 %brmerge97, label %bb55.loopexit102.split.loop.exit120, label %bb36

bb36:                                             ; preds = %bb30
  %_5.0.i93 = extractvalue { i8, i1 } %20, 0
  %rest.114 = add i64 %digits.sroa.27.0, -1
  %rest.013 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %23 = extractvalue { i32, i32 } %21, 1
  %x16 = trunc i32 %23 to i8
  %24 = tail call { i8, i1 } @llvm.sadd.with.overflow.i8(i8 %_5.0.i93, i8 %x16)
  %_5.1.i94 = extractvalue { i8, i1 } %24, 1
  %_5.0.i96 = extractvalue { i8, i1 } %24, 0
  br i1 %_5.1.i94, label %bb55, label %bb29

bb18:                                             ; preds = %bb17
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %25 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %26 = extractvalue { i32, i32 } %25, 0
  %switch77 = icmp eq i32 %26, 0
  br i1 %switch77, label %bb55, label %bb22

bb22:                                             ; preds = %bb18
  %27 = extractvalue { i32, i32 } %25, 1
  %28 = mul i8 %result.sroa.0.1, %_23
  %rest.121 = add i64 %digits.sroa.27.1, -1
  %rest.020 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = trunc i32 %27 to i8
  %29 = add i8 %28, %_30
  br label %bb17
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.smul.with.overflow.i8(i8, i8) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.ssub.with.overflow.i8(i8, i8) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.sadd.with.overflow.i8(i8, i8) #1

; Function Attrs: minsize nounwind optsize
define dso_local i32 @"_ZN85_$LT$core..num..nonzero..NonZero$LT$i16$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17he417002c5f3d4a17E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i32 @"_ZN4core3num21_$LT$impl$u20$i16$GT$14from_str_radix17ha6493f8f07c83041E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %1 = and i32 %0, 1
  %trunc.not = icmp eq i32 %1, 0
  br i1 %trunc.not, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %.sroa.5.0.extract.shift = and i32 %0, -65536
  %2 = icmp ult i32 %0, 65536
  %..i = zext i1 %2 to i32
  %_0.sroa.3.0.insert.insert.i = or disjoint i32 %.sroa.5.0.extract.shift, %..i
  %_0.sroa.0.0.insert.insert.i7 = or disjoint i32 %_0.sroa.3.0.insert.insert.i, 1024
  br label %bb9

bb5:                                              ; preds = %start
  %_0.sroa.0.0.insert.insert.i8 = and i32 %0, 65281
  br label %bb9

bb9:                                              ; preds = %bb5, %bb4
  %_0.sroa.0.0 = phi i32 [ %_0.sroa.0.0.insert.insert.i8, %bb5 ], [ %_0.sroa.0.0.insert.insert.i7, %bb4 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local i32 @"_ZN4core3num21_$LT$impl$u20$i16$GT$14from_str_radix17ha6493f8f07c83041E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb55
    i64 1, label %bb11
  ]

bb11:                                             ; preds = %bb3
  %1 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %1, label %bb10 [
    i8 43, label %bb55
    i8 45, label %bb55
  ]

bb55.loopexit106.split.loop.exit:                 ; preds = %bb30
  %.mux101.le = select i1 %switch74, i32 256, i32 512
  br label %bb55

bb55.loopexit110.split.loop.exit:                 ; preds = %bb41
  %.mux.le = select i1 %switch, i32 256, i32 768
  br label %bb55

bb55:                                             ; preds = %bb18, %bb36, %bb24, %bb47, %bb51, %bb55.loopexit110.split.loop.exit, %bb55.loopexit106.split.loop.exit, %bb11, %bb11, %bb3
  %_0.sroa.0.0 = phi i32 [ 0, %bb51 ], [ 1, %bb3 ], [ 1, %bb11 ], [ 1, %bb11 ], [ 1, %bb55.loopexit106.split.loop.exit ], [ 1, %bb55.loopexit110.split.loop.exit ], [ 1, %bb18 ], [ 1, %bb36 ], [ 1, %bb24 ], [ 1, %bb47 ]
  %_0.sroa.12.0.insert.insert = phi i32 [ %9, %bb51 ], [ 0, %bb3 ], [ 256, %bb11 ], [ 256, %bb11 ], [ %.mux101.le, %bb55.loopexit106.split.loop.exit ], [ %.mux.le, %bb55.loopexit110.split.loop.exit ], [ 256, %bb18 ], [ 512, %bb36 ], [ 256, %bb24 ], [ 768, %bb47 ]
  %_0.sroa.0.0.insert.insert = or disjoint i32 %_0.sroa.12.0.insert.insert, %_0.sroa.0.0
  ret i32 %_0.sroa.0.0.insert.insert

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %2 = icmp ult i64 %src.1, 4
  %or.cond102 = and i1 %2, %_4.i
  br i1 %or.cond102, label %bb17.preheader, label %bb29.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %3 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %1, %bb11 ]
  switch i8 %3, label %bb9 [
    i8 43, label %bb13
    i8 45, label %bb14
  ]

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i83 = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 5
  %or.cond103 = and i1 %4, %_4.i83
  br i1 %or.cond103, label %bb17.preheader, label %bb29.preheader

bb29.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_50 = trunc i32 %radix to i16
  br label %bb29

bb17.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = trunc i32 %radix to i16
  br label %bb17

bb14:                                             ; preds = %bb10
  %5 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %6 = add i64 %src.1, -1
  %_4.i78 = icmp ult i32 %radix, 17
  %7 = icmp ult i64 %src.1, 5
  %or.cond104 = and i1 %7, %_4.i78
  %_36 = trunc i32 %radix to i16
  br i1 %or.cond104, label %bb23, label %bb40

bb29:                                             ; preds = %bb36, %bb29.preheader
  %result.sroa.0.0 = phi i16 [ %_5.0.i99, %bb36 ], [ 0, %bb29.preheader ]
  %digits.sroa.27.0 = phi i64 [ %rest.114, %bb36 ], [ %digits.sroa.27.0.ph, %bb29.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.013, %bb36 ], [ %digits.sroa.0.0.ph, %bb29.preheader ]
  %_45.not = icmp eq i64 %digits.sroa.27.0, 0
  br i1 %_45.not, label %bb51, label %bb30

bb17:                                             ; preds = %bb22, %bb17.preheader
  %result.sroa.0.1 = phi i16 [ %29, %bb22 ], [ 0, %bb17.preheader ]
  %digits.sroa.27.1 = phi i64 [ %rest.121, %bb22 ], [ %digits.sroa.27.1.ph, %bb17.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.020, %bb22 ], [ %digits.sroa.0.1.ph, %bb17.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.27.1, 0
  br i1 %_19.not, label %bb51, label %bb18

bb40:                                             ; preds = %bb47, %bb14
  %result.sroa.0.2 = phi i16 [ %_5.0.i91, %bb47 ], [ 0, %bb14 ]
  %digits.sroa.27.2 = phi i64 [ %rest.15, %bb47 ], [ %6, %bb14 ]
  %digits.sroa.0.2 = phi ptr [ %rest.04, %bb47 ], [ %5, %bb14 ]
  %_64.not = icmp eq i64 %digits.sroa.27.2, 0
  br i1 %_64.not, label %bb51, label %bb41

bb51:                                             ; preds = %bb23, %bb40, %bb17, %bb29
  %result.sroa.0.3 = phi i16 [ %result.sroa.0.1, %bb17 ], [ %result.sroa.0.0, %bb29 ], [ %result.sroa.0.4, %bb23 ], [ %result.sroa.0.2, %bb40 ]
  %8 = zext i16 %result.sroa.0.3 to i32
  %9 = shl nuw i32 %8, 16
  br label %bb55

bb41:                                             ; preds = %bb40
  %10 = tail call { i16, i1 } @llvm.smul.with.overflow.i16(i16 %result.sroa.0.2, i16 %_36)
  %_5.1.i = extractvalue { i16, i1 } %10, 1
  %_73 = load i8, ptr %digits.sroa.0.2, align 1, !noundef !48
  %_72 = zext i8 %_73 to i32
  %11 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_72, i32 noundef %radix) #61
  %12 = extractvalue { i32, i32 } %11, 0
  %switch = icmp eq i32 %12, 0
  %brmerge = select i1 %switch, i1 true, i1 %_5.1.i
  br i1 %brmerge, label %bb55.loopexit110.split.loop.exit, label %bb47

bb47:                                             ; preds = %bb41
  %_5.0.i = extractvalue { i16, i1 } %10, 0
  %rest.15 = add i64 %digits.sroa.27.2, -1
  %rest.04 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.2, i64 0, i64 1
  %13 = extractvalue { i32, i32 } %11, 1
  %x = trunc i32 %13 to i16
  %14 = tail call { i16, i1 } @llvm.ssub.with.overflow.i16(i16 %_5.0.i, i16 %x)
  %_5.1.i88 = extractvalue { i16, i1 } %14, 1
  %_5.0.i91 = extractvalue { i16, i1 } %14, 0
  br i1 %_5.1.i88, label %bb55, label %bb40

bb23:                                             ; preds = %bb27, %bb14
  %result.sroa.0.4 = phi i16 [ %19, %bb27 ], [ 0, %bb14 ]
  %digits.sroa.27.3 = phi i64 [ %rest.110, %bb27 ], [ %6, %bb14 ]
  %digits.sroa.0.3 = phi ptr [ %rest.09, %bb27 ], [ %5, %bb14 ]
  %_32.not = icmp eq i64 %digits.sroa.27.3, 0
  br i1 %_32.not, label %bb51, label %bb24

bb24:                                             ; preds = %bb23
  %_39 = load i8, ptr %digits.sroa.0.3, align 1, !noundef !48
  %_38 = zext i8 %_39 to i32
  %15 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_38, i32 noundef %radix) #61
  %16 = extractvalue { i32, i32 } %15, 0
  %switch73 = icmp eq i32 %16, 0
  br i1 %switch73, label %bb55, label %bb27

bb27:                                             ; preds = %bb24
  %17 = extractvalue { i32, i32 } %15, 1
  %18 = mul i16 %result.sroa.0.4, %_36
  %rest.110 = add i64 %digits.sroa.27.3, -1
  %rest.09 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.3, i64 0, i64 1
  %_43 = trunc i32 %17 to i16
  %19 = sub i16 %18, %_43
  br label %bb23

bb30:                                             ; preds = %bb29
  %20 = tail call { i16, i1 } @llvm.smul.with.overflow.i16(i16 %result.sroa.0.0, i16 %_50)
  %_5.1.i92 = extractvalue { i16, i1 } %20, 1
  %_54 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_53 = zext i8 %_54 to i32
  %21 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_53, i32 noundef %radix) #61
  %22 = extractvalue { i32, i32 } %21, 0
  %switch74 = icmp eq i32 %22, 0
  %brmerge100 = select i1 %switch74, i1 true, i1 %_5.1.i92
  br i1 %brmerge100, label %bb55.loopexit106.split.loop.exit, label %bb36

bb36:                                             ; preds = %bb30
  %_5.0.i95 = extractvalue { i16, i1 } %20, 0
  %rest.114 = add i64 %digits.sroa.27.0, -1
  %rest.013 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %23 = extractvalue { i32, i32 } %21, 1
  %x16 = trunc i32 %23 to i16
  %24 = tail call { i16, i1 } @llvm.sadd.with.overflow.i16(i16 %_5.0.i95, i16 %x16)
  %_5.1.i96 = extractvalue { i16, i1 } %24, 1
  %_5.0.i99 = extractvalue { i16, i1 } %24, 0
  br i1 %_5.1.i96, label %bb55, label %bb29

bb18:                                             ; preds = %bb17
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %25 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %26 = extractvalue { i32, i32 } %25, 0
  %switch77 = icmp eq i32 %26, 0
  br i1 %switch77, label %bb55, label %bb22

bb22:                                             ; preds = %bb18
  %27 = extractvalue { i32, i32 } %25, 1
  %28 = mul i16 %result.sroa.0.1, %_23
  %rest.121 = add i64 %digits.sroa.27.1, -1
  %rest.020 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = trunc i32 %27 to i16
  %29 = add i16 %28, %_30
  br label %bb17
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i16, i1 } @llvm.smul.with.overflow.i16(i16, i16) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i16, i1 } @llvm.ssub.with.overflow.i16(i16, i16) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i16, i1 } @llvm.sadd.with.overflow.i16(i16, i16) #1

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN85_$LT$core..num..nonzero..NonZero$LT$i32$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h94ace33d7e46a06fE"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i64 @"_ZN4core3num21_$LT$impl$u20$i32$GT$14from_str_radix17h9f8913af0887ad97E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %1 = and i64 %0, 1
  %trunc.not = icmp eq i64 %1, 0
  br i1 %trunc.not, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %.sroa.6.0.extract.shift = and i64 %0, -4294967296
  %2 = icmp ult i64 %0, 4294967296
  %..i = zext i1 %2 to i64
  %_0.sroa.3.0.insert.insert.i = or disjoint i64 %.sroa.6.0.extract.shift, %..i
  %_0.sroa.0.0.insert.insert.i8 = or disjoint i64 %_0.sroa.3.0.insert.insert.i, 1024
  br label %bb9

bb5:                                              ; preds = %start
  %_0.sroa.0.0.insert.insert.i9 = and i64 %0, 65281
  br label %bb9

bb9:                                              ; preds = %bb5, %bb4
  %_0.sroa.0.0 = phi i64 [ %_0.sroa.0.0.insert.insert.i9, %bb5 ], [ %_0.sroa.0.0.insert.insert.i8, %bb4 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN4core3num21_$LT$impl$u20$i32$GT$14from_str_radix17h9f8913af0887ad97E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb55
    i64 1, label %bb11
  ]

bb11:                                             ; preds = %bb3
  %1 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %1, label %bb10 [
    i8 43, label %bb55
    i8 45, label %bb55
  ]

bb55.loopexit105.split.loop.exit:                 ; preds = %bb30
  %.mux100.le = select i1 %switch73, i64 256, i64 512
  br label %bb55

bb55.loopexit109.split.loop.exit:                 ; preds = %bb41
  %.mux.le = select i1 %switch, i64 256, i64 768
  br label %bb55

bb55:                                             ; preds = %bb18, %bb36, %bb24, %bb47, %bb51, %bb55.loopexit109.split.loop.exit, %bb55.loopexit105.split.loop.exit, %bb11, %bb11, %bb3
  %_0.sroa.0.0 = phi i64 [ 0, %bb51 ], [ 1, %bb3 ], [ 1, %bb11 ], [ 1, %bb11 ], [ 1, %bb55.loopexit105.split.loop.exit ], [ 1, %bb55.loopexit109.split.loop.exit ], [ 1, %bb18 ], [ 1, %bb36 ], [ 1, %bb24 ], [ 1, %bb47 ]
  %_0.sroa.12.0.insert.insert = phi i64 [ %9, %bb51 ], [ %src.1, %bb3 ], [ 256, %bb11 ], [ 256, %bb11 ], [ %.mux100.le, %bb55.loopexit105.split.loop.exit ], [ %.mux.le, %bb55.loopexit109.split.loop.exit ], [ 256, %bb18 ], [ 512, %bb36 ], [ 256, %bb24 ], [ 768, %bb47 ]
  %_0.sroa.0.0.insert.insert = or disjoint i64 %_0.sroa.12.0.insert.insert, %_0.sroa.0.0
  ret i64 %_0.sroa.0.0.insert.insert

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %2 = icmp ult i64 %src.1, 8
  %or.cond101 = and i1 %2, %_4.i
  br i1 %or.cond101, label %bb17.preheader, label %bb29.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %3 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %1, %bb11 ]
  switch i8 %3, label %bb9 [
    i8 43, label %bb13
    i8 45, label %bb14
  ]

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i82 = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 9
  %or.cond102 = and i1 %4, %_4.i82
  br i1 %or.cond102, label %bb17.preheader, label %bb29.preheader

bb29.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  br label %bb29

bb17.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  br label %bb17

bb14:                                             ; preds = %bb10
  %5 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %6 = add i64 %src.1, -1
  %_4.i77 = icmp ult i32 %radix, 17
  %7 = icmp ult i64 %src.1, 9
  %or.cond103 = and i1 %7, %_4.i77
  br i1 %or.cond103, label %bb23, label %bb40

bb29:                                             ; preds = %bb36, %bb29.preheader
  %result.sroa.0.0 = phi i32 [ %_5.0.i98, %bb36 ], [ 0, %bb29.preheader ]
  %digits.sroa.27.0 = phi i64 [ %rest.113, %bb36 ], [ %digits.sroa.27.0.ph, %bb29.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.012, %bb36 ], [ %digits.sroa.0.0.ph, %bb29.preheader ]
  %_45.not = icmp eq i64 %digits.sroa.27.0, 0
  br i1 %_45.not, label %bb51, label %bb30

bb17:                                             ; preds = %bb22, %bb17.preheader
  %result.sroa.0.1 = phi i32 [ %29, %bb22 ], [ 0, %bb17.preheader ]
  %digits.sroa.27.1 = phi i64 [ %rest.119, %bb22 ], [ %digits.sroa.27.1.ph, %bb17.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.018, %bb22 ], [ %digits.sroa.0.1.ph, %bb17.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.27.1, 0
  br i1 %_19.not, label %bb51, label %bb18

bb40:                                             ; preds = %bb47, %bb14
  %result.sroa.0.2 = phi i32 [ %_5.0.i90, %bb47 ], [ 0, %bb14 ]
  %digits.sroa.27.2 = phi i64 [ %rest.15, %bb47 ], [ %6, %bb14 ]
  %digits.sroa.0.2 = phi ptr [ %rest.04, %bb47 ], [ %5, %bb14 ]
  %_64.not = icmp eq i64 %digits.sroa.27.2, 0
  br i1 %_64.not, label %bb51, label %bb41

bb51:                                             ; preds = %bb23, %bb40, %bb17, %bb29
  %result.sroa.0.3 = phi i32 [ %result.sroa.0.1, %bb17 ], [ %result.sroa.0.0, %bb29 ], [ %result.sroa.0.4, %bb23 ], [ %result.sroa.0.2, %bb40 ]
  %8 = zext i32 %result.sroa.0.3 to i64
  %9 = shl nuw i64 %8, 32
  br label %bb55

bb41:                                             ; preds = %bb40
  %10 = tail call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %result.sroa.0.2, i32 %radix)
  %_5.1.i = extractvalue { i32, i1 } %10, 1
  %_73 = load i8, ptr %digits.sroa.0.2, align 1, !noundef !48
  %_72 = zext i8 %_73 to i32
  %11 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_72, i32 noundef %radix) #61
  %12 = extractvalue { i32, i32 } %11, 0
  %switch = icmp eq i32 %12, 0
  %brmerge = select i1 %switch, i1 true, i1 %_5.1.i
  br i1 %brmerge, label %bb55.loopexit109.split.loop.exit, label %bb47

bb47:                                             ; preds = %bb41
  %13 = extractvalue { i32, i32 } %11, 1
  %_5.0.i = extractvalue { i32, i1 } %10, 0
  %rest.15 = add i64 %digits.sroa.27.2, -1
  %rest.04 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.2, i64 0, i64 1
  %14 = tail call { i32, i1 } @llvm.ssub.with.overflow.i32(i32 %_5.0.i, i32 %13)
  %_5.1.i87 = extractvalue { i32, i1 } %14, 1
  %_5.0.i90 = extractvalue { i32, i1 } %14, 0
  br i1 %_5.1.i87, label %bb55, label %bb40

bb23:                                             ; preds = %bb27, %bb14
  %result.sroa.0.4 = phi i32 [ %19, %bb27 ], [ 0, %bb14 ]
  %digits.sroa.27.3 = phi i64 [ %rest.110, %bb27 ], [ %6, %bb14 ]
  %digits.sroa.0.3 = phi ptr [ %rest.09, %bb27 ], [ %5, %bb14 ]
  %_32.not = icmp eq i64 %digits.sroa.27.3, 0
  br i1 %_32.not, label %bb51, label %bb24

bb24:                                             ; preds = %bb23
  %_39 = load i8, ptr %digits.sroa.0.3, align 1, !noundef !48
  %_38 = zext i8 %_39 to i32
  %15 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_38, i32 noundef %radix) #61
  %16 = extractvalue { i32, i32 } %15, 0
  %switch72 = icmp eq i32 %16, 0
  br i1 %switch72, label %bb55, label %bb27

bb27:                                             ; preds = %bb24
  %17 = extractvalue { i32, i32 } %15, 1
  %18 = mul i32 %result.sroa.0.4, %radix
  %rest.110 = add i64 %digits.sroa.27.3, -1
  %rest.09 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.3, i64 0, i64 1
  %19 = sub i32 %18, %17
  br label %bb23

bb30:                                             ; preds = %bb29
  %20 = tail call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %result.sroa.0.0, i32 %radix)
  %_5.1.i91 = extractvalue { i32, i1 } %20, 1
  %_54 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_53 = zext i8 %_54 to i32
  %21 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_53, i32 noundef %radix) #61
  %22 = extractvalue { i32, i32 } %21, 0
  %switch73 = icmp eq i32 %22, 0
  %brmerge99 = select i1 %switch73, i1 true, i1 %_5.1.i91
  br i1 %brmerge99, label %bb55.loopexit105.split.loop.exit, label %bb36

bb36:                                             ; preds = %bb30
  %23 = extractvalue { i32, i32 } %21, 1
  %_5.0.i94 = extractvalue { i32, i1 } %20, 0
  %rest.113 = add i64 %digits.sroa.27.0, -1
  %rest.012 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %24 = tail call { i32, i1 } @llvm.sadd.with.overflow.i32(i32 %_5.0.i94, i32 %23)
  %_5.1.i95 = extractvalue { i32, i1 } %24, 1
  %_5.0.i98 = extractvalue { i32, i1 } %24, 0
  br i1 %_5.1.i95, label %bb55, label %bb29

bb18:                                             ; preds = %bb17
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %25 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %26 = extractvalue { i32, i32 } %25, 0
  %switch76 = icmp eq i32 %26, 0
  br i1 %switch76, label %bb55, label %bb22

bb22:                                             ; preds = %bb18
  %27 = extractvalue { i32, i32 } %25, 1
  %28 = mul i32 %result.sroa.0.1, %radix
  %rest.119 = add i64 %digits.sroa.27.1, -1
  %rest.018 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %29 = add i32 %27, %28
  br label %bb17
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i32, i1 } @llvm.smul.with.overflow.i32(i32, i32) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i32, i1 } @llvm.ssub.with.overflow.i32(i32, i32) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i32, i1 } @llvm.sadd.with.overflow.i32(i32, i32) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN85_$LT$core..num..nonzero..NonZero$LT$i64$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h384833b3c3047eb9E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  call void @"_ZN4core3num21_$LT$impl$u20$i64$GT$14from_str_radix17h9dd259ee0f0eb945E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_4, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %0 = load i8, ptr %_4, align 8, !range !49, !alias.scope !3609, !noalias !3612, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  br i1 %trunc.not.i, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_4, i64 8
  %v.i = load i64, ptr %1, align 8, !alias.scope !3609, !noalias !3612, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %2 = icmp eq i64 %v.i, 0
  br i1 %2, label %bb2.i3, label %bb3.i1

bb2.i3:                                           ; preds = %bb4
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 4, ptr %3, align 1, !alias.scope !3614
  br label %bb9

bb3.i1:                                           ; preds = %bb4
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %v.i, ptr %4, align 8, !alias.scope !3614
  br label %bb9

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds i8, ptr %_4, i64 1
  %e.i = load i8, ptr %5, align 1, !range !1, !alias.scope !3609, !noalias !3612, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e.i, ptr %6, align 1, !alias.scope !3617
  br label %bb9

bb9:                                              ; preds = %bb5, %bb3.i1, %bb2.i3
  %storemerge = phi i8 [ 1, %bb5 ], [ 0, %bb3.i1 ], [ 1, %bb2.i3 ]
  store i8 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num21_$LT$impl$u20$i64$GT$14from_str_radix17h9dd259ee0f0eb945E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb5
    i64 1, label %bb11
  ]

bb5:                                              ; preds = %bb3
  %1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %1, align 1
  br label %bb55

bb11:                                             ; preds = %bb3
  %2 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %2, label %bb10 [
    i8 43, label %bb12
    i8 45, label %bb12
  ]

bb12:                                             ; preds = %bb11, %bb11
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %3, align 1
  br label %bb55

bb55:                                             ; preds = %bb21, %bb38, %bb35, %bb33, %bb26, %bb49, %bb46, %bb44, %bb51, %bb12, %bb5
  %.sink = phi i8 [ 1, %bb33 ], [ 1, %bb35 ], [ 1, %bb38 ], [ 1, %bb26 ], [ 1, %bb21 ], [ 1, %bb49 ], [ 1, %bb46 ], [ 1, %bb44 ], [ 1, %bb5 ], [ 0, %bb51 ], [ 1, %bb12 ]
  store i8 %.sink, ptr %_0, align 8
  ret void

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 16
  %or.cond100 = and i1 %4, %_4.i
  br i1 %or.cond100, label %bb17.preheader, label %bb29.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %5 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %2, %bb11 ]
  switch i8 %5, label %bb9 [
    i8 43, label %bb13
    i8 45, label %bb14
  ]

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i83 = icmp ult i32 %radix, 17
  %6 = icmp ult i64 %src.1, 17
  %or.cond101 = and i1 %6, %_4.i83
  br i1 %or.cond101, label %bb17.preheader, label %bb29.preheader

bb29.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_50 = zext nneg i32 %radix to i64
  br label %bb29

bb17.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = zext nneg i32 %radix to i64
  br label %bb17

bb14:                                             ; preds = %bb10
  %7 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %8 = add i64 %src.1, -1
  %_4.i78 = icmp ult i32 %radix, 17
  %9 = icmp ult i64 %src.1, 17
  %or.cond102 = and i1 %9, %_4.i78
  %_36 = zext nneg i32 %radix to i64
  br i1 %or.cond102, label %bb23, label %bb40

bb29:                                             ; preds = %bb36, %bb29.preheader
  %result.sroa.0.0 = phi i64 [ %_5.0.i99, %bb36 ], [ 0, %bb29.preheader ]
  %digits.sroa.27.0 = phi i64 [ %rest.114, %bb36 ], [ %digits.sroa.27.0.ph, %bb29.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.013, %bb36 ], [ %digits.sroa.0.0.ph, %bb29.preheader ]
  %_45.not = icmp eq i64 %digits.sroa.27.0, 0
  br i1 %_45.not, label %bb51, label %bb30

bb17:                                             ; preds = %bb22, %bb17.preheader
  %result.sroa.0.1 = phi i64 [ %38, %bb22 ], [ 0, %bb17.preheader ]
  %digits.sroa.27.1 = phi i64 [ %rest.121, %bb22 ], [ %digits.sroa.27.1.ph, %bb17.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.020, %bb22 ], [ %digits.sroa.0.1.ph, %bb17.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.27.1, 0
  br i1 %_19.not, label %bb51, label %bb18

bb40:                                             ; preds = %bb47, %bb14
  %result.sroa.0.2 = phi i64 [ %_5.0.i91, %bb47 ], [ 0, %bb14 ]
  %digits.sroa.27.2 = phi i64 [ %rest.15, %bb47 ], [ %8, %bb14 ]
  %digits.sroa.0.2 = phi ptr [ %rest.04, %bb47 ], [ %7, %bb14 ]
  %_64.not = icmp eq i64 %digits.sroa.27.2, 0
  br i1 %_64.not, label %bb51, label %bb41

bb51:                                             ; preds = %bb23, %bb40, %bb17, %bb29
  %result.sroa.0.3 = phi i64 [ %result.sroa.0.1, %bb17 ], [ %result.sroa.0.0, %bb29 ], [ %result.sroa.0.4, %bb23 ], [ %result.sroa.0.2, %bb40 ]
  %10 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %result.sroa.0.3, ptr %10, align 8
  br label %bb55

bb41:                                             ; preds = %bb40
  %rest.04 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.2, i64 0, i64 1
  %rest.15 = add i64 %digits.sroa.27.2, -1
  %11 = tail call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %result.sroa.0.2, i64 %_36)
  %_5.0.i = extractvalue { i64, i1 } %11, 0
  %_73 = load i8, ptr %digits.sroa.0.2, align 1, !noundef !48
  %_72 = zext i8 %_73 to i32
  %12 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_72, i32 noundef %radix) #61
  %13 = extractvalue { i32, i32 } %12, 0
  %switch = icmp eq i32 %13, 0
  br i1 %switch, label %bb44, label %bb45

bb44:                                             ; preds = %bb41
  %14 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %14, align 1
  br label %bb55

bb45:                                             ; preds = %bb41
  %_5.1.i = extractvalue { i64, i1 } %11, 1
  br i1 %_5.1.i, label %bb46, label %bb47

bb46:                                             ; preds = %bb45
  %15 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 3, ptr %15, align 1
  br label %bb55

bb47:                                             ; preds = %bb45
  %16 = extractvalue { i32, i32 } %12, 1
  %x = zext i32 %16 to i64
  %17 = tail call { i64, i1 } @llvm.ssub.with.overflow.i64(i64 %_5.0.i, i64 %x)
  %_5.1.i88 = extractvalue { i64, i1 } %17, 1
  %_5.0.i91 = extractvalue { i64, i1 } %17, 0
  br i1 %_5.1.i88, label %bb49, label %bb40

bb49:                                             ; preds = %bb47
  %18 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 3, ptr %18, align 1
  br label %bb55

bb23:                                             ; preds = %bb27, %bb14
  %result.sroa.0.4 = phi i64 [ %24, %bb27 ], [ 0, %bb14 ]
  %digits.sroa.27.3 = phi i64 [ %rest.110, %bb27 ], [ %8, %bb14 ]
  %digits.sroa.0.3 = phi ptr [ %rest.09, %bb27 ], [ %7, %bb14 ]
  %_32.not = icmp eq i64 %digits.sroa.27.3, 0
  br i1 %_32.not, label %bb51, label %bb24

bb24:                                             ; preds = %bb23
  %_39 = load i8, ptr %digits.sroa.0.3, align 1, !noundef !48
  %_38 = zext i8 %_39 to i32
  %19 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_38, i32 noundef %radix) #61
  %20 = extractvalue { i32, i32 } %19, 0
  %switch73 = icmp eq i32 %20, 0
  br i1 %switch73, label %bb26, label %bb27

bb26:                                             ; preds = %bb24
  %21 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %21, align 1
  br label %bb55

bb27:                                             ; preds = %bb24
  %22 = extractvalue { i32, i32 } %19, 1
  %23 = mul i64 %result.sroa.0.4, %_36
  %rest.110 = add i64 %digits.sroa.27.3, -1
  %rest.09 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.3, i64 0, i64 1
  %_43 = zext i32 %22 to i64
  %24 = sub i64 %23, %_43
  br label %bb23

bb30:                                             ; preds = %bb29
  %rest.013 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %rest.114 = add i64 %digits.sroa.27.0, -1
  %25 = tail call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %result.sroa.0.0, i64 %_50)
  %_5.0.i95 = extractvalue { i64, i1 } %25, 0
  %_54 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_53 = zext i8 %_54 to i32
  %26 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_53, i32 noundef %radix) #61
  %27 = extractvalue { i32, i32 } %26, 0
  %switch74 = icmp eq i32 %27, 0
  br i1 %switch74, label %bb33, label %bb34

bb33:                                             ; preds = %bb30
  %28 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %28, align 1
  br label %bb55

bb34:                                             ; preds = %bb30
  %_5.1.i92 = extractvalue { i64, i1 } %25, 1
  br i1 %_5.1.i92, label %bb35, label %bb36

bb35:                                             ; preds = %bb34
  %29 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %29, align 1
  br label %bb55

bb36:                                             ; preds = %bb34
  %30 = extractvalue { i32, i32 } %26, 1
  %x16 = zext i32 %30 to i64
  %31 = tail call { i64, i1 } @llvm.sadd.with.overflow.i64(i64 %_5.0.i95, i64 %x16)
  %_5.1.i96 = extractvalue { i64, i1 } %31, 1
  %_5.0.i99 = extractvalue { i64, i1 } %31, 0
  br i1 %_5.1.i96, label %bb38, label %bb29

bb38:                                             ; preds = %bb36
  %32 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %32, align 1
  br label %bb55

bb18:                                             ; preds = %bb17
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %33 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %34 = extractvalue { i32, i32 } %33, 0
  %switch77 = icmp eq i32 %34, 0
  br i1 %switch77, label %bb21, label %bb22

bb21:                                             ; preds = %bb18
  %35 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %35, align 1
  br label %bb55

bb22:                                             ; preds = %bb18
  %36 = extractvalue { i32, i32 } %33, 1
  %37 = mul i64 %result.sroa.0.1, %_23
  %rest.121 = add i64 %digits.sroa.27.1, -1
  %rest.020 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = zext i32 %36 to i64
  %38 = add i64 %37, %_30
  br label %bb17
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.ssub.with.overflow.i64(i64, i64) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.sadd.with.overflow.i64(i64, i64) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN86_$LT$core..num..nonzero..NonZero$LT$i128$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17hef756e27b39bf0d2E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %_4 = alloca [24 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_4)
  call void @"_ZN4core3num22_$LT$impl$u20$i128$GT$14from_str_radix17h23df51d6e769df07E"(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_4, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %0 = load i8, ptr %_4, align 8, !range !49, !alias.scope !3620, !noalias !3623, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  br i1 %trunc.not.i, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_4, i64 8
  %v.i = load i128, ptr %1, align 8, !alias.scope !3620, !noalias !3623, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_4)
  %2 = icmp eq i128 %v.i, 0
  br i1 %2, label %bb2.i3, label %bb3.i1

bb2.i3:                                           ; preds = %bb4
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 4, ptr %3, align 1, !alias.scope !3625
  br label %bb9

bb3.i1:                                           ; preds = %bb4
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i128 %v.i, ptr %4, align 8, !alias.scope !3625
  br label %bb9

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds i8, ptr %_4, i64 1
  %e.i = load i8, ptr %5, align 1, !range !1, !alias.scope !3620, !noalias !3623, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_4)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e.i, ptr %6, align 1, !alias.scope !3628
  br label %bb9

bb9:                                              ; preds = %bb5, %bb3.i1, %bb2.i3
  %storemerge = phi i8 [ 1, %bb5 ], [ 0, %bb3.i1 ], [ 1, %bb2.i3 ]
  store i8 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num22_$LT$impl$u20$i128$GT$14from_str_radix17h23df51d6e769df07E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %0 = add i32 %radix, -37
  %or.cond = icmp ult i32 %0, -35
  br i1 %or.cond, label %bb2, label %bb3

bb2:                                              ; preds = %start
  tail call void @_ZN4core3num20from_str_radix_panic17h522a95b9d2624923E(i32 noundef %radix, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fff07f8e577825902a351eee255f4c0) #61
  unreachable

bb3:                                              ; preds = %start
  switch i64 %src.1, label %bb10thread-pre-split [
    i64 0, label %bb5
    i64 1, label %bb11
  ]

bb5:                                              ; preds = %bb3
  %1 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 0, ptr %1, align 1
  br label %bb55

bb11:                                             ; preds = %bb3
  %2 = load i8, ptr %src.0, align 1, !noundef !48
  switch i8 %2, label %bb10 [
    i8 43, label %bb12
    i8 45, label %bb12
  ]

bb12:                                             ; preds = %bb11, %bb11
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %3, align 1
  br label %bb55

bb55:                                             ; preds = %bb21, %bb38, %bb35, %bb33, %bb26, %bb49, %bb46, %bb44, %bb51, %bb12, %bb5
  %.sink = phi i8 [ 1, %bb33 ], [ 1, %bb35 ], [ 1, %bb38 ], [ 1, %bb26 ], [ 1, %bb21 ], [ 1, %bb49 ], [ 1, %bb46 ], [ 1, %bb44 ], [ 1, %bb5 ], [ 0, %bb51 ], [ 1, %bb12 ]
  store i8 %.sink, ptr %_0, align 8
  ret void

bb9:                                              ; preds = %bb10
  %_4.i = icmp ult i32 %radix, 17
  %4 = icmp ult i64 %src.1, 32
  %or.cond100 = and i1 %4, %_4.i
  br i1 %or.cond100, label %bb17.preheader, label %bb29.preheader

bb10thread-pre-split:                             ; preds = %bb3
  %.pr = load i8, ptr %src.0, align 1
  br label %bb10

bb10:                                             ; preds = %bb10thread-pre-split, %bb11
  %5 = phi i8 [ %.pr, %bb10thread-pre-split ], [ %2, %bb11 ]
  switch i8 %5, label %bb9 [
    i8 43, label %bb13
    i8 45, label %bb14
  ]

bb13:                                             ; preds = %bb10
  %rest.0 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %rest.1 = add i64 %src.1, -1
  %_4.i83 = icmp ult i32 %radix, 17
  %6 = icmp ult i64 %src.1, 33
  %or.cond101 = and i1 %6, %_4.i83
  br i1 %or.cond101, label %bb17.preheader, label %bb29.preheader

bb29.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.0.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.0.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_50 = zext nneg i32 %radix to i128
  br label %bb29

bb17.preheader:                                   ; preds = %bb13, %bb9
  %digits.sroa.27.1.ph = phi i64 [ %rest.1, %bb13 ], [ %src.1, %bb9 ]
  %digits.sroa.0.1.ph = phi ptr [ %rest.0, %bb13 ], [ %src.0, %bb9 ]
  %_23 = zext nneg i32 %radix to i128
  br label %bb17

bb14:                                             ; preds = %bb10
  %7 = getelementptr inbounds [0 x i8], ptr %src.0, i64 0, i64 1
  %8 = add i64 %src.1, -1
  %_4.i78 = icmp ult i32 %radix, 17
  %9 = icmp ult i64 %src.1, 33
  %or.cond102 = and i1 %9, %_4.i78
  %_36 = zext nneg i32 %radix to i128
  br i1 %or.cond102, label %bb23, label %bb40

bb29:                                             ; preds = %bb36, %bb29.preheader
  %result.sroa.0.0 = phi i128 [ %_5.0.i99, %bb36 ], [ 0, %bb29.preheader ]
  %digits.sroa.27.0 = phi i64 [ %rest.114, %bb36 ], [ %digits.sroa.27.0.ph, %bb29.preheader ]
  %digits.sroa.0.0 = phi ptr [ %rest.013, %bb36 ], [ %digits.sroa.0.0.ph, %bb29.preheader ]
  %_45.not = icmp eq i64 %digits.sroa.27.0, 0
  br i1 %_45.not, label %bb51, label %bb30

bb17:                                             ; preds = %bb22, %bb17.preheader
  %result.sroa.0.1 = phi i128 [ %38, %bb22 ], [ 0, %bb17.preheader ]
  %digits.sroa.27.1 = phi i64 [ %rest.121, %bb22 ], [ %digits.sroa.27.1.ph, %bb17.preheader ]
  %digits.sroa.0.1 = phi ptr [ %rest.020, %bb22 ], [ %digits.sroa.0.1.ph, %bb17.preheader ]
  %_19.not = icmp eq i64 %digits.sroa.27.1, 0
  br i1 %_19.not, label %bb51, label %bb18

bb40:                                             ; preds = %bb47, %bb14
  %result.sroa.0.2 = phi i128 [ %_5.0.i91, %bb47 ], [ 0, %bb14 ]
  %digits.sroa.27.2 = phi i64 [ %rest.15, %bb47 ], [ %8, %bb14 ]
  %digits.sroa.0.2 = phi ptr [ %rest.04, %bb47 ], [ %7, %bb14 ]
  %_64.not = icmp eq i64 %digits.sroa.27.2, 0
  br i1 %_64.not, label %bb51, label %bb41

bb51:                                             ; preds = %bb23, %bb40, %bb17, %bb29
  %result.sroa.0.3 = phi i128 [ %result.sroa.0.1, %bb17 ], [ %result.sroa.0.0, %bb29 ], [ %result.sroa.0.4, %bb23 ], [ %result.sroa.0.2, %bb40 ]
  %10 = getelementptr inbounds i8, ptr %_0, i64 8
  store i128 %result.sroa.0.3, ptr %10, align 8
  br label %bb55

bb41:                                             ; preds = %bb40
  %rest.04 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.2, i64 0, i64 1
  %rest.15 = add i64 %digits.sroa.27.2, -1
  %11 = tail call { i128, i1 } @llvm.smul.with.overflow.i128(i128 %result.sroa.0.2, i128 %_36)
  %_5.0.i = extractvalue { i128, i1 } %11, 0
  %_73 = load i8, ptr %digits.sroa.0.2, align 1, !noundef !48
  %_72 = zext i8 %_73 to i32
  %12 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_72, i32 noundef %radix) #61
  %13 = extractvalue { i32, i32 } %12, 0
  %switch = icmp eq i32 %13, 0
  br i1 %switch, label %bb44, label %bb45

bb44:                                             ; preds = %bb41
  %14 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %14, align 1
  br label %bb55

bb45:                                             ; preds = %bb41
  %_5.1.i = extractvalue { i128, i1 } %11, 1
  br i1 %_5.1.i, label %bb46, label %bb47

bb46:                                             ; preds = %bb45
  %15 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 3, ptr %15, align 1
  br label %bb55

bb47:                                             ; preds = %bb45
  %16 = extractvalue { i32, i32 } %12, 1
  %x = zext i32 %16 to i128
  %17 = tail call { i128, i1 } @llvm.ssub.with.overflow.i128(i128 %_5.0.i, i128 %x)
  %_5.1.i88 = extractvalue { i128, i1 } %17, 1
  %_5.0.i91 = extractvalue { i128, i1 } %17, 0
  br i1 %_5.1.i88, label %bb49, label %bb40

bb49:                                             ; preds = %bb47
  %18 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 3, ptr %18, align 1
  br label %bb55

bb23:                                             ; preds = %bb27, %bb14
  %result.sroa.0.4 = phi i128 [ %24, %bb27 ], [ 0, %bb14 ]
  %digits.sroa.27.3 = phi i64 [ %rest.110, %bb27 ], [ %8, %bb14 ]
  %digits.sroa.0.3 = phi ptr [ %rest.09, %bb27 ], [ %7, %bb14 ]
  %_32.not = icmp eq i64 %digits.sroa.27.3, 0
  br i1 %_32.not, label %bb51, label %bb24

bb24:                                             ; preds = %bb23
  %_39 = load i8, ptr %digits.sroa.0.3, align 1, !noundef !48
  %_38 = zext i8 %_39 to i32
  %19 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_38, i32 noundef %radix) #61
  %20 = extractvalue { i32, i32 } %19, 0
  %switch73 = icmp eq i32 %20, 0
  br i1 %switch73, label %bb26, label %bb27

bb26:                                             ; preds = %bb24
  %21 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %21, align 1
  br label %bb55

bb27:                                             ; preds = %bb24
  %22 = extractvalue { i32, i32 } %19, 1
  %23 = mul i128 %result.sroa.0.4, %_36
  %rest.110 = add i64 %digits.sroa.27.3, -1
  %rest.09 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.3, i64 0, i64 1
  %_43 = zext i32 %22 to i128
  %24 = sub i128 %23, %_43
  br label %bb23

bb30:                                             ; preds = %bb29
  %rest.013 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.0, i64 0, i64 1
  %rest.114 = add i64 %digits.sroa.27.0, -1
  %25 = tail call { i128, i1 } @llvm.smul.with.overflow.i128(i128 %result.sroa.0.0, i128 %_50)
  %_5.0.i95 = extractvalue { i128, i1 } %25, 0
  %_54 = load i8, ptr %digits.sroa.0.0, align 1, !noundef !48
  %_53 = zext i8 %_54 to i32
  %26 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_53, i32 noundef %radix) #61
  %27 = extractvalue { i32, i32 } %26, 0
  %switch74 = icmp eq i32 %27, 0
  br i1 %switch74, label %bb33, label %bb34

bb33:                                             ; preds = %bb30
  %28 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %28, align 1
  br label %bb55

bb34:                                             ; preds = %bb30
  %_5.1.i92 = extractvalue { i128, i1 } %25, 1
  br i1 %_5.1.i92, label %bb35, label %bb36

bb35:                                             ; preds = %bb34
  %29 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %29, align 1
  br label %bb55

bb36:                                             ; preds = %bb34
  %30 = extractvalue { i32, i32 } %26, 1
  %x16 = zext i32 %30 to i128
  %31 = tail call { i128, i1 } @llvm.sadd.with.overflow.i128(i128 %_5.0.i95, i128 %x16)
  %_5.1.i96 = extractvalue { i128, i1 } %31, 1
  %_5.0.i99 = extractvalue { i128, i1 } %31, 0
  br i1 %_5.1.i96, label %bb38, label %bb29

bb38:                                             ; preds = %bb36
  %32 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 2, ptr %32, align 1
  br label %bb55

bb18:                                             ; preds = %bb17
  %_26 = load i8, ptr %digits.sroa.0.1, align 1, !noundef !48
  %_25 = zext i8 %_26 to i32
  %33 = tail call fastcc { i32, i32 } @"_ZN4core4char7methods22_$LT$impl$u20$char$GT$8to_digit17h101486337447e64bE"(i32 noundef %_25, i32 noundef %radix) #61
  %34 = extractvalue { i32, i32 } %33, 0
  %switch77 = icmp eq i32 %34, 0
  br i1 %switch77, label %bb21, label %bb22

bb21:                                             ; preds = %bb18
  %35 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 1, ptr %35, align 1
  br label %bb55

bb22:                                             ; preds = %bb18
  %36 = extractvalue { i32, i32 } %33, 1
  %37 = mul i128 %result.sroa.0.1, %_23
  %rest.121 = add i64 %digits.sroa.27.1, -1
  %rest.020 = getelementptr inbounds [0 x i8], ptr %digits.sroa.0.1, i64 0, i64 1
  %_30 = zext i32 %36 to i128
  %38 = add i128 %37, %_30
  br label %bb17
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i128, i1 } @llvm.smul.with.overflow.i128(i128, i128) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i128, i1 } @llvm.ssub.with.overflow.i128(i128, i128) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i128, i1 } @llvm.sadd.with.overflow.i128(i128, i128) #1

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN87_$LT$core..num..nonzero..NonZero$LT$isize$GT$$u20$as$u20$core..str..traits..FromStr$GT$8from_str17h64d4ba7a688377b6E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %_4 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_4)
  call void @"_ZN4core3num23_$LT$impl$u20$isize$GT$14from_str_radix17h54918c3c2c270df0E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_4, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  %0 = load i8, ptr %_4, align 8, !range !49, !alias.scope !3631, !noalias !3634, !noundef !48
  %trunc.not.i = icmp eq i8 %0, 0
  br i1 %trunc.not.i, label %bb4, label %bb5

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_4, i64 8
  %v.i = load i64, ptr %1, align 8, !alias.scope !3631, !noalias !3634, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %2 = icmp eq i64 %v.i, 0
  br i1 %2, label %bb2.i3, label %bb3.i1

bb2.i3:                                           ; preds = %bb4
  %3 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 4, ptr %3, align 1, !alias.scope !3636
  br label %bb9

bb3.i1:                                           ; preds = %bb4
  %4 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %v.i, ptr %4, align 8, !alias.scope !3636
  br label %bb9

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds i8, ptr %_4, i64 1
  %e.i = load i8, ptr %5, align 1, !range !1, !alias.scope !3631, !noalias !3634, !noundef !48
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_4)
  %6 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e.i, ptr %6, align 1, !alias.scope !3639
  br label %bb9

bb9:                                              ; preds = %bb5, %bb3.i1, %bb2.i3
  %storemerge = phi i8 [ 1, %bb5 ], [ 0, %bb3.i1 ], [ 1, %bb2.i3 ]
  store i8 %storemerge, ptr %_0, align 8
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num23_$LT$impl$u20$isize$GT$14from_str_radix17h54918c3c2c270df0E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) unnamed_addr #2 {
start:
  %_3 = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_3)
  call void @"_ZN4core3num21_$LT$impl$u20$i64$GT$14from_str_radix17h9dd259ee0f0eb945E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_3, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef %radix) #61
  %0 = load i8, ptr %_3, align 8, !range !49, !noundef !48
  %trunc.not = icmp eq i8 %0, 0
  br i1 %trunc.not, label %bb4, label %bb3

bb4:                                              ; preds = %start
  %1 = getelementptr inbounds i8, ptr %_3, i64 8
  %x = load i64, ptr %1, align 8, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 %x, ptr %2, align 8
  br label %bb5

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds i8, ptr %_3, i64 1
  %e = load i8, ptr %3, align 1, !range !1, !noundef !48
  %4 = getelementptr inbounds i8, ptr %_0, i64 1
  store i8 %e, ptr %4, align 1
  br label %bb5

bb5:                                              ; preds = %bb3, %bb4
  %storemerge = phi i8 [ 1, %bb3 ], [ 0, %bb4 ]
  store i8 %storemerge, ptr %_0, align 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_3)
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num62_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$isize$GT$8from_str17h08d44357d92fd782E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3num23_$LT$impl$u20$isize$GT$14from_str_radix17h54918c3c2c270df0E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { i1, i8 } @"_ZN4core3num59_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$i8$GT$8from_str17h8bff9ea1946ab3baE"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call { i1, i8 } @"_ZN4core3num20_$LT$impl$u20$i8$GT$14from_str_radix17h7bcb9c7a1ef74d65E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret { i1, i8 } %0
}

; Function Attrs: minsize nounwind optsize
define dso_local i32 @"_ZN4core3num60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$i16$GT$8from_str17h6c5ee8affb89900bE"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i32 @"_ZN4core3num21_$LT$impl$u20$i16$GT$14from_str_radix17ha6493f8f07c83041E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret i32 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN4core3num60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$i32$GT$8from_str17hc67e054181b50281E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i64 @"_ZN4core3num21_$LT$impl$u20$i32$GT$14from_str_radix17h9f8913af0887ad97E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret i64 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$i64$GT$8from_str17he5f8b21d62f36ec7E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3num21_$LT$impl$u20$i64$GT$14from_str_radix17h9dd259ee0f0eb945E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num61_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$i128$GT$8from_str17h28b6f0b4658f9eddE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3num22_$LT$impl$u20$i128$GT$14from_str_radix17h23df51d6e769df07E"(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num62_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$usize$GT$8from_str17h1e04d3a374181432E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3num23_$LT$impl$u20$usize$GT$14from_str_radix17h265bac568f783357E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local { i1, i8 } @"_ZN4core3num59_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$u8$GT$8from_str17h5d1659e4f342ea05E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call { i1, i8 } @"_ZN4core3num20_$LT$impl$u20$u8$GT$14from_str_radix17h3e957bde629b3046E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret { i1, i8 } %0
}

; Function Attrs: minsize nounwind optsize
define dso_local i32 @"_ZN4core3num60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$u16$GT$8from_str17h3fd07f2e8b9f1c56E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i32 @"_ZN4core3num21_$LT$impl$u20$u16$GT$14from_str_radix17h695db91e49f84f96E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret i32 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local i64 @"_ZN4core3num60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$u32$GT$8from_str17hda287f587499f0a3E"(ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  %0 = tail call i64 @"_ZN4core3num21_$LT$impl$u20$u32$GT$14from_str_radix17hc5b0326e66294c25E"(ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret i64 %0
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num60_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$u64$GT$8from_str17hec98a227d51d5ff4E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3num21_$LT$impl$u20$u64$GT$14from_str_radix17hd888d18c8e020811E"(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret void
}

; Function Attrs: minsize nounwind optsize
define dso_local void @"_ZN4core3num61_$LT$impl$u20$core..str..traits..FromStr$u20$for$u20$u128$GT$8from_str17h9229788a39ef91ebE"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef nonnull readonly align 1 %src.0, i64 noundef %src.1) unnamed_addr #2 {
start:
  tail call void @"_ZN4core3num22_$LT$impl$u20$u128$GT$14from_str_radix17hbe65c111a5dc8bffE"(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias noundef nonnull readonly align 1 %src.0, i64 noundef %src.1, i32 noundef 10) #61
  ret void
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core10intrinsics3mir11StorageDead19panic_cold_explicit17he9363b40c433fc70E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  tail call void @_ZN4core9panicking14panic_explicit17h476975a638a6b903E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define dso_local noundef i32 @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdcdc74eae122eba5E"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self) unnamed_addr #37 {
start:
  %_0.i = tail call noundef i32 @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h3e6857cdebf23bf9E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %self) #61, !range !190
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite)
define dso_local void @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h7b6eeeffcfafb404E"(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #40 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3642)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3645)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3647)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3650)
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !3652, !noalias !3657, !noundef !48
  %_3.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !3652, !noalias !3657, !noundef !48
  %_0.i.i.i.i = sub nuw i64 %_2.i.i.i.i, %_3.i.i.i.i
  store i64 %_0.i.i.i.i, ptr %_0, align 8, !alias.scope !3657, !noalias !3658
  %1 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3657, !noalias !3658
  %2 = getelementptr inbounds i8, ptr %_0, i64 16
  store i64 %_0.i.i.i.i, ptr %2, align 8, !alias.scope !3657, !noalias !3658
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h5657e90bca32bd5fE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_2.sroa.0.0.copyload.i = load i64, ptr %self, align 8, !alias.scope !3659
  %_2.sroa.4.0.self.sroa_idx.i = getelementptr inbounds i8, ptr %self, i64 8
  %_2.sroa.4.0.copyload.i = load i64, ptr %_2.sroa.4.0.self.sroa_idx.i, align 8, !alias.scope !3659
  %_0.i.i.i.i = sub nuw i64 %_2.sroa.4.0.copyload.i, %_2.sroa.0.0.copyload.i
  ret i64 %_0.i.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i32 @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17hf835663ce0badf35E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %_0 = tail call noundef i32 @"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17h790a228f9525f864E"(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(32) %self) #61, !range !190
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define dso_local noundef i64 @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17haca157daf5f8251bE"(ptr noalias nocapture noundef align 8 dereferenceable(32) %self, i64 noundef %n) unnamed_addr #36 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !3662, !noundef !48
  %_3.i.i.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !3662, !noundef !48
  %_0.i.i.i.i.i.i = sub nuw i64 %_2.i.i.i.i.i.i, %_3.i.i.i.i.i.i
  %_4.not.i.i.i = icmp ult i64 %_0.i.i.i.i.i.i, %n
  %1 = add i64 %_3.i.i.i.i.i.i, %n
  %spec.select.i.i.i = select i1 %_4.not.i.i.i, i64 %_2.i.i.i.i.i.i, i64 %1
  store i64 %spec.select.i.i.i, ptr %self, align 8, !alias.scope !3662
  %remaining.i.i = sub i64 %1, %spec.select.i.i.i
  ret i64 %remaining.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i32 @"_ZN82_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h12106feceed57a0aE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self, i64 noundef %idx) unnamed_addr #17 {
start:
  %_8.i.i = getelementptr inbounds i8, ptr %self, i64 16
  %_0.i2.i.i = load i64, ptr %self, align 8, !alias.scope !3669, !noundef !48
  %_0.i1.i.i = getelementptr inbounds i32, ptr %_8.i.i, i64 %_0.i2.i.i
  %_0.i.i.i = getelementptr inbounds i32, ptr %_0.i1.i.i, i64 %idx
  %_0.i.i.i.i = load i32, ptr %_0.i.i.i, align 4, !range !65, !alias.scope !3676, !noundef !48
  ret i32 %_0.i.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef i64 @"_ZN93_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h2e5835cb12a070a1E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i = load i64, ptr %0, align 8, !alias.scope !3677, !noundef !48
  %_3.i.i.i = load i64, ptr %self, align 8, !alias.scope !3677, !noundef !48
  %_0.i.i.i = sub nuw i64 %_2.i.i.i, %_3.i.i.i
  ret i64 %_0.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN93_$LT$core..char..ToLowercase$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5802b9b3513f993bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %self) unnamed_addr #17 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %_2.i.i.i.i.i = load i64, ptr %0, align 8, !alias.scope !3684, !noundef !48
  %_3.i.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !3684, !noundef !48
  %_0.i.i.i = icmp eq i64 %_2.i.i.i.i.i, %_3.i.i.i.i.i
  ret i1 %_0.i.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN62_$LT$core..char..ToLowercase$u20$as$u20$core..fmt..Display$GT$3fmt17he68dbb39157cabe4E"(ptr noalias noundef readonly align 8 dereferenceable(32) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0 = tail call fastcc noundef zeroext i1 @"_ZN66_$LT$core..char..CaseMappingIter$u20$as$u20$core..fmt..Display$GT$3fmt17h6bdbdb496a6c4d20E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %self, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef zeroext i1 @"_ZN66_$LT$core..char..CaseMappingIter$u20$as$u20$core..fmt..Display$GT$3fmt17h6bdbdb496a6c4d20E"(ptr noalias noundef readonly align 8 dereferenceable(32) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %iter = alloca [32 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %iter)
  call void @"_ZN79_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hf3a1ca0343a25d5cE"(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %iter, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %self) #61
  %0 = getelementptr inbounds i8, ptr %f, i64 32
  %_3.0.i = load ptr, ptr %0, align 8, !nonnull !48, !align !63
  %1 = getelementptr inbounds i8, ptr %f, i64 40
  %_3.1.i = load ptr, ptr %1, align 8, !nonnull !48, !align !64
  %2 = getelementptr inbounds i8, ptr %_3.1.i, i64 32
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %3 = call noundef i32 @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h3e6857cdebf23bf9E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %iter) #61, !range !190
  %.not = icmp ne i32 %3, 1114112
  br i1 %.not, label %bb6, label %bb7

bb7:                                              ; preds = %bb3
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %iter)
  br label %bb15

bb6:                                              ; preds = %bb3
  %4 = load ptr, ptr %2, align 8, !invariant.load !48, !noalias !3695, !nonnull !48
  %_0.i = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_3.0.i, i32 noundef %3) #61, !noalias !3695
  br i1 %_0.i, label %bb11, label %bb3

bb15:                                             ; preds = %bb11, %bb7
  ret i1 %.not

bb11:                                             ; preds = %bb6
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %iter)
  br label %bb15
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN77_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h3b772f64c5471b92E"(ptr noalias noundef align 1 dereferenceable(4) %self, i32 %0) unnamed_addr #39 {
start:
  %iter = alloca [64 x i8], align 8
  %_4.sroa.8 = alloca [28 x i8], align 4
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 4
  %_4.sroa.8.4.sroa_idx5 = getelementptr inbounds i8, ptr %_4.sroa.8, i64 4
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(24) %_4.sroa.8.4.sroa_idx5, i8 0, i64 24, i1 false), !alias.scope !3698
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %iter)
  store ptr %self, ptr %iter, align 8
  %_3.sroa.4.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store ptr %_0.i.i.i.i.i, ptr %_3.sroa.4.0.iter.sroa_idx, align 8
  %_3.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  store i64 0, ptr %_3.sroa.5.0.iter.sroa_idx, align 8
  %_3.sroa.6.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 24
  store i64 4, ptr %_3.sroa.6.0.iter.sroa_idx, align 8
  %_3.sroa.7.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 32
  store i32 %0, ptr %_3.sroa.7.0.iter.sroa_idx, align 8
  %_3.sroa.8.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 36
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(28) %_3.sroa.8.0.iter.sroa_idx, ptr noundef nonnull align 4 dereferenceable(28) %_4.sroa.8, i64 28, i1 false)
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %1 = call fastcc { ptr, i8 } @"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2cb9086f113fc0c3E"(ptr noalias noundef nonnull align 8 dereferenceable(64) %iter) #61
  %2 = extractvalue { ptr, i8 } %1, 0
  %3 = icmp eq ptr %2, null
  br i1 %3, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %iter)
  ret void

bb6:                                              ; preds = %bb3
  %4 = extractvalue { ptr, i8 } %1, 1
  %5 = load i8, ptr %2, align 1, !alias.scope !3703, !noundef !48
  %6 = and i8 %5, %4
  store i8 %6, ptr %2, align 1, !alias.scope !3703
  br label %bb3
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define internal fastcc { ptr, i8 } @"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2cb9086f113fc0c3E"(ptr noalias nocapture noundef align 8 dereferenceable(64) %self) unnamed_addr #42 {
start:
  %_8.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %0 = load ptr, ptr %_8.i.i, align 8, !alias.scope !3706, !nonnull !48, !noundef !48
  %_4.i.i.i = load ptr, ptr %self, align 8, !alias.scope !3706, !nonnull !48, !noundef !48
  %_0.i.i.i = icmp eq ptr %_4.i.i.i, %0
  br i1 %_0.i.i.i, label %"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17hf84032830baeeefdE.exit", label %bb4.i

bb4.i:                                            ; preds = %start
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %_4.i.i.i, i64 1
  store ptr %_3.i.i.i.i.i, ptr %self, align 8, !alias.scope !3711
  %_10.i = getelementptr inbounds i8, ptr %self, i64 16
  %1 = tail call { i1, i8 } @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7fbb1b3459eccdedE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %_10.i) #61
  %_9.0.i = extractvalue { i1, i8 } %1, 0
  %_9.1.i = extractvalue { i1, i8 } %1, 1
  %spec.select.i = select i1 %_9.0.i, i8 %_9.1.i, i8 undef
  %spec.select2.i = select i1 %_9.0.i, ptr %_4.i.i.i, ptr null
  br label %"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17hf84032830baeeefdE.exit"

"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17hf84032830baeeefdE.exit": ; preds = %bb4.i, %start
  %_0.sroa.4.0.i = phi i8 [ %spec.select.i, %bb4.i ], [ undef, %start ]
  %_0.sroa.0.0.i = phi ptr [ %spec.select2.i, %bb4.i ], [ null, %start ]
  %2 = insertvalue { ptr, i8 } poison, ptr %_0.sroa.0.0.i, 0
  %3 = insertvalue { ptr, i8 } %2, i8 %_0.sroa.4.0.i, 1
  ret { ptr, i8 } %3
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN117_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..ops..bit..BitAndAssign$LT$$RF$core..net..ip_addr..Ipv4Addr$GT$$GT$13bitand_assign17h4fd22457379e36c1E"(ptr noalias noundef align 1 dereferenceable(4) %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(4) %rhs) unnamed_addr #39 {
start:
  %_4.sroa.0.0.copyload = load i32, ptr %rhs, align 1
  tail call void @"_ZN77_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h3b772f64c5471b92E"(ptr noalias noundef nonnull align 1 dereferenceable(4) %self, i32 %_4.sroa.0.0.copyload) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN76_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h1121dc82f2f237b6E"(ptr noalias noundef align 1 dereferenceable(4) %self, i32 %0) unnamed_addr #39 {
start:
  %iter = alloca [64 x i8], align 8
  %_4.sroa.8 = alloca [28 x i8], align 4
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 4
  %_4.sroa.8.4.sroa_idx5 = getelementptr inbounds i8, ptr %_4.sroa.8, i64 4
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(24) %_4.sroa.8.4.sroa_idx5, i8 0, i64 24, i1 false), !alias.scope !3716
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %iter)
  store ptr %self, ptr %iter, align 8
  %_3.sroa.4.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store ptr %_0.i.i.i.i.i, ptr %_3.sroa.4.0.iter.sroa_idx, align 8
  %_3.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  store i64 0, ptr %_3.sroa.5.0.iter.sroa_idx, align 8
  %_3.sroa.6.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 24
  store i64 4, ptr %_3.sroa.6.0.iter.sroa_idx, align 8
  %_3.sroa.7.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 32
  store i32 %0, ptr %_3.sroa.7.0.iter.sroa_idx, align 8
  %_3.sroa.8.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 36
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(28) %_3.sroa.8.0.iter.sroa_idx, ptr noundef nonnull align 4 dereferenceable(28) %_4.sroa.8, i64 28, i1 false)
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %1 = call fastcc { ptr, i8 } @"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2cb9086f113fc0c3E"(ptr noalias noundef nonnull align 8 dereferenceable(64) %iter) #61
  %2 = extractvalue { ptr, i8 } %1, 0
  %3 = icmp eq ptr %2, null
  br i1 %3, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %iter)
  ret void

bb6:                                              ; preds = %bb3
  %4 = extractvalue { ptr, i8 } %1, 1
  %5 = load i8, ptr %2, align 1, !alias.scope !3721, !noundef !48
  %6 = or i8 %5, %4
  store i8 %6, ptr %2, align 1, !alias.scope !3721
  br label %bb3
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN116_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..ops..bit..BitOrAssign$LT$$RF$core..net..ip_addr..Ipv4Addr$GT$$GT$12bitor_assign17h790edfd2aed0149cE"(ptr noalias noundef align 1 dereferenceable(4) %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(4) %rhs) unnamed_addr #39 {
start:
  %_4.sroa.0.0.copyload = load i32, ptr %rhs, align 1
  tail call void @"_ZN76_$LT$core..net..ip_addr..Ipv4Addr$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h1121dc82f2f237b6E"(ptr noalias noundef nonnull align 1 dereferenceable(4) %self, i32 %_4.sroa.0.0.copyload) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN77_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h077cdd26e3ea997eE"(ptr noalias noundef align 1 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(16) %rhs) unnamed_addr #39 {
start:
  %iter = alloca [72 x i8], align 8
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 16
  %_3.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %iter)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %_3.sroa.5.0.iter.sroa_idx, ptr noundef nonnull align 1 dereferenceable(16) %rhs, i64 16, i1 false)
  %_3.sroa.8.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 48
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %_3.sroa.8.0.iter.sroa_idx, i8 0, i64 24, i1 false)
  store ptr %self, ptr %iter, align 8
  %_3.sroa.4.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store ptr %_0.i.i.i.i.i, ptr %_3.sroa.4.0.iter.sroa_idx, align 8
  %_3.sroa.6.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 32
  store i64 0, ptr %_3.sroa.6.0.iter.sroa_idx, align 8
  %_3.sroa.7.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 40
  store i64 16, ptr %_3.sroa.7.0.iter.sroa_idx, align 8
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %0 = call fastcc { ptr, i8 } @"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h32d7f05c5ef473dbE"(ptr noalias noundef nonnull align 8 dereferenceable(72) %iter) #61
  %1 = extractvalue { ptr, i8 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %iter)
  ret void

bb6:                                              ; preds = %bb3
  %3 = extractvalue { ptr, i8 } %0, 1
  %4 = load i8, ptr %1, align 1, !alias.scope !3724, !noundef !48
  %5 = and i8 %4, %3
  store i8 %5, ptr %1, align 1, !alias.scope !3724
  br label %bb3
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write)
define internal fastcc { ptr, i8 } @"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h32d7f05c5ef473dbE"(ptr noalias nocapture noundef align 8 dereferenceable(72) %self) unnamed_addr #42 {
start:
  %_8.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %0 = load ptr, ptr %_8.i.i, align 8, !alias.scope !3727, !nonnull !48, !noundef !48
  %_4.i.i.i = load ptr, ptr %self, align 8, !alias.scope !3727, !nonnull !48, !noundef !48
  %_0.i.i.i = icmp eq ptr %_4.i.i.i, %0
  br i1 %_0.i.i.i, label %"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17h558aa22db747f417E.exit", label %bb4.i

bb4.i:                                            ; preds = %start
  %_3.i.i.i.i.i = getelementptr inbounds i8, ptr %_4.i.i.i, i64 1
  store ptr %_3.i.i.i.i.i, ptr %self, align 8, !alias.scope !3732
  %_10.i = getelementptr inbounds i8, ptr %self, i64 16
  %1 = tail call { i1, i8 } @"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd3b8b81c5a495874E"(ptr noalias noundef nonnull align 8 dereferenceable(32) %_10.i) #61
  %_9.0.i = extractvalue { i1, i8 } %1, 0
  %_9.1.i = extractvalue { i1, i8 } %1, 1
  %spec.select.i = select i1 %_9.0.i, i8 %_9.1.i, i8 undef
  %spec.select2.i = select i1 %_9.0.i, ptr %_4.i.i.i, ptr null
  br label %"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17h558aa22db747f417E.exit"

"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17h558aa22db747f417E.exit": ; preds = %bb4.i, %start
  %_0.sroa.4.0.i = phi i8 [ %spec.select.i, %bb4.i ], [ undef, %start ]
  %_0.sroa.0.0.i = phi ptr [ %spec.select2.i, %bb4.i ], [ null, %start ]
  %2 = insertvalue { ptr, i8 } poison, ptr %_0.sroa.0.0.i, 0
  %3 = insertvalue { ptr, i8 } %2, i8 %_0.sroa.4.0.i, 1
  ret { ptr, i8 } %3
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN117_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..ops..bit..BitAndAssign$LT$$RF$core..net..ip_addr..Ipv6Addr$GT$$GT$13bitand_assign17h0f95b5ef61296984E"(ptr noalias noundef align 1 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(16) %rhs) unnamed_addr #39 {
start:
  tail call void @"_ZN77_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h077cdd26e3ea997eE"(ptr noalias noundef nonnull align 1 dereferenceable(16) %self, ptr noalias nocapture noundef nonnull readonly align 1 dereferenceable(16) %rhs) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN76_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17hd01416be3f79dd02E"(ptr noalias noundef align 1 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(16) %rhs) unnamed_addr #39 {
start:
  %iter = alloca [72 x i8], align 8
  %_0.i.i.i.i.i = getelementptr inbounds i8, ptr %self, i64 16
  %_3.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %iter)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %_3.sroa.5.0.iter.sroa_idx, ptr noundef nonnull align 1 dereferenceable(16) %rhs, i64 16, i1 false)
  %_3.sroa.8.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 48
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %_3.sroa.8.0.iter.sroa_idx, i8 0, i64 24, i1 false)
  store ptr %self, ptr %iter, align 8
  %_3.sroa.4.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store ptr %_0.i.i.i.i.i, ptr %_3.sroa.4.0.iter.sroa_idx, align 8
  %_3.sroa.6.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 32
  store i64 0, ptr %_3.sroa.6.0.iter.sroa_idx, align 8
  %_3.sroa.7.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 40
  store i64 16, ptr %_3.sroa.7.0.iter.sroa_idx, align 8
  br label %bb3

bb3:                                              ; preds = %bb6, %start
  %0 = call fastcc { ptr, i8 } @"_ZN102_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h32d7f05c5ef473dbE"(ptr noalias noundef nonnull align 8 dereferenceable(72) %iter) #61
  %1 = extractvalue { ptr, i8 } %0, 0
  %2 = icmp eq ptr %1, null
  br i1 %2, label %bb7, label %bb6

bb7:                                              ; preds = %bb3
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %iter)
  ret void

bb6:                                              ; preds = %bb3
  %3 = extractvalue { ptr, i8 } %0, 1
  %4 = load i8, ptr %1, align 1, !alias.scope !3737, !noundef !48
  %5 = or i8 %4, %3
  store i8 %5, ptr %1, align 1, !alias.scope !3737
  br label %bb3
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write)
define dso_local void @"_ZN116_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..ops..bit..BitOrAssign$LT$$RF$core..net..ip_addr..Ipv6Addr$GT$$GT$12bitor_assign17hfd3fb8a30769e59dE"(ptr noalias noundef align 1 dereferenceable(16) %self, ptr noalias nocapture noundef readonly align 1 dereferenceable(16) %rhs) unnamed_addr #39 {
start:
  tail call void @"_ZN76_$LT$core..net..ip_addr..Ipv6Addr$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17hd01416be3f79dd02E"(ptr noalias noundef nonnull align 1 dereferenceable(16) %self, ptr noalias nocapture noundef nonnull readonly align 1 dereferenceable(16) %rhs) #61
  ret void
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_add_overflow17h940bb4922b116ad5E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_4bc86246c974efa1b2fe3c313f7ad45b, ptr %_2, align 8, !alias.scope !3740, !noalias !3743
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3740, !noalias !3743
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3740, !noalias !3743
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3740, !noalias !3743
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3740, !noalias !3743
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_sub_overflow17h9d345c8dba988088E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_8e08b6342816b7833945ba3643875757, ptr %_2, align 8, !alias.scope !3745, !noalias !3748
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3745, !noalias !3748
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3745, !noalias !3748
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3745, !noalias !3748
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3745, !noalias !3748
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_mul_overflow17h84e538f5cb683430E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_52049cc1db438122c924fa30809efc85, ptr %_2, align 8, !alias.scope !3750, !noalias !3753
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3750, !noalias !3753
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3750, !noalias !3753
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3750, !noalias !3753
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3750, !noalias !3753
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h7ee0c56b2465b288E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_b041811f39d2ecd4cc241c597675070f, ptr %_2, align 8, !alias.scope !3755, !noalias !3758
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3755, !noalias !3758
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3755, !noalias !3758
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3755, !noalias !3758
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3755, !noalias !3758
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_rem_overflow17hdd61349f239f8e87E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_077bb3c1f45593e28b6719c6ddb80431, ptr %_2, align 8, !alias.scope !3760, !noalias !3763
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3760, !noalias !3763
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3760, !noalias !3763
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3760, !noalias !3763
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3760, !noalias !3763
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_neg_overflow17h2fb56544bd5e0360E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_aacb10a519688455f52fdf3b3c1930c0, ptr %_2, align 8, !alias.scope !3765, !noalias !3768
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3765, !noalias !3768
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3765, !noalias !3768
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3765, !noalias !3768
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3765, !noalias !3768
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_shr_overflow17h35db0c3ecafb1b76E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_8c023836852a747169de7a6faab27e1a, ptr %_2, align 8, !alias.scope !3770, !noalias !3773
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3770, !noalias !3773
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3770, !noalias !3773
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3770, !noalias !3773
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3770, !noalias !3773
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const24panic_const_shl_overflow17h301f7d0dfa29ef7eE(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_493bf43fb5563c84a1740604f632a446, ptr %_2, align 8, !alias.scope !3775, !noalias !3778
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3775, !noalias !3778
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3775, !noalias !3778
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3775, !noalias !3778
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3775, !noalias !3778
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const23panic_const_rem_by_zero17h77d996a952267277E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_4537a75d092e8f4cfc555bd89a74a0e8, ptr %_2, align 8, !alias.scope !3780, !noalias !3783
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3780, !noalias !3783
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3780, !noalias !3783
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3780, !noalias !3783
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3780, !noalias !3783
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const29panic_const_coroutine_resumed17h8e3b4f92a5c29c55E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_ad90446d3d58c7cf4eb6633854052958, ptr %_2, align 8, !alias.scope !3785, !noalias !3788
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3785, !noalias !3788
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3785, !noalias !3788
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3785, !noalias !3788
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3785, !noalias !3788
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const28panic_const_async_fn_resumed17hd6bebeacac4ee210E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_e9810d2fa204bbbae5d3de223c1c39f5, ptr %_2, align 8, !alias.scope !3790, !noalias !3793
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3790, !noalias !3793
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3790, !noalias !3793
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3790, !noalias !3793
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3790, !noalias !3793
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const32panic_const_async_gen_fn_resumed17h7a30f859410c6316E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_ee278ba4fb255e4789a2c27881d2b14b, ptr %_2, align 8, !alias.scope !3795, !noalias !3798
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3795, !noalias !3798
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3795, !noalias !3798
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3795, !noalias !3798
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3795, !noalias !3798
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const23panic_const_gen_fn_none17hfd1d7c1a95aeb65aE(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_f6c026d29de9821165d3e78d76386fab, ptr %_2, align 8, !alias.scope !3800, !noalias !3803
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3800, !noalias !3803
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3800, !noalias !3803
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3800, !noalias !3803
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3800, !noalias !3803
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const35panic_const_coroutine_resumed_panic17h445c33663d8a1758E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_10eb6c6f6a6ff63a81f2fef186a21e00, ptr %_2, align 8, !alias.scope !3805, !noalias !3808
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3805, !noalias !3808
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3805, !noalias !3808
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3805, !noalias !3808
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3805, !noalias !3808
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const34panic_const_async_fn_resumed_panic17hf9436e2f278d5c44E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_8699edce77b942efcf99bc8189065922, ptr %_2, align 8, !alias.scope !3810, !noalias !3813
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3810, !noalias !3813
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3810, !noalias !3813
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3810, !noalias !3813
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3810, !noalias !3813
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const38panic_const_async_gen_fn_resumed_panic17h55042cb82ba828f6E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_528a74ae87f5c3e4cd0b9622263918dc, ptr %_2, align 8, !alias.scope !3815, !noalias !3818
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3815, !noalias !3818
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3815, !noalias !3818
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3815, !noalias !3818
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3815, !noalias !3818
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: cold minsize noinline noreturn nounwind optsize
define dso_local void @_ZN4core9panicking11panic_const29panic_const_gen_fn_none_panic17haa2d5d242cea7819E(ptr noalias noundef readonly align 8 dereferenceable(24) %0) unnamed_addr #4 {
start:
  %_2 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_2)
  store ptr @alloc_57428e1d582089540321b2c543549a2d, ptr %_2, align 8, !alias.scope !3820, !noalias !3823
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store i64 1, ptr %1, align 8, !alias.scope !3820, !noalias !3823
  %2 = getelementptr inbounds i8, ptr %_2, i64 32
  store ptr null, ptr %2, align 8, !alias.scope !3820, !noalias !3823
  %3 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %3, align 8, !alias.scope !3820, !noalias !3823
  %4 = getelementptr inbounds i8, ptr %_2, i64 24
  store i64 0, ptr %4, align 8, !alias.scope !3820, !noalias !3823
  call void @_ZN4core9panicking9panic_fmt17h6305dcb6b873f149E(ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %_2, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %0) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..sync..atomic..AtomicI8$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1a93bd812e4dbe6E"(ptr nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [1 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %_4)
  %0 = load atomic i8, ptr %self monotonic, align 1
  store i8 %0, ptr %_4, align 1
  %1 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i.i = load i32, ptr %1, align 4, !alias.scope !3825, !noalias !3828, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 16
  %_0.i.not.i = icmp eq i32 %_2.i.i, 0
  br i1 %_0.i.not.i, label %bb3.i, label %bb2.i

bb3.i:                                            ; preds = %start
  %_2.i2.i = and i32 %_3.i.i, 32
  %_0.i3.not.i = icmp eq i32 %_2.i2.i, 0
  br i1 %_0.i3.not.i, label %bb6.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %2 = call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i8$GT$3fmt17h1bb67e7848cdc272E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E.exit"

bb6.i:                                            ; preds = %bb3.i
  %3 = call noundef zeroext i1 @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$i8$GT$3fmt17h1d524abae469e1beE"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E.exit"

bb5.i:                                            ; preds = %bb3.i
  %4 = call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i8$GT$3fmt17h9f2d85da6bd87885E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E.exit"

"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E.exit": ; preds = %bb5.i, %bb6.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %2, %bb2.i ], [ %4, %bb5.i ], [ %3, %bb6.i ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$i8$GT$3fmt17h1d524abae469e1beE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %is_nonnegative = icmp sgt i8 %_4, -1
  %n.sroa.0.0.in = tail call i8 @llvm.abs.i8(i8 %_4, i1 false)
  %n.sroa.0.0 = zext i8 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i8 @llvm.abs.i8(i8, i1 immarg) #1

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN65_$LT$core..sync..atomic..AtomicU8$u20$as$u20$core..fmt..Debug$GT$3fmt17h297b9a3b3b064d46E"(ptr nocapture noundef nonnull readonly align 1 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [1 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %_4)
  %0 = load atomic i8, ptr %self monotonic, align 1
  store i8 %0, ptr %_4, align 1
  %1 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i.i = load i32, ptr %1, align 4, !alias.scope !3830, !noalias !3833, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 16
  %_0.i.not.i = icmp eq i32 %_2.i.i, 0
  br i1 %_0.i.not.i, label %bb3.i, label %bb2.i

bb3.i:                                            ; preds = %start
  %_2.i2.i = and i32 %_3.i.i, 32
  %_0.i3.not.i = icmp eq i32 %_2.i2.i, 0
  br i1 %_0.i3.not.i, label %bb6.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %2 = call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i8$GT$3fmt17h1bb67e7848cdc272E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E.exit"

bb6.i:                                            ; preds = %bb3.i
  %3 = call noundef zeroext i1 @"_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17h2f7b420179fd5a47E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E.exit"

bb5.i:                                            ; preds = %bb3.i
  %4 = call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i8$GT$3fmt17h9f2d85da6bd87885E"(ptr noalias noundef nonnull readonly align 1 dereferenceable(1) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E.exit"

"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E.exit": ; preds = %bb5.i, %bb6.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %2, %bb2.i ], [ %4, %bb5.i ], [ %3, %bb6.i ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..sync..atomic..AtomicI16$u20$as$u20$core..fmt..Debug$GT$3fmt17h48bb617c42ca6da9E"(ptr nocapture noundef nonnull readonly align 2 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [2 x i8], align 2
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_4)
  %0 = load atomic i16, ptr %self monotonic, align 2
  store i16 %0, ptr %_4, align 2
  %1 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i.i = load i32, ptr %1, align 4, !alias.scope !3835, !noalias !3838, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 16
  %_0.i.not.i = icmp eq i32 %_2.i.i, 0
  br i1 %_0.i.not.i, label %bb3.i, label %bb2.i

bb3.i:                                            ; preds = %start
  %_2.i2.i = and i32 %_3.i.i, 32
  %_0.i3.not.i = icmp eq i32 %_2.i2.i, 0
  br i1 %_0.i3.not.i, label %bb6.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %2 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i16$GT$3fmt17h0894c961a00c4cd4E"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E.exit"

bb6.i:                                            ; preds = %bb3.i
  %3 = call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i16$GT$3fmt17h98209ea90fd46cd8E"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E.exit"

bb5.i:                                            ; preds = %bb3.i
  %4 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i16$GT$3fmt17h656b319c1c7ea69cE"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E.exit"

"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E.exit": ; preds = %bb5.i, %bb6.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %2, %bb2.i ], [ %4, %bb5.i ], [ %3, %bb6.i ]
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i16$GT$3fmt17h98209ea90fd46cd8E"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %is_nonnegative = icmp sgt i16 %_4, -1
  %n.sroa.0.0.in = tail call i16 @llvm.abs.i16(i16 %_4, i1 false)
  %n.sroa.0.0 = zext i16 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i16$GT$3fmt17h656b319c1c7ea69cE"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hef1781d8e03ec286E(ptr noalias nonnull readonly align 1 poison, i16 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i16 @llvm.abs.i16(i16, i1 immarg) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef nonnull align 2 ptr @_ZN4core4sync6atomic9AtomicI168from_ptr17h9edc4a48c25e5464E(ptr noundef readnone returned %ptr) unnamed_addr #0 {
start:
  ret ptr %ptr
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..sync..atomic..AtomicU16$u20$as$u20$core..fmt..Debug$GT$3fmt17h9be65ecffda8783dE"(ptr nocapture noundef nonnull readonly align 2 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [2 x i8], align 2
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %_4)
  %0 = load atomic i16, ptr %self monotonic, align 2
  store i16 %0, ptr %_4, align 2
  %1 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i.i = load i32, ptr %1, align 4, !alias.scope !3840, !noalias !3843, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 16
  %_0.i.not.i = icmp eq i32 %_2.i.i, 0
  br i1 %_0.i.not.i, label %bb3.i, label %bb2.i

bb3.i:                                            ; preds = %start
  %_2.i2.i = and i32 %_3.i.i, 32
  %_0.i3.not.i = icmp eq i32 %_2.i2.i, 0
  br i1 %_0.i3.not.i, label %bb6.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %2 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i16$GT$3fmt17h0894c961a00c4cd4E"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE.exit"

bb6.i:                                            ; preds = %bb3.i
  %3 = call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h22ed56a6fe25ff1fE"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE.exit"

bb5.i:                                            ; preds = %bb3.i
  %4 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i16$GT$3fmt17h656b319c1c7ea69cE"(ptr noalias noundef nonnull readonly align 2 dereferenceable(2) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE.exit"

"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE.exit": ; preds = %bb5.i, %bb6.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %2, %bb2.i ], [ %4, %bb5.i ], [ %3, %bb6.i ]
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..sync..atomic..AtomicI32$u20$as$u20$core..fmt..Debug$GT$3fmt17h8fee69b7c9f8eabfE"(ptr nocapture noundef nonnull readonly align 4 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_4)
  %0 = load atomic i32, ptr %self monotonic, align 4
  store i32 %0, ptr %_4, align 4
  %1 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i.i = load i32, ptr %1, align 4, !alias.scope !3845, !noalias !3848, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 16
  %_0.i.not.i = icmp eq i32 %_2.i.i, 0
  br i1 %_0.i.not.i, label %bb3.i, label %bb2.i

bb3.i:                                            ; preds = %start
  %_2.i2.i = and i32 %_3.i.i, 32
  %_0.i3.not.i = icmp eq i32 %_2.i2.i, 0
  br i1 %_0.i3.not.i, label %bb6.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %2 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17ha3abba7996f2c0a4E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E.exit"

bb6.i:                                            ; preds = %bb3.i
  %3 = call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i32$GT$3fmt17h5325cf145f4a78c0E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E.exit"

bb5.i:                                            ; preds = %bb3.i
  %4 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17h1be009ff0578dd89E"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E.exit"

"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E.exit": ; preds = %bb5.i, %bb6.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %2, %bb2.i ], [ %4, %bb5.i ], [ %3, %bb6.i ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i32$GT$3fmt17h5325cf145f4a78c0E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %is_nonnegative = icmp sgt i32 %_4, -1
  %n.sroa.0.0.in = tail call i32 @llvm.abs.i32(i32 %_4, i1 false)
  %n.sroa.0.0 = zext i32 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.abs.i32(i32, i1 immarg) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef nonnull align 4 ptr @_ZN4core4sync6atomic9AtomicI328from_ptr17h9e333d1afcd69415E(ptr noundef readnone returned %ptr) unnamed_addr #0 {
start:
  ret ptr %ptr
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..sync..atomic..AtomicU32$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f3550547cb0a39dE"(ptr nocapture noundef nonnull readonly align 4 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [4 x i8], align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_4)
  %0 = load atomic i32, ptr %self monotonic, align 4
  store i32 %0, ptr %_4, align 4
  %_0 = call noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4aa9028b5be59deaE"(ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..sync..atomic..AtomicI64$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e2cbd2dd1b66977E"(ptr nocapture noundef nonnull readonly align 8 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_4)
  %0 = load atomic i64, ptr %self monotonic, align 8
  store i64 %0, ptr %_4, align 8
  %1 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i.i = load i32, ptr %1, align 4, !alias.scope !3850, !noalias !3853, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 16
  %_0.i.not.i = icmp eq i32 %_2.i.i, 0
  br i1 %_0.i.not.i, label %bb3.i, label %bb2.i

bb3.i:                                            ; preds = %start
  %_2.i2.i = and i32 %_3.i.i, 32
  %_0.i3.not.i = icmp eq i32 %_2.i2.i, 0
  br i1 %_0.i3.not.i, label %bb6.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %2 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i64$GT$3fmt17h2b75f4fa0e219050E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E.exit"

bb6.i:                                            ; preds = %bb3.i
  %3 = call noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i64$GT$3fmt17h070d006d50cde41bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E.exit"

bb5.i:                                            ; preds = %bb3.i
  %4 = call noundef zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i64$GT$3fmt17h8f426d33f8611bbbE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  br label %"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E.exit"

"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E.exit": ; preds = %bb5.i, %bb6.i, %bb2.i
  %_0.sroa.0.0.in.i = phi i1 [ %2, %bb2.i ], [ %4, %bb5.i ], [ %3, %bb6.i ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i64$GT$3fmt17h070d006d50cde41bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %is_nonnegative = icmp sgt i64 %_4, -1
  %n.sroa.0.0 = tail call i64 @llvm.abs.i64(i64 %_4, i1 false)
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7fmt_u6417hb63aa8d6035bd270E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.abs.i64(i64, i1 immarg) #1

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN66_$LT$core..sync..atomic..AtomicU64$u20$as$u20$core..fmt..Debug$GT$3fmt17ha2c889a6cf8abd9dE"(ptr nocapture noundef nonnull readonly align 8 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_4)
  %0 = load atomic i64, ptr %self monotonic, align 8
  store i64 %0, ptr %_4, align 8
  %_0 = call fastcc noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h1e16dfc91b588533E"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local noundef nonnull align 8 ptr @_ZN4core4sync6atomic11AtomicIsize8from_ptr17h6334ca7ecbe405f6E(ptr noundef readnone returned %ptr) unnamed_addr #0 {
start:
  ret ptr %ptr
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN68_$LT$core..sync..atomic..AtomicUsize$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f81df199050cac9E"(ptr nocapture noundef nonnull readonly align 8 %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = alloca [8 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_4)
  %0 = load atomic i64, ptr %self monotonic, align 8
  store i64 %0, ptr %_4, align 8
  %_0 = call noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h510ce62a6804165bE"(ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_4)
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN55_$LT$f32$u20$as$u20$core..fmt..float..GeneralFormat$GT$44already_rounded_value_should_use_exponential17hef8dfb070a58ece0E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self) unnamed_addr #17 {
start:
  %_3 = load float, ptr %self, align 4, !noundef !48
  %0 = tail call noundef float @llvm.fabs.f32(float %_3)
  %_4 = fcmp une float %_3, 0.000000e+00
  %_5 = fcmp olt float %0, 0x3F1A36E2E0000000
  %or.cond = and i1 %_4, %_5
  %1 = fcmp oge float %0, 0x4341C37940000000
  %spec.select = or i1 %1, %or.cond
  ret i1 %spec.select
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read)
define dso_local noundef zeroext i1 @"_ZN55_$LT$f64$u20$as$u20$core..fmt..float..GeneralFormat$GT$44already_rounded_value_should_use_exponential17hf4a9dcca147ad6d3E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self) unnamed_addr #17 {
start:
  %_3 = load double, ptr %self, align 8, !noundef !48
  %0 = tail call noundef double @llvm.fabs.f64(double %_3)
  %_4 = fcmp une double %_3, 0.000000e+00
  %_5 = fcmp olt double %0, 1.000000e-04
  %or.cond = and i1 %_4, %_5
  %1 = fcmp oge double %0, 1.000000e+16
  %spec.select = or i1 %1, %or.cond
  ret i1 %spec.select
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$f32$GT$3fmt17h1be6beb3f8606d43E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3855)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3858)
  %0 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_3.i.i = load i32, ptr %0, align 4, !alias.scope !3860, !noalias !3858, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 1
  %_0.i.i = icmp ne i32 %_2.i.i, 0
  %1 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_6.i = load i64, ptr %1, align 8, !range !62, !alias.scope !3855, !noalias !3858, !noundef !48
  %trunc.not.not.i = icmp eq i64 %_6.i, 0
  br i1 %trunc.not.not.i, label %bb7.i, label %bb5.i

bb5.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %fmt, i64 24
  %precision.i = load i64, ptr %2, align 8, !alias.scope !3855, !noalias !3858, !noundef !48
  %3 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float29float_to_decimal_common_exact17h613691042dfd9bf8E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext %_0.i.i, i64 noundef %precision.i) #61
  br label %_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E.exit

bb7.i:                                            ; preds = %start
  %_3.i3.i = load float, ptr %self, align 4, !alias.scope !3863, !noalias !3855, !noundef !48
  %4 = tail call noundef float @llvm.fabs.f32(float %_3.i3.i)
  %_4.i.i = fcmp une float %_3.i3.i, 0.000000e+00
  %_5.i.i = fcmp olt float %4, 0x3F1A36E2E0000000
  %or.cond.i.i = and i1 %_4.i.i, %_5.i.i
  %5 = fcmp oge float %4, 0x4341C37940000000
  %spec.select.i.i = or i1 %5, %or.cond.i.i
  br i1 %spec.select.i.i, label %bb9.i, label %bb11.i

bb11.i:                                           ; preds = %bb7.i
  %6 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float32float_to_decimal_common_shortest17hbe5cfa97586bd9faE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext %_0.i.i, i64 noundef 1) #61
  br label %_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E.exit

bb9.i:                                            ; preds = %bb7.i
  %7 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float36float_to_exponential_common_shortest17h68dad4fb0e290141E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext %_0.i.i, i1 noundef zeroext false) #61
  br label %_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E.exit

_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E.exit: ; preds = %bb9.i, %bb11.i, %bb5.i
  %_0.sroa.0.0.in.i = phi i1 [ %7, %bb9.i ], [ %6, %bb11.i ], [ %3, %bb5.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float29float_to_decimal_common_exact17h613691042dfd9bf8E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %sign, i64 noundef %precision) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [96 x i8], align 8
  %buf = alloca [1024 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1024, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_8 = load float, ptr %num, align 4, !noundef !48
  call void @_ZN4core3num7flt2dec18to_exact_fixed_str17he75fe607f266fbc0E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, float noundef %_8, i1 noundef zeroext %sign, i64 noundef %precision, ptr noalias noundef nonnull align 1 %buf, i64 noundef 1024, ptr noalias noundef nonnull align 8 %parts, i64 noundef 4) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 1024, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float32float_to_decimal_common_shortest17hbe5cfa97586bd9faE(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %sign, i64 noundef %precision) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [96 x i8], align 8
  %buf = alloca [17 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_8 = load float, ptr %num, align 4, !noundef !48
  call void @_ZN4core3num7flt2dec15to_shortest_str17h00bfb9fa8cc5c4f2E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, float noundef %_8, i1 noundef zeroext %sign, i64 noundef %precision, ptr noalias noundef nonnull align 1 %buf, i64 noundef 17, ptr noalias noundef nonnull align 8 %parts, i64 noundef 4) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float36float_to_exponential_common_shortest17h68dad4fb0e290141E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %sign, i1 noundef zeroext %upper) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [144 x i8], align 8
  %buf = alloca [17 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_8 = load float, ptr %num, align 4, !noundef !48
  call void @_ZN4core3num7flt2dec19to_shortest_exp_str17h822380b58b8e2392E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, float noundef %_8, i1 noundef zeroext %sign, i16 noundef 0, i16 noundef 0, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf, i64 noundef 17, ptr noalias noundef nonnull align 8 %parts, i64 noundef 6) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias nocapture noundef align 8 dereferenceable(64) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %formatted) unnamed_addr #2 {
start:
  %formatted1 = alloca [32 x i8], align 8
  %_3 = load i64, ptr %self, align 8, !range !62, !noundef !48
  %trunc.not.not = icmp eq i64 %_3, 0
  br i1 %trunc.not.not, label %bb31, label %bb1

bb1:                                              ; preds = %start
  %0 = getelementptr inbounds i8, ptr %self, i64 8
  %1 = load i64, ptr %0, align 8, !noundef !48
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted1)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3866)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3869)
  %_0.0.i1.i = load ptr, ptr %formatted, align 8, !alias.scope !3871, !noalias !3866, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %formatted, i64 8
  %_0.1.i2.i = load i64, ptr %2, align 8, !alias.scope !3871, !noalias !3866, !noundef !48
  %_5.i = getelementptr inbounds i8, ptr %formatted, i64 16
  %_0.0.i.i = load ptr, ptr %_5.i, align 8, !alias.scope !3874, !noalias !3866, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %formatted, i64 24
  %_0.1.i.i = load i64, ptr %3, align 8, !alias.scope !3874, !noalias !3866, !noundef !48
  store ptr %_0.0.i1.i, ptr %formatted1, align 8, !alias.scope !3866, !noalias !3869
  %4 = getelementptr inbounds i8, ptr %formatted1, i64 8
  store i64 %_0.1.i2.i, ptr %4, align 8, !alias.scope !3866, !noalias !3869
  %5 = getelementptr inbounds i8, ptr %formatted1, i64 16
  store ptr %_0.0.i.i, ptr %5, align 8, !alias.scope !3866, !noalias !3869
  %6 = getelementptr inbounds i8, ptr %formatted1, i64 24
  store i64 %_0.1.i.i, ptr %6, align 8, !alias.scope !3866, !noalias !3869
  %7 = getelementptr inbounds i8, ptr %self, i64 48
  %old_fill = load i32, ptr %7, align 8, !range !65, !noundef !48
  %8 = getelementptr inbounds i8, ptr %self, i64 56
  %old_align = load i8, ptr %8, align 8, !range !69, !noundef !48
  %9 = getelementptr inbounds i8, ptr %self, i64 52
  %_3.i = load i32, ptr %9, align 4, !alias.scope !3877, !noundef !48
  %_2.i = and i32 %_3.i, 8
  %_0.i.not = icmp eq i32 %_2.i, 0
  br i1 %_0.i.not, label %bb14, label %bb4

bb31:                                             ; preds = %start
  %10 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter21write_formatted_parts17hd89a323f5c36362eE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  br label %bb34

bb4:                                              ; preds = %bb1
  %11 = getelementptr inbounds i8, ptr %self, i64 32
  %_33.0 = load ptr, ptr %11, align 8, !nonnull !48, !align !63, !noundef !48
  %12 = getelementptr inbounds i8, ptr %self, i64 40
  %_33.1 = load ptr, ptr %12, align 8, !nonnull !48, !align !64, !noundef !48
  %13 = getelementptr inbounds i8, ptr %_33.1, i64 24
  %14 = load ptr, ptr %13, align 8, !invariant.load !48, !nonnull !48
  %_12 = tail call noundef zeroext i1 %14(ptr noundef nonnull align 1 %_33.0, ptr noalias noundef nonnull readonly align 1 %_0.0.i1.i, i64 noundef %_0.1.i2.i) #61
  br i1 %_12, label %bb33, label %bb8

bb14:                                             ; preds = %bb8, %bb1
  %width.sroa.0.0 = phi i64 [ %15, %bb8 ], [ %1, %bb1 ]
  %len = call noundef i64 @_ZN4core3num3fmt9Formatted3len17h7d28e97703a5f971E(ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted1) #61
  %_20.not = icmp ugt i64 %width.sroa.0.0, %len
  br i1 %_20.not, label %bb18, label %bb16

bb8:                                              ; preds = %bb4
  store ptr inttoptr (i64 1 to ptr), ptr %formatted1, align 8
  store i64 0, ptr %4, align 8
  %15 = tail call noundef i64 @llvm.usub.sat.i64(i64 %1, i64 %_0.1.i2.i)
  store i32 48, ptr %7, align 8
  store i8 1, ptr %8, align 8
  br label %bb14

bb18:                                             ; preds = %bb14
  %_25 = sub i64 %width.sroa.0.0, %len
  %16 = tail call fastcc { i64, i32 } @_ZN4core3fmt9Formatter7padding17h3199a7915f33abd3E(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, i64 noundef %_25, i8 noundef 1) #61
  %17 = extractvalue { i64, i32 } %16, 0
  %18 = extractvalue { i64, i32 } %16, 1
  %19 = icmp eq i32 %18, 1114112
  br i1 %19, label %bb33, label %bb21

bb16:                                             ; preds = %bb14
  %20 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter21write_formatted_parts17hd89a323f5c36362eE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted1) #61
  br label %bb30

bb21:                                             ; preds = %bb18
  %_30 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter21write_formatted_parts17hd89a323f5c36362eE(ptr noalias noundef nonnull align 8 dereferenceable(64) %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted1) #61
  br i1 %_30, label %bb33, label %bb26

bb26:                                             ; preds = %bb21
  %21 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt11PostPadding5write17ha2e45b2602c45980E(i64 noundef %17, i32 noundef %18, ptr noalias noundef nonnull align 8 dereferenceable(64) %self) #61
  br label %bb30

bb30:                                             ; preds = %bb26, %bb16
  %ret.sroa.0.0.in = phi i1 [ %20, %bb16 ], [ %21, %bb26 ]
  store i32 %old_fill, ptr %7, align 8
  store i8 %old_align, ptr %8, align 8
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted1)
  br label %bb34

bb33:                                             ; preds = %bb21, %bb18, %bb4
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted1)
  br label %bb34

bb34:                                             ; preds = %bb33, %bb30, %bb31
  %_0.sroa.0.2.shrunk = phi i1 [ %10, %bb31 ], [ true, %bb33 ], [ %ret.sroa.0.0.in, %bb30 ]
  ret i1 %_0.sroa.0.2.shrunk
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter21write_formatted_parts17hd89a323f5c36362eE(ptr noalias nocapture noundef readonly align 8 dereferenceable(64) %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(32) %formatted) unnamed_addr #2 {
start:
  %s = alloca [5 x i8], align 1
  %0 = getelementptr inbounds i8, ptr %formatted, i64 8
  %_57.1 = load i64, ptr %0, align 8, !noundef !48
  %_0.i = icmp eq i64 %_57.1, 0
  br i1 %_0.i, label %start.bb9_crit_edge, label %bb2

start.bb9_crit_edge:                              ; preds = %start
  %.phi.trans.insert = getelementptr inbounds i8, ptr %self, i64 32
  %_59.0.pre = load ptr, ptr %.phi.trans.insert, align 8
  %.phi.trans.insert24 = getelementptr inbounds i8, ptr %self, i64 40
  %_59.1.pre = load ptr, ptr %.phi.trans.insert24, align 8
  br label %bb9

bb2:                                              ; preds = %start
  %_57.0 = load ptr, ptr %formatted, align 8, !nonnull !48, !align !63, !noundef !48
  %1 = getelementptr inbounds i8, ptr %self, i64 32
  %_58.0 = load ptr, ptr %1, align 8, !nonnull !48, !align !63, !noundef !48
  %2 = getelementptr inbounds i8, ptr %self, i64 40
  %_58.1 = load ptr, ptr %2, align 8, !nonnull !48, !align !64, !noundef !48
  %3 = getelementptr inbounds i8, ptr %_58.1, i64 24
  %4 = load ptr, ptr %3, align 8, !invariant.load !48, !nonnull !48
  %_5 = tail call noundef zeroext i1 %4(ptr noundef nonnull align 1 %_58.0, ptr noalias noundef nonnull readonly align 1 %_57.0, i64 noundef %_57.1) #61
  br i1 %_5, label %bb60, label %bb9

bb9:                                              ; preds = %bb2, %start.bb9_crit_edge
  %_61.1 = phi ptr [ %_59.1.pre, %start.bb9_crit_edge ], [ %_58.1, %bb2 ]
  %_61.0 = phi ptr [ %_59.0.pre, %start.bb9_crit_edge ], [ %_58.0, %bb2 ]
  %5 = getelementptr inbounds i8, ptr %formatted, i64 16
  %_8.0 = load ptr, ptr %5, align 8, !nonnull !48, !align !64, !noundef !48
  %6 = getelementptr inbounds i8, ptr %formatted, i64 24
  %_8.1 = load i64, ptr %6, align 8, !noundef !48
  %_0.i.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %_8.0, i64 %_8.1
  %7 = getelementptr inbounds i8, ptr %_61.1, i64 24
  br label %bb11

default.unreachable26:                            ; preds = %bb13
  unreachable

bb60:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE.exit", %bb27, %bb19, %bb15, %bb11, %bb2
  %_0.sroa.0.0.off0 = phi i1 [ true, %bb2 ], [ true, %bb19 ], [ true, %bb15 ], [ %_0.i.i, %bb27 ], [ false, %bb11 ], [ true, %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE.exit" ]
  ret i1 %_0.sroa.0.0.off0

bb11:                                             ; preds = %bb11.backedge, %bb9
  %iter.sroa.0.0 = phi ptr [ %_8.0, %bb9 ], [ %_3.i.i.i.i, %bb11.backedge ]
  %_0.i.i = icmp ne ptr %iter.sroa.0.0, %_0.i.i.i.i
  br i1 %_0.i.i, label %bb13, label %bb60

bb13:                                             ; preds = %bb11
  %_3.i.i.i.i = getelementptr inbounds %"num::fmt::Part<'_>", ptr %iter.sroa.0.0, i64 1
  %8 = load i16, ptr %iter.sroa.0.0, align 8, !range !488, !noundef !48
  switch i16 %8, label %default.unreachable26 [
    i16 0, label %bb16
    i16 1, label %bb36
    i16 2, label %bb15
  ]

bb16:                                             ; preds = %bb13
  %9 = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 8
  %10 = load i64, ptr %9, align 8, !noundef !48
  br label %bb17

bb36:                                             ; preds = %bb13
  %11 = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 2
  %12 = load i16, ptr %11, align 2, !noundef !48
  call void @llvm.lifetime.start.p0(i64 5, ptr nonnull %s)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(5) %s, i8 0, i64 5, i1 false)
  %len = call fastcc noundef i64 @_ZN4core3num3fmt4Part3len17hb6b55a9544275e0bE(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) %iter.sroa.0.0) #61
  %13 = call fastcc { ptr, i64 } @"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h9bba41622ae34382E"(i64 noundef %len, ptr noalias noundef nonnull align 1 %s, i64 noundef 5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_3e96769c90ef625bfb2fb2a02069f49b) #61
  %_37.0 = extractvalue { ptr, i64 } %13, 0
  %_37.1 = extractvalue { ptr, i64 } %13, 1
  %_0.i.i.i = getelementptr inbounds i8, ptr %_37.0, i64 %_37.1
  %14 = icmp ne ptr %_37.0, null
  call void @llvm.assume(i1 %14)
  br label %bb42

bb15:                                             ; preds = %bb13
  %15 = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 8
  %buf.0 = load ptr, ptr %15, align 8, !nonnull !48, !align !63, !noundef !48
  %16 = getelementptr inbounds i8, ptr %iter.sroa.0.0, i64 16
  %buf.1 = load i64, ptr %16, align 8, !noundef !48
  call void @llvm.experimental.noalias.scope.decl(metadata !3880)
  %17 = load ptr, ptr %7, align 8, !invariant.load !48, !alias.scope !3880, !noalias !3883, !nonnull !48
  %_0.i10 = call noundef zeroext i1 %17(ptr noundef nonnull align 1 %_61.0, ptr noalias noundef nonnull readonly align 1 %buf.0, i64 noundef %buf.1) #61, !noalias !3880
  br i1 %_0.i10, label %bb60, label %bb11.backedge

bb17:                                             ; preds = %bb22, %bb16
  %nzeroes.sroa.0.0 = phi i64 [ %10, %bb16 ], [ %21, %bb22 ]
  %_16 = icmp ugt i64 %nzeroes.sroa.0.0, 64
  br i1 %_16, label %bb19, label %bb26

bb26:                                             ; preds = %bb17
  %_23.not = icmp eq i64 %nzeroes.sroa.0.0, 0
  br i1 %_23.not, label %bb11.backedge, label %bb27

bb19:                                             ; preds = %bb17
  %18 = load ptr, ptr %7, align 8, !invariant.load !48, !nonnull !48
  %_20 = call noundef zeroext i1 %18(ptr noundef nonnull align 1 %_61.0, ptr noalias noundef nonnull readonly align 1 @alloc_4441c7fdad186998e494c23f85bd2444, i64 noundef 64) #61
  br i1 %_20, label %bb60, label %bb22

bb27:                                             ; preds = %bb26
  %19 = call fastcc { ptr, i64 } @"_ZN4core3str6traits110_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeTo$LT$usize$GT$$GT$5index17h8074983516f690faE"(i64 noundef %nzeroes.sroa.0.0, ptr noalias noundef nonnull readonly align 1 @alloc_4441c7fdad186998e494c23f85bd2444, i64 noundef 64, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_faf767b007f5fc2ebe52cd42ff71bfcd) #61
  %_27.0 = extractvalue { ptr, i64 } %19, 0
  %_27.1 = extractvalue { ptr, i64 } %19, 1
  %20 = load ptr, ptr %7, align 8, !invariant.load !48, !nonnull !48
  %_26 = call noundef zeroext i1 %20(ptr noundef nonnull align 1 %_61.0, ptr noalias noundef nonnull readonly align 1 %_27.0, i64 noundef %_27.1) #61
  br i1 %_26, label %bb60, label %bb11.backedge

bb22:                                             ; preds = %bb19
  %21 = add i64 %nzeroes.sroa.0.0, -64
  br label %bb17

bb42:                                             ; preds = %bb44, %bb36
  %iter1.sroa.4.0 = phi ptr [ %_0.i.i.i, %bb36 ], [ %_3.i.i.i.i.i.i, %bb44 ]
  %v.sroa.0.0 = phi i16 [ %12, %bb36 ], [ %23, %bb44 ]
  %_0.i.i.i11 = icmp eq ptr %_37.0, %iter1.sroa.4.0
  br i1 %_0.i.i.i11, label %bb45, label %bb44

bb45:                                             ; preds = %bb42
  %_7.i.i.i = icmp ugt i64 %len, 5
  br i1 %_7.i.i.i, label %bb3.i.i.i, label %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE.exit"

bb3.i.i.i:                                        ; preds = %bb45
  call void @_ZN4core5slice5index24slice_end_index_len_fail17hd8726c4c14d0654fE(i64 noundef %len, i64 noundef 5, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_8cc9771c593c09bf0b4d3c0a2a067094) #62, !noalias !3885
  unreachable

"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE.exit": ; preds = %bb45
  call void @llvm.experimental.noalias.scope.decl(metadata !3892)
  %22 = load ptr, ptr %7, align 8, !invariant.load !48, !alias.scope !3892, !noalias !3895, !nonnull !48
  %_0.i12 = call noundef zeroext i1 %22(ptr noundef nonnull align 1 %_61.0, ptr noalias noundef nonnull readonly align 1 %s, i64 noundef %len) #61, !noalias !3892
  call void @llvm.lifetime.end.p0(i64 5, ptr nonnull %s)
  br i1 %_0.i12, label %bb60, label %bb11.backedge

bb11.backedge:                                    ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE.exit", %bb27, %bb26, %bb15
  br label %bb11

bb44:                                             ; preds = %bb42
  %_3.i.i.i.i.i.i = getelementptr inbounds i8, ptr %iter1.sroa.4.0, i64 -1
  %v.sroa.0.0.frozen = freeze i16 %v.sroa.0.0
  %23 = udiv i16 %v.sroa.0.0.frozen, 10
  %24 = mul i16 %23, 10
  %_46.decomposed = sub i16 %v.sroa.0.0.frozen, %24
  %_45 = trunc i16 %_46.decomposed to i8
  %25 = or disjoint i8 %_45, 48
  store i8 %25, ptr %_3.i.i.i.i.i.i, align 1
  br label %bb42
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float52_$LT$impl$u20$core..fmt..Display$u20$for$u20$f32$GT$3fmt17h1eff58f2ddeea2d4E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_3.i.i = load i32, ptr %0, align 4, !alias.scope !3897, !noalias !3902, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 1
  %_0.i.i = icmp ne i32 %_2.i.i, 0
  %1 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_6.i = load i64, ptr %1, align 8, !range !62, !alias.scope !3904, !noalias !3902, !noundef !48
  %trunc.not.not.i = icmp eq i64 %_6.i, 0
  br i1 %trunc.not.not.i, label %bb7.i, label %bb5.i

bb5.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %fmt, i64 24
  %precision.i = load i64, ptr %2, align 8, !alias.scope !3904, !noalias !3902, !noundef !48
  %3 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float29float_to_decimal_common_exact17h613691042dfd9bf8E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext %_0.i.i, i64 noundef %precision.i) #61
  br label %_ZN4core3fmt5float24float_to_decimal_display17had750c2861999593E.exit

bb7.i:                                            ; preds = %start
  %4 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float32float_to_decimal_common_shortest17hbe5cfa97586bd9faE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext %_0.i.i, i64 noundef 0) #61
  br label %_ZN4core3fmt5float24float_to_decimal_display17had750c2861999593E.exit

_ZN4core3fmt5float24float_to_decimal_display17had750c2861999593E.exit: ; preds = %bb7.i, %bb5.i
  %_0.sroa.0.0.in.i = phi i1 [ %4, %bb7.i ], [ %3, %bb5.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$f32$GT$3fmt17hdff3cdccf93453c4E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float27float_to_exponential_common17h1d6f432202069076E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext false) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float27float_to_exponential_common17h1d6f432202069076E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %upper) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_3.i = load i32, ptr %0, align 4, !alias.scope !3905, !noundef !48
  %_2.i = and i32 %_3.i, 1
  %_0.i = icmp ne i32 %_2.i, 0
  %1 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_7 = load i64, ptr %1, align 8, !range !62, !noundef !48
  %trunc.not.not = icmp eq i64 %_7, 0
  br i1 %trunc.not.not, label %bb7, label %bb5

bb5:                                              ; preds = %start
  %2 = getelementptr inbounds i8, ptr %fmt, i64 24
  %precision = load i64, ptr %2, align 8, !noundef !48
  %_10 = add i64 %precision, 1
  %3 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float33float_to_exponential_common_exact17h147a4c5870413ee0E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %_0.i, i64 noundef %_10, i1 noundef zeroext %upper) #61
  br label %bb9

bb7:                                              ; preds = %start
  %4 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float36float_to_exponential_common_shortest17h68dad4fb0e290141E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %_0.i, i1 noundef zeroext %upper) #61
  br label %bb9

bb9:                                              ; preds = %bb7, %bb5
  %_0.sroa.0.0.in = phi i1 [ %4, %bb7 ], [ %3, %bb5 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float33float_to_exponential_common_exact17h147a4c5870413ee0E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %num, i1 noundef zeroext %sign, i64 noundef %precision, i1 noundef zeroext %upper) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [144 x i8], align 8
  %buf = alloca [1024 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1024, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_9 = load float, ptr %num, align 4, !noundef !48
  call void @_ZN4core3num7flt2dec16to_exact_exp_str17h4ce683d2cf496872E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, float noundef %_9, i1 noundef zeroext %sign, i64 noundef %precision, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf, i64 noundef 1024, ptr noalias noundef nonnull align 8 %parts, i64 noundef 6) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 1024, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$f32$GT$3fmt17he23eff3945cc9edcE"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float27float_to_exponential_common17h1d6f432202069076E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 4 dereferenceable(4) %self, i1 noundef zeroext true) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$f64$GT$3fmt17h2ba87d23e6edb84dE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3908)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3911)
  %0 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_3.i.i = load i32, ptr %0, align 4, !alias.scope !3913, !noalias !3911, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 1
  %_0.i.i = icmp ne i32 %_2.i.i, 0
  %1 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_6.i = load i64, ptr %1, align 8, !range !62, !alias.scope !3908, !noalias !3911, !noundef !48
  %trunc.not.not.i = icmp eq i64 %_6.i, 0
  br i1 %trunc.not.not.i, label %bb7.i, label %bb5.i

bb5.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %fmt, i64 24
  %precision.i = load i64, ptr %2, align 8, !alias.scope !3908, !noalias !3911, !noundef !48
  %3 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float29float_to_decimal_common_exact17hb0b52ebfe86bc3fdE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext %_0.i.i, i64 noundef %precision.i) #61
  br label %_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E.exit

bb7.i:                                            ; preds = %start
  %_3.i3.i = load double, ptr %self, align 8, !alias.scope !3916, !noalias !3908, !noundef !48
  %4 = tail call noundef double @llvm.fabs.f64(double %_3.i3.i)
  %_4.i.i = fcmp une double %_3.i3.i, 0.000000e+00
  %_5.i.i = fcmp olt double %4, 1.000000e-04
  %or.cond.i.i = and i1 %_4.i.i, %_5.i.i
  %5 = fcmp oge double %4, 1.000000e+16
  %spec.select.i.i = or i1 %5, %or.cond.i.i
  br i1 %spec.select.i.i, label %bb9.i, label %bb11.i

bb11.i:                                           ; preds = %bb7.i
  %6 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float32float_to_decimal_common_shortest17h5170fcc89d3a99b1E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext %_0.i.i, i64 noundef 1) #61
  br label %_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E.exit

bb9.i:                                            ; preds = %bb7.i
  %7 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float36float_to_exponential_common_shortest17hfa46e05aee300cf8E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext %_0.i.i, i1 noundef zeroext false) #61
  br label %_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E.exit

_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E.exit: ; preds = %bb9.i, %bb11.i, %bb5.i
  %_0.sroa.0.0.in.i = phi i1 [ %7, %bb9.i ], [ %6, %bb11.i ], [ %3, %bb5.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float29float_to_decimal_common_exact17hb0b52ebfe86bc3fdE(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %sign, i64 noundef %precision) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [96 x i8], align 8
  %buf = alloca [1024 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1024, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_8 = load double, ptr %num, align 8, !noundef !48
  call void @_ZN4core3num7flt2dec18to_exact_fixed_str17hc0bfda11527dbb39E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, double noundef %_8, i1 noundef zeroext %sign, i64 noundef %precision, ptr noalias noundef nonnull align 1 %buf, i64 noundef 1024, ptr noalias noundef nonnull align 8 %parts, i64 noundef 4) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 1024, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float32float_to_decimal_common_shortest17h5170fcc89d3a99b1E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %sign, i64 noundef %precision) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [96 x i8], align 8
  %buf = alloca [17 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_8 = load double, ptr %num, align 8, !noundef !48
  call void @_ZN4core3num7flt2dec15to_shortest_str17hb822d5b8fe222f5aE(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, double noundef %_8, i1 noundef zeroext %sign, i64 noundef %precision, ptr noalias noundef nonnull align 1 %buf, i64 noundef 17, ptr noalias noundef nonnull align 8 %parts, i64 noundef 4) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 96, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float36float_to_exponential_common_shortest17hfa46e05aee300cf8E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %sign, i1 noundef zeroext %upper) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [144 x i8], align 8
  %buf = alloca [17 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 17, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_8 = load double, ptr %num, align 8, !noundef !48
  call void @_ZN4core3num7flt2dec19to_shortest_exp_str17h2c0fcb39ea051da2E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, double noundef %_8, i1 noundef zeroext %sign, i16 noundef 0, i16 noundef 0, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf, i64 noundef 17, ptr noalias noundef nonnull align 8 %parts, i64 noundef 6) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 17, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float52_$LT$impl$u20$core..fmt..Display$u20$for$u20$f64$GT$3fmt17h5ddc206ceda9c53aE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_3.i.i = load i32, ptr %0, align 4, !alias.scope !3919, !noalias !3924, !noundef !48
  %_2.i.i = and i32 %_3.i.i, 1
  %_0.i.i = icmp ne i32 %_2.i.i, 0
  %1 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_6.i = load i64, ptr %1, align 8, !range !62, !alias.scope !3926, !noalias !3924, !noundef !48
  %trunc.not.not.i = icmp eq i64 %_6.i, 0
  br i1 %trunc.not.not.i, label %bb7.i, label %bb5.i

bb5.i:                                            ; preds = %start
  %2 = getelementptr inbounds i8, ptr %fmt, i64 24
  %precision.i = load i64, ptr %2, align 8, !alias.scope !3926, !noalias !3924, !noundef !48
  %3 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float29float_to_decimal_common_exact17hb0b52ebfe86bc3fdE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext %_0.i.i, i64 noundef %precision.i) #61
  br label %_ZN4core3fmt5float24float_to_decimal_display17hc21b0f0404385887E.exit

bb7.i:                                            ; preds = %start
  %4 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float32float_to_decimal_common_shortest17h5170fcc89d3a99b1E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext %_0.i.i, i64 noundef 0) #61
  br label %_ZN4core3fmt5float24float_to_decimal_display17hc21b0f0404385887E.exit

_ZN4core3fmt5float24float_to_decimal_display17hc21b0f0404385887E.exit: ; preds = %bb7.i, %bb5.i
  %_0.sroa.0.0.in.i = phi i1 [ %4, %bb7.i ], [ %3, %bb5.i ]
  ret i1 %_0.sroa.0.0.in.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$f64$GT$3fmt17h9b6071a16f70cd7eE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float27float_to_exponential_common17h589b2124b8c06cb9E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext false) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float27float_to_exponential_common17h589b2124b8c06cb9E(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %upper) unnamed_addr #2 {
start:
  %0 = getelementptr inbounds i8, ptr %fmt, i64 52
  %_3.i = load i32, ptr %0, align 4, !alias.scope !3927, !noundef !48
  %_2.i = and i32 %_3.i, 1
  %_0.i = icmp ne i32 %_2.i, 0
  %1 = getelementptr inbounds i8, ptr %fmt, i64 16
  %_7 = load i64, ptr %1, align 8, !range !62, !noundef !48
  %trunc.not.not = icmp eq i64 %_7, 0
  br i1 %trunc.not.not, label %bb7, label %bb5

bb5:                                              ; preds = %start
  %2 = getelementptr inbounds i8, ptr %fmt, i64 24
  %precision = load i64, ptr %2, align 8, !noundef !48
  %_10 = add i64 %precision, 1
  %3 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float33float_to_exponential_common_exact17hc564dd9ed8fb0f9bE(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %_0.i, i64 noundef %_10, i1 noundef zeroext %upper) #61
  br label %bb9

bb7:                                              ; preds = %start
  %4 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float36float_to_exponential_common_shortest17hfa46e05aee300cf8E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %_0.i, i1 noundef zeroext %upper) #61
  br label %bb9

bb9:                                              ; preds = %bb7, %bb5
  %_0.sroa.0.0.in = phi i1 [ %4, %bb7 ], [ %3, %bb5 ]
  ret i1 %_0.sroa.0.0.in
}

; Function Attrs: minsize noinline nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt5float33float_to_exponential_common_exact17hc564dd9ed8fb0f9bE(ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt, ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %num, i1 noundef zeroext %sign, i64 noundef %precision, i1 noundef zeroext %upper) unnamed_addr #10 {
start:
  %formatted = alloca [32 x i8], align 8
  %parts = alloca [144 x i8], align 8
  %buf = alloca [1024 x i8], align 1
  call void @llvm.lifetime.start.p0(i64 1024, ptr nonnull %buf)
  call void @llvm.lifetime.start.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  %_9 = load double, ptr %num, align 8, !noundef !48
  call void @_ZN4core3num7flt2dec16to_exact_exp_str17hab5a3cd4282c3197E(ptr noalias nocapture noundef nonnull sret([32 x i8]) align 8 dereferenceable(32) %formatted, double noundef %_9, i1 noundef zeroext %sign, i64 noundef %precision, i1 noundef zeroext %upper, ptr noalias noundef nonnull align 1 %buf, i64 noundef 1024, ptr noalias noundef nonnull align 8 %parts, i64 noundef 6) #61
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 144, ptr nonnull %parts)
  call void @llvm.lifetime.end.p0(i64 1024, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt5float53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$f64$GT$3fmt17hfb9cded1252a1b4cE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %fmt) unnamed_addr #2 {
start:
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt5float27float_to_exponential_common17h589b2124b8c06cb9E(ptr noalias noundef nonnull align 8 dereferenceable(64) %fmt, ptr noalias noundef nonnull readonly align 8 dereferenceable(8) %self, i1 noundef zeroext true) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i8$GT$3fmt17ha275ff10be0b47a2E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h7d9a4ef00c2a870aE(ptr noalias nonnull readonly align 1 poison, i8 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i8$GT$3fmt17hbff0b40d8a0530c3E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17haaf86868a77d8845E(ptr noalias nonnull readonly align 1 poison, i8 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i16$GT$3fmt17h5b8f19a4f573038eE"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h4db56dedf4a06721E(ptr noalias nonnull readonly align 1 poison, i16 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i16$GT$3fmt17h28955e725a5cec30E"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17heab9d71b5530f70eE(ptr noalias nonnull readonly align 1 poison, i16 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i32$GT$3fmt17h49c502a5ea5867b4E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h410cccfe93bd3810E(ptr noalias nonnull readonly align 1 poison, i32 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i32$GT$3fmt17h4f262442b8336b9eE"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hebab64be4e46d99eE(ptr noalias nonnull readonly align 1 poison, i32 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i64$GT$3fmt17h46ee885a43f99470E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h26475bd86e6aa331E(ptr noalias nonnull readonly align 1 poison, i64 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i64$GT$3fmt17hb056642f2fab2ef4E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h7a491883e2979be9E(ptr noalias nonnull readonly align 1 poison, i64 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Binary$u20$for$u20$i128$GT$3fmt17h8df679bcdeed05dbE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17hdef45704e0262fa7E(ptr noalias nonnull readonly align 1 poison, i128 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Octal$u20$for$u20$i128$GT$3fmt17h461f56a65db02ac7E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h20d8f2834a6c5e97E(ptr noalias nonnull readonly align 1 poison, i128 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i128$GT$3fmt17h802708d2e0cb6d4cE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h250c854e7b33329cE(ptr noalias nonnull readonly align 1 poison, i128 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i128$GT$3fmt17he3f652becfa2b3d4E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt3num12GenericRadix7fmt_int17h8bcd3cecdb3bd38eE(ptr noalias nonnull readonly align 1 poison, i128 noundef %_4, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$i8$GT$3fmt17h4ce0d97a8e03b86fE"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %is_nonnegative = icmp sgt i8 %_4, -1
  %n.sroa.0.0.in = tail call i8 @llvm.abs.i8(i8 %_4, i1 false)
  %n.sroa.0.0 = zext i8 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext %upper, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %formatted = alloca [32 x i8], align 8
  %_116 = alloca [72 x i8], align 8
  %exp_buf = alloca [3 x i8], align 1
  %buf = alloca [40 x i8], align 1
  br label %bb1

bb1:                                              ; preds = %bb3, %start
  %indvars.iv = phi i64 [ %indvars.iv.next, %bb3 ], [ -1, %start ]
  %exponent2.sroa.0.0 = phi i64 [ %4, %bb3 ], [ 0, %start ]
  %n.sroa.0.0 = phi i64 [ %1, %bb3 ], [ %0, %start ]
  %n.sroa.0.0.frozen = freeze i64 %n.sroa.0.0
  %1 = udiv i64 %n.sroa.0.0.frozen, 10
  %2 = mul i64 %1, 10
  %_8.decomposed = sub i64 %n.sroa.0.0.frozen, %2
  %3 = icmp eq i64 %_8.decomposed, 0
  %_10 = icmp ugt i64 %n.sroa.0.0, 9
  %or.cond = and i1 %_10, %3
  br i1 %or.cond, label %bb3, label %bb6

bb3:                                              ; preds = %bb1
  %4 = add i64 %exponent2.sroa.0.0, 1
  %indvars.iv.next = add i64 %indvars.iv, 1
  br label %bb1

bb6:                                              ; preds = %bb1
  %5 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %5, align 8, !range !62, !alias.scope !3930, !noundef !48
  %6 = getelementptr inbounds i8, ptr %f, i64 24
  %_0.1.i = load i64, ptr %6, align 8, !alias.scope !3930
  %switch.not.not = icmp eq i64 %_0.0.i, 0
  br i1 %switch.not.not, label %bb16, label %bb11

bb16:                                             ; preds = %bb13, %bb6
  %_131.sroa.0.0 = phi i64 [ %8, %bb13 ], [ 0, %bb6 ]
  %_132.sroa.0.0 = phi i64 [ %9, %bb13 ], [ 0, %bb6 ]
  %umax = tail call i64 @llvm.umax.i64(i64 %_132.sroa.0.0, i64 1)
  %7 = add i64 %umax, %indvars.iv
  br label %bb18

bb11:                                             ; preds = %bb12, %bb6
  %prec.sroa.0.0 = phi i64 [ %11, %bb12 ], [ 0, %bb6 ]
  %tmp.sroa.0.0 = phi i64 [ %10, %bb12 ], [ %n.sroa.0.0, %bb6 ]
  %_20 = icmp ugt i64 %tmp.sroa.0.0, 9
  br i1 %_20, label %bb12, label %bb13

bb13:                                             ; preds = %bb11
  %8 = tail call noundef i64 @llvm.usub.sat.i64(i64 %_0.1.i, i64 %prec.sroa.0.0)
  %9 = tail call noundef i64 @llvm.usub.sat.i64(i64 %prec.sroa.0.0, i64 %_0.1.i)
  br label %bb16

bb12:                                             ; preds = %bb11
  %10 = udiv i64 %tmp.sroa.0.0, 10
  %11 = add i64 %prec.sroa.0.0, 1
  br label %bb11

bb18:                                             ; preds = %bb21, %bb16
  %exponent2.sroa.0.1 = phi i64 [ %exponent2.sroa.0.0, %bb16 ], [ %14, %bb21 ]
  %n.sroa.0.1 = phi i64 [ %n.sroa.0.0, %bb16 ], [ %13, %bb21 ]
  %exitcond.not = icmp eq i64 %exponent2.sroa.0.1, %7
  br i1 %exitcond.not, label %bb20, label %bb21

bb20:                                             ; preds = %bb18
  %12 = icmp eq i64 %_132.sroa.0.0, 0
  br i1 %12, label %bb34, label %bb22

bb21:                                             ; preds = %bb18
  %13 = udiv i64 %n.sroa.0.1, 10
  %14 = add i64 %exponent2.sroa.0.1, 1
  br label %bb18

bb34:                                             ; preds = %bb30, %bb24, %bb27, %bb23, %bb20
  %exponent2.sroa.0.2 = phi i64 [ %7, %bb20 ], [ %22, %bb30 ], [ %17, %bb27 ], [ %17, %bb24 ], [ %17, %bb23 ]
  %n.sroa.0.2 = phi i64 [ %n.sroa.0.1, %bb20 ], [ %21, %bb30 ], [ %19, %bb27 ], [ %15, %bb24 ], [ %15, %bb23 ]
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %buf)
  br label %bb38

bb22:                                             ; preds = %bb20
  %n.sroa.0.1.frozen = freeze i64 %n.sroa.0.1
  %15 = udiv i64 %n.sroa.0.1.frozen, 10
  %16 = mul i64 %15, 10
  %rem.decomposed = sub i64 %n.sroa.0.1.frozen, %16
  %17 = add i64 %7, 1
  %_34 = icmp ugt i64 %rem.decomposed, 5
  br i1 %_34, label %bb27, label %bb23

bb23:                                             ; preds = %bb22
  %18 = icmp eq i64 %rem.decomposed, 5
  br i1 %18, label %bb24, label %bb34

bb27:                                             ; preds = %bb24, %bb22
  %19 = add nuw nsw i64 %15, 1
  %_39 = tail call fastcc noundef i32 @"_ZN4core3num21_$LT$impl$u20$u64$GT$6ilog1017h621157c575241e35E"(i64 noundef %19) #61
  %_41 = tail call fastcc noundef i32 @"_ZN4core3num21_$LT$impl$u20$u64$GT$6ilog1017h621157c575241e35E"(i64 noundef %15) #61
  %_38 = icmp ugt i32 %_39, %_41
  br i1 %_38, label %bb30, label %bb34

bb24:                                             ; preds = %bb23
  %_35 = and i64 %15, 1
  %20 = icmp ne i64 %_35, 0
  %_37 = icmp ne i64 %_132.sroa.0.0, 1
  %or.cond5 = or i1 %_37, %20
  br i1 %or.cond5, label %bb27, label %bb34

bb30:                                             ; preds = %bb27
  %21 = udiv i64 %19, 10
  %22 = add i64 %7, 2
  br label %bb34

bb38:                                             ; preds = %bb39, %bb34
  %curr.sroa.0.0 = phi i64 [ 40, %bb34 ], [ %25, %bb39 ]
  %exponent.sroa.0.0 = phi i64 [ %exponent2.sroa.0.2, %bb34 ], [ %27, %bb39 ]
  %n1.sroa.0.0 = phi i64 [ %n.sroa.0.2, %bb34 ], [ %23, %bb39 ]
  %_58 = icmp ugt i64 %n1.sroa.0.0, 99
  br i1 %_58, label %bb39, label %bb43

bb43:                                             ; preds = %bb38
  %_70 = icmp ugt i64 %n1.sroa.0.0, 9
  br i1 %_70, label %bb44, label %bb47

bb39:                                             ; preds = %bb38
  %n1.sroa.0.0.frozen = freeze i64 %n1.sroa.0.0
  %23 = udiv i64 %n1.sroa.0.0.frozen, 100
  %24 = mul i64 %23, 100
  %_62.decomposed = sub i64 %n1.sroa.0.0.frozen, %24
  %d1 = shl nuw nsw i64 %_62.decomposed, 1
  %25 = add i64 %curr.sroa.0.0, -2
  %_0.i = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d1
  %_0.i55 = getelementptr inbounds i8, ptr %buf, i64 %25
  %26 = load i16, ptr %_0.i, align 1
  store i16 %26, ptr %_0.i55, align 1
  %27 = add i64 %exponent.sroa.0.0, 2
  br label %bb38

bb44:                                             ; preds = %bb43
  %28 = add i64 %curr.sroa.0.0, -1
  %_73 = trunc i64 %n1.sroa.0.0 to i8
  %_73.frozen = freeze i8 %_73
  %29 = udiv i8 %_73.frozen, 10
  %30 = mul i8 %29, 10
  %_72.decomposed = sub i8 %_73.frozen, %30
  %_0.i61 = getelementptr inbounds i8, ptr %buf, i64 %28
  %31 = or disjoint i8 %_72.decomposed, 48
  store i8 %31, ptr %_0.i61, align 1
  %.zext = zext nneg i8 %29 to i64
  %32 = add i64 %exponent.sroa.0.0, 1
  br label %bb47

bb47:                                             ; preds = %bb44, %bb43
  %n3.sroa.0.0 = phi i64 [ %.zext, %bb44 ], [ %n1.sroa.0.0, %bb43 ]
  %curr.sroa.0.1 = phi i64 [ %28, %bb44 ], [ %curr.sroa.0.0, %bb43 ]
  %exponent.sroa.0.1 = phi i64 [ %32, %bb44 ], [ %exponent.sroa.0.0, %bb43 ]
  %_77 = icmp eq i64 %exponent.sroa.0.1, %exponent2.sroa.0.2
  %33 = icmp eq i64 %_131.sroa.0.0, 0
  %or.cond6 = and i1 %33, %_77
  br i1 %or.cond6, label %bb52, label %bb50

bb52:                                             ; preds = %bb50, %bb47
  %curr.sroa.0.2 = phi i64 [ %curr.sroa.0.1, %bb47 ], [ %36, %bb50 ]
  %_82 = trunc i64 %n3.sroa.0.0 to i8
  %34 = getelementptr i8, ptr %buf, i64 %curr.sroa.0.2
  %_0.i59 = getelementptr i8, ptr %34, i64 -1
  %35 = add nuw nsw i8 %_82, 48
  store i8 %35, ptr %_0.i59, align 1
  %len4 = sub i64 41, %curr.sroa.0.2
  call void @llvm.lifetime.start.p0(i64 3, ptr nonnull %exp_buf)
  %. = select i1 %upper, i8 69, i8 101
  store i8 %., ptr %exp_buf, align 1
  %_103 = icmp ult i64 %exponent.sroa.0.1, 10
  br i1 %_103, label %bb62, label %bb64

bb50:                                             ; preds = %bb47
  %36 = add i64 %curr.sroa.0.1, -1
  %_0.i60 = getelementptr inbounds i8, ptr %buf, i64 %36
  store i8 46, ptr %_0.i60, align 1
  br label %bb52

bb64:                                             ; preds = %bb52
  %off = shl i64 %exponent.sroa.0.1, 1
  %_0.i54 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %off
  %_0.i57 = getelementptr inbounds i8, ptr %exp_buf, i64 1
  %37 = load i16, ptr %_0.i54, align 1
  store i16 %37, ptr %_0.i57, align 1
  br label %bb68

bb62:                                             ; preds = %bb52
  %_105 = trunc i64 %exponent.sroa.0.1 to i8
  %_0.i56 = getelementptr inbounds i8, ptr %exp_buf, i64 1
  %38 = or disjoint i8 %_105, 48
  store i8 %38, ptr %_0.i56, align 1
  br label %bb68

bb68:                                             ; preds = %bb62, %bb64
  %len.sroa.0.0 = phi i64 [ 2, %bb62 ], [ 3, %bb64 ]
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %_116)
  store i16 2, ptr %_116, align 8
  %_117.sroa.447.0..sroa_idx = getelementptr inbounds i8, ptr %_116, i64 8
  store ptr %_0.i59, ptr %_117.sroa.447.0..sroa_idx, align 8
  %_117.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %_116, i64 16
  store i64 %len4, ptr %_117.sroa.5.0..sroa_idx, align 8
  %39 = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 1
  store i16 0, ptr %39, align 8
  %_118.sroa.448.0..sroa_idx = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 1, i32 1, i64 3
  store i64 %_131.sroa.0.0, ptr %_118.sroa.448.0..sroa_idx, align 8
  %40 = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 2
  store i16 2, ptr %40, align 8
  %_119.sroa.449.0..sroa_idx = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 2, i32 1, i64 3
  store ptr %exp_buf, ptr %_119.sroa.449.0..sroa_idx, align 8
  %_119.sroa.5.0..sroa_idx = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 2, i32 1, i64 7
  store i64 %len.sroa.0.0, ptr %_119.sroa.5.0..sroa_idx, align 8
  br i1 %is_nonnegative, label %bb71, label %bb76

bb71:                                             ; preds = %bb68
  %41 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i = load i32, ptr %41, align 4, !alias.scope !3933, !noundef !48
  %_2.i = and i32 %_3.i, 1
  %_0.i62.not.not = icmp eq i32 %_2.i, 0
  %alloc_88439313272f114aafb8d5d45088d925. = select i1 %_0.i62.not.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_88439313272f114aafb8d5d45088d925
  %.51 = zext nneg i32 %_2.i to i64
  br label %bb76

bb76:                                             ; preds = %bb71, %bb68
  %sign.sroa.0.0 = phi ptr [ %alloc_88439313272f114aafb8d5d45088d925., %bb71 ], [ @alloc_3bb2650aa074fcfb8c10a9c40791bfbc, %bb68 ]
  %sign.sroa.5.0 = phi i64 [ %.51, %bb71 ], [ 1, %bb68 ]
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  store ptr %sign.sroa.0.0, ptr %formatted, align 8
  %42 = getelementptr inbounds i8, ptr %formatted, i64 8
  store i64 %sign.sroa.5.0, ptr %42, align 8
  %43 = getelementptr inbounds i8, ptr %formatted, i64 16
  store ptr %_116, ptr %43, align 8
  %44 = getelementptr inbounds i8, ptr %formatted, i64 24
  store i64 3, ptr %44, align 8
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %_116)
  call void @llvm.lifetime.end.p0(i64 3, ptr nonnull %exp_buf)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef i32 @"_ZN4core3num21_$LT$impl$u20$u64$GT$6ilog1017h621157c575241e35E"(i64 noundef %self) unnamed_addr #8 {
start:
  %0 = tail call fastcc { i32, i32 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$14checked_ilog1017hd4ad917bf07db157E"(i64 noundef %self) #61
  %1 = extractvalue { i32, i32 } %0, 0
  %switch = icmp eq i32 %1, 1
  br i1 %switch, label %bb2, label %bb3

bb2:                                              ; preds = %start
  %2 = extractvalue { i32, i32 } %0, 1
  ret i32 %2

bb3:                                              ; preds = %start
  tail call void @_ZN4core3num9int_log1030panic_for_nonpositive_argument17hb873eb1234201323E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_e981c347a91d73dbd5cbb07b31214906) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$u8$GT$3fmt17hc094e92278322208E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i8, ptr %self, align 1, !alias.scope !3936, !noundef !48
  %_0.i = zext i8 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$i16$GT$3fmt17h2e3e513983daede2E"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %is_nonnegative = icmp sgt i16 %_4, -1
  %n.sroa.0.0.in = tail call i16 @llvm.abs.i16(i16 %_4, i1 false)
  %n.sroa.0.0 = zext i16 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$u16$GT$3fmt17h0db880a1a24966ecE"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i16, ptr %self, align 2, !alias.scope !3939, !noundef !48
  %_0.i = zext i16 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$i32$GT$3fmt17hc93466b0939132c2E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %is_nonnegative = icmp sgt i32 %_4, -1
  %n.sroa.0.0.in = tail call i32 @llvm.abs.i32(i32 %_4, i1 false)
  %n.sroa.0.0 = zext i32 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$u32$GT$3fmt17hb71ea4d615823c6dE"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i32, ptr %self, align 4, !alias.scope !3942, !noundef !48
  %_0.i = zext i32 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$i64$GT$3fmt17h9ff4dc84a9cf1b51E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %is_nonnegative = icmp sgt i64 %_4, -1
  %n.sroa.0.0 = tail call i64 @llvm.abs.i64(i64 %_4, i1 false)
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$u64$GT$3fmt17h679c3f235a20c5efE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = load i64, ptr %self, align 8, !alias.scope !3945, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$i8$GT$3fmt17h53fafad4c77a7779E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i8, ptr %self, align 1, !noundef !48
  %is_nonnegative = icmp sgt i8 %_4, -1
  %n.sroa.0.0.in = tail call i8 @llvm.abs.i8(i8 %_4, i1 false)
  %n.sroa.0.0 = zext i8 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$u8$GT$3fmt17ha69d87350cbad0f7E"(ptr noalias nocapture noundef readonly align 1 dereferenceable(1) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i8, ptr %self, align 1, !alias.scope !3948, !noundef !48
  %_0.i = zext i8 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$i16$GT$3fmt17hdab5cdbaf53e4b19E"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i16, ptr %self, align 2, !noundef !48
  %is_nonnegative = icmp sgt i16 %_4, -1
  %n.sroa.0.0.in = tail call i16 @llvm.abs.i16(i16 %_4, i1 false)
  %n.sroa.0.0 = zext i16 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$u16$GT$3fmt17h17fac32f34f29f35E"(ptr noalias nocapture noundef readonly align 2 dereferenceable(2) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i16, ptr %self, align 2, !alias.scope !3951, !noundef !48
  %_0.i = zext i16 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$i32$GT$3fmt17hbd66e85f1adfd402E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i32, ptr %self, align 4, !noundef !48
  %is_nonnegative = icmp sgt i32 %_4, -1
  %n.sroa.0.0.in = tail call i32 @llvm.abs.i32(i32 %_4, i1 false)
  %n.sroa.0.0 = zext i32 %n.sroa.0.0.in to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$u32$GT$3fmt17h47fae12481fc7f95E"(ptr noalias nocapture noundef readonly align 4 dereferenceable(4) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_2.i = load i32, ptr %self, align 4, !alias.scope !3954, !noundef !48
  %_0.i = zext i32 %_2.i to i64
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$i64$GT$3fmt17h61905074cbc1ac2eE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i64, ptr %self, align 8, !noundef !48
  %is_nonnegative = icmp sgt i64 %_4, -1
  %n.sroa.0.0 = tail call i64 @llvm.abs.i64(i64 %_4, i1 false)
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num3imp53_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$u64$GT$3fmt17hfdbd6fbccd7ff374E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(8) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = load i64, ptr %self, align 8, !alias.scope !3957, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num3imp7exp_u6417h83ac72b20441dc49E(i64 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$i128$GT$3fmt17hfd2c5b954e850c4eE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %is_nonnegative = icmp sgt i128 %_4, -1
  %n.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %_4, i1 false)
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num8exp_u12817h883a2c358112a49bE(i128 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define internal fastcc noundef zeroext i1 @_ZN4core3fmt3num8exp_u12817h883a2c358112a49bE(i128 noundef %0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext %upper, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %formatted = alloca [32 x i8], align 8
  %_116 = alloca [72 x i8], align 8
  %exp_buf = alloca [3 x i8], align 1
  %buf = alloca [40 x i8], align 1
  br label %bb1

bb1:                                              ; preds = %bb3, %start
  %indvars.iv = phi i64 [ %indvars.iv.next, %bb3 ], [ -1, %start ]
  %exponent2.sroa.0.0 = phi i64 [ %4, %bb3 ], [ 0, %start ]
  %n.sroa.0.0 = phi i128 [ %1, %bb3 ], [ %0, %start ]
  %n.sroa.0.0.frozen = freeze i128 %n.sroa.0.0
  %1 = udiv i128 %n.sroa.0.0.frozen, 10
  %2 = mul i128 %1, 10
  %_8.decomposed = sub i128 %n.sroa.0.0.frozen, %2
  %3 = icmp eq i128 %_8.decomposed, 0
  %_10 = icmp ugt i128 %n.sroa.0.0, 9
  %or.cond = and i1 %_10, %3
  br i1 %or.cond, label %bb3, label %bb6

bb3:                                              ; preds = %bb1
  %4 = add i64 %exponent2.sroa.0.0, 1
  %indvars.iv.next = add i64 %indvars.iv, 1
  br label %bb1

bb6:                                              ; preds = %bb1
  %5 = getelementptr inbounds i8, ptr %f, i64 16
  %_0.0.i = load i64, ptr %5, align 8, !range !62, !alias.scope !3960, !noundef !48
  %6 = getelementptr inbounds i8, ptr %f, i64 24
  %_0.1.i = load i64, ptr %6, align 8, !alias.scope !3960
  %switch.not.not = icmp eq i64 %_0.0.i, 0
  br i1 %switch.not.not, label %bb16, label %bb11

bb16:                                             ; preds = %bb13, %bb6
  %_131.sroa.0.0 = phi i64 [ %8, %bb13 ], [ 0, %bb6 ]
  %_132.sroa.0.0 = phi i64 [ %9, %bb13 ], [ 0, %bb6 ]
  %umax = tail call i64 @llvm.umax.i64(i64 %_132.sroa.0.0, i64 1)
  %7 = add i64 %umax, %indvars.iv
  br label %bb18

bb11:                                             ; preds = %bb12, %bb6
  %prec.sroa.0.0 = phi i64 [ %11, %bb12 ], [ 0, %bb6 ]
  %tmp.sroa.0.0 = phi i128 [ %10, %bb12 ], [ %n.sroa.0.0, %bb6 ]
  %_20 = icmp ugt i128 %tmp.sroa.0.0, 9
  br i1 %_20, label %bb12, label %bb13

bb13:                                             ; preds = %bb11
  %8 = tail call noundef i64 @llvm.usub.sat.i64(i64 %_0.1.i, i64 %prec.sroa.0.0)
  %9 = tail call noundef i64 @llvm.usub.sat.i64(i64 %prec.sroa.0.0, i64 %_0.1.i)
  br label %bb16

bb12:                                             ; preds = %bb11
  %10 = udiv i128 %tmp.sroa.0.0, 10
  %11 = add i64 %prec.sroa.0.0, 1
  br label %bb11

bb18:                                             ; preds = %bb21, %bb16
  %exponent2.sroa.0.1 = phi i64 [ %exponent2.sroa.0.0, %bb16 ], [ %14, %bb21 ]
  %n.sroa.0.1 = phi i128 [ %n.sroa.0.0, %bb16 ], [ %13, %bb21 ]
  %exitcond.not = icmp eq i64 %exponent2.sroa.0.1, %7
  br i1 %exitcond.not, label %bb20, label %bb21

bb20:                                             ; preds = %bb18
  %12 = icmp eq i64 %_132.sroa.0.0, 0
  br i1 %12, label %bb34, label %bb22

bb21:                                             ; preds = %bb18
  %13 = udiv i128 %n.sroa.0.1, 10
  %14 = add i64 %exponent2.sroa.0.1, 1
  br label %bb18

bb34:                                             ; preds = %bb30, %bb24, %bb27, %bb23, %bb20
  %exponent2.sroa.0.2 = phi i64 [ %7, %bb20 ], [ %22, %bb30 ], [ %17, %bb27 ], [ %17, %bb24 ], [ %17, %bb23 ]
  %n.sroa.0.2 = phi i128 [ %n.sroa.0.1, %bb20 ], [ %21, %bb30 ], [ %19, %bb27 ], [ %15, %bb24 ], [ %15, %bb23 ]
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %buf)
  br label %bb38

bb22:                                             ; preds = %bb20
  %n.sroa.0.1.frozen = freeze i128 %n.sroa.0.1
  %15 = udiv i128 %n.sroa.0.1.frozen, 10
  %16 = mul i128 %15, 10
  %rem.decomposed = sub i128 %n.sroa.0.1.frozen, %16
  %17 = add i64 %7, 1
  %_34 = icmp ugt i128 %rem.decomposed, 5
  br i1 %_34, label %bb27, label %bb23

bb23:                                             ; preds = %bb22
  %18 = icmp eq i128 %rem.decomposed, 5
  br i1 %18, label %bb24, label %bb34

bb27:                                             ; preds = %bb24, %bb22
  %19 = add nuw nsw i128 %15, 1
  %_39 = tail call fastcc noundef i32 @"_ZN4core3num22_$LT$impl$u20$u128$GT$6ilog1017hf87130231402129aE"(i128 noundef %19) #61
  %_41 = tail call fastcc noundef i32 @"_ZN4core3num22_$LT$impl$u20$u128$GT$6ilog1017hf87130231402129aE"(i128 noundef %15) #61
  %_38 = icmp ugt i32 %_39, %_41
  br i1 %_38, label %bb30, label %bb34

bb24:                                             ; preds = %bb23
  %_35 = and i128 %15, 1
  %20 = icmp ne i128 %_35, 0
  %_37 = icmp ne i64 %_132.sroa.0.0, 1
  %or.cond5 = or i1 %_37, %20
  br i1 %or.cond5, label %bb27, label %bb34

bb30:                                             ; preds = %bb27
  %21 = udiv i128 %19, 10
  %22 = add i64 %7, 2
  br label %bb34

bb38:                                             ; preds = %bb39, %bb34
  %curr.sroa.0.0 = phi i64 [ 40, %bb34 ], [ %26, %bb39 ]
  %exponent.sroa.0.0 = phi i64 [ %exponent2.sroa.0.2, %bb34 ], [ %28, %bb39 ]
  %n1.sroa.0.0 = phi i128 [ %n.sroa.0.2, %bb34 ], [ %24, %bb39 ]
  %_58 = icmp ugt i128 %n1.sroa.0.0, 99
  br i1 %_58, label %bb39, label %bb43

bb43:                                             ; preds = %bb38
  %23 = trunc i128 %n1.sroa.0.0 to i64
  %_70 = icmp ugt i64 %23, 9
  br i1 %_70, label %bb44, label %bb47

bb39:                                             ; preds = %bb38
  %n1.sroa.0.0.frozen = freeze i128 %n1.sroa.0.0
  %24 = udiv i128 %n1.sroa.0.0.frozen, 100
  %25 = mul i128 %24, 100
  %_62.decomposed = sub i128 %n1.sroa.0.0.frozen, %25
  %_61 = trunc i128 %_62.decomposed to i64
  %d1 = shl nuw nsw i64 %_61, 1
  %26 = add i64 %curr.sroa.0.0, -2
  %_0.i = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %d1
  %_0.i55 = getelementptr inbounds i8, ptr %buf, i64 %26
  %27 = load i16, ptr %_0.i, align 1
  store i16 %27, ptr %_0.i55, align 1
  %28 = add i64 %exponent.sroa.0.0, 2
  br label %bb38

bb44:                                             ; preds = %bb43
  %29 = add i64 %curr.sroa.0.0, -1
  %_73 = trunc i128 %n1.sroa.0.0 to i8
  %_73.frozen = freeze i8 %_73
  %30 = udiv i8 %_73.frozen, 10
  %31 = mul i8 %30, 10
  %_72.decomposed = sub i8 %_73.frozen, %31
  %_0.i61 = getelementptr inbounds i8, ptr %buf, i64 %29
  %32 = or disjoint i8 %_72.decomposed, 48
  store i8 %32, ptr %_0.i61, align 1
  %.zext = zext nneg i8 %30 to i64
  %33 = add i64 %exponent.sroa.0.0, 1
  br label %bb47

bb47:                                             ; preds = %bb44, %bb43
  %n3.sroa.0.0 = phi i64 [ %.zext, %bb44 ], [ %23, %bb43 ]
  %curr.sroa.0.1 = phi i64 [ %29, %bb44 ], [ %curr.sroa.0.0, %bb43 ]
  %exponent.sroa.0.1 = phi i64 [ %33, %bb44 ], [ %exponent.sroa.0.0, %bb43 ]
  %_77 = icmp eq i64 %exponent.sroa.0.1, %exponent2.sroa.0.2
  %34 = icmp eq i64 %_131.sroa.0.0, 0
  %or.cond6 = and i1 %34, %_77
  br i1 %or.cond6, label %bb52, label %bb50

bb52:                                             ; preds = %bb50, %bb47
  %curr.sroa.0.2 = phi i64 [ %curr.sroa.0.1, %bb47 ], [ %37, %bb50 ]
  %_82 = trunc i64 %n3.sroa.0.0 to i8
  %35 = getelementptr i8, ptr %buf, i64 %curr.sroa.0.2
  %_0.i59 = getelementptr i8, ptr %35, i64 -1
  %36 = add nuw nsw i8 %_82, 48
  store i8 %36, ptr %_0.i59, align 1
  %len4 = sub i64 41, %curr.sroa.0.2
  call void @llvm.lifetime.start.p0(i64 3, ptr nonnull %exp_buf)
  %. = select i1 %upper, i8 69, i8 101
  store i8 %., ptr %exp_buf, align 1
  %_103 = icmp ult i64 %exponent.sroa.0.1, 10
  br i1 %_103, label %bb62, label %bb64

bb50:                                             ; preds = %bb47
  %37 = add i64 %curr.sroa.0.1, -1
  %_0.i60 = getelementptr inbounds i8, ptr %buf, i64 %37
  store i8 46, ptr %_0.i60, align 1
  br label %bb52

bb64:                                             ; preds = %bb52
  %off = shl i64 %exponent.sroa.0.1, 1
  %_0.i54 = getelementptr inbounds i8, ptr @alloc_7ef6fe6e5749e409bd35c794f395407d, i64 %off
  %_0.i57 = getelementptr inbounds i8, ptr %exp_buf, i64 1
  %38 = load i16, ptr %_0.i54, align 1
  store i16 %38, ptr %_0.i57, align 1
  br label %bb68

bb62:                                             ; preds = %bb52
  %_105 = trunc i64 %exponent.sroa.0.1 to i8
  %_0.i56 = getelementptr inbounds i8, ptr %exp_buf, i64 1
  %39 = or disjoint i8 %_105, 48
  store i8 %39, ptr %_0.i56, align 1
  br label %bb68

bb68:                                             ; preds = %bb62, %bb64
  %len.sroa.0.0 = phi i64 [ 2, %bb62 ], [ 3, %bb64 ]
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %_116)
  store i16 2, ptr %_116, align 8
  %_117.sroa.447.0..sroa_idx = getelementptr inbounds i8, ptr %_116, i64 8
  store ptr %_0.i59, ptr %_117.sroa.447.0..sroa_idx, align 8
  %_117.sroa.5.0..sroa_idx = getelementptr inbounds i8, ptr %_116, i64 16
  store i64 %len4, ptr %_117.sroa.5.0..sroa_idx, align 8
  %40 = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 1
  store i16 0, ptr %40, align 8
  %_118.sroa.448.0..sroa_idx = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 1, i32 1, i64 3
  store i64 %_131.sroa.0.0, ptr %_118.sroa.448.0..sroa_idx, align 8
  %41 = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 2
  store i16 2, ptr %41, align 8
  %_119.sroa.449.0..sroa_idx = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 2, i32 1, i64 3
  store ptr %exp_buf, ptr %_119.sroa.449.0..sroa_idx, align 8
  %_119.sroa.5.0..sroa_idx = getelementptr inbounds [3 x %"num::fmt::Part<'_>"], ptr %_116, i64 0, i64 2, i32 1, i64 7
  store i64 %len.sroa.0.0, ptr %_119.sroa.5.0..sroa_idx, align 8
  br i1 %is_nonnegative, label %bb71, label %bb76

bb71:                                             ; preds = %bb68
  %42 = getelementptr inbounds i8, ptr %f, i64 52
  %_3.i = load i32, ptr %42, align 4, !alias.scope !3963, !noundef !48
  %_2.i = and i32 %_3.i, 1
  %_0.i62.not.not = icmp eq i32 %_2.i, 0
  %alloc_88439313272f114aafb8d5d45088d925. = select i1 %_0.i62.not.not, ptr inttoptr (i64 1 to ptr), ptr @alloc_88439313272f114aafb8d5d45088d925
  %.51 = zext nneg i32 %_2.i to i64
  br label %bb76

bb76:                                             ; preds = %bb71, %bb68
  %sign.sroa.0.0 = phi ptr [ %alloc_88439313272f114aafb8d5d45088d925., %bb71 ], [ @alloc_3bb2650aa074fcfb8c10a9c40791bfbc, %bb68 ]
  %sign.sroa.5.0 = phi i64 [ %.51, %bb71 ], [ 1, %bb68 ]
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %formatted)
  store ptr %sign.sroa.0.0, ptr %formatted, align 8
  %43 = getelementptr inbounds i8, ptr %formatted, i64 8
  store i64 %sign.sroa.5.0, ptr %43, align 8
  %44 = getelementptr inbounds i8, ptr %formatted, i64 16
  store ptr %_116, ptr %44, align 8
  %45 = getelementptr inbounds i8, ptr %formatted, i64 24
  store i64 3, ptr %45, align 8
  %_0 = call fastcc noundef zeroext i1 @_ZN4core3fmt9Formatter19pad_formatted_parts17hf48b4acfa90c0811E(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 8 dereferenceable(32) %formatted) #61
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %formatted)
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %_116)
  call void @llvm.lifetime.end.p0(i64 3, ptr nonnull %exp_buf)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %buf)
  ret i1 %_0
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal fastcc noundef i32 @"_ZN4core3num22_$LT$impl$u20$u128$GT$6ilog1017hf87130231402129aE"(i128 noundef %self) unnamed_addr #8 {
start:
  %.not = icmp eq i128 %self, 0
  br i1 %.not, label %bb3, label %bb2.i

bb2.i:                                            ; preds = %start
  %_3.i.i.i = icmp ugt i128 %self, 99999999999999999999999999999999
  br i1 %_3.i.i.i, label %bb1.i.i.i, label %bb3.i.i.i

bb3.i.i.i:                                        ; preds = %bb2.i
  %_9.i.i.i = icmp ugt i128 %self, 9999999999999999
  %0 = udiv i128 %self, 10000000000000000
  %log.sroa.0.0.i.i.i = select i1 %_9.i.i.i, i32 16, i32 0
  %val.sroa.0.0.off0.v.i.i.i = select i1 %_9.i.i.i, i128 %0, i128 %self
  %val.sroa.0.0.off0.i.i.i = trunc i128 %val.sroa.0.0.off0.v.i.i.i to i64
  %_12.i.i.i = tail call fastcc noundef i32 @_ZN4core3num9int_log103u6417he706a3a9dc8bc53bE(i64 noundef %val.sroa.0.0.off0.i.i.i) #61
  %1 = add i32 %_12.i.i.i, %log.sroa.0.0.i.i.i
  br label %bb2

bb1.i.i.i:                                        ; preds = %bb2.i
  %2 = udiv i128 %self, 100000000000000000000000000000000
  %_7.i.i.i = trunc i128 %2 to i32
  %_3.i.i.i.i = icmp ugt i32 %_7.i.i.i, 99999
  %3 = udiv i32 %_7.i.i.i, 100000
  %log.sroa.0.0.i.i.i.i = select i1 %_3.i.i.i.i, i32 5, i32 0
  %val.sroa.0.0.i.i.i.i = select i1 %_3.i.i.i.i, i32 %3, i32 %_7.i.i.i
  %_6.i.i.i.i = tail call fastcc noundef i32 @_ZN4core3num9int_log1011less_than_517hd39b129949fdc5daE(i32 noundef %val.sroa.0.0.i.i.i.i) #61, !range !3431
  %_0.i.i.i.i = add nuw nsw i32 %_6.i.i.i.i, %log.sroa.0.0.i.i.i.i
  %4 = or disjoint i32 %_0.i.i.i.i, 32
  br label %bb2

bb2:                                              ; preds = %bb1.i.i.i, %bb3.i.i.i
  %_0.sroa.3.0.i.ph = phi i32 [ %1, %bb3.i.i.i ], [ %4, %bb1.i.i.i ]
  ret i32 %_0.sroa.3.0.i.ph

bb3:                                              ; preds = %start
  tail call void @_ZN4core3num9int_log1030panic_for_nonpositive_argument17hb873eb1234201323E(ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b32f197ba458341d392075a207afea1e) #62
  unreachable
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..LowerExp$u20$for$u20$u128$GT$3fmt17h0c96b618252e7b9bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = load i128, ptr %self, align 8, !alias.scope !3966, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num8exp_u12817h883a2c358112a49bE(i128 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext false, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$i128$GT$3fmt17h9463dbea693f9de0E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4 = load i128, ptr %self, align 8, !noundef !48
  %is_nonnegative = icmp sgt i128 %_4, -1
  %n.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %_4, i1 false)
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num8exp_u12817h883a2c358112a49bE(i128 noundef %n.sroa.0.0, i1 noundef zeroext %is_nonnegative, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN4core3fmt3num54_$LT$impl$u20$core..fmt..UpperExp$u20$for$u20$u128$GT$3fmt17h40d2ee28a4459600E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(16) %self, ptr noalias nocapture noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_0.i = load i128, ptr %self, align 8, !alias.scope !3969, !noundef !48
  %_0 = tail call fastcc noundef zeroext i1 @_ZN4core3fmt3num8exp_u12817h883a2c358112a49bE(i128 noundef %_0.i, i1 noundef zeroext true, i1 noundef zeroext true, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define dso_local { ptr, ptr } @"_ZN75_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..default..Default$GT$7default17hbef5b8459c493305E"() unnamed_addr #0 {
start:
  ret { ptr, ptr } { ptr inttoptr (i64 1 to ptr), ptr inttoptr (i64 1 to ptr) }
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt17h617be8a27557ca93E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(80) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %_4.i.i = alloca [40 x i8], align 8
  %_2.i.i = alloca [36 x i8], align 4
  %_2.i = alloca [80 x i8], align 8
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3972)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3975)
  call void @llvm.lifetime.start.p0(i64 36, ptr nonnull %_2.i.i), !noalias !3978
  %_3.i.i = getelementptr inbounds i8, ptr %self, i64 40
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3981)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3984)
  %0 = load i8, ptr %_3.i.i, align 8, !range !1377, !alias.scope !3986, !noalias !3987, !noundef !48
  %1 = icmp eq i8 %0, -126
  br i1 %1, label %bb2.i.i.i, label %bb3.i.i.i

bb2.i.i.i:                                        ; preds = %start
  store i8 -126, ptr %_2.i.i, align 4, !alias.scope !3981, !noalias !3988
  br label %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E.exit.i.i"

bb3.i.i.i:                                        ; preds = %start
  call void @"_ZN86_$LT$core..iter..adapters..flatten..Flatten$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h8f32db174d3b2ec6E"(ptr noalias nocapture noundef nonnull sret([36 x i8]) align 4 dereferenceable(36) %_2.i.i, ptr noalias noundef nonnull readonly align 4 dereferenceable(36) %_3.i.i) #61, !noalias !3989
  br label %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E.exit.i.i"

"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E.exit.i.i": ; preds = %bb3.i.i.i, %bb2.i.i.i
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_4.i.i), !noalias !3978
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3990)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3993)
  %2 = getelementptr inbounds i8, ptr %self, i64 28
  %3 = load i8, ptr %2, align 4, !range !1377, !alias.scope !3995, !noalias !3996, !noundef !48
  %4 = icmp eq i8 %3, -126
  br i1 %4, label %bb2.i2.i.i, label %bb3.i1.i.i

bb2.i2.i.i:                                       ; preds = %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E.exit.i.i"
  %5 = getelementptr inbounds i8, ptr %_4.i.i, i64 28
  store i8 -126, ptr %5, align 4, !alias.scope !3990, !noalias !3997
  br label %"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17hc7f14dcd7e368093E.exit"

bb3.i1.i.i:                                       ; preds = %"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E.exit.i.i"
  call void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0369e0b4fb9529ecE"(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_4.i.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(40) %self) #61, !noalias !3989
  br label %"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17hc7f14dcd7e368093E.exit"

"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17hc7f14dcd7e368093E.exit": ; preds = %bb3.i1.i.i, %bb2.i2.i.i
  %6 = getelementptr inbounds i8, ptr %_2.i, i64 40
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(36) %6, ptr noundef nonnull align 4 dereferenceable(36) %_2.i.i, i64 36, i1 false)
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(40) %_2.i, ptr noundef nonnull align 8 dereferenceable(40) %_4.i.i, i64 40, i1 false)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_4.i.i), !noalias !3978
  call void @llvm.lifetime.end.p0(i64 36, ptr nonnull %_2.i.i), !noalias !3978
  %_0.i.i = call noundef zeroext i1 @"_ZN106_$LT$core..iter..adapters..chain..Chain$LT$A$C$B$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hba68d4cfe8819dafE"(ptr noalias noundef nonnull align 8 dereferenceable(80) %_2.i, ptr noalias noundef nonnull align 8 dereferenceable(64) %f) #61
  ret i1 %_0.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN69_$LT$core..str..iter..EscapeDefault$u20$as$u20$core..fmt..Display$GT$3fmt17h8fcb8c4788ddc76bE"(ptr noalias nocapture noundef readonly align 8 dereferenceable(40) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %fold.i.i.i.i.i = alloca [8 x i8], align 8
  %_4 = alloca [40 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_4)
  call void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h8767063110a8ffa5E"(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(40) %self) #61
  tail call void @llvm.experimental.noalias.scope.decl(metadata !3998)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4001)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4004)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4007)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4010)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %fold.i.i.i.i.i), !noalias !4013
  store ptr %f, ptr %fold.i.i.i.i.i, align 8, !noalias !4018
  %0 = getelementptr inbounds i8, ptr %_4, i64 16
  %1 = load i8, ptr %0, align 8, !range !1085, !alias.scope !4020, !noalias !4021, !noundef !48
  %2 = icmp eq i8 %1, -128
  br i1 %2, label %bb8.i.i.i.i.i, label %bb1.i.i.i.i.i

bb1.i.i.i.i.i:                                    ; preds = %start
  %_7.i.i.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i.i.i, ptr noalias noundef nonnull align 1 dereferenceable(12) %0) #61
  br i1 %_7.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E.exit, label %bb8.i.i.i.i.i

bb8.i.i.i.i.i:                                    ; preds = %bb1.i.i.i.i.i, %start
  store i8 -128, ptr %0, align 8, !alias.scope !4020, !noalias !4021
  %3 = load ptr, ptr %_4, align 8, !alias.scope !4022, !noalias !4027, !noundef !48
  %4 = icmp eq ptr %3, null
  br i1 %4, label %bb13.i.i.i.i.i, label %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E.exit.i.i.i.i.i"

"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E.exit.i.i.i.i.i": ; preds = %bb8.i.i.i.i.i
  %_7.i.i.i.i.i.i.i = call noundef zeroext i1 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hebf4f14c16c0e817E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4, ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i.i.i, ptr noalias noundef nonnull align 1 dereferenceable(12) %0) #61
  br i1 %_7.i.i.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E.exit, label %bb13.i.i.i.i.i

bb13.i.i.i.i.i:                                   ; preds = %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E.exit.i.i.i.i.i", %bb8.i.i.i.i.i
  store i8 -128, ptr %0, align 8, !alias.scope !4020, !noalias !4021
  %5 = getelementptr inbounds i8, ptr %_4, i64 28
  %6 = load i8, ptr %5, align 4, !range !1085, !alias.scope !4020, !noalias !4021, !noundef !48
  %7 = icmp eq i8 %6, -128
  br i1 %7, label %bb23.i.i.i.i.i, label %bb17.i.i.i.i.i

bb17.i.i.i.i.i:                                   ; preds = %bb13.i.i.i.i.i
  %_29.i.i.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i.i.i, ptr noalias noundef nonnull align 1 dereferenceable(12) %5) #61
  br i1 %_29.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E.exit, label %bb23.i.i.i.i.i

bb23.i.i.i.i.i:                                   ; preds = %bb17.i.i.i.i.i, %bb13.i.i.i.i.i
  br label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E.exit

_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E.exit: ; preds = %bb23.i.i.i.i.i, %bb17.i.i.i.i.i, %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E.exit.i.i.i.i.i", %bb1.i.i.i.i.i
  %_0.sroa.0.0.off0.i.i.i.i.i = phi i1 [ false, %bb23.i.i.i.i.i ], [ true, %bb1.i.i.i.i.i ], [ true, %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E.exit.i.i.i.i.i" ], [ true, %bb17.i.i.i.i.i ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %fold.i.i.i.i.i), !noalias !4013
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.off0.i.i.i.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @"_ZN69_$LT$core..str..iter..EscapeUnicode$u20$as$u20$core..fmt..Display$GT$3fmt17h00c918b9e5738d18E"(ptr noalias nocapture noundef readonly align 8 dereferenceable(40) %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #2 {
start:
  %fold.i.i.i.i.i = alloca [8 x i8], align 8
  %_4 = alloca [40 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %_4)
  call void @"_ZN94_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h8767063110a8ffa5E"(ptr noalias nocapture noundef nonnull sret([40 x i8]) align 8 dereferenceable(40) %_4, ptr noalias noundef nonnull readonly align 8 dereferenceable(40) %self) #61
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4032)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4035)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4038)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4041)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4044)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %fold.i.i.i.i.i), !noalias !4047
  store ptr %f, ptr %fold.i.i.i.i.i, align 8, !noalias !4052
  %0 = getelementptr inbounds i8, ptr %_4, i64 16
  %1 = load i8, ptr %0, align 8, !range !1085, !alias.scope !4054, !noalias !4055, !noundef !48
  %2 = icmp eq i8 %1, -128
  br i1 %2, label %bb8.i.i.i.i.i, label %bb1.i.i.i.i.i

bb1.i.i.i.i.i:                                    ; preds = %start
  %_7.i.i.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i.i.i, ptr noalias noundef nonnull align 1 dereferenceable(12) %0) #61
  br i1 %_7.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE.exit, label %bb8.i.i.i.i.i

bb8.i.i.i.i.i:                                    ; preds = %bb1.i.i.i.i.i, %start
  store i8 -128, ptr %0, align 8, !alias.scope !4054, !noalias !4055
  %3 = load ptr, ptr %_4, align 8, !alias.scope !4056, !noalias !4061, !noundef !48
  %4 = icmp eq ptr %3, null
  br i1 %4, label %bb13.i.i.i.i.i, label %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E.exit.i.i.i.i.i"

"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E.exit.i.i.i.i.i": ; preds = %bb8.i.i.i.i.i
  %_7.i.i.i.i.i.i.i = call noundef zeroext i1 @"_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17ha2431c55566128a6E"(ptr noalias noundef nonnull align 8 dereferenceable(16) %_4, ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i.i.i, ptr noalias noundef nonnull align 1 dereferenceable(12) %0) #61
  br i1 %_7.i.i.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE.exit, label %bb13.i.i.i.i.i

bb13.i.i.i.i.i:                                   ; preds = %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E.exit.i.i.i.i.i", %bb8.i.i.i.i.i
  store i8 -128, ptr %0, align 8, !alias.scope !4054, !noalias !4055
  %5 = getelementptr inbounds i8, ptr %_4, i64 28
  %6 = load i8, ptr %5, align 4, !range !1085, !alias.scope !4054, !noalias !4055, !noundef !48
  %7 = icmp eq i8 %6, -128
  br i1 %7, label %bb23.i.i.i.i.i, label %bb17.i.i.i.i.i

bb17.i.i.i.i.i:                                   ; preds = %bb13.i.i.i.i.i
  %_29.i.i.i.i.i = call fastcc noundef zeroext i1 @"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h1c162b118f53063bE"(ptr noalias noundef nonnull align 8 dereferenceable(8) %fold.i.i.i.i.i, ptr noalias noundef nonnull align 1 dereferenceable(12) %5) #61
  br i1 %_29.i.i.i.i.i, label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE.exit, label %bb23.i.i.i.i.i

bb23.i.i.i.i.i:                                   ; preds = %bb17.i.i.i.i.i, %bb13.i.i.i.i.i
  br label %_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE.exit

_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE.exit: ; preds = %bb23.i.i.i.i.i, %bb17.i.i.i.i.i, %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E.exit.i.i.i.i.i", %bb1.i.i.i.i.i
  %_0.sroa.0.0.off0.i.i.i.i.i = phi i1 [ false, %bb23.i.i.i.i.i ], [ true, %bb1.i.i.i.i.i ], [ true, %"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E.exit.i.i.i.i.i" ], [ true, %bb17.i.i.i.i.i ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %fold.i.i.i.i.i), !noalias !4047
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %_4)
  ret i1 %_0.sroa.0.0.off0.i.i.i.i.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data10alphabetic6lookup17h62f37c1d0303fd3bE(i32 noundef %c) unnamed_addr #2 {
start:
  %0 = shl i32 %c, 11
  br label %bb1.i.i

bb1.i.i:                                          ; preds = %bb16.i.i, %start
  %right.sroa.0.0.i.i = phi i64 [ 54, %start ], [ %_20.sroa.0.0.i.i, %bb16.i.i ]
  %left.sroa.0.0.i.i = phi i64 [ 0, %start ], [ %_17.sroa.0.0.i.i, %bb16.i.i ]
  %size.sroa.0.0.i.i = phi i64 [ 54, %start ], [ %2, %bb16.i.i ]
  %_6.i.i = icmp ult i64 %left.sroa.0.0.i.i, %right.sroa.0.0.i.i
  br i1 %_6.i.i, label %bb2.i.i, label %bb17.i.i

bb17.i.i:                                         ; preds = %bb1.i.i
  %_31.i.i = icmp ult i64 %left.sroa.0.0.i.i, 55
  tail call void @llvm.assume(i1 %_31.i.i)
  br label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E.exit"

bb2.i.i:                                          ; preds = %bb1.i.i
  %_119.i.i = lshr i64 %size.sroa.0.0.i.i, 1
  %mid.i.i = add i64 %_119.i.i, %left.sroa.0.0.i.i
  %_6.i.i.i.i = icmp ult i64 %mid.i.i, 54
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr @_ZN4core7unicode12unicode_data10alphabetic17SHORT_OFFSET_RUNS17h6f30487cb6e28c01E, i64 %mid.i.i
  %_3.i.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !alias.scope !4066, !noalias !4073, !noundef !48
  %_0.i.i.i.i.i.i = shl i32 %_3.i.i.i.i.i, 11
  %.not.i.i.not.i.i = icmp eq i32 %_0.i.i.i.i.i.i, %0
  br i1 %.not.i.i.not.i.i, label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E.exit", label %bb16.i.i

bb16.i.i:                                         ; preds = %bb2.i.i
  %.not.not.i.i = icmp ult i32 %_0.i.i.i.i.i.i, %0
  %_0.i12.i.i = icmp ugt i32 %_0.i.i.i.i.i.i, %0
  %_20.sroa.0.0.i.i = select i1 %_0.i12.i.i, i64 %mid.i.i, i64 %right.sroa.0.0.i.i
  %1 = add nuw nsw i64 %mid.i.i, 1
  %_17.sroa.0.0.i.i = select i1 %.not.not.i.i, i64 %1, i64 %left.sroa.0.0.i.i
  %2 = sub i64 %_20.sroa.0.0.i.i, %_17.sroa.0.0.i.i
  br label %bb1.i.i

"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E.exit": ; preds = %bb2.i.i, %bb17.i.i
  %_0.sroa.3.0.i.i = phi i64 [ %left.sroa.0.0.i.i, %bb17.i.i ], [ %mid.i.i, %bb2.i.i ]
  %3 = zext i1 %_6.i.i to i64
  %spec.select = add nuw nsw i64 %_0.sroa.3.0.i.i, %3
  %_15.i = icmp ult i64 %spec.select, 54
  br i1 %_15.i, label %bb6.i, label %panic.i

bb6.i:                                            ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E.exit"
  %4 = getelementptr [54 x i32], ptr @_ZN4core7unicode12unicode_data10alphabetic17SHORT_OFFSET_RUNS17h6f30487cb6e28c01E, i64 0, i64 %spec.select
  %_13.i = load i32, ptr %4, align 4, !noundef !48
  %_2.i = lshr i32 %_13.i, 21
  %_0.i1 = zext nneg i32 %_2.i to i64
  %_3.i.i.not = icmp eq i64 %spec.select, 53
  %_0.i.i.i.i = getelementptr i32, ptr %4, i64 1
  %5 = icmp eq ptr %_0.i.i.i.i, null
  %6 = or i1 %_3.i.i.not, %5
  br i1 %6, label %bb12.i, label %bb9.i

panic.i:                                          ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E.exit"
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %spec.select, i64 noundef 54, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fa34182c4378ae76afa3b6bd10a967c) #62
  unreachable

bb9.i:                                            ; preds = %bb6.i
  %_23.i = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_2.i2 = lshr i32 %_23.i, 21
  %_0.i3 = zext nneg i32 %_2.i2 to i64
  br label %bb12.i

bb12.i:                                           ; preds = %bb9.i, %bb6.i
  %.pn.i = phi i64 [ %_0.i3, %bb9.i ], [ 1467, %bb6.i ]
  %_3.i.not = icmp eq i64 %spec.select, 0
  br i1 %_3.i.not, label %8, label %"_ZN4core6option15Option$LT$T$GT$3map17h614c8c2a3fe59da1E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17h614c8c2a3fe59da1E.exit": ; preds = %bb12.i
  %_4.i = add nsw i64 %spec.select, -1
  %7 = getelementptr inbounds [54 x i32], ptr @_ZN4core7unicode12unicode_data10alphabetic17SHORT_OFFSET_RUNS17h6f30487cb6e28c01E, i64 0, i64 %_4.i
  %_3.i.i5 = load i32, ptr %7, align 4, !noundef !48
  %_0.i.i.i = and i32 %_3.i.i5, 2097151
  br label %8

8:                                                ; preds = %"_ZN4core6option15Option$LT$T$GT$3map17h614c8c2a3fe59da1E.exit", %bb12.i
  %9 = phi i32 [ %_0.i.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17h614c8c2a3fe59da1E.exit" ], [ 0, %bb12.i ]
  %total.i = sub i32 %c, %9
  %10 = xor i64 %_0.i1, -1
  %_37.i = add nsw i64 %.pn.i, %10
  %11 = add nsw i64 %.pn.i, -1
  %umax = tail call i64 @llvm.umax.i64(i64 %_0.i1, i64 1467)
  %12 = sub nsw i64 %umax, %_0.i1
  br label %bb17.i

bb17.i:                                           ; preds = %bb22.i, %8
  %iter.i.sroa.0.0 = phi i64 [ 0, %8 ], [ %_0.i.i.i.i12, %bb22.i ]
  %offset_idx.sroa.0.0.i = phi i64 [ %_0.i1, %8 ], [ %15, %bb22.i ]
  %prefix_sum.sroa.0.0.i = phi i32 [ 0, %8 ], [ %14, %bb22.i ]
  %exitcond.not = icmp eq i64 %iter.i.sroa.0.0, %_37.i
  br i1 %exitcond.not, label %_ZN4core7unicode12unicode_data11skip_search17hb5a3935815356a78E.exit, label %bb19.i

bb19.i:                                           ; preds = %bb17.i
  %_0.i.i.i.i12 = add nuw nsw i64 %iter.i.sroa.0.0, 1
  %exitcond27.not = icmp eq i64 %iter.i.sroa.0.0, %12
  br i1 %exitcond27.not, label %panic2.i, label %bb20.i

bb20.i:                                           ; preds = %bb19.i
  %13 = getelementptr inbounds [1467 x i8], ptr @_ZN4core7unicode12unicode_data10alphabetic7OFFSETS17h3d7f47653f179a1fE, i64 0, i64 %offset_idx.sroa.0.0.i
  %offset.i = load i8, ptr %13, align 1, !noundef !48
  %_46.i = zext i8 %offset.i to i32
  %14 = add i32 %prefix_sum.sroa.0.0.i, %_46.i
  %_47.i = icmp ugt i32 %14, %total.i
  br i1 %_47.i, label %_ZN4core7unicode12unicode_data11skip_search17hb5a3935815356a78E.exit, label %bb22.i

panic2.i:                                         ; preds = %bb19.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %umax, i64 noundef 1467, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f6cbc48f19b9185617d8564d3b27f1cb) #62
  unreachable

bb22.i:                                           ; preds = %bb20.i
  %15 = add nuw nsw i64 %offset_idx.sroa.0.0.i, 1
  br label %bb17.i

_ZN4core7unicode12unicode_data11skip_search17hb5a3935815356a78E.exit: ; preds = %bb20.i, %bb17.i
  %offset_idx.sroa.0.0.i.lcssa = phi i64 [ %11, %bb17.i ], [ %offset_idx.sroa.0.0.i, %bb20.i ]
  %_49.i = and i64 %offset_idx.sroa.0.0.i.lcssa, 1
  %_0.i = icmp ne i64 %_49.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data14case_ignorable6lookup17h39d8a30b97e91286E(i32 noundef %c) unnamed_addr #2 {
start:
  %0 = shl i32 %c, 11
  br label %bb1.i.i

bb1.i.i:                                          ; preds = %bb16.i.i, %start
  %right.sroa.0.0.i.i = phi i64 [ 35, %start ], [ %_20.sroa.0.0.i.i, %bb16.i.i ]
  %left.sroa.0.0.i.i = phi i64 [ 0, %start ], [ %_17.sroa.0.0.i.i, %bb16.i.i ]
  %size.sroa.0.0.i.i = phi i64 [ 35, %start ], [ %2, %bb16.i.i ]
  %_6.i.i = icmp ult i64 %left.sroa.0.0.i.i, %right.sroa.0.0.i.i
  br i1 %_6.i.i, label %bb2.i.i, label %bb17.i.i

bb17.i.i:                                         ; preds = %bb1.i.i
  %_31.i.i = icmp ult i64 %left.sroa.0.0.i.i, 36
  tail call void @llvm.assume(i1 %_31.i.i)
  br label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E.exit"

bb2.i.i:                                          ; preds = %bb1.i.i
  %_119.i.i = lshr i64 %size.sroa.0.0.i.i, 1
  %mid.i.i = add i64 %_119.i.i, %left.sroa.0.0.i.i
  %_6.i.i.i.i = icmp ult i64 %mid.i.i, 35
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr @_ZN4core7unicode12unicode_data14case_ignorable17SHORT_OFFSET_RUNS17hb0b1b74c4c1c1060E, i64 %mid.i.i
  %_3.i.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !alias.scope !4079, !noalias !4086, !noundef !48
  %_0.i.i.i.i.i.i = shl i32 %_3.i.i.i.i.i, 11
  %.not.i.i.not.i.i = icmp eq i32 %_0.i.i.i.i.i.i, %0
  br i1 %.not.i.i.not.i.i, label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E.exit", label %bb16.i.i

bb16.i.i:                                         ; preds = %bb2.i.i
  %.not.not.i.i = icmp ult i32 %_0.i.i.i.i.i.i, %0
  %_0.i12.i.i = icmp ugt i32 %_0.i.i.i.i.i.i, %0
  %_20.sroa.0.0.i.i = select i1 %_0.i12.i.i, i64 %mid.i.i, i64 %right.sroa.0.0.i.i
  %1 = add nuw nsw i64 %mid.i.i, 1
  %_17.sroa.0.0.i.i = select i1 %.not.not.i.i, i64 %1, i64 %left.sroa.0.0.i.i
  %2 = sub i64 %_20.sroa.0.0.i.i, %_17.sroa.0.0.i.i
  br label %bb1.i.i

"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E.exit": ; preds = %bb2.i.i, %bb17.i.i
  %_0.sroa.3.0.i.i = phi i64 [ %left.sroa.0.0.i.i, %bb17.i.i ], [ %mid.i.i, %bb2.i.i ]
  %3 = zext i1 %_6.i.i to i64
  %spec.select = add nuw nsw i64 %_0.sroa.3.0.i.i, %3
  %_15.i = icmp ult i64 %spec.select, 35
  br i1 %_15.i, label %bb6.i, label %panic.i

bb6.i:                                            ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E.exit"
  %4 = getelementptr [35 x i32], ptr @_ZN4core7unicode12unicode_data14case_ignorable17SHORT_OFFSET_RUNS17hb0b1b74c4c1c1060E, i64 0, i64 %spec.select
  %_13.i = load i32, ptr %4, align 4, !noundef !48
  %_2.i = lshr i32 %_13.i, 21
  %_0.i1 = zext nneg i32 %_2.i to i64
  %_3.i.i.not = icmp eq i64 %spec.select, 34
  %_0.i.i.i.i = getelementptr i32, ptr %4, i64 1
  %5 = icmp eq ptr %_0.i.i.i.i, null
  %6 = or i1 %_3.i.i.not, %5
  br i1 %6, label %bb12.i, label %bb9.i

panic.i:                                          ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E.exit"
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %spec.select, i64 noundef 35, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fa34182c4378ae76afa3b6bd10a967c) #62
  unreachable

bb9.i:                                            ; preds = %bb6.i
  %_23.i = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_2.i2 = lshr i32 %_23.i, 21
  %_0.i3 = zext nneg i32 %_2.i2 to i64
  br label %bb12.i

bb12.i:                                           ; preds = %bb9.i, %bb6.i
  %.pn.i = phi i64 [ %_0.i3, %bb9.i ], [ 875, %bb6.i ]
  %_3.i.not = icmp eq i64 %spec.select, 0
  br i1 %_3.i.not, label %8, label %"_ZN4core6option15Option$LT$T$GT$3map17h731bb6e7f1b46490E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17h731bb6e7f1b46490E.exit": ; preds = %bb12.i
  %_4.i = add nsw i64 %spec.select, -1
  %7 = getelementptr inbounds [35 x i32], ptr @_ZN4core7unicode12unicode_data14case_ignorable17SHORT_OFFSET_RUNS17hb0b1b74c4c1c1060E, i64 0, i64 %_4.i
  %_3.i.i5 = load i32, ptr %7, align 4, !noundef !48
  %_0.i.i.i = and i32 %_3.i.i5, 2097151
  br label %8

8:                                                ; preds = %"_ZN4core6option15Option$LT$T$GT$3map17h731bb6e7f1b46490E.exit", %bb12.i
  %9 = phi i32 [ %_0.i.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17h731bb6e7f1b46490E.exit" ], [ 0, %bb12.i ]
  %total.i = sub i32 %c, %9
  %10 = xor i64 %_0.i1, -1
  %_37.i = add nsw i64 %.pn.i, %10
  %11 = add nsw i64 %.pn.i, -1
  %umax = tail call i64 @llvm.umax.i64(i64 %_0.i1, i64 875)
  %12 = sub nsw i64 %umax, %_0.i1
  br label %bb17.i

bb17.i:                                           ; preds = %bb22.i, %8
  %iter.i.sroa.0.0 = phi i64 [ 0, %8 ], [ %_0.i.i.i.i13, %bb22.i ]
  %offset_idx.sroa.0.0.i = phi i64 [ %_0.i1, %8 ], [ %15, %bb22.i ]
  %prefix_sum.sroa.0.0.i = phi i32 [ 0, %8 ], [ %14, %bb22.i ]
  %exitcond.not = icmp eq i64 %iter.i.sroa.0.0, %_37.i
  br i1 %exitcond.not, label %_ZN4core7unicode12unicode_data11skip_search17hd2d82dd0678bcce3E.exit, label %bb19.i

bb19.i:                                           ; preds = %bb17.i
  %_0.i.i.i.i13 = add nuw nsw i64 %iter.i.sroa.0.0, 1
  %exitcond28.not = icmp eq i64 %iter.i.sroa.0.0, %12
  br i1 %exitcond28.not, label %panic2.i, label %bb20.i

bb20.i:                                           ; preds = %bb19.i
  %13 = getelementptr inbounds [875 x i8], ptr @_ZN4core7unicode12unicode_data14case_ignorable7OFFSETS17h030e883585b98748E, i64 0, i64 %offset_idx.sroa.0.0.i
  %offset.i = load i8, ptr %13, align 1, !noundef !48
  %_46.i = zext i8 %offset.i to i32
  %14 = add i32 %prefix_sum.sroa.0.0.i, %_46.i
  %_47.i = icmp ugt i32 %14, %total.i
  br i1 %_47.i, label %_ZN4core7unicode12unicode_data11skip_search17hd2d82dd0678bcce3E.exit, label %bb22.i

panic2.i:                                         ; preds = %bb19.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %umax, i64 noundef 875, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f6cbc48f19b9185617d8564d3b27f1cb) #62
  unreachable

bb22.i:                                           ; preds = %bb20.i
  %15 = add nuw nsw i64 %offset_idx.sroa.0.0.i, 1
  br label %bb17.i

_ZN4core7unicode12unicode_data11skip_search17hd2d82dd0678bcce3E.exit: ; preds = %bb20.i, %bb17.i
  %offset_idx.sroa.0.0.i.lcssa = phi i64 [ %11, %bb17.i ], [ %offset_idx.sroa.0.0.i, %bb20.i ]
  %_49.i = and i64 %offset_idx.sroa.0.0.i.lcssa, 1
  %_0.i = icmp ne i64 %_49.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data5cased6lookup17h4f7db5200d1465abE(i32 noundef %c) unnamed_addr #2 {
start:
  %0 = shl i32 %c, 11
  br label %bb1.i.i

bb1.i.i:                                          ; preds = %bb16.i.i, %start
  %right.sroa.0.0.i.i = phi i64 [ 22, %start ], [ %_20.sroa.0.0.i.i, %bb16.i.i ]
  %left.sroa.0.0.i.i = phi i64 [ 0, %start ], [ %_17.sroa.0.0.i.i, %bb16.i.i ]
  %size.sroa.0.0.i.i = phi i64 [ 22, %start ], [ %2, %bb16.i.i ]
  %_6.i.i = icmp ult i64 %left.sroa.0.0.i.i, %right.sroa.0.0.i.i
  br i1 %_6.i.i, label %bb2.i.i, label %bb17.i.i

bb17.i.i:                                         ; preds = %bb1.i.i
  %_31.i.i = icmp ult i64 %left.sroa.0.0.i.i, 23
  tail call void @llvm.assume(i1 %_31.i.i)
  br label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE.exit"

bb2.i.i:                                          ; preds = %bb1.i.i
  %_119.i.i = lshr i64 %size.sroa.0.0.i.i, 1
  %mid.i.i = add i64 %_119.i.i, %left.sroa.0.0.i.i
  %_6.i.i.i.i = icmp ult i64 %mid.i.i, 22
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr @_ZN4core7unicode12unicode_data5cased17SHORT_OFFSET_RUNS17hd16419affea1b0edE, i64 %mid.i.i
  %_3.i.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !alias.scope !4092, !noalias !4099, !noundef !48
  %_0.i.i.i.i.i.i = shl i32 %_3.i.i.i.i.i, 11
  %.not.i.i.not.i.i = icmp eq i32 %_0.i.i.i.i.i.i, %0
  br i1 %.not.i.i.not.i.i, label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE.exit", label %bb16.i.i

bb16.i.i:                                         ; preds = %bb2.i.i
  %.not.not.i.i = icmp ult i32 %_0.i.i.i.i.i.i, %0
  %_0.i12.i.i = icmp ugt i32 %_0.i.i.i.i.i.i, %0
  %_20.sroa.0.0.i.i = select i1 %_0.i12.i.i, i64 %mid.i.i, i64 %right.sroa.0.0.i.i
  %1 = add nuw nsw i64 %mid.i.i, 1
  %_17.sroa.0.0.i.i = select i1 %.not.not.i.i, i64 %1, i64 %left.sroa.0.0.i.i
  %2 = sub i64 %_20.sroa.0.0.i.i, %_17.sroa.0.0.i.i
  br label %bb1.i.i

"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE.exit": ; preds = %bb2.i.i, %bb17.i.i
  %_0.sroa.3.0.i.i = phi i64 [ %left.sroa.0.0.i.i, %bb17.i.i ], [ %mid.i.i, %bb2.i.i ]
  %3 = zext i1 %_6.i.i to i64
  %spec.select = add nuw nsw i64 %_0.sroa.3.0.i.i, %3
  %_15.i = icmp ult i64 %spec.select, 22
  br i1 %_15.i, label %bb6.i, label %panic.i

bb6.i:                                            ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE.exit"
  %4 = getelementptr [22 x i32], ptr @_ZN4core7unicode12unicode_data5cased17SHORT_OFFSET_RUNS17hd16419affea1b0edE, i64 0, i64 %spec.select
  %_13.i = load i32, ptr %4, align 4, !noundef !48
  %_2.i = lshr i32 %_13.i, 21
  %_0.i1 = zext nneg i32 %_2.i to i64
  %_3.i.i.not = icmp eq i64 %spec.select, 21
  %_0.i.i.i.i = getelementptr i32, ptr %4, i64 1
  %5 = icmp eq ptr %_0.i.i.i.i, null
  %6 = or i1 %_3.i.i.not, %5
  br i1 %6, label %bb12.i, label %bb9.i

panic.i:                                          ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE.exit"
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %spec.select, i64 noundef 22, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fa34182c4378ae76afa3b6bd10a967c) #62
  unreachable

bb9.i:                                            ; preds = %bb6.i
  %_23.i = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_2.i2 = lshr i32 %_23.i, 21
  %_0.i3 = zext nneg i32 %_2.i2 to i64
  br label %bb12.i

bb12.i:                                           ; preds = %bb9.i, %bb6.i
  %.pn.i = phi i64 [ %_0.i3, %bb9.i ], [ 315, %bb6.i ]
  %_3.i.not = icmp eq i64 %spec.select, 0
  br i1 %_3.i.not, label %8, label %"_ZN4core6option15Option$LT$T$GT$3map17h09c8f05f6282c0c5E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17h09c8f05f6282c0c5E.exit": ; preds = %bb12.i
  %_4.i = add nsw i64 %spec.select, -1
  %7 = getelementptr inbounds [22 x i32], ptr @_ZN4core7unicode12unicode_data5cased17SHORT_OFFSET_RUNS17hd16419affea1b0edE, i64 0, i64 %_4.i
  %_3.i.i5 = load i32, ptr %7, align 4, !noundef !48
  %_0.i.i.i = and i32 %_3.i.i5, 2097151
  br label %8

8:                                                ; preds = %"_ZN4core6option15Option$LT$T$GT$3map17h09c8f05f6282c0c5E.exit", %bb12.i
  %9 = phi i32 [ %_0.i.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17h09c8f05f6282c0c5E.exit" ], [ 0, %bb12.i ]
  %total.i = sub i32 %c, %9
  %10 = xor i64 %_0.i1, -1
  %_37.i = add nsw i64 %.pn.i, %10
  %11 = add nsw i64 %.pn.i, -1
  %umax = tail call i64 @llvm.umax.i64(i64 %_0.i1, i64 315)
  %12 = sub nsw i64 %umax, %_0.i1
  br label %bb17.i

bb17.i:                                           ; preds = %bb22.i, %8
  %iter.i.sroa.0.0 = phi i64 [ 0, %8 ], [ %_0.i.i.i.i13, %bb22.i ]
  %offset_idx.sroa.0.0.i = phi i64 [ %_0.i1, %8 ], [ %15, %bb22.i ]
  %prefix_sum.sroa.0.0.i = phi i32 [ 0, %8 ], [ %14, %bb22.i ]
  %exitcond.not = icmp eq i64 %iter.i.sroa.0.0, %_37.i
  br i1 %exitcond.not, label %_ZN4core7unicode12unicode_data11skip_search17hba93d82e05fca5d0E.exit, label %bb19.i

bb19.i:                                           ; preds = %bb17.i
  %_0.i.i.i.i13 = add nuw nsw i64 %iter.i.sroa.0.0, 1
  %exitcond28.not = icmp eq i64 %iter.i.sroa.0.0, %12
  br i1 %exitcond28.not, label %panic2.i, label %bb20.i

bb20.i:                                           ; preds = %bb19.i
  %13 = getelementptr inbounds [315 x i8], ptr @_ZN4core7unicode12unicode_data5cased7OFFSETS17h2eaf32420e9a30dcE, i64 0, i64 %offset_idx.sroa.0.0.i
  %offset.i = load i8, ptr %13, align 1, !noundef !48
  %_46.i = zext i8 %offset.i to i32
  %14 = add i32 %prefix_sum.sroa.0.0.i, %_46.i
  %_47.i = icmp ugt i32 %14, %total.i
  br i1 %_47.i, label %_ZN4core7unicode12unicode_data11skip_search17hba93d82e05fca5d0E.exit, label %bb22.i

panic2.i:                                         ; preds = %bb19.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %umax, i64 noundef 315, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f6cbc48f19b9185617d8564d3b27f1cb) #62
  unreachable

bb22.i:                                           ; preds = %bb20.i
  %15 = add nuw nsw i64 %offset_idx.sroa.0.0.i, 1
  br label %bb17.i

_ZN4core7unicode12unicode_data11skip_search17hba93d82e05fca5d0E.exit: ; preds = %bb20.i, %bb17.i
  %offset_idx.sroa.0.0.i.lcssa = phi i64 [ %11, %bb17.i ], [ %offset_idx.sroa.0.0.i, %bb20.i ]
  %_49.i = and i64 %offset_idx.sroa.0.0.i.lcssa, 1
  %_0.i = icmp ne i64 %_49.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data2cc6lookup17h70e3b42db684e3d5E(i32 noundef %c) unnamed_addr #2 {
start:
  %0 = shl i32 %c, 11
  %.not.i.i.not.i.i = icmp eq i32 %0, -2012938240
  %1 = icmp ult i32 %0, -2012938239
  %_0.i12.i.i = icmp ult i32 %0, -2012938240
  br label %bb1.i.i

bb1.i.i:                                          ; preds = %bb16.i.i, %start
  %right.sroa.0.0.i.i = phi i64 [ 1, %start ], [ %_20.sroa.0.0.i.i, %bb16.i.i ]
  %left.sroa.0.0.i.i = phi i64 [ 0, %start ], [ %_17.sroa.0.0.i.i, %bb16.i.i ]
  %size.sroa.0.0.i.i = phi i64 [ 1, %start ], [ %2, %bb16.i.i ]
  %_6.i.i = icmp ult i64 %left.sroa.0.0.i.i, %right.sroa.0.0.i.i
  br i1 %_6.i.i, label %bb2.i.i, label %3

bb2.i.i:                                          ; preds = %bb1.i.i
  %_119.i.i = lshr i64 %size.sroa.0.0.i.i, 1
  %mid.i.i = sub nsw i64 0, %left.sroa.0.0.i.i
  %_6.i.i.i.i = icmp eq i64 %_119.i.i, %mid.i.i
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  br i1 %.not.i.i.not.i.i, label %panic.i, label %bb16.i.i

bb16.i.i:                                         ; preds = %bb2.i.i
  %_20.sroa.0.0.i.i = select i1 %_0.i12.i.i, i64 0, i64 %right.sroa.0.0.i.i
  %_17.sroa.0.0.i.i = select i1 %1, i64 %left.sroa.0.0.i.i, i64 1
  %2 = sub nsw i64 %_20.sroa.0.0.i.i, %_17.sroa.0.0.i.i
  br label %bb1.i.i

3:                                                ; preds = %bb1.i.i
  %_15.i = icmp eq i64 %left.sroa.0.0.i.i, 0
  br i1 %_15.i, label %bb17.i, label %panic.i

panic.i:                                          ; preds = %3, %bb2.i.i
  %4 = phi i64 [ %left.sroa.0.0.i.i, %3 ], [ 1, %bb2.i.i ]
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %4, i64 noundef 1, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fa34182c4378ae76afa3b6bd10a967c) #62
  unreachable

bb17.i:                                           ; preds = %bb20.i, %3
  %iter.i.sroa.0.0 = phi i64 [ %_0.i.i.i.i, %bb20.i ], [ 0, %3 ]
  %prefix_sum.sroa.0.0.i = phi i32 [ %6, %bb20.i ], [ 0, %3 ]
  %exitcond.not = icmp eq i64 %iter.i.sroa.0.0, 4
  br i1 %exitcond.not, label %_ZN4core7unicode12unicode_data11skip_search17hf42a0c6b3da6c66bE.exit, label %bb20.i

bb20.i:                                           ; preds = %bb17.i
  %_0.i.i.i.i = add nuw nsw i64 %iter.i.sroa.0.0, 1
  %5 = getelementptr inbounds [5 x i8], ptr @_ZN4core7unicode12unicode_data2cc7OFFSETS17h506fadafb049bb6dE, i64 0, i64 %iter.i.sroa.0.0
  %offset.i = load i8, ptr %5, align 1, !noundef !48
  %_46.i = zext i8 %offset.i to i32
  %6 = add i32 %prefix_sum.sroa.0.0.i, %_46.i
  %_47.i = icmp ugt i32 %6, %c
  br i1 %_47.i, label %_ZN4core7unicode12unicode_data11skip_search17hf42a0c6b3da6c66bE.exit, label %bb17.i

_ZN4core7unicode12unicode_data11skip_search17hf42a0c6b3da6c66bE.exit: ; preds = %bb20.i, %bb17.i
  %_49.i = and i64 %iter.i.sroa.0.0, 1
  %_0.i = icmp ne i64 %_49.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data9lowercase6lookup17hd0bb18beed34eda6E(i32 noundef %c) unnamed_addr #2 {
start:
  %_710.i = lshr i32 %c, 6
  %bucket_idx.i = zext nneg i32 %_710.i to i64
  %chunk_piece.i = and i64 %bucket_idx.i, 15
  %_12.i = icmp ult i32 %c, 125952
  br i1 %_12.i, label %bb4.i, label %_ZN4core7unicode12unicode_data13bitset_search17h80269bb8447a463cE.exit

bb4.i:                                            ; preds = %start
  %chunk_map_idx11.i = lshr i64 %bucket_idx.i, 4
  %0 = getelementptr inbounds [123 x i8], ptr @alloc_276fa79b786ccf633624df3aeb4b6358, i64 0, i64 %chunk_map_idx11.i
  %chunk_idx.i = load i8, ptr %0, align 1, !noundef !48
  %_18.i = zext i8 %chunk_idx.i to i64
  %_19.i = icmp ult i8 %chunk_idx.i, 20
  br i1 %_19.i, label %bb7.i, label %panic2.i

panic2.i:                                         ; preds = %bb4.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_18.i, i64 noundef 20, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_411765195629c86d47677cdc874d1720) #62
  unreachable

bb7.i:                                            ; preds = %bb4.i
  %1 = getelementptr inbounds [20 x [16 x i8]], ptr @alloc_d00312ae75c75cbcf43e6485967be5b3, i64 0, i64 %_18.i, i64 %chunk_piece.i
  %_17.i = load i8, ptr %1, align 1, !noundef !48
  %idx.i = zext i8 %_17.i to i64
  %_22.i = icmp ult i8 %_17.i, 55
  br i1 %_22.i, label %bb9.i, label %bb10.i

bb10.i:                                           ; preds = %bb7.i
  %_28.i = add nsw i64 %idx.i, -55
  %_29.i = icmp ult i64 %_28.i, 21
  br i1 %_29.i, label %bb11.i, label %panic4.i

bb11.i:                                           ; preds = %bb10.i
  %2 = getelementptr inbounds [21 x { i8, i8 }], ptr @alloc_9b0252d368f992a6e751845d8061c2f8, i64 0, i64 %_28.i
  %real_idx.i = load i8, ptr %2, align 1, !noundef !48
  %3 = getelementptr inbounds i8, ptr %2, i64 1
  %mapping.i = load i8, ptr %3, align 1, !noundef !48
  %_31.i = zext i8 %real_idx.i to i64
  %_32.i = icmp ult i8 %real_idx.i, 55
  br i1 %_32.i, label %bb12.i, label %panic5.i

panic4.i:                                         ; preds = %bb10.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_28.i, i64 noundef 21, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7cefb172ef139d4616b8aa2d27239327) #62
  unreachable

bb12.i:                                           ; preds = %bb11.i
  %4 = getelementptr inbounds [55 x i64], ptr @alloc_b1c96b4567f79702e32e548fc212d02f, i64 0, i64 %_31.i
  %5 = load i64, ptr %4, align 8, !noundef !48
  %_34.i = shl i8 %mapping.i, 1
  %sext = ashr i8 %_34.i, 7
  %6 = sext i8 %sext to i64
  %spec.select.i = xor i64 %5, %6
  %7 = icmp sgt i8 %mapping.i, -1
  br i1 %7, label %bb16.i, label %bb15.i

panic5.i:                                         ; preds = %bb11.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_31.i, i64 noundef 55, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ac475fa202f75f9c489513441006398e) #62
  unreachable

bb16.i:                                           ; preds = %bb12.i
  %8 = zext nneg i8 %mapping.i to i64
  %9 = tail call noundef i64 @llvm.fshl.i64(i64 %spec.select.i, i64 %spec.select.i, i64 %8)
  br label %bb19.i

bb15.i:                                           ; preds = %bb12.i
  %10 = and i8 %mapping.i, 63
  %11 = zext nneg i8 %10 to i64
  %12 = lshr i64 %spec.select.i, %11
  br label %bb19.i

bb19.i:                                           ; preds = %bb9.i, %bb15.i, %bb16.i
  %word.sroa.0.0.i = phi i64 [ %17, %bb9.i ], [ %9, %bb16.i ], [ %12, %bb15.i ]
  %13 = and i32 %c, 63
  %14 = zext nneg i32 %13 to i64
  %_44.i = shl nuw i64 1, %14
  %_42.i = and i64 %word.sroa.0.0.i, %_44.i
  %15 = icmp ne i64 %_42.i, 0
  br label %_ZN4core7unicode12unicode_data13bitset_search17h80269bb8447a463cE.exit

bb9.i:                                            ; preds = %bb7.i
  %16 = getelementptr inbounds [55 x i64], ptr @alloc_b1c96b4567f79702e32e548fc212d02f, i64 0, i64 %idx.i
  %17 = load i64, ptr %16, align 8, !noundef !48
  br label %bb19.i

_ZN4core7unicode12unicode_data13bitset_search17h80269bb8447a463cE.exit: ; preds = %bb19.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ %15, %bb19.i ], [ false, %start ]
  ret i1 %_0.sroa.0.0.off0.i
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.fshl.i64(i64, i64, i64) #1

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data1n6lookup17h35f748422165cbdeE(i32 noundef %c) unnamed_addr #2 {
start:
  %0 = shl i32 %c, 11
  br label %bb1.i.i

bb1.i.i:                                          ; preds = %bb16.i.i, %start
  %right.sroa.0.0.i.i = phi i64 [ 39, %start ], [ %_20.sroa.0.0.i.i, %bb16.i.i ]
  %left.sroa.0.0.i.i = phi i64 [ 0, %start ], [ %_17.sroa.0.0.i.i, %bb16.i.i ]
  %size.sroa.0.0.i.i = phi i64 [ 39, %start ], [ %2, %bb16.i.i ]
  %_6.i.i = icmp ult i64 %left.sroa.0.0.i.i, %right.sroa.0.0.i.i
  br i1 %_6.i.i, label %bb2.i.i, label %bb17.i.i

bb17.i.i:                                         ; preds = %bb1.i.i
  %_31.i.i = icmp ult i64 %left.sroa.0.0.i.i, 40
  tail call void @llvm.assume(i1 %_31.i.i)
  br label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E.exit"

bb2.i.i:                                          ; preds = %bb1.i.i
  %_119.i.i = lshr i64 %size.sroa.0.0.i.i, 1
  %mid.i.i = add i64 %_119.i.i, %left.sroa.0.0.i.i
  %_6.i.i.i.i = icmp ult i64 %mid.i.i, 39
  tail call void @llvm.assume(i1 %_6.i.i.i.i)
  %_0.i.i.i.i.i = getelementptr inbounds i32, ptr @_ZN4core7unicode12unicode_data1n17SHORT_OFFSET_RUNS17hc6671e06e3bb1384E, i64 %mid.i.i
  %_3.i.i.i.i.i = load i32, ptr %_0.i.i.i.i.i, align 4, !alias.scope !4105, !noalias !4112, !noundef !48
  %_0.i.i.i.i.i.i = shl i32 %_3.i.i.i.i.i, 11
  %.not.i.i.not.i.i = icmp eq i32 %_0.i.i.i.i.i.i, %0
  br i1 %.not.i.i.not.i.i, label %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E.exit", label %bb16.i.i

bb16.i.i:                                         ; preds = %bb2.i.i
  %.not.not.i.i = icmp ult i32 %_0.i.i.i.i.i.i, %0
  %_0.i12.i.i = icmp ugt i32 %_0.i.i.i.i.i.i, %0
  %_20.sroa.0.0.i.i = select i1 %_0.i12.i.i, i64 %mid.i.i, i64 %right.sroa.0.0.i.i
  %1 = add nuw nsw i64 %mid.i.i, 1
  %_17.sroa.0.0.i.i = select i1 %.not.not.i.i, i64 %1, i64 %left.sroa.0.0.i.i
  %2 = sub i64 %_20.sroa.0.0.i.i, %_17.sroa.0.0.i.i
  br label %bb1.i.i

"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E.exit": ; preds = %bb2.i.i, %bb17.i.i
  %_0.sroa.3.0.i.i = phi i64 [ %left.sroa.0.0.i.i, %bb17.i.i ], [ %mid.i.i, %bb2.i.i ]
  %3 = zext i1 %_6.i.i to i64
  %spec.select = add nuw nsw i64 %_0.sroa.3.0.i.i, %3
  %_15.i = icmp ult i64 %spec.select, 39
  br i1 %_15.i, label %bb6.i, label %panic.i

bb6.i:                                            ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E.exit"
  %4 = getelementptr [39 x i32], ptr @_ZN4core7unicode12unicode_data1n17SHORT_OFFSET_RUNS17hc6671e06e3bb1384E, i64 0, i64 %spec.select
  %_13.i = load i32, ptr %4, align 4, !noundef !48
  %_2.i = lshr i32 %_13.i, 21
  %_0.i1 = zext nneg i32 %_2.i to i64
  %_3.i.i.not = icmp eq i64 %spec.select, 38
  %_0.i.i.i.i = getelementptr i32, ptr %4, i64 1
  %5 = icmp eq ptr %_0.i.i.i.i, null
  %6 = or i1 %_3.i.i.not, %5
  br i1 %6, label %bb12.i, label %bb9.i

panic.i:                                          ; preds = %"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E.exit"
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %spec.select, i64 noundef 39, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7fa34182c4378ae76afa3b6bd10a967c) #62
  unreachable

bb9.i:                                            ; preds = %bb6.i
  %_23.i = load i32, ptr %_0.i.i.i.i, align 4, !noundef !48
  %_2.i2 = lshr i32 %_23.i, 21
  %_0.i3 = zext nneg i32 %_2.i2 to i64
  br label %bb12.i

bb12.i:                                           ; preds = %bb9.i, %bb6.i
  %.pn.i = phi i64 [ %_0.i3, %bb9.i ], [ 275, %bb6.i ]
  %_3.i.not = icmp eq i64 %spec.select, 0
  br i1 %_3.i.not, label %8, label %"_ZN4core6option15Option$LT$T$GT$3map17hf74ecea1213c0fe3E.exit"

"_ZN4core6option15Option$LT$T$GT$3map17hf74ecea1213c0fe3E.exit": ; preds = %bb12.i
  %_4.i = add nsw i64 %spec.select, -1
  %7 = getelementptr inbounds [39 x i32], ptr @_ZN4core7unicode12unicode_data1n17SHORT_OFFSET_RUNS17hc6671e06e3bb1384E, i64 0, i64 %_4.i
  %_3.i.i5 = load i32, ptr %7, align 4, !noundef !48
  %_0.i.i.i = and i32 %_3.i.i5, 2097151
  br label %8

8:                                                ; preds = %"_ZN4core6option15Option$LT$T$GT$3map17hf74ecea1213c0fe3E.exit", %bb12.i
  %9 = phi i32 [ %_0.i.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17hf74ecea1213c0fe3E.exit" ], [ 0, %bb12.i ]
  %total.i = sub i32 %c, %9
  %10 = xor i64 %_0.i1, -1
  %_37.i = add nsw i64 %.pn.i, %10
  %11 = add nsw i64 %.pn.i, -1
  %umax = tail call i64 @llvm.umax.i64(i64 %_0.i1, i64 275)
  %12 = sub nsw i64 %umax, %_0.i1
  br label %bb17.i

bb17.i:                                           ; preds = %bb22.i, %8
  %iter.i.sroa.0.0 = phi i64 [ 0, %8 ], [ %_0.i.i.i.i13, %bb22.i ]
  %offset_idx.sroa.0.0.i = phi i64 [ %_0.i1, %8 ], [ %15, %bb22.i ]
  %prefix_sum.sroa.0.0.i = phi i32 [ 0, %8 ], [ %14, %bb22.i ]
  %exitcond.not = icmp eq i64 %iter.i.sroa.0.0, %_37.i
  br i1 %exitcond.not, label %_ZN4core7unicode12unicode_data11skip_search17h782befc91bb5dd6cE.exit, label %bb19.i

bb19.i:                                           ; preds = %bb17.i
  %_0.i.i.i.i13 = add nuw nsw i64 %iter.i.sroa.0.0, 1
  %exitcond28.not = icmp eq i64 %iter.i.sroa.0.0, %12
  br i1 %exitcond28.not, label %panic2.i, label %bb20.i

bb20.i:                                           ; preds = %bb19.i
  %13 = getelementptr inbounds [275 x i8], ptr @_ZN4core7unicode12unicode_data1n7OFFSETS17h0a7497e5739e35d3E, i64 0, i64 %offset_idx.sroa.0.0.i
  %offset.i = load i8, ptr %13, align 1, !noundef !48
  %_46.i = zext i8 %offset.i to i32
  %14 = add i32 %prefix_sum.sroa.0.0.i, %_46.i
  %_47.i = icmp ugt i32 %14, %total.i
  br i1 %_47.i, label %_ZN4core7unicode12unicode_data11skip_search17h782befc91bb5dd6cE.exit, label %bb22.i

panic2.i:                                         ; preds = %bb19.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %umax, i64 noundef 275, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_f6cbc48f19b9185617d8564d3b27f1cb) #62
  unreachable

bb22.i:                                           ; preds = %bb20.i
  %15 = add nuw nsw i64 %offset_idx.sroa.0.0.i, 1
  br label %bb17.i

_ZN4core7unicode12unicode_data11skip_search17h782befc91bb5dd6cE.exit: ; preds = %bb20.i, %bb17.i
  %offset_idx.sroa.0.0.i.lcssa = phi i64 [ %11, %bb17.i ], [ %offset_idx.sroa.0.0.i, %bb20.i ]
  %_49.i = and i64 %offset_idx.sroa.0.0.i.lcssa, 1
  %_0.i = icmp ne i64 %_49.i, 0
  ret i1 %_0.i
}

; Function Attrs: minsize nounwind optsize
define dso_local noundef zeroext i1 @_ZN4core7unicode12unicode_data9uppercase6lookup17h1a911ecb6a38ec6cE(i32 noundef %c) unnamed_addr #2 {
start:
  %_710.i = lshr i32 %c, 6
  %bucket_idx.i = zext nneg i32 %_710.i to i64
  %chunk_piece.i = and i64 %bucket_idx.i, 15
  %_12.i = icmp ult i32 %c, 128000
  br i1 %_12.i, label %bb4.i, label %_ZN4core7unicode12unicode_data13bitset_search17hc00fe685550e2333E.exit

bb4.i:                                            ; preds = %start
  %chunk_map_idx11.i = lshr i64 %bucket_idx.i, 4
  %0 = getelementptr inbounds [125 x i8], ptr @alloc_3f655a564849daefd9d7ba885f66b5ec, i64 0, i64 %chunk_map_idx11.i
  %chunk_idx.i = load i8, ptr %0, align 1, !noundef !48
  %_18.i = zext i8 %chunk_idx.i to i64
  %_19.i = icmp ult i8 %chunk_idx.i, 17
  br i1 %_19.i, label %bb7.i, label %panic2.i

panic2.i:                                         ; preds = %bb4.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_18.i, i64 noundef 17, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_411765195629c86d47677cdc874d1720) #62
  unreachable

bb7.i:                                            ; preds = %bb4.i
  %1 = getelementptr inbounds [17 x [16 x i8]], ptr @alloc_a64dc8ccffb48d591f136a5055f5264e, i64 0, i64 %_18.i, i64 %chunk_piece.i
  %_17.i = load i8, ptr %1, align 1, !noundef !48
  %idx.i = zext i8 %_17.i to i64
  %_22.i = icmp ult i8 %_17.i, 43
  br i1 %_22.i, label %bb9.i, label %bb10.i

bb10.i:                                           ; preds = %bb7.i
  %_28.i = add nsw i64 %idx.i, -43
  %_29.i = icmp ult i64 %_28.i, 25
  br i1 %_29.i, label %bb11.i, label %panic4.i

bb11.i:                                           ; preds = %bb10.i
  %2 = getelementptr inbounds [25 x { i8, i8 }], ptr @alloc_0d4f83f9440880a8832c906ae459dd64, i64 0, i64 %_28.i
  %real_idx.i = load i8, ptr %2, align 1, !noundef !48
  %3 = getelementptr inbounds i8, ptr %2, i64 1
  %mapping.i = load i8, ptr %3, align 1, !noundef !48
  %_31.i = zext i8 %real_idx.i to i64
  %_32.i = icmp ult i8 %real_idx.i, 43
  br i1 %_32.i, label %bb12.i, label %panic5.i

panic4.i:                                         ; preds = %bb10.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_28.i, i64 noundef 25, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_7cefb172ef139d4616b8aa2d27239327) #62
  unreachable

bb12.i:                                           ; preds = %bb11.i
  %4 = getelementptr inbounds [43 x i64], ptr @alloc_b0b512212321331fbbe5533d9a81d914, i64 0, i64 %_31.i
  %5 = load i64, ptr %4, align 8, !noundef !48
  %_34.i = shl i8 %mapping.i, 1
  %sext = ashr i8 %_34.i, 7
  %6 = sext i8 %sext to i64
  %spec.select.i = xor i64 %5, %6
  %7 = icmp sgt i8 %mapping.i, -1
  br i1 %7, label %bb16.i, label %bb15.i

panic5.i:                                         ; preds = %bb11.i
  tail call void @_ZN4core9panicking18panic_bounds_check17hb32b1365e72d6cd4E(i64 noundef %_31.i, i64 noundef 43, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_ac475fa202f75f9c489513441006398e) #62
  unreachable

bb16.i:                                           ; preds = %bb12.i
  %8 = zext nneg i8 %mapping.i to i64
  %9 = tail call noundef i64 @llvm.fshl.i64(i64 %spec.select.i, i64 %spec.select.i, i64 %8)
  br label %bb19.i

bb15.i:                                           ; preds = %bb12.i
  %10 = and i8 %mapping.i, 63
  %11 = zext nneg i8 %10 to i64
  %12 = lshr i64 %spec.select.i, %11
  br label %bb19.i

bb19.i:                                           ; preds = %bb9.i, %bb15.i, %bb16.i
  %word.sroa.0.0.i = phi i64 [ %17, %bb9.i ], [ %9, %bb16.i ], [ %12, %bb15.i ]
  %13 = and i32 %c, 63
  %14 = zext nneg i32 %13 to i64
  %_44.i = shl nuw i64 1, %14
  %_42.i = and i64 %word.sroa.0.0.i, %_44.i
  %15 = icmp ne i64 %_42.i, 0
  br label %_ZN4core7unicode12unicode_data13bitset_search17hc00fe685550e2333E.exit

bb9.i:                                            ; preds = %bb7.i
  %16 = getelementptr inbounds [43 x i64], ptr @alloc_b0b512212321331fbbe5533d9a81d914, i64 0, i64 %idx.i
  %17 = load i64, ptr %16, align 8, !noundef !48
  br label %bb19.i

_ZN4core7unicode12unicode_data13bitset_search17hc00fe685550e2333E.exit: ; preds = %bb19.i, %start
  %_0.sroa.0.0.off0.i = phi i1 [ %15, %bb19.i ], [ false, %start ]
  ret i1 %_0.sroa.0.0.off0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write, inaccessiblemem: readwrite)
define dso_local void @_ZN4core7unicode12unicode_data11conversions8to_lower17h09bc79bdeff47c34E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 4 dereferenceable(12) %_0, i32 noundef %0) unnamed_addr #48 {
start:
  %_6.i.i = alloca [12 x i8], align 4
  %_0.i = icmp ult i32 %0, 128
  br i1 %_0.i, label %bb2, label %bb1.i

bb1.i:                                            ; preds = %bb16.i, %start
  %right.sroa.0.0.i = phi i64 [ %_20.sroa.0.0.i, %bb16.i ], [ 1407, %start ]
  %left.sroa.0.0.i = phi i64 [ %_17.sroa.0.0.i, %bb16.i ], [ 0, %start ]
  %size.sroa.0.0.i = phi i64 [ %3, %bb16.i ], [ 1407, %start ]
  %_6.i = icmp ult i64 %left.sroa.0.0.i, %right.sroa.0.0.i
  br i1 %_6.i, label %bb2.i, label %bb2.i2

bb2.i:                                            ; preds = %bb1.i
  %_119.i = lshr i64 %size.sroa.0.0.i, 1
  %mid.i = add i64 %_119.i, %left.sroa.0.0.i
  %_6.i.i.i = icmp ult i64 %mid.i, 1407
  tail call void @llvm.assume(i1 %_6.i.i.i)
  %_0.i.i.i.i = getelementptr inbounds { i32, i32 }, ptr @alloc_00e3a302eaf77365dafc78a6a45490ae, i64 %mid.i
  %1 = load i32, ptr %_0.i.i.i.i, align 4, !range !65, !alias.scope !4118, !noalias !4121, !noundef !48
  %.not.i.i.not.i = icmp eq i32 %1, %0
  br i1 %.not.i.i.not.i, label %bb1.i.i, label %bb16.i

bb16.i:                                           ; preds = %bb2.i
  %.not.not.i = icmp ult i32 %1, %0
  %_0.i12.i = icmp ugt i32 %1, %0
  %_20.sroa.0.0.i = select i1 %_0.i12.i, i64 %mid.i, i64 %right.sroa.0.0.i
  %2 = add nuw nsw i64 %mid.i, 1
  %_17.sroa.0.0.i = select i1 %.not.not.i, i64 %2, i64 %left.sroa.0.0.i
  %3 = sub i64 %_20.sroa.0.0.i, %_17.sroa.0.0.i
  br label %bb1.i

bb1.i.i:                                          ; preds = %bb2.i
  %4 = getelementptr inbounds [0 x { i32, i32 }], ptr @alloc_00e3a302eaf77365dafc78a6a45490ae, i64 0, i64 %mid.i, i32 1
  %5 = load i32, ptr %4, align 4, !noalias !4125, !noundef !48
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_6.i.i), !noalias !4125
  %_4.i.i.i.i.i = xor i32 %5, 55296
  %6 = add i32 %_4.i.i.i.i.i, -1114112
  %_2.i.i.i.i.i = icmp ult i32 %6, -1112064
  %spec.select.i.i.i.i.i = select i1 %_2.i.i.i.i.i, i32 1114112, i32 %5
  %7 = icmp eq i32 %spec.select.i.i.i.i.i, 1114112
  br i1 %7, label %bb3.i3, label %bb3.i.i.i

bb3.i.i.i:                                        ; preds = %bb1.i.i
  %_5.sroa.4.0._0.sroa_idx.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 4
  store i32 0, ptr %_5.sroa.4.0._0.sroa_idx.i.i.i, align 4, !alias.scope !4130, !noalias !4125
  %_5.sroa.5.0._0.sroa_idx.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 8
  store i32 0, ptr %_5.sroa.5.0._0.sroa_idx.i.i.i, align 4, !alias.scope !4130, !noalias !4125
  br label %bb3.i3

bb3.i3:                                           ; preds = %bb3.i.i.i, %bb1.i.i
  %alloc_50bafaa8a470b9fe5aa5617c6aacc41b.self.i.i.i = phi ptr [ @alloc_50bafaa8a470b9fe5aa5617c6aacc41b, %bb1.i.i ], [ %_6.i.i, %bb3.i.i.i ]
  store i32 %spec.select.i.i.i.i.i, ptr %_6.i.i, align 4, !alias.scope !4130, !noalias !4125
  %_8.sroa.4.4.copyload = load i32, ptr %alloc_50bafaa8a470b9fe5aa5617c6aacc41b.self.i.i.i, align 4
  %_8.sroa.6.4.alloc_50bafaa8a470b9fe5aa5617c6aacc41b.self.i.i.i.sroa_idx = getelementptr inbounds i8, ptr %alloc_50bafaa8a470b9fe5aa5617c6aacc41b.self.i.i.i, i64 4
  %_8.sroa.6.4.copyload = load i64, ptr %_8.sroa.6.4.alloc_50bafaa8a470b9fe5aa5617c6aacc41b.self.i.i.i.sroa_idx, align 4
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_6.i.i), !noalias !4125
  store i32 %_8.sroa.4.4.copyload, ptr %_0, align 4, !alias.scope !4133, !noalias !4137
  %_8.sroa.6.4._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 4
  store i64 %_8.sroa.6.4.copyload, ptr %_8.sroa.6.4._0.sroa_idx, align 4, !alias.scope !4133, !noalias !4137
  br label %bb8

bb2.i2:                                           ; preds = %bb1.i
  %_31.i = icmp ult i64 %left.sroa.0.0.i, 1408
  tail call void @llvm.assume(i1 %_31.i)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4139)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4137)
  store i32 %0, ptr %_0, align 4, !alias.scope !4140, !noalias !4139
  %_13.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 4
  store i32 0, ptr %_13.sroa.4.0._0.sroa_idx, align 4, !alias.scope !4140, !noalias !4139
  %_13.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 0, ptr %_13.sroa.5.0._0.sroa_idx, align 4, !alias.scope !4140, !noalias !4139
  br label %bb8

bb2:                                              ; preds = %start
  %8 = trunc i32 %0 to i8
  %9 = add nsw i8 %8, -65
  %_0.sroa.0.0.off0.i.i = icmp ult i8 %9, 26
  %_3.i4 = select i1 %_0.sroa.0.0.off0.i.i, i32 32, i32 0
  %_0.i5 = or i32 %_3.i4, %0
  store i32 %_0.i5, ptr %_0, align 4
  %10 = getelementptr inbounds [3 x i32], ptr %_0, i64 0, i64 1
  store i32 0, ptr %10, align 4
  %11 = getelementptr inbounds [3 x i32], ptr %_0, i64 0, i64 2
  store i32 0, ptr %11, align 4
  br label %bb8

bb8:                                              ; preds = %bb2, %bb2.i2, %bb3.i3
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write, inaccessiblemem: readwrite)
define dso_local void @_ZN4core7unicode12unicode_data11conversions8to_upper17h6880d3ff774ffb7aE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([12 x i8]) align 4 dereferenceable(12) %_0, i32 noundef %0) unnamed_addr #48 {
start:
  %_6.i.i = alloca [12 x i8], align 4
  %_0.i = icmp ult i32 %0, 128
  br i1 %_0.i, label %bb2, label %bb1.i

bb1.i:                                            ; preds = %bb16.i, %start
  %right.sroa.0.0.i = phi i64 [ %_20.sroa.0.0.i, %bb16.i ], [ 1499, %start ]
  %left.sroa.0.0.i = phi i64 [ %_17.sroa.0.0.i, %bb16.i ], [ 0, %start ]
  %size.sroa.0.0.i = phi i64 [ %3, %bb16.i ], [ 1499, %start ]
  %_6.i = icmp ult i64 %left.sroa.0.0.i, %right.sroa.0.0.i
  br i1 %_6.i, label %bb2.i, label %bb2.i2

bb2.i:                                            ; preds = %bb1.i
  %_119.i = lshr i64 %size.sroa.0.0.i, 1
  %mid.i = add i64 %_119.i, %left.sroa.0.0.i
  %_6.i.i.i = icmp ult i64 %mid.i, 1499
  tail call void @llvm.assume(i1 %_6.i.i.i)
  %_0.i.i.i.i = getelementptr inbounds { i32, i32 }, ptr @alloc_ee5ac1a424be5f2682a704a6d6db81ec, i64 %mid.i
  %1 = load i32, ptr %_0.i.i.i.i, align 4, !range !65, !alias.scope !4141, !noalias !4144, !noundef !48
  %.not.i.i.not.i = icmp eq i32 %1, %0
  br i1 %.not.i.i.not.i, label %bb1.i.i, label %bb16.i

bb16.i:                                           ; preds = %bb2.i
  %.not.not.i = icmp ult i32 %1, %0
  %_0.i12.i = icmp ugt i32 %1, %0
  %_20.sroa.0.0.i = select i1 %_0.i12.i, i64 %mid.i, i64 %right.sroa.0.0.i
  %2 = add nuw nsw i64 %mid.i, 1
  %_17.sroa.0.0.i = select i1 %.not.not.i, i64 %2, i64 %left.sroa.0.0.i
  %3 = sub i64 %_20.sroa.0.0.i, %_17.sroa.0.0.i
  br label %bb1.i

bb1.i.i:                                          ; preds = %bb2.i
  %4 = getelementptr inbounds [0 x { i32, i32 }], ptr @alloc_ee5ac1a424be5f2682a704a6d6db81ec, i64 0, i64 %mid.i, i32 1
  %5 = load i32, ptr %4, align 4, !noalias !4148, !noundef !48
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %_6.i.i), !noalias !4148
  %_4.i.i.i.i.i = xor i32 %5, 55296
  %6 = add i32 %_4.i.i.i.i.i, -1114112
  %_2.i.i.i.i.i = icmp ult i32 %6, -1112064
  %spec.select.i.i.i.i.i = select i1 %_2.i.i.i.i.i, i32 1114112, i32 %5
  %7 = icmp eq i32 %spec.select.i.i.i.i.i, 1114112
  br i1 %7, label %bb2.i.i.i, label %"_ZN4core6option15Option$LT$T$GT$3map17h4c330f3ae29daff4E.exit.i.i"

"_ZN4core6option15Option$LT$T$GT$3map17h4c330f3ae29daff4E.exit.i.i": ; preds = %bb1.i.i
  %_5.sroa.4.0._0.sroa_idx.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 4
  store i32 0, ptr %_5.sroa.4.0._0.sroa_idx.i.i.i, align 4, !alias.scope !4153, !noalias !4148
  %_5.sroa.5.0._0.sroa_idx.i.i.i = getelementptr inbounds i8, ptr %_6.i.i, i64 8
  store i32 0, ptr %_5.sroa.5.0._0.sroa_idx.i.i.i, align 4, !alias.scope !4153, !noalias !4148
  br label %bb3.i3

bb2.i.i.i:                                        ; preds = %bb1.i.i
  %_5.i.i.i.i = and i32 %5, 4194303
  %_4.i.i.i.i = zext nneg i32 %_5.i.i.i.i to i64
  %_6.i.i.i.i.i.i = icmp ult i32 %_5.i.i.i.i, 102
  tail call void @llvm.assume(i1 %_6.i.i.i.i.i.i)
  %_0.i.i.i.i.i.i.i = getelementptr inbounds [3 x i32], ptr @alloc_7dc3d41c853f7c59ad369d2baa9907a6, i64 %_4.i.i.i.i
  br label %bb3.i3

bb3.i3:                                           ; preds = %bb2.i.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17h4c330f3ae29daff4E.exit.i.i"
  %self.sink.i.i.i = phi ptr [ %_0.i.i.i.i.i.i.i, %bb2.i.i.i ], [ %_6.i.i, %"_ZN4core6option15Option$LT$T$GT$3map17h4c330f3ae29daff4E.exit.i.i" ]
  store i32 %spec.select.i.i.i.i.i, ptr %_6.i.i, align 4, !noalias !4148
  %_8.sroa.4.4.copyload = load i32, ptr %self.sink.i.i.i, align 4
  %_8.sroa.6.4.self.sink.i.i.i.sroa_idx = getelementptr inbounds i8, ptr %self.sink.i.i.i, i64 4
  %_8.sroa.6.4.copyload = load i64, ptr %_8.sroa.6.4.self.sink.i.i.i.sroa_idx, align 4
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %_6.i.i), !noalias !4148
  store i32 %_8.sroa.4.4.copyload, ptr %_0, align 4, !alias.scope !4156, !noalias !4160
  %_8.sroa.6.4._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 4
  store i64 %_8.sroa.6.4.copyload, ptr %_8.sroa.6.4._0.sroa_idx, align 4, !alias.scope !4156, !noalias !4160
  br label %bb8

bb2.i2:                                           ; preds = %bb1.i
  %_31.i = icmp ult i64 %left.sroa.0.0.i, 1500
  tail call void @llvm.assume(i1 %_31.i)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4162)
  tail call void @llvm.experimental.noalias.scope.decl(metadata !4160)
  store i32 %0, ptr %_0, align 4, !alias.scope !4163, !noalias !4162
  %_13.sroa.4.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 4
  store i32 0, ptr %_13.sroa.4.0._0.sroa_idx, align 4, !alias.scope !4163, !noalias !4162
  %_13.sroa.5.0._0.sroa_idx = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 0, ptr %_13.sroa.5.0._0.sroa_idx, align 4, !alias.scope !4163, !noalias !4162
  br label %bb8

bb2:                                              ; preds = %start
  %8 = trunc i32 %0 to i8
  %9 = add nsw i8 %8, -97
  %_0.sroa.0.0.off0.i.i = icmp ult i8 %9, 26
  %_3.i4 = select i1 %_0.sroa.0.0.off0.i.i, i32 32, i32 0
  %_0.i5 = xor i32 %_3.i4, %0
  store i32 %_0.i5, ptr %_0, align 4
  %10 = getelementptr inbounds [3 x i32], ptr %_0, i64 0, i64 1
  store i32 0, ptr %10, align 4
  %11 = getelementptr inbounds [3 x i32], ptr %_0, i64 0, i64 2
  store i32 0, ptr %11, align 4
  br label %bb8

bb8:                                              ; preds = %bb2, %bb2.i2, %bb3.i3
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4uadd17h7f31821542a41c39E(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_0.i = trunc i128 %self to i64
  %_0.i1 = trunc i128 %other to i64
  %0 = tail call noundef { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_0.i, i64 %_0.i1)
  %_5.1 = extractvalue { i64, i1 } %0, 1
  %_2.i = lshr i128 %self, 64
  %_0.i2 = trunc i128 %_2.i to i64
  %_2.i3 = lshr i128 %other, 64
  %_0.i4 = trunc i128 %_2.i3 to i64
  %_0.i.i = add i64 %_0.i4, %_0.i2
  %. = zext i1 %_5.1 to i64
  %_5.0 = extractvalue { i64, i1 } %0, 0
  %_0.i.i5 = add i64 %_0.i.i, %.
  %_0.i.i6 = zext i64 %_5.0 to i128
  %_2.i.i = zext i64 %_0.i.i5 to i128
  %_0.i1.i = shl nuw i128 %_2.i.i, 64
  %_0.i7 = or disjoint i128 %_0.i1.i, %_0.i.i6
  ret i128 %_0.i7
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub8uadd_one17h485472fbce3d717dE(i128 noundef %self) unnamed_addr #49 {
start:
  %_0.i = trunc i128 %self to i64
  %0 = tail call noundef { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_0.i, i64 1)
  %_4.1 = extractvalue { i64, i1 } %0, 1
  %. = zext i1 %_4.1 to i64
  %_4.0 = extractvalue { i64, i1 } %0, 0
  %_2.i = lshr i128 %self, 64
  %_0.i1 = trunc i128 %_2.i to i64
  %_0.i.i = add i64 %., %_0.i1
  %_0.i.i2 = zext i64 %_4.0 to i128
  %_2.i.i = zext i64 %_0.i.i to i128
  %_0.i1.i = shl nuw i128 %_2.i.i, 64
  %_0.i3 = or disjoint i128 %_0.i1.i, %_0.i.i2
  ret i128 %_0.i3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4usub17h3b6e19357eedf395E(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_0.i = xor i128 %other, -1
  %uneg = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub8uadd_one17h485472fbce3d717dE(i128 noundef %_0.i) #61
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4uadd17h7f31821542a41c39E(i128 noundef %self, i128 noundef %uneg) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i128, i1 } @_ZN17compiler_builtins3int6addsub4Addo4addo17h890d6d41d97b71fbE(i128 noundef %0, i128 noundef %1) unnamed_addr #49 {
start:
  %_3.i4 = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4uadd17h7f31821542a41c39E(i128 noundef %0, i128 noundef %1) #61
  %_0.i = icmp ult i128 %_3.i4, %0
  %2 = insertvalue { i128, i1 } poison, i128 %_3.i4, 0
  %3 = insertvalue { i128, i1 } %2, i1 %_0.i, 1
  ret { i128, i1 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i128, i1 } @_ZN17compiler_builtins3int6addsub4Addo4addo17he55560b975962e6dE(i128 noundef %0, i128 noundef %1) unnamed_addr #49 {
start:
  %_3.i4 = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4uadd17h7f31821542a41c39E(i128 noundef %0, i128 noundef %1) #61
  %_0.i3 = icmp slt i128 %1, 0
  %_0.i = icmp slt i128 %_3.i4, %0
  %_7 = xor i1 %_0.i3, %_0.i
  %2 = insertvalue { i128, i1 } poison, i128 %_3.i4, 0
  %3 = insertvalue { i128, i1 } %2, i1 %_7, 1
  ret { i128, i1 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i128, i1 } @_ZN17compiler_builtins3int6addsub4Subo4subo17hab80284e93df34ffE(i128 noundef %0, i128 noundef %1) unnamed_addr #49 {
start:
  %_3.i4 = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4usub17h3b6e19357eedf395E(i128 noundef %0, i128 noundef %1) #61
  %_0.i = icmp ugt i128 %_3.i4, %0
  %2 = insertvalue { i128, i1 } poison, i128 %_3.i4, 0
  %3 = insertvalue { i128, i1 } %2, i1 %_0.i, 1
  ret { i128, i1 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i128, i1 } @_ZN17compiler_builtins3int6addsub4Subo4subo17hed7de66683215c8bE(i128 noundef %0, i128 noundef %1) unnamed_addr #49 {
start:
  %_3.i4 = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4usub17h3b6e19357eedf395E(i128 noundef %0, i128 noundef %1) #61
  %_0.i3 = icmp slt i128 %1, 0
  %_0.i = icmp sgt i128 %_3.i4, %0
  %_7 = xor i1 %_0.i3, %_0.i
  %2 = insertvalue { i128, i1 } poison, i128 %_3.i4, 0
  %3 = insertvalue { i128, i1 } %2, i1 %_7, 1
  ret { i128, i1 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int3mul3Mul3mul17h41555d393999f43bE(i64 noundef %self, i64 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i2 = trunc i64 %self to i32
  %_0.i3 = trunc i64 %rhs to i32
  %_0.i1.i = and i32 %_0.i2, 65535
  %_0.i2.i = and i32 %_0.i3, 65535
  %_0.i.i = mul nuw i32 %_0.i2.i, %_0.i1.i
  %0 = lshr i32 %_0.i3, 16
  %_0.i.i8 = mul nuw i32 %0, %_0.i1.i
  %1 = lshr i32 %_0.i2, 16
  %_0.i.i14 = mul nuw i32 %_0.i2.i, %1
  %_0.i.i21 = mul nuw i32 %0, %1
  %_0.i.i22 = zext i32 %_0.i.i to i64
  %_2.i.i = zext i32 %_0.i.i21 to i64
  %_0.i1.i23 = shl nuw i64 %_2.i.i, 32
  %_0.i25 = zext i32 %_0.i.i8 to i64
  %_0.i28 = zext i32 %_0.i.i14 to i64
  %2 = add nuw nsw i64 %_0.i25, %_0.i28
  %3 = shl nuw nsw i64 %2, 16
  %_2.i31 = lshr i64 %rhs, 32
  %_0.i.i33 = mul i64 %_2.i31, %self
  %_2.i37 = lshr i64 %self, 32
  %_0.i.i39 = mul i64 %_2.i37, %rhs
  %4 = add i64 %_0.i.i33, %_0.i.i39
  %5 = shl i64 %4, 32
  %_0.i24 = or disjoint i64 %5, %_0.i.i22
  %_0.i.i30 = add i64 %_0.i24, %_0.i1.i23
  %_0.i.i42 = add i64 %_0.i.i30, %3
  ret i64 %_0.i.i42
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int3mul3Mul3mul17h96b21ba04a6b273dE(i128 noundef %self, i128 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i = trunc i128 %self to i64
  %_0.i1 = trunc i128 %rhs to i64
  %_0.i1.i = and i64 %_0.i, 4294967295
  %_0.i2.i = and i64 %_0.i1, 4294967295
  %_0.i.i = mul nuw i64 %_0.i2.i, %_0.i1.i
  %0 = lshr i64 %_0.i1, 32
  %_0.i.i8 = mul nuw i64 %0, %_0.i1.i
  %1 = lshr i64 %_0.i, 32
  %_0.i.i14 = mul nuw i64 %_0.i2.i, %1
  %_0.i.i21 = mul nuw i64 %0, %1
  %_0.i.i22 = zext i64 %_0.i.i to i128
  %_2.i.i = sext i64 %_0.i.i21 to i128
  %_0.i1.i23 = shl nsw i128 %_2.i.i, 64
  %_0.i24 = or disjoint i128 %_0.i1.i23, %_0.i.i22
  %_0.i25 = zext i64 %_0.i.i8 to i128
  %_0.i28 = zext i64 %_0.i.i14 to i128
  %2 = add nuw nsw i128 %_0.i25, %_0.i28
  %3 = shl nuw nsw i128 %2, 32
  %_0.i.i30 = add i128 %_0.i24, %3
  %_2.i31 = lshr i128 %rhs, 64
  %_0.i32 = trunc i128 %_2.i31 to i64
  %_0.i.i33 = mul i64 %_0.i32, %_0.i
  %_2.i34 = zext i64 %_0.i.i33 to i128
  %_2.i37 = lshr i128 %self, 64
  %_0.i38 = trunc i128 %_2.i37 to i64
  %_0.i.i39 = mul i64 %_0.i1, %_0.i38
  %_2.i40 = zext i64 %_0.i.i39 to i128
  %4 = add nuw nsw i128 %_2.i34, %_2.i40
  %5 = shl i128 %4, 64
  %_0.i.i42 = add i128 %_0.i.i30, %5
  ret i128 %_0.i.i42
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i128, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17h40e022f349ead09cE(i128 noundef %self, i128 noundef %rhs) unnamed_addr #49 {
start:
  %_2.i = lshr i128 %self, 64
  %_0.i3 = icmp ult i128 %self, 18446744073709551616
  %_2.i4 = lshr i128 %rhs, 64
  %_0.i6 = icmp ult i128 %rhs, 18446744073709551616
  br i1 %_0.i3, label %bb6, label %bb5

bb5:                                              ; preds = %start
  br i1 %_0.i6, label %bb25, label %bb8

bb6:                                              ; preds = %start
  br i1 %_0.i6, label %bb7, label %bb10

bb8:                                              ; preds = %bb5
  %_0.i.i = mul i128 %rhs, %self
  br label %bb43

bb25:                                             ; preds = %bb5
  %_0.i2.i = and i128 %self, 18446744073709551615
  %_0.i.i9 = mul nuw i128 %_0.i2.i, %rhs
  %_0.i.i15 = mul nuw i128 %_2.i, %rhs
  %_2.i17 = shl i128 %_0.i.i15, 64
  %0 = tail call noundef { i128, i1 } @llvm.uadd.with.overflow.i128(i128 %_0.i.i9, i128 %_2.i17)
  %_30.0 = extractvalue { i128, i1 } %0, 0
  %_30.1 = extractvalue { i128, i1 } %0, 1
  %_0.i21 = icmp ugt i128 %_0.i.i15, 18446744073709551615
  %spec.select = select i1 %_30.1, i1 true, i1 %_0.i21
  br label %bb43

bb43:                                             ; preds = %bb7, %bb10, %bb25, %bb8
  %_0.sroa.5.0.shrunk = phi i1 [ false, %bb7 ], [ true, %bb8 ], [ %spec.select, %bb25 ], [ %spec.select44, %bb10 ]
  %_0.sroa.0.0 = phi i128 [ %_0.i.i40, %bb7 ], [ %_0.i.i, %bb8 ], [ %_30.0, %bb25 ], [ %_16.0, %bb10 ]
  %1 = insertvalue { i128, i1 } poison, i128 %_0.sroa.0.0, 0
  %2 = insertvalue { i128, i1 } %1, i1 %_0.sroa.5.0.shrunk, 1
  ret { i128, i1 } %2

bb10:                                             ; preds = %bb6
  %_0.i2.i25 = and i128 %rhs, 18446744073709551615
  %_0.i.i26 = mul nuw i128 %_0.i2.i25, %self
  %_0.i.i32 = mul nuw i128 %_2.i4, %self
  %_2.i34 = shl i128 %_0.i.i32, 64
  %3 = tail call noundef { i128, i1 } @llvm.uadd.with.overflow.i128(i128 %_0.i.i26, i128 %_2.i34)
  %_16.0 = extractvalue { i128, i1 } %3, 0
  %_16.1 = extractvalue { i128, i1 } %3, 1
  %_0.i43 = icmp ugt i128 %_0.i.i32, 18446744073709551615
  %spec.select44 = select i1 %_16.1, i1 true, i1 %_0.i43
  br label %bb43

bb7:                                              ; preds = %bb6
  %_0.i.i40 = mul nuw i128 %rhs, %self
  br label %bb43
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i64, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17h8c3ea92c8111f75bE(i64 noundef %self, i64 noundef %rhs) unnamed_addr #49 {
start:
  %_2.i = lshr i64 %self, 32
  %_0.i3 = icmp ult i64 %self, 4294967296
  %_2.i4 = lshr i64 %rhs, 32
  %_0.i6 = icmp ult i64 %rhs, 4294967296
  br i1 %_0.i3, label %bb6, label %bb5

bb5:                                              ; preds = %start
  br i1 %_0.i6, label %bb25, label %bb8

bb6:                                              ; preds = %start
  br i1 %_0.i6, label %bb7, label %bb10

bb8:                                              ; preds = %bb5
  %_0.i.i = mul i64 %rhs, %self
  br label %bb43

bb25:                                             ; preds = %bb5
  %_0.i2.i = and i64 %self, 4294967295
  %_0.i.i9 = mul nuw i64 %_0.i2.i, %rhs
  %_0.i.i15 = mul nuw i64 %_2.i, %rhs
  %_2.i17 = shl i64 %_0.i.i15, 32
  %0 = tail call noundef { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_0.i.i9, i64 %_2.i17)
  %_30.0 = extractvalue { i64, i1 } %0, 0
  %_30.1 = extractvalue { i64, i1 } %0, 1
  %_0.i21 = icmp ugt i64 %_0.i.i15, 4294967295
  %spec.select = select i1 %_30.1, i1 true, i1 %_0.i21
  br label %bb43

bb43:                                             ; preds = %bb7, %bb10, %bb25, %bb8
  %_0.sroa.5.0.shrunk = phi i1 [ false, %bb7 ], [ true, %bb8 ], [ %spec.select, %bb25 ], [ %spec.select44, %bb10 ]
  %_0.sroa.0.0 = phi i64 [ %_0.i.i40, %bb7 ], [ %_0.i.i, %bb8 ], [ %_30.0, %bb25 ], [ %_16.0, %bb10 ]
  %1 = insertvalue { i64, i1 } poison, i64 %_0.sroa.0.0, 0
  %2 = insertvalue { i64, i1 } %1, i1 %_0.sroa.5.0.shrunk, 1
  ret { i64, i1 } %2

bb10:                                             ; preds = %bb6
  %_0.i2.i25 = and i64 %rhs, 4294967295
  %_0.i.i26 = mul nuw i64 %_0.i2.i25, %self
  %_0.i.i32 = mul nuw i64 %_2.i4, %self
  %_2.i34 = shl i64 %_0.i.i32, 32
  %3 = tail call noundef { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %_0.i.i26, i64 %_2.i34)
  %_16.0 = extractvalue { i64, i1 } %3, 0
  %_16.1 = extractvalue { i64, i1 } %3, 1
  %_0.i43 = icmp ugt i64 %_0.i.i32, 4294967295
  %spec.select44 = select i1 %_16.1, i1 true, i1 %_0.i43
  br label %bb43

bb7:                                              ; preds = %bb6
  %_0.i.i40 = mul nuw i64 %rhs, %self
  br label %bb43
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i32, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17he1453663b16f158fE(i32 noundef %self, i32 noundef %rhs) unnamed_addr #49 {
start:
  %_2.i = lshr i32 %self, 16
  %_0.i3 = icmp ult i32 %self, 65536
  %_2.i4 = lshr i32 %rhs, 16
  %_0.i6 = icmp ult i32 %rhs, 65536
  br i1 %_0.i3, label %bb6, label %bb5

bb5:                                              ; preds = %start
  br i1 %_0.i6, label %bb25, label %bb8

bb6:                                              ; preds = %start
  br i1 %_0.i6, label %bb7, label %bb10

bb8:                                              ; preds = %bb5
  %_0.i.i = mul i32 %rhs, %self
  br label %bb43

bb25:                                             ; preds = %bb5
  %_0.i2.i = and i32 %self, 65535
  %_0.i.i9 = mul nuw i32 %_0.i2.i, %rhs
  %_0.i.i15 = mul nuw i32 %_2.i, %rhs
  %_2.i17 = shl i32 %_0.i.i15, 16
  %0 = tail call noundef { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_0.i.i9, i32 %_2.i17)
  %_30.0 = extractvalue { i32, i1 } %0, 0
  %_30.1 = extractvalue { i32, i1 } %0, 1
  %_0.i21 = icmp ugt i32 %_0.i.i15, 65535
  %spec.select = select i1 %_30.1, i1 true, i1 %_0.i21
  br label %bb43

bb43:                                             ; preds = %bb7, %bb10, %bb25, %bb8
  %_0.sroa.5.0.shrunk = phi i1 [ false, %bb7 ], [ true, %bb8 ], [ %spec.select, %bb25 ], [ %spec.select44, %bb10 ]
  %_0.sroa.0.0 = phi i32 [ %_0.i.i40, %bb7 ], [ %_0.i.i, %bb8 ], [ %_30.0, %bb25 ], [ %_16.0, %bb10 ]
  %1 = insertvalue { i32, i1 } poison, i32 %_0.sroa.0.0, 0
  %2 = insertvalue { i32, i1 } %1, i1 %_0.sroa.5.0.shrunk, 1
  ret { i32, i1 } %2

bb10:                                             ; preds = %bb6
  %_0.i2.i25 = and i32 %rhs, 65535
  %_0.i.i26 = mul nuw i32 %_0.i2.i25, %self
  %_0.i.i32 = mul nuw i32 %_2.i4, %self
  %_2.i34 = shl i32 %_0.i.i32, 16
  %3 = tail call noundef { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %_0.i.i26, i32 %_2.i34)
  %_16.0 = extractvalue { i32, i1 } %3, 0
  %_16.1 = extractvalue { i32, i1 } %3, 1
  %_0.i43 = icmp ugt i32 %_0.i.i32, 65535
  %spec.select44 = select i1 %_16.1, i1 true, i1 %_0.i43
  br label %bb43

bb7:                                              ; preds = %bb6
  %_0.i.i40 = mul nuw i32 %rhs, %self
  br label %bb43
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int5shift4Ashl4ashl17h1d101982f9841edcE(i32 noundef %self, i32 noundef %shl) unnamed_addr #49 {
start:
  %_4 = and i32 %shl, 16
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb5, label %bb1

bb5:                                              ; preds = %start
  %1 = icmp eq i32 %shl, 0
  br i1 %1, label %bb18, label %bb7

bb1:                                              ; preds = %start
  %_0.i1 = trunc i32 %self to i16
  %2 = trunc i32 %shl to i16
  %3 = and i16 %2, 15
  %_0.i1.i = shl i16 %_0.i1, %3
  %_2.i = zext i16 %_0.i1.i to i32
  %_0.i2 = shl nuw i32 %_2.i, 16
  br label %bb18

bb7:                                              ; preds = %bb5
  %_0.i3 = trunc i32 %self to i16
  %4 = trunc i32 %shl to i16
  %5 = and i16 %4, 15
  %_0.i1.i4 = shl i16 %_0.i3, %5
  %6 = sub i16 0, %4
  %7 = and i16 %6, 15
  %_0.i1.i6 = lshr i16 %_0.i3, %7
  %_2.i7 = lshr i32 %self, 16
  %_0.i8 = trunc i32 %_2.i7 to i16
  %_0.i1.i9 = shl i16 %_0.i8, %5
  %_0.i10 = or i16 %_0.i1.i9, %_0.i1.i6
  %_0.i.i = zext i16 %_0.i1.i4 to i32
  %_2.i.i = zext i16 %_0.i10 to i32
  %_0.i1.i11 = shl nuw i32 %_2.i.i, 16
  %_0.i12 = or disjoint i32 %_0.i1.i11, %_0.i.i
  br label %bb18

bb18:                                             ; preds = %bb7, %bb1, %bb5
  %_0.sroa.0.0 = phi i32 [ %_0.i12, %bb7 ], [ %_0.i2, %bb1 ], [ %self, %bb5 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int5shift4Ashl4ashl17h7701e420a82dec4cE(i64 noundef %self, i32 noundef %shl) unnamed_addr #49 {
start:
  %_4 = and i32 %shl, 32
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb5, label %bb1

bb5:                                              ; preds = %start
  %1 = icmp eq i32 %shl, 0
  br i1 %1, label %bb18, label %bb7

bb1:                                              ; preds = %start
  %_0.i1 = trunc i64 %self to i32
  %_3.i.i = and i32 %shl, 31
  %_0.i1.i = shl i32 %_0.i1, %_3.i.i
  %_2.i = zext i32 %_0.i1.i to i64
  %_0.i2 = shl nuw i64 %_2.i, 32
  br label %bb18

bb7:                                              ; preds = %bb5
  %_0.i3 = trunc i64 %self to i32
  %_3.i.i4 = and i32 %shl, 31
  %_0.i1.i5 = shl i32 %_0.i3, %_3.i.i4
  %_0.i = sub i32 0, %shl
  %_3.i.i7 = and i32 %_0.i, 31
  %_0.i1.i8 = lshr i32 %_0.i3, %_3.i.i7
  %_2.i9 = lshr i64 %self, 32
  %_0.i10 = trunc i64 %_2.i9 to i32
  %_0.i1.i12 = shl i32 %_0.i10, %_3.i.i4
  %_0.i13 = or i32 %_0.i1.i12, %_0.i1.i8
  %_0.i.i = zext i32 %_0.i1.i5 to i64
  %_2.i.i = zext i32 %_0.i13 to i64
  %_0.i1.i14 = shl nuw i64 %_2.i.i, 32
  %_0.i15 = or disjoint i64 %_0.i1.i14, %_0.i.i
  br label %bb18

bb18:                                             ; preds = %bb7, %bb1, %bb5
  %_0.sroa.0.0 = phi i64 [ %_0.i15, %bb7 ], [ %_0.i2, %bb1 ], [ %self, %bb5 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int5shift4Ashl4ashl17hd2388238d29df58aE(i128 noundef %self, i32 noundef %shl) unnamed_addr #49 {
start:
  %_4 = and i32 %shl, 64
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb5, label %bb1

bb5:                                              ; preds = %start
  %1 = icmp eq i32 %shl, 0
  br i1 %1, label %bb18, label %bb7

bb1:                                              ; preds = %start
  %_0.i1 = trunc i128 %self to i64
  %_3.i.i = and i32 %shl, 63
  %2 = zext nneg i32 %_3.i.i to i64
  %_0.i1.i = shl i64 %_0.i1, %2
  %_2.i = zext i64 %_0.i1.i to i128
  %_0.i2 = shl nuw i128 %_2.i, 64
  br label %bb18

bb7:                                              ; preds = %bb5
  %_0.i3 = trunc i128 %self to i64
  %_3.i.i4 = and i32 %shl, 63
  %3 = zext nneg i32 %_3.i.i4 to i64
  %_0.i1.i5 = shl i64 %_0.i3, %3
  %_0.i = sub i32 0, %shl
  %_3.i.i7 = and i32 %_0.i, 63
  %4 = zext nneg i32 %_3.i.i7 to i64
  %_0.i1.i8 = lshr i64 %_0.i3, %4
  %_2.i9 = lshr i128 %self, 64
  %_0.i10 = trunc i128 %_2.i9 to i64
  %_0.i1.i12 = shl i64 %_0.i10, %3
  %_0.i13 = or i64 %_0.i1.i12, %_0.i1.i8
  %_0.i.i = zext i64 %_0.i1.i5 to i128
  %_2.i.i = zext i64 %_0.i13 to i128
  %_0.i1.i14 = shl nuw i128 %_2.i.i, 64
  %_0.i15 = or disjoint i128 %_0.i1.i14, %_0.i.i
  br label %bb18

bb18:                                             ; preds = %bb7, %bb1, %bb5
  %_0.sroa.0.0 = phi i128 [ %_0.i15, %bb7 ], [ %_0.i2, %bb1 ], [ %self, %bb5 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int5shift4Ashr4ashr17h4645cba2c472bb3aE(i64 noundef %self, i32 noundef %shr) unnamed_addr #49 {
start:
  %_4 = and i32 %shr, 32
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb7, label %bb1

bb7:                                              ; preds = %start
  %1 = icmp eq i32 %shr, 0
  br i1 %1, label %bb20, label %bb9

bb1:                                              ; preds = %start
  %_2.i = lshr i64 %self, 32
  %_0.i1 = trunc i64 %_2.i to i32
  %_3.i.i = and i32 %shr, 31
  %_0.i1.i = ashr i32 %_0.i1, %_3.i.i
  %_0.i.i = zext i32 %_0.i1.i to i64
  %2 = ashr i64 %self, 31
  %_0.i1.i5 = and i64 %2, -4294967296
  %_0.i6 = or disjoint i64 %_0.i1.i5, %_0.i.i
  br label %bb20

bb9:                                              ; preds = %bb7
  %_0.i7 = trunc i64 %self to i32
  %_3.i.i8 = and i32 %shr, 31
  %_0.i1.i9 = lshr i32 %_0.i7, %_3.i.i8
  %_2.i10 = lshr i64 %self, 32
  %_0.i11 = trunc i64 %_2.i10 to i32
  %_0.i = sub i32 0, %shr
  %_3.i.i12 = and i32 %_0.i, 31
  %_0.i1.i13 = shl i32 %_0.i11, %_3.i.i12
  %_0.i14 = or i32 %_0.i1.i13, %_0.i1.i9
  %_0.i1.i18 = ashr i32 %_0.i11, %_3.i.i8
  %_0.i.i19 = zext i32 %_0.i14 to i64
  %_2.i.i20 = sext i32 %_0.i1.i18 to i64
  %_0.i1.i21 = shl nsw i64 %_2.i.i20, 32
  %_0.i22 = or disjoint i64 %_0.i1.i21, %_0.i.i19
  br label %bb20

bb20:                                             ; preds = %bb9, %bb1, %bb7
  %_0.sroa.0.0 = phi i64 [ %_0.i22, %bb9 ], [ %_0.i6, %bb1 ], [ %self, %bb7 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int5shift4Ashr4ashr17hbc959b608c43e17fE(i32 noundef %self, i32 noundef %shr) unnamed_addr #49 {
start:
  %_4 = and i32 %shr, 16
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb7, label %bb1

bb7:                                              ; preds = %start
  %1 = icmp eq i32 %shr, 0
  br i1 %1, label %bb20, label %bb9

bb1:                                              ; preds = %start
  %_2.i = lshr i32 %self, 16
  %_0.i1 = trunc i32 %_2.i to i16
  %2 = trunc i32 %shr to i16
  %3 = and i16 %2, 15
  %_0.i1.i = ashr i16 %_0.i1, %3
  %_0.i.i = zext i16 %_0.i1.i to i32
  %4 = ashr i32 %self, 15
  %_0.i1.i5 = and i32 %4, -65536
  %_0.i6 = or disjoint i32 %_0.i1.i5, %_0.i.i
  br label %bb20

bb9:                                              ; preds = %bb7
  %_0.i7 = trunc i32 %self to i16
  %5 = trunc i32 %shr to i16
  %6 = and i16 %5, 15
  %_0.i1.i8 = lshr i16 %_0.i7, %6
  %_2.i9 = lshr i32 %self, 16
  %_0.i10 = trunc i32 %_2.i9 to i16
  %7 = sub i16 0, %5
  %8 = and i16 %7, 15
  %_0.i1.i11 = shl i16 %_0.i10, %8
  %_0.i12 = or i16 %_0.i1.i11, %_0.i1.i8
  %_0.i1.i15 = ashr i16 %_0.i10, %6
  %_0.i.i16 = zext i16 %_0.i12 to i32
  %_2.i.i17 = sext i16 %_0.i1.i15 to i32
  %_0.i1.i18 = shl nsw i32 %_2.i.i17, 16
  %_0.i19 = or disjoint i32 %_0.i1.i18, %_0.i.i16
  br label %bb20

bb20:                                             ; preds = %bb9, %bb1, %bb7
  %_0.sroa.0.0 = phi i32 [ %_0.i19, %bb9 ], [ %_0.i6, %bb1 ], [ %self, %bb7 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int5shift4Ashr4ashr17hbecf543658706466E(i128 noundef %self, i32 noundef %shr) unnamed_addr #49 {
start:
  %_4 = and i32 %shr, 64
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb7, label %bb1

bb7:                                              ; preds = %start
  %1 = icmp eq i32 %shr, 0
  br i1 %1, label %bb20, label %bb9

bb1:                                              ; preds = %start
  %_2.i = lshr i128 %self, 64
  %_0.i1 = trunc i128 %_2.i to i64
  %_3.i.i = and i32 %shr, 63
  %2 = zext nneg i32 %_3.i.i to i64
  %_0.i1.i = ashr i64 %_0.i1, %2
  %_0.i.i = zext i64 %_0.i1.i to i128
  %3 = ashr i128 %self, 63
  %_0.i1.i5 = and i128 %3, -18446744073709551616
  %_0.i6 = or disjoint i128 %_0.i1.i5, %_0.i.i
  br label %bb20

bb9:                                              ; preds = %bb7
  %_0.i7 = trunc i128 %self to i64
  %_3.i.i8 = and i32 %shr, 63
  %4 = zext nneg i32 %_3.i.i8 to i64
  %_0.i1.i9 = lshr i64 %_0.i7, %4
  %_2.i10 = lshr i128 %self, 64
  %_0.i11 = trunc i128 %_2.i10 to i64
  %_0.i = sub i32 0, %shr
  %_3.i.i12 = and i32 %_0.i, 63
  %5 = zext nneg i32 %_3.i.i12 to i64
  %_0.i1.i13 = shl i64 %_0.i11, %5
  %_0.i14 = or i64 %_0.i1.i13, %_0.i1.i9
  %_0.i1.i18 = ashr i64 %_0.i11, %4
  %_0.i.i19 = zext i64 %_0.i14 to i128
  %_2.i.i20 = sext i64 %_0.i1.i18 to i128
  %_0.i1.i21 = shl nsw i128 %_2.i.i20, 64
  %_0.i22 = or disjoint i128 %_0.i1.i21, %_0.i.i19
  br label %bb20

bb20:                                             ; preds = %bb9, %bb1, %bb7
  %_0.sroa.0.0 = phi i128 [ %_0.i22, %bb9 ], [ %_0.i6, %bb1 ], [ %self, %bb7 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int5shift4Lshr4lshr17h4a2288591974505aE(i64 noundef %self, i32 noundef %shr) unnamed_addr #49 {
start:
  %_4 = and i32 %shr, 32
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb5, label %bb1

bb5:                                              ; preds = %start
  %1 = icmp eq i32 %shr, 0
  br i1 %1, label %bb18, label %bb7

bb1:                                              ; preds = %start
  %_2.i = lshr i64 %self, 32
  %_0.i1 = trunc i64 %_2.i to i32
  %_3.i.i = and i32 %shr, 31
  %_0.i1.i = lshr i32 %_0.i1, %_3.i.i
  %_0.i2 = zext i32 %_0.i1.i to i64
  br label %bb18

bb7:                                              ; preds = %bb5
  %_0.i3 = trunc i64 %self to i32
  %_3.i.i4 = and i32 %shr, 31
  %_0.i1.i5 = lshr i32 %_0.i3, %_3.i.i4
  %_2.i6 = lshr i64 %self, 32
  %_0.i7 = trunc i64 %_2.i6 to i32
  %_0.i = sub i32 0, %shr
  %_3.i.i8 = and i32 %_0.i, 31
  %_0.i1.i9 = shl i32 %_0.i7, %_3.i.i8
  %_0.i10 = or i32 %_0.i1.i9, %_0.i1.i5
  %_0.i1.i14 = lshr i32 %_0.i7, %_3.i.i4
  %_0.i.i = zext i32 %_0.i10 to i64
  %_2.i.i = zext i32 %_0.i1.i14 to i64
  %_0.i1.i15 = shl nuw i64 %_2.i.i, 32
  %_0.i16 = or disjoint i64 %_0.i1.i15, %_0.i.i
  br label %bb18

bb18:                                             ; preds = %bb7, %bb1, %bb5
  %_0.sroa.0.0 = phi i64 [ %_0.i16, %bb7 ], [ %_0.i2, %bb1 ], [ %self, %bb5 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int5shift4Lshr4lshr17h84bd38add4023e6eE(i32 noundef %self, i32 noundef %shr) unnamed_addr #49 {
start:
  %_4 = and i32 %shr, 16
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb5, label %bb1

bb5:                                              ; preds = %start
  %1 = icmp eq i32 %shr, 0
  br i1 %1, label %bb18, label %bb7

bb1:                                              ; preds = %start
  %_2.i = lshr i32 %self, 16
  %_0.i1 = trunc i32 %_2.i to i16
  %2 = trunc i32 %shr to i16
  %3 = and i16 %2, 15
  %_0.i1.i = lshr i16 %_0.i1, %3
  %_0.i2 = zext i16 %_0.i1.i to i32
  br label %bb18

bb7:                                              ; preds = %bb5
  %_0.i3 = trunc i32 %self to i16
  %4 = trunc i32 %shr to i16
  %5 = and i16 %4, 15
  %_0.i1.i4 = lshr i16 %_0.i3, %5
  %_2.i5 = lshr i32 %self, 16
  %_0.i6 = trunc i32 %_2.i5 to i16
  %6 = sub i16 0, %4
  %7 = and i16 %6, 15
  %_0.i1.i7 = shl i16 %_0.i6, %7
  %_0.i8 = or i16 %_0.i1.i7, %_0.i1.i4
  %_0.i1.i11 = lshr i16 %_0.i6, %5
  %_0.i.i = zext i16 %_0.i8 to i32
  %_2.i.i = zext i16 %_0.i1.i11 to i32
  %_0.i1.i12 = shl nuw i32 %_2.i.i, 16
  %_0.i13 = or disjoint i32 %_0.i1.i12, %_0.i.i
  br label %bb18

bb18:                                             ; preds = %bb7, %bb1, %bb5
  %_0.sroa.0.0 = phi i32 [ %_0.i13, %bb7 ], [ %_0.i2, %bb1 ], [ %self, %bb5 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int5shift4Lshr4lshr17ha13838685c04c71bE(i128 noundef %self, i32 noundef %shr) unnamed_addr #49 {
start:
  %_4 = and i32 %shr, 64
  %0 = icmp eq i32 %_4, 0
  br i1 %0, label %bb5, label %bb1

bb5:                                              ; preds = %start
  %1 = icmp eq i32 %shr, 0
  br i1 %1, label %bb18, label %bb7

bb1:                                              ; preds = %start
  %_2.i = lshr i128 %self, 64
  %_0.i1 = trunc i128 %_2.i to i64
  %_3.i.i = and i32 %shr, 63
  %2 = zext nneg i32 %_3.i.i to i64
  %_0.i1.i = lshr i64 %_0.i1, %2
  %_0.i2 = zext i64 %_0.i1.i to i128
  br label %bb18

bb7:                                              ; preds = %bb5
  %_0.i3 = trunc i128 %self to i64
  %_3.i.i4 = and i32 %shr, 63
  %3 = zext nneg i32 %_3.i.i4 to i64
  %_0.i1.i5 = lshr i64 %_0.i3, %3
  %_2.i6 = lshr i128 %self, 64
  %_0.i7 = trunc i128 %_2.i6 to i64
  %_0.i = sub i32 0, %shr
  %_3.i.i8 = and i32 %_0.i, 63
  %4 = zext nneg i32 %_3.i.i8 to i64
  %_0.i1.i9 = shl i64 %_0.i7, %4
  %_0.i10 = or i64 %_0.i1.i9, %_0.i1.i5
  %_0.i1.i14 = lshr i64 %_0.i7, %3
  %_0.i.i = zext i64 %_0.i10 to i128
  %_2.i.i = zext i64 %_0.i1.i14 to i128
  %_0.i1.i15 = shl nuw i128 %_2.i.i, 64
  %_0.i16 = or disjoint i128 %_0.i1.i15, %_0.i.i
  br label %bb18

bb18:                                             ; preds = %bb7, %bb1, %bb5
  %_0.sroa.0.0 = phi i128 [ %_0.i16, %bb7 ], [ %_0.i2, %bb1 ], [ %self, %bb5 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float3add8__addsf317h24db96071f24dda2E(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0.i.i.i.i = bitcast float %a to i32
  %_0.i.i.i47.i = bitcast float %b to i32
  %0 = tail call float @llvm.fabs.f32(float %a)
  %_0.i48.i = bitcast float %0 to i32
  %1 = tail call float @llvm.fabs.f32(float %b)
  %_0.i49.i = bitcast float %1 to i32
  %2 = add i32 %_0.i48.i, -2139095040
  %_0.i30.i = icmp ult i32 %2, -2139095039
  %3 = add i32 %_0.i49.i, -2139095040
  %_0.i.i = icmp ult i32 %3, -2139095039
  %or.cond.i = or i1 %_0.i30.i, %_0.i.i
  br i1 %or.cond.i, label %bb18.i, label %bb55.i

bb55.i:                                           ; preds = %bb50.i, %start
  %_0.i33.i = icmp ugt i32 %_0.i49.i, %_0.i48.i
  %spec.select.i = select i1 %_0.i33.i, i32 %_0.i.i.i.i, i32 %_0.i.i.i47.i
  %spec.select27.i = select i1 %_0.i33.i, i32 %_0.i.i.i47.i, i32 %_0.i.i.i.i
  %_0.i52.i = lshr i32 %spec.select27.i, 23
  %_0.i53.i = and i32 %_0.i52.i, 255
  %_0.i54.i = lshr i32 %spec.select.i, 23
  %_0.i55.i = and i32 %_0.i54.i, 255
  %_0.i56.i = and i32 %spec.select27.i, 8388607
  %_0.i57.i = and i32 %spec.select.i, 8388607
  %4 = icmp eq i32 %_0.i53.i, 0
  br i1 %4, label %bb68.i, label %bb71.i

bb18.i:                                           ; preds = %start
  %_0.i39.i = icmp ugt i32 %_0.i48.i, 2139095040
  br i1 %_0.i39.i, label %bb20.i, label %bb23.i

bb23.i:                                           ; preds = %bb18.i
  %_0.i36.i = icmp ugt i32 %_0.i49.i, 2139095040
  br i1 %_0.i36.i, label %bb25.i, label %bb28.i

bb20.i:                                           ; preds = %bb18.i
  %_0.i58.i = or i32 %_0.i48.i, 4194304
  %_0.i.i.i59.i = bitcast i32 %_0.i58.i to float
  br label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

bb28.i:                                           ; preds = %bb23.i
  %_0.i62.i = icmp eq i32 %_0.i48.i, 2139095040
  br i1 %_0.i62.i, label %bb30.i, label %bb37.i

bb25.i:                                           ; preds = %bb23.i
  %_0.i63.i = or i32 %_0.i49.i, 4194304
  %_0.i.i.i64.i = bitcast i32 %_0.i63.i to float
  br label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

bb37.i:                                           ; preds = %bb28.i
  %_0.i67.i = icmp eq i32 %_0.i49.i, 2139095040
  br i1 %_0.i67.i, label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit, label %bb40.i

bb30.i:                                           ; preds = %bb28.i
  %_0.i70.i = xor i32 %_0.i.i.i47.i, %_0.i.i.i.i
  %_0.i73.i = icmp eq i32 %_0.i70.i, -2147483648
  %spec.select194.i = select i1 %_0.i73.i, float 0x7FF8000000000000, float %a
  br label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

bb40.i:                                           ; preds = %bb37.i
  %_0.i76.i = icmp eq i32 %_0.i48.i, 0
  %_0.i82.i = icmp eq i32 %_0.i49.i, 0
  br i1 %_0.i76.i, label %bb42.i, label %bb50.i

bb50.i:                                           ; preds = %bb40.i
  br i1 %_0.i82.i, label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit, label %bb55.i

bb42.i:                                           ; preds = %bb40.i
  br i1 %_0.i82.i, label %bb44.i, label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

bb68.i:                                           ; preds = %bb55.i
  %5 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i56.i, i1 false), !range !1563
  %_0.i1.i.i = add nuw nsw i32 %5, 24
  %_0.i.i83.i = sub nsw i32 9, %5
  %6 = and i32 %_0.i1.i.i, 31
  %_7.i.i = shl i32 %_0.i56.i, %6
  br label %bb71.i

bb71.i:                                           ; preds = %bb68.i, %bb55.i
  %a_significand.sroa.0.0.i = phi i32 [ %_7.i.i, %bb68.i ], [ %_0.i56.i, %bb55.i ]
  %a_exponent.sroa.0.0.i = phi i32 [ %_0.i.i83.i, %bb68.i ], [ %_0.i53.i, %bb55.i ]
  %7 = icmp eq i32 %_0.i55.i, 0
  br i1 %7, label %bb72.i, label %bb75.i

bb72.i:                                           ; preds = %bb71.i
  %8 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i57.i, i1 false), !range !1563
  %_0.i1.i84.i = add nuw nsw i32 %8, 24
  %_0.i.i85.i = sub nsw i32 9, %8
  %9 = and i32 %_0.i1.i84.i, 31
  %_7.i86.i = shl i32 %_0.i57.i, %9
  br label %bb75.i

bb75.i:                                           ; preds = %bb72.i, %bb71.i
  %b_significand.sroa.0.0.i = phi i32 [ %_7.i86.i, %bb72.i ], [ %_0.i57.i, %bb71.i ]
  %b_exponent.sroa.0.0.i = phi i32 [ %_0.i.i85.i, %bb72.i ], [ %_0.i55.i, %bb71.i ]
  %_0.i87.i = and i32 %spec.select27.i, -2147483648
  %_0.i88.i = xor i32 %_0.i.i.i47.i, %_0.i.i.i.i
  %_0.i92.not.i = icmp sgt i32 %_0.i88.i, -1
  %_0.i93.i = shl i32 %a_significand.sroa.0.0.i, 3
  %_0.i94.i = or i32 %_0.i93.i, 67108864
  %_0.i95.i = shl i32 %b_significand.sroa.0.0.i, 3
  %_0.i96.i = or i32 %_0.i95.i, 67108864
  %_0.i46.i = sub nsw i32 %a_exponent.sroa.0.0.i, %b_exponent.sroa.0.0.i
  %_0.i99.not.i = icmp eq i32 %a_exponent.sroa.0.0.i, %b_exponent.sroa.0.0.i
  br i1 %_0.i99.not.i, label %bb101.i, label %bb87.i

bb87.i:                                           ; preds = %bb75.i
  %_0.i45.i = icmp ult i32 %_0.i46.i, 32
  br i1 %_0.i45.i, label %bb89.i, label %bb101.i

bb101.i:                                          ; preds = %bb89.i, %bb87.i, %bb75.i
  %b_significand.sroa.0.1.i = phi i32 [ %_0.i107.i, %bb89.i ], [ 1, %bb87.i ], [ %_0.i96.i, %bb75.i ]
  br i1 %_0.i92.not.i, label %bb116.i, label %bb102.i

bb89.i:                                           ; preds = %bb87.i
  %_0.i.i100.i = sub nsw i32 0, %_0.i46.i
  %10 = and i32 %_0.i.i100.i, 31
  %_0.i101.i = shl i32 %_0.i96.i, %10
  %_0.i104.i = icmp ne i32 %_0.i101.i, 0
  %_0.i105.i = zext i1 %_0.i104.i to i32
  %_0.i106.i = lshr i32 %_0.i96.i, %_0.i46.i
  %_0.i107.i = or i32 %_0.i106.i, %_0.i105.i
  br label %bb101.i

bb116.i:                                          ; preds = %bb101.i
  %_3.0.i108.i = add i32 %b_significand.sroa.0.1.i, %_0.i94.i
  %_0.i109.i = and i32 %_3.0.i108.i, 134217728
  %_0.i112.not.i = icmp eq i32 %_0.i109.i, 0
  br i1 %_0.i112.not.i, label %bb129.i, label %bb121.i

bb102.i:                                          ; preds = %bb101.i
  %_0.i.i113.i = sub i32 %_0.i94.i, %b_significand.sroa.0.1.i
  %_0.i116.i = icmp eq i32 %_0.i.i113.i, 0
  br i1 %_0.i116.i, label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit, label %bb106.i

bb121.i:                                          ; preds = %bb116.i
  %_0.i117.i = and i32 %b_significand.sroa.0.1.i, 1
  %_0.i122.i = lshr i32 %_3.0.i108.i, 1
  %_0.i123.i = or i32 %_0.i122.i, %_0.i117.i
  %11 = add nsw i32 %a_exponent.sroa.0.0.i, 1
  br label %bb129.i

bb129.i:                                          ; preds = %bb106.i, %bb121.i, %bb116.i
  %a_significand.sroa.0.1.i = phi i32 [ %_0.i123.i, %bb121.i ], [ %_3.0.i108.i, %bb116.i ], [ %_0.i.i113.i, %bb106.i ]
  %a_exponent.sroa.0.1.i = phi i32 [ %11, %bb121.i ], [ %a_exponent.sroa.0.0.i, %bb116.i ], [ %a_exponent.sroa.0.0.i, %bb106.i ]
  %_186.i = icmp sgt i32 %a_exponent.sroa.0.1.i, 254
  br i1 %_186.i, label %bb130.i, label %bb133.i

bb106.i:                                          ; preds = %bb102.i
  %_0.i42.i = icmp ult i32 %_0.i.i113.i, 67108864
  br i1 %_0.i42.i, label %bb129.thread.i, label %bb129.i

bb129.thread.i:                                   ; preds = %bb106.i
  %12 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i.i113.i, i1 true), !range !1563
  %shift.i = add nsw i32 %12, -5
  %13 = shl i32 %_0.i.i113.i, %shift.i
  %14 = sub nsw i32 %a_exponent.sroa.0.0.i, %shift.i
  br label %bb133.i

bb133.i:                                          ; preds = %bb129.thread.i, %bb129.i
  %a_exponent.sroa.0.1192.i = phi i32 [ %14, %bb129.thread.i ], [ %a_exponent.sroa.0.1.i, %bb129.i ]
  %a_significand.sroa.0.1191.i = phi i32 [ %13, %bb129.thread.i ], [ %a_significand.sroa.0.1.i, %bb129.i ]
  %_191.i = icmp slt i32 %a_exponent.sroa.0.1192.i, 1
  br i1 %_191.i, label %bb134.i, label %bb145.i

bb130.i:                                          ; preds = %bb129.i
  %_0.i124.i = or disjoint i32 %_0.i87.i, 2139095040
  %_0.i.i.i125.i = bitcast i32 %_0.i124.i to float
  br label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

bb134.i:                                          ; preds = %bb133.i
  %_194.i = sub nsw i32 1, %a_exponent.sroa.0.1192.i
  %_0.i.i126.i = add nsw i32 %a_exponent.sroa.0.1192.i, 31
  %15 = and i32 %_0.i.i126.i, 31
  %_0.i127.i = shl i32 %a_significand.sroa.0.1191.i, %15
  %_0.i130.i = icmp ne i32 %_0.i127.i, 0
  %_0.i131.i = zext i1 %_0.i130.i to i32
  %16 = and i32 %_194.i, 31
  %_0.i132.i = lshr i32 %a_significand.sroa.0.1191.i, %16
  %_0.i133.i = or i32 %_0.i132.i, %_0.i131.i
  br label %bb145.i

bb145.i:                                          ; preds = %bb134.i, %bb133.i
  %a_significand.sroa.0.2.i = phi i32 [ %_0.i133.i, %bb134.i ], [ %a_significand.sroa.0.1191.i, %bb133.i ]
  %a_exponent.sroa.0.2.i = phi i32 [ 0, %bb134.i ], [ %a_exponent.sroa.0.1192.i, %bb133.i ]
  %round_guard_sticky.i = and i32 %a_significand.sroa.0.2.i, 7
  %_0.i134.i = lshr i32 %a_significand.sroa.0.2.i, 3
  %_0.i135.i = and i32 %_0.i134.i, 8388607
  %_0.i136.i = shl nuw nsw i32 %a_exponent.sroa.0.2.i, 23
  %17 = or disjoint i32 %_0.i135.i, %_0.i136.i
  %18 = or disjoint i32 %17, %_0.i87.i
  %_223.i = icmp ugt i32 %round_guard_sticky.i, 4
  br i1 %_223.i, label %bb155.thread.i, label %bb155.i

bb155.i:                                          ; preds = %bb145.i
  %19 = icmp eq i32 %round_guard_sticky.i, 4
  br i1 %19, label %bb156.i, label %bb159.i

bb155.thread.i:                                   ; preds = %bb145.i
  %_3.0.i137.i = add i32 %18, 1
  br label %bb159.i

bb156.i:                                          ; preds = %bb155.i
  %_0.i138.i = and i32 %_0.i134.i, 1
  %_3.0.i139.i = add i32 %18, %_0.i138.i
  br label %bb159.i

bb159.i:                                          ; preds = %bb156.i, %bb155.thread.i, %bb155.i
  %result.sroa.0.1.i = phi i32 [ %_3.0.i139.i, %bb156.i ], [ %18, %bb155.i ], [ %_3.0.i137.i, %bb155.thread.i ]
  %_0.i.i.i140.i = bitcast i32 %result.sroa.0.1.i to float
  br label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

bb44.i:                                           ; preds = %bb42.i
  %_0.i143.i = and i32 %_0.i.i.i47.i, %_0.i.i.i.i
  %_0.i.i.i144.i = bitcast i32 %_0.i143.i to float
  br label %_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit

_ZN17compiler_builtins5float3add3add17h5c23b0e356b1477cE.exit: ; preds = %bb44.i, %bb159.i, %bb130.i, %bb102.i, %bb42.i, %bb50.i, %bb30.i, %bb37.i, %bb25.i, %bb20.i
  %_0.sroa.0.0.i = phi float [ %_0.i.i.i140.i, %bb159.i ], [ %_0.i.i.i59.i, %bb20.i ], [ %_0.i.i.i64.i, %bb25.i ], [ %_0.i.i.i144.i, %bb44.i ], [ %b, %bb37.i ], [ %a, %bb50.i ], [ %_0.i.i.i125.i, %bb130.i ], [ 0.000000e+00, %bb102.i ], [ %b, %bb42.i ], [ %spec.select194.i, %bb30.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__addsf3(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float3add8__addsf317h24db96071f24dda2E(float noundef %a, float noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float3add8__adddf317h6c025947bf9d36b5E(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0.i.i.i.i = bitcast double %a to i64
  %_0.i.i.i47.i = bitcast double %b to i64
  %0 = tail call double @llvm.fabs.f64(double %a)
  %_0.i48.i = bitcast double %0 to i64
  %1 = tail call double @llvm.fabs.f64(double %b)
  %_0.i49.i = bitcast double %1 to i64
  %2 = add i64 %_0.i48.i, -9218868437227405312
  %_0.i30.i = icmp ult i64 %2, -9218868437227405311
  %3 = add i64 %_0.i49.i, -9218868437227405312
  %_0.i.i = icmp ult i64 %3, -9218868437227405311
  %or.cond.i = or i1 %_0.i30.i, %_0.i.i
  br i1 %or.cond.i, label %bb18.i, label %bb55.i

bb55.i:                                           ; preds = %bb50.i, %start
  %_0.i33.i = icmp ugt i64 %_0.i49.i, %_0.i48.i
  %spec.select.i = select i1 %_0.i33.i, i64 %_0.i.i.i.i, i64 %_0.i.i.i47.i
  %spec.select27.i = select i1 %_0.i33.i, i64 %_0.i.i.i47.i, i64 %_0.i.i.i.i
  %_0.i52.i = lshr i64 %spec.select27.i, 52
  %4 = trunc i64 %_0.i52.i to i32
  %_0.i54.i = and i32 %4, 2047
  %_0.i55.i = lshr i64 %spec.select.i, 52
  %5 = trunc i64 %_0.i55.i to i32
  %_0.i57.i = and i32 %5, 2047
  %_0.i58.i = and i64 %spec.select27.i, 4503599627370495
  %_0.i59.i = and i64 %spec.select.i, 4503599627370495
  %6 = icmp eq i32 %_0.i54.i, 0
  br i1 %6, label %bb68.i, label %bb71.i

bb18.i:                                           ; preds = %start
  %_0.i39.i = icmp ugt i64 %_0.i48.i, 9218868437227405312
  br i1 %_0.i39.i, label %bb20.i, label %bb23.i

bb23.i:                                           ; preds = %bb18.i
  %_0.i36.i = icmp ugt i64 %_0.i49.i, 9218868437227405312
  br i1 %_0.i36.i, label %bb25.i, label %bb28.i

bb20.i:                                           ; preds = %bb18.i
  %_0.i60.i = or i64 %_0.i48.i, 2251799813685248
  %_0.i.i.i61.i = bitcast i64 %_0.i60.i to double
  br label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

bb28.i:                                           ; preds = %bb23.i
  %_0.i64.i = icmp eq i64 %_0.i48.i, 9218868437227405312
  br i1 %_0.i64.i, label %bb30.i, label %bb37.i

bb25.i:                                           ; preds = %bb23.i
  %_0.i65.i = or i64 %_0.i49.i, 2251799813685248
  %_0.i.i.i66.i = bitcast i64 %_0.i65.i to double
  br label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

bb37.i:                                           ; preds = %bb28.i
  %_0.i69.i = icmp eq i64 %_0.i49.i, 9218868437227405312
  br i1 %_0.i69.i, label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit, label %bb40.i

bb30.i:                                           ; preds = %bb28.i
  %_0.i72.i = xor i64 %_0.i.i.i47.i, %_0.i.i.i.i
  %_0.i75.i = icmp eq i64 %_0.i72.i, -9223372036854775808
  %spec.select203.i = select i1 %_0.i75.i, double 0x7FF8000000000000, double %a
  br label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

bb40.i:                                           ; preds = %bb37.i
  %_0.i78.i = icmp eq i64 %_0.i48.i, 0
  %_0.i84.i = icmp eq i64 %_0.i49.i, 0
  br i1 %_0.i78.i, label %bb42.i, label %bb50.i

bb50.i:                                           ; preds = %bb40.i
  br i1 %_0.i84.i, label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit, label %bb55.i

bb42.i:                                           ; preds = %bb40.i
  br i1 %_0.i84.i, label %bb44.i, label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

bb68.i:                                           ; preds = %bb55.i
  %7 = tail call i64 @llvm.ctlz.i64(i64 %_0.i58.i, i1 false), !range !144
  %8 = trunc i64 %7 to i32
  %_0.i1.i.i = add nuw nsw i64 %7, 53
  %_0.i.i85.i = sub nsw i32 12, %8
  %9 = and i64 %_0.i1.i.i, 63
  %_7.i.i = shl i64 %_0.i58.i, %9
  br label %bb71.i

bb71.i:                                           ; preds = %bb68.i, %bb55.i
  %a_significand.sroa.0.0.i = phi i64 [ %_7.i.i, %bb68.i ], [ %_0.i58.i, %bb55.i ]
  %a_exponent.sroa.0.0.i = phi i32 [ %_0.i.i85.i, %bb68.i ], [ %_0.i54.i, %bb55.i ]
  %10 = icmp eq i32 %_0.i57.i, 0
  br i1 %10, label %bb72.i, label %bb75.i

bb72.i:                                           ; preds = %bb71.i
  %11 = tail call i64 @llvm.ctlz.i64(i64 %_0.i59.i, i1 false), !range !144
  %12 = trunc i64 %11 to i32
  %_0.i1.i86.i = add nuw nsw i64 %11, 53
  %_0.i.i87.i = sub nsw i32 12, %12
  %13 = and i64 %_0.i1.i86.i, 63
  %_7.i88.i = shl i64 %_0.i59.i, %13
  br label %bb75.i

bb75.i:                                           ; preds = %bb72.i, %bb71.i
  %b_significand.sroa.0.0.i = phi i64 [ %_7.i88.i, %bb72.i ], [ %_0.i59.i, %bb71.i ]
  %b_exponent.sroa.0.0.i = phi i32 [ %_0.i.i87.i, %bb72.i ], [ %_0.i57.i, %bb71.i ]
  %_0.i89.i = and i64 %spec.select27.i, -9223372036854775808
  %_0.i90.i = xor i64 %_0.i.i.i47.i, %_0.i.i.i.i
  %_0.i94.not.i = icmp sgt i64 %_0.i90.i, -1
  %_0.i95.i = shl i64 %a_significand.sroa.0.0.i, 3
  %_0.i96.i = or i64 %_0.i95.i, 36028797018963968
  %_0.i97.i = shl i64 %b_significand.sroa.0.0.i, 3
  %_0.i98.i = or i64 %_0.i97.i, 36028797018963968
  %_0.i46.i = sub nsw i32 %a_exponent.sroa.0.0.i, %b_exponent.sroa.0.0.i
  %_0.i102.not.i = icmp eq i32 %a_exponent.sroa.0.0.i, %b_exponent.sroa.0.0.i
  br i1 %_0.i102.not.i, label %bb101.i, label %bb87.i

bb87.i:                                           ; preds = %bb75.i
  %_0.i45.i = icmp ult i32 %_0.i46.i, 64
  br i1 %_0.i45.i, label %bb89.i, label %bb101.i

bb101.i:                                          ; preds = %bb89.i, %bb87.i, %bb75.i
  %b_significand.sroa.0.1.i = phi i64 [ %_0.i112.i, %bb89.i ], [ 1, %bb87.i ], [ %_0.i98.i, %bb75.i ]
  br i1 %_0.i94.not.i, label %bb116.i, label %bb102.i

bb89.i:                                           ; preds = %bb87.i
  %narrow.i = sub nsw i32 0, %_0.i46.i
  %14 = and i32 %narrow.i, 63
  %15 = zext nneg i32 %14 to i64
  %_0.i105.i = shl i64 %_0.i98.i, %15
  %_0.i108.i = icmp ne i64 %_0.i105.i, 0
  %_0.i109.i = zext i1 %_0.i108.i to i64
  %16 = zext nneg i32 %_0.i46.i to i64
  %_0.i111.i = lshr i64 %_0.i98.i, %16
  %_0.i112.i = or i64 %_0.i111.i, %_0.i109.i
  br label %bb101.i

bb116.i:                                          ; preds = %bb101.i
  %_3.0.i113.i = add i64 %b_significand.sroa.0.1.i, %_0.i96.i
  %_0.i114.i = and i64 %_3.0.i113.i, 72057594037927936
  %_0.i117.not.i = icmp eq i64 %_0.i114.i, 0
  br i1 %_0.i117.not.i, label %bb129.i, label %bb121.i

bb102.i:                                          ; preds = %bb101.i
  %_0.i.i118.i = sub i64 %_0.i96.i, %b_significand.sroa.0.1.i
  %_0.i121.i = icmp eq i64 %_0.i.i118.i, 0
  br i1 %_0.i121.i, label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit, label %bb106.i

bb121.i:                                          ; preds = %bb116.i
  %_0.i122.i = and i64 %b_significand.sroa.0.1.i, 1
  %_0.i127.i = lshr i64 %_3.0.i113.i, 1
  %_0.i128.i = or i64 %_0.i127.i, %_0.i122.i
  %17 = add nsw i32 %a_exponent.sroa.0.0.i, 1
  br label %bb129.i

bb129.i:                                          ; preds = %bb106.i, %bb121.i, %bb116.i
  %a_significand.sroa.0.1.i = phi i64 [ %_0.i128.i, %bb121.i ], [ %_3.0.i113.i, %bb116.i ], [ %_0.i.i118.i, %bb106.i ]
  %a_exponent.sroa.0.1.i = phi i32 [ %17, %bb121.i ], [ %a_exponent.sroa.0.0.i, %bb116.i ], [ %a_exponent.sroa.0.0.i, %bb106.i ]
  %_186.i = icmp sgt i32 %a_exponent.sroa.0.1.i, 2046
  br i1 %_186.i, label %bb130.i, label %bb133.i

bb106.i:                                          ; preds = %bb102.i
  %_0.i42.i = icmp ult i64 %_0.i.i118.i, 36028797018963968
  br i1 %_0.i42.i, label %bb129.thread.i, label %bb129.i

bb129.thread.i:                                   ; preds = %bb106.i
  %18 = tail call i64 @llvm.ctlz.i64(i64 %_0.i.i118.i, i1 true), !range !144
  %19 = trunc i64 %18 to i32
  %shift.i = add nsw i32 %19, -8
  %20 = zext nneg i32 %shift.i to i64
  %21 = shl i64 %_0.i.i118.i, %20
  %22 = sub nsw i32 %a_exponent.sroa.0.0.i, %shift.i
  br label %bb133.i

bb133.i:                                          ; preds = %bb129.thread.i, %bb129.i
  %a_exponent.sroa.0.1201.i = phi i32 [ %22, %bb129.thread.i ], [ %a_exponent.sroa.0.1.i, %bb129.i ]
  %a_significand.sroa.0.1200.i = phi i64 [ %21, %bb129.thread.i ], [ %a_significand.sroa.0.1.i, %bb129.i ]
  %_191.i = icmp slt i32 %a_exponent.sroa.0.1201.i, 1
  br i1 %_191.i, label %bb134.i, label %bb145.i

bb130.i:                                          ; preds = %bb129.i
  %_0.i129.i = or disjoint i64 %_0.i89.i, 9218868437227405312
  %_0.i.i.i130.i = bitcast i64 %_0.i129.i to double
  br label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

bb134.i:                                          ; preds = %bb133.i
  %_194.i = sub nsw i32 1, %a_exponent.sroa.0.1201.i
  %_0.i.i132.i = add nsw i32 %a_exponent.sroa.0.1201.i, 63
  %23 = and i32 %_0.i.i132.i, 63
  %24 = zext nneg i32 %23 to i64
  %_0.i134.i = shl i64 %a_significand.sroa.0.1200.i, %24
  %_0.i137.i = icmp ne i64 %_0.i134.i, 0
  %_0.i138.i = zext i1 %_0.i137.i to i64
  %25 = and i32 %_194.i, 63
  %26 = zext nneg i32 %25 to i64
  %_0.i139.i = lshr i64 %a_significand.sroa.0.1200.i, %26
  %_0.i140.i = or i64 %_0.i139.i, %_0.i138.i
  br label %bb145.i

bb145.i:                                          ; preds = %bb134.i, %bb133.i
  %a_significand.sroa.0.2.i = phi i64 [ %_0.i140.i, %bb134.i ], [ %a_significand.sroa.0.1200.i, %bb133.i ]
  %a_exponent.sroa.0.2.i = phi i32 [ 0, %bb134.i ], [ %a_exponent.sroa.0.1201.i, %bb133.i ]
  %_0.i141.i = trunc i64 %a_significand.sroa.0.2.i to i32
  %round_guard_sticky.i = and i32 %_0.i141.i, 7
  %_0.i142.i = lshr i64 %a_significand.sroa.0.2.i, 3
  %_0.i143.i = and i64 %_0.i142.i, 4503599627370495
  %_0.i144.i = zext nneg i32 %a_exponent.sroa.0.2.i to i64
  %_0.i145.i = shl nuw nsw i64 %_0.i144.i, 52
  %27 = or disjoint i64 %_0.i145.i, %_0.i143.i
  %28 = or disjoint i64 %27, %_0.i89.i
  %_223.i = icmp ugt i32 %round_guard_sticky.i, 4
  br i1 %_223.i, label %bb155.thread.i, label %bb155.i

bb155.i:                                          ; preds = %bb145.i
  %29 = icmp eq i32 %round_guard_sticky.i, 4
  br i1 %29, label %bb156.i, label %bb159.i

bb155.thread.i:                                   ; preds = %bb145.i
  %_3.0.i146.i = add i64 %28, 1
  br label %bb159.i

bb156.i:                                          ; preds = %bb155.i
  %_0.i147.i = and i64 %_0.i142.i, 1
  %_3.0.i148.i = add i64 %28, %_0.i147.i
  br label %bb159.i

bb159.i:                                          ; preds = %bb156.i, %bb155.thread.i, %bb155.i
  %result.sroa.0.1.i = phi i64 [ %_3.0.i148.i, %bb156.i ], [ %28, %bb155.i ], [ %_3.0.i146.i, %bb155.thread.i ]
  %_0.i.i.i149.i = bitcast i64 %result.sroa.0.1.i to double
  br label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

bb44.i:                                           ; preds = %bb42.i
  %_0.i152.i = and i64 %_0.i.i.i47.i, %_0.i.i.i.i
  %_0.i.i.i153.i = bitcast i64 %_0.i152.i to double
  br label %_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit

_ZN17compiler_builtins5float3add3add17h28ef6d31261afd6fE.exit: ; preds = %bb44.i, %bb159.i, %bb130.i, %bb102.i, %bb42.i, %bb50.i, %bb30.i, %bb37.i, %bb25.i, %bb20.i
  %_0.sroa.0.0.i = phi double [ %_0.i.i.i149.i, %bb159.i ], [ %_0.i.i.i61.i, %bb20.i ], [ %_0.i.i.i66.i, %bb25.i ], [ %_0.i.i.i153.i, %bb44.i ], [ %b, %bb37.i ], [ %a, %bb50.i ], [ %_0.i.i.i130.i, %bb130.i ], [ 0.000000e+00, %bb102.i ], [ %b, %bb42.i ], [ %spec.select203.i, %bb30.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__adddf3(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float3add8__adddf317h6c025947bf9d36b5E(double noundef %a, double noundef %b) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float3cmp7__gesf217h6858b0be00b0a2c3E(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_3 = tail call fastcc noundef i8 @_ZN17compiler_builtins5float3cmp3cmp17h7eab24bd0dd556c9E(float noundef %a, float noundef %b) #61, !range !69
  %_0 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float3cmp6Result9to_ge_abi17h7e458af1797af710E(i8 noundef %_3) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i8 @_ZN17compiler_builtins5float3cmp3cmp17h7eab24bd0dd556c9E(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast float %a to i32
  %_0.i.i.i14 = bitcast float %b to i32
  %0 = tail call float @llvm.fabs.f32(float %a)
  %_0.i15 = bitcast float %0 to i32
  %1 = tail call float @llvm.fabs.f32(float %b)
  %_0.i16 = bitcast float %1 to i32
  %_0.i13 = icmp ugt i32 %_0.i15, 2139095040
  %_0.i10 = icmp ugt i32 %_0.i16, 2139095040
  %or.cond = or i1 %_0.i13, %_0.i10
  br i1 %or.cond, label %bb41, label %bb12

bb12:                                             ; preds = %start
  %_0.i17 = or i32 %_0.i16, %_0.i15
  %_0.i20 = icmp eq i32 %_0.i17, 0
  br i1 %_0.i20, label %bb41, label %bb16

bb16:                                             ; preds = %bb12
  %_0.i23 = and i32 %_0.i.i.i14, %_0.i.i.i
  %_0.i = icmp sgt i32 %_0.i23, -1
  br i1 %_0.i, label %bb21, label %bb30

bb30:                                             ; preds = %bb16
  %_0.i4 = icmp sgt i32 %_0.i.i.i, %_0.i.i.i14
  br i1 %_0.i4, label %bb41, label %bb33

bb21:                                             ; preds = %bb16
  %_0.i7 = icmp slt i32 %_0.i.i.i, %_0.i.i.i14
  br i1 %_0.i7, label %bb41, label %bb24

bb33:                                             ; preds = %bb30
  %_0.i26 = icmp eq i32 %_0.i.i.i, %_0.i.i.i14
  %. = select i1 %_0.i26, i8 1, i8 2
  br label %bb41

bb24:                                             ; preds = %bb21
  %_0.i29 = icmp eq i32 %_0.i.i.i, %_0.i.i.i14
  %.1 = select i1 %_0.i29, i8 1, i8 2
  br label %bb41

bb41:                                             ; preds = %bb24, %bb33, %bb21, %bb30, %bb12, %start
  %_0.sroa.0.1 = phi i8 [ %., %bb33 ], [ 0, %bb30 ], [ %.1, %bb24 ], [ 0, %bb21 ], [ 3, %start ], [ 1, %bb12 ]
  ret i8 %_0.sroa.0.1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN17compiler_builtins5float3cmp6Result9to_ge_abi17h7e458af1797af710E(i8 noundef %0) unnamed_addr #49 {
start:
  %1 = sext i8 %0 to i64
  %switch.gep = getelementptr inbounds [4 x i32], ptr @switch.table._ZN17compiler_builtins5float3cmp6Result9to_ge_abi17h7e458af1797af710E, i64 0, i64 %1
  %switch.load = load i32, ptr %switch.gep, align 4
  ret i32 %switch.load
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__gesf2(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float3cmp7__gesf217h6858b0be00b0a2c3E(float noundef %a, float noundef %b) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float3cmp10__unordsf217ha6a1c1ff2e57586fE(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %0 = tail call float @llvm.fabs.f32(float %a)
  %_0.i5.i = bitcast float %0 to i32
  %_0.i3.i = icmp ugt i32 %_0.i5.i, 2139095040
  %1 = tail call float @llvm.fabs.f32(float %b)
  %_0.i6.i = bitcast float %1 to i32
  %_0.i.i = icmp ugt i32 %_0.i6.i, 2139095040
  %_0.sroa.0.0.off0.i = or i1 %_0.i3.i, %_0.i.i
  %_0 = zext i1 %_0.sroa.0.0.off0.i to i32
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float3cmp7__eqsf217haec6b29a27cfe59aE(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_3 = tail call fastcc noundef i8 @_ZN17compiler_builtins5float3cmp3cmp17h7eab24bd0dd556c9E(float noundef %a, float noundef %b) #61, !range !69
  %_0 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float3cmp6Result9to_le_abi17h50dd75db9e1b952eE(i8 noundef %_3) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN17compiler_builtins5float3cmp6Result9to_le_abi17h50dd75db9e1b952eE(i8 noundef %0) unnamed_addr #49 {
start:
  %1 = sext i8 %0 to i64
  %switch.gep = getelementptr inbounds [4 x i32], ptr @switch.table._ZN17compiler_builtins5float3cmp6Result9to_le_abi17h50dd75db9e1b952eE, i64 0, i64 %1
  %switch.load = load i32, ptr %switch.gep, align 4
  ret i32 %switch.load
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__eqsf2(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float3cmp7__eqsf217haec6b29a27cfe59aE(float noundef %a, float noundef %b) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float3cmp7__gedf217h7de741f5d9ae3997E(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_3 = tail call fastcc noundef i8 @_ZN17compiler_builtins5float3cmp3cmp17h55bd812b3b207136E(double noundef %a, double noundef %b) #61, !range !69
  %_0 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float3cmp6Result9to_ge_abi17h7e458af1797af710E(i8 noundef %_3) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i8 @_ZN17compiler_builtins5float3cmp3cmp17h55bd812b3b207136E(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast double %a to i64
  %_0.i.i.i14 = bitcast double %b to i64
  %0 = tail call double @llvm.fabs.f64(double %a)
  %_0.i15 = bitcast double %0 to i64
  %1 = tail call double @llvm.fabs.f64(double %b)
  %_0.i16 = bitcast double %1 to i64
  %_0.i13 = icmp ugt i64 %_0.i15, 9218868437227405312
  %_0.i10 = icmp ugt i64 %_0.i16, 9218868437227405312
  %or.cond = or i1 %_0.i13, %_0.i10
  br i1 %or.cond, label %bb41, label %bb12

bb12:                                             ; preds = %start
  %_0.i17 = or i64 %_0.i16, %_0.i15
  %_0.i20 = icmp eq i64 %_0.i17, 0
  br i1 %_0.i20, label %bb41, label %bb16

bb16:                                             ; preds = %bb12
  %_0.i23 = and i64 %_0.i.i.i14, %_0.i.i.i
  %_0.i = icmp sgt i64 %_0.i23, -1
  br i1 %_0.i, label %bb21, label %bb30

bb30:                                             ; preds = %bb16
  %_0.i4 = icmp sgt i64 %_0.i.i.i, %_0.i.i.i14
  br i1 %_0.i4, label %bb41, label %bb33

bb21:                                             ; preds = %bb16
  %_0.i7 = icmp slt i64 %_0.i.i.i, %_0.i.i.i14
  br i1 %_0.i7, label %bb41, label %bb24

bb33:                                             ; preds = %bb30
  %_0.i26 = icmp eq i64 %_0.i.i.i, %_0.i.i.i14
  %. = select i1 %_0.i26, i8 1, i8 2
  br label %bb41

bb24:                                             ; preds = %bb21
  %_0.i29 = icmp eq i64 %_0.i.i.i, %_0.i.i.i14
  %.1 = select i1 %_0.i29, i8 1, i8 2
  br label %bb41

bb41:                                             ; preds = %bb24, %bb33, %bb21, %bb30, %bb12, %start
  %_0.sroa.0.1 = phi i8 [ %., %bb33 ], [ 0, %bb30 ], [ %.1, %bb24 ], [ 0, %bb21 ], [ 3, %start ], [ 1, %bb12 ]
  ret i8 %_0.sroa.0.1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__gedf2(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float3cmp7__gedf217h7de741f5d9ae3997E(double noundef %a, double noundef %b) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float3cmp10__unorddf217hdc938cd50972a80fE(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %0 = tail call double @llvm.fabs.f64(double %a)
  %_0.i5.i = bitcast double %0 to i64
  %_0.i3.i = icmp ugt i64 %_0.i5.i, 9218868437227405312
  %1 = tail call double @llvm.fabs.f64(double %b)
  %_0.i6.i = bitcast double %1 to i64
  %_0.i.i = icmp ugt i64 %_0.i6.i, 9218868437227405312
  %_0.sroa.0.0.off0.i = or i1 %_0.i3.i, %_0.i.i
  %_0 = zext i1 %_0.sroa.0.0.off0.i to i32
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float3cmp7__eqdf217h47d2280eeefae5caE(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_3 = tail call fastcc noundef i8 @_ZN17compiler_builtins5float3cmp3cmp17h55bd812b3b207136E(double noundef %a, double noundef %b) #61, !range !69
  %_0 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float3cmp6Result9to_le_abi17h50dd75db9e1b952eE(i8 noundef %_3) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__eqdf2(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float3cmp7__eqdf217h47d2280eeefae5caE(double noundef %a, double noundef %b) #61, !range !4164
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float4conv13__floatunsisf17he5e65819592eb235E(i32 noundef %i) unnamed_addr #49 {
start:
  %_2 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float15u32_to_f32_bits17h3ac2ce8fe691fa2eE(i32 noundef %i) #61, !range !4165
  %_0.i.i = bitcast i32 %_2 to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float15u32_to_f32_bits17h3ac2ce8fe691fa2eE(i32 noundef %i) unnamed_addr #49 {
start:
  %0 = icmp eq i32 %i, 0
  br i1 %0, label %bb4, label %bb2

bb2:                                              ; preds = %start
  %1 = tail call noundef i32 @llvm.ctlz.i32(i32 %i, i1 true), !range !1563
  %_4 = shl i32 %i, %1
  %a = lshr i32 %_4, 8
  %b = shl i32 %_4, 24
  %_10 = lshr i32 %b, 31
  %_11 = xor i32 %a, -1
  %_9 = and i32 %_10, %_11
  %_8 = sub i32 %b, %_9
  %_7 = lshr i32 %_8, 31
  %2 = shl nuw nsw i32 %1, 23
  %reass.sub2 = sub nsw i32 %a, %2
  %reass.sub = add nsw i32 %reass.sub2, 1317011456
  %3 = add nuw nsw i32 %reass.sub, %_7
  br label %bb4

bb4:                                              ; preds = %bb2, %start
  %_0.sroa.0.0 = phi i32 [ %3, %bb2 ], [ 0, %start ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float4conv13__floatunsidf17h90d6f5b65b233f17E(i32 noundef %i) unnamed_addr #49 {
start:
  %_2 = tail call fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float15u32_to_f64_bits17h6f5666a513f40964E(i32 noundef %i) #61
  %_0.i.i = bitcast i64 %_2 to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float15u32_to_f64_bits17h6f5666a513f40964E(i32 noundef %i) unnamed_addr #49 {
start:
  %0 = icmp eq i32 %i, 0
  br i1 %0, label %bb4, label %bb2

bb2:                                              ; preds = %start
  %1 = tail call noundef i32 @llvm.ctlz.i32(i32 %i, i1 true), !range !1563
  %_4 = zext i32 %i to i64
  %_5 = add nuw nsw i32 %1, 21
  %2 = zext nneg i32 %_5 to i64
  %m = shl i64 %_4, %2
  %narrow = sub nuw nsw i32 1053, %1
  %e = zext nneg i32 %narrow to i64
  %_8 = shl nuw nsw i64 %e, 52
  %3 = add i64 %_8, %m
  br label %bb4

bb4:                                              ; preds = %bb2, %start
  %_0.sroa.0.0 = phi i64 [ %3, %bb2 ], [ 0, %start ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float4conv13__floatundisf17hde99e1f6efd71ccfE(i64 noundef %i) unnamed_addr #49 {
start:
  %_2 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float15u64_to_f32_bits17hb959998e860e62e7E(i64 noundef %i) #61, !range !4166
  %_0.i.i = bitcast i32 %_2 to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float15u64_to_f32_bits17hb959998e860e62e7E(i64 noundef %i) unnamed_addr #49 {
start:
  %0 = tail call i64 @llvm.ctlz.i64(i64 %i, i1 false), !range !144
  %1 = trunc i64 %0 to i32
  %_3.i = and i64 %0, 63
  %_0.i1 = shl i64 %i, %_3.i
  %2 = icmp eq i64 %i, 0
  %3 = shl nuw nsw i32 %1, 23
  %4 = sub nuw nsw i32 1585446912, %3
  %e.sroa.0.0 = select i1 %2, i32 0, i32 %4
  %_5 = lshr i64 %_0.i1, 40
  %a = trunc i64 %_5 to i32
  %_8 = lshr i64 %_0.i1, 8
  %_9 = and i64 %_0.i1, 65535
  %_7 = or i64 %_8, %_9
  %b = trunc i64 %_7 to i32
  %_14 = lshr i32 %b, 31
  %_15 = xor i32 %a, -1
  %_13 = and i32 %_14, %_15
  %_12 = sub i32 %b, %_13
  %_11 = lshr i32 %_12, 31
  %m = add nuw nsw i32 %e.sroa.0.0, %a
  %_0 = add nuw nsw i32 %m, %_11
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float4conv13__floatundidf17h97db377474c32d71E(i64 noundef %i) unnamed_addr #49 {
start:
  %_2 = tail call fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float15u64_to_f64_bits17hd77d4596a8d0d74bE(i64 noundef %i) #61, !range !4167
  %_0.i.i = bitcast i64 %_2 to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float15u64_to_f64_bits17hd77d4596a8d0d74bE(i64 noundef %i) unnamed_addr #49 {
start:
  %0 = icmp eq i64 %i, 0
  br i1 %0, label %bb4, label %bb2

bb2:                                              ; preds = %start
  %1 = tail call i64 @llvm.ctlz.i64(i64 %i, i1 true), !range !144
  %_4 = shl i64 %i, %1
  %a = lshr i64 %_4, 11
  %b = shl i64 %_4, 53
  %_10 = lshr i64 %b, 63
  %_11 = xor i64 %a, -1
  %_9 = and i64 %_10, %_11
  %_8 = sub i64 %b, %_9
  %_7 = lshr i64 %_8, 63
  %2 = shl nuw nsw i64 %1, 52
  %reass.sub2 = sub nsw i64 %a, %2
  %reass.sub = add nsw i64 %reass.sub2, 4886405595696988160
  %3 = add nuw nsw i64 %reass.sub, %_7
  br label %bb4

bb4:                                              ; preds = %bb2, %start
  %_0.sroa.0.0 = phi i64 [ %3, %bb2 ], [ 0, %start ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float4conv13__floatuntisf17h462b4fdfea24b82aE(i128 noundef %i) unnamed_addr #49 {
start:
  %_2 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float16u128_to_f32_bits17h92d8d652f033c159E(i128 noundef %i) #61, !range !4168
  %_0.i.i = bitcast i32 %_2 to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float16u128_to_f32_bits17h92d8d652f033c159E(i128 noundef %i) unnamed_addr #49 {
start:
  %0 = tail call i128 @llvm.ctlz.i128(i128 %i, i1 false), !range !4169
  %1 = trunc i128 %0 to i32
  %2 = and i128 %0, 127
  %_0.i1 = shl i128 %i, %2
  %3 = icmp eq i128 %i, 0
  %4 = shl nuw nsw i32 %1, 23
  %5 = sub nuw nsw i32 2122317824, %4
  %e.sroa.0.0 = select i1 %3, i32 0, i32 %5
  %_5 = lshr i128 %_0.i1, 104
  %a = trunc i128 %_5 to i32
  %_8 = lshr i128 %_0.i1, 72
  %_7 = trunc i128 %_8 to i32
  %_12 = and i128 %_0.i1, 79228162514264337593543950335
  %_10 = icmp ne i128 %_12, 0
  %_9 = zext i1 %_10 to i32
  %b = or i32 %_9, %_7
  %_17 = lshr i32 %_7, 31
  %_18 = xor i32 %a, -1
  %_16 = and i32 %_17, %_18
  %_15 = sub i32 %b, %_16
  %_14 = lshr i32 %_15, 31
  %m = add nuw nsw i32 %e.sroa.0.0, %a
  %_0 = add nuw nsw i32 %m, %_14
  ret i32 %_0
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i128 @llvm.ctlz.i128(i128, i1 immarg) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float4conv13__floatuntidf17h8ee4fdcca1bae244E(i128 noundef %i) unnamed_addr #49 {
start:
  %_2 = tail call fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float16u128_to_f64_bits17h1f950225caf5fceeE(i128 noundef %i) #61, !range !4170
  %_0.i.i = bitcast i64 %_2 to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float16u128_to_f64_bits17h1f950225caf5fceeE(i128 noundef %i) unnamed_addr #49 {
start:
  %0 = tail call i128 @llvm.ctlz.i128(i128 %i, i1 false), !range !4169
  %1 = trunc i128 %0 to i64
  %2 = and i128 %0, 127
  %_0.i1 = shl i128 %i, %2
  %3 = icmp eq i128 %i, 0
  %4 = shl nuw nsw i64 %1, 52
  %5 = sub nuw nsw i64 5174635971848699904, %4
  %e.sroa.0.0 = select i1 %3, i64 0, i64 %5
  %_5 = lshr i128 %_0.i1, 75
  %a = trunc i128 %_5 to i64
  %_8 = lshr i128 %_0.i1, 11
  %_9 = and i128 %_0.i1, 4294967295
  %_7 = or i128 %_8, %_9
  %b = trunc i128 %_7 to i64
  %_14 = lshr i64 %b, 63
  %_15 = xor i64 %a, -1
  %_13 = and i64 %_14, %_15
  %_12 = sub i64 %b, %_13
  %_11 = lshr i64 %_12, 63
  %m = add nuw nsw i64 %e.sroa.0.0, %a
  %_0 = add nuw nsw i64 %m, %_11
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float4conv11__floatsisf17hdf82143310f804dcE(i32 noundef %i) unnamed_addr #49 {
start:
  %sign_bit = and i32 %i, -2147483648
  %spec.select.i.i = tail call noundef i32 @llvm.abs.i32(i32 %i, i1 false)
  %_6 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float15u32_to_f32_bits17h3ac2ce8fe691fa2eE(i32 noundef %spec.select.i.i) #61, !range !4165
  %_5 = or disjoint i32 %_6, %sign_bit
  %_0.i.i = bitcast i32 %_5 to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__floatsisf(i32 noundef %i) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float4conv11__floatsisf17hdf82143310f804dcE(i32 noundef %i) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float4conv11__floatsidf17h3ca7edaa7eb728baE(i32 noundef %i) unnamed_addr #49 {
start:
  %_4 = ashr i32 %i, 31
  %_3 = sext i32 %_4 to i64
  %sign_bit = shl nsw i64 %_3, 63
  %spec.select.i.i = tail call noundef i32 @llvm.abs.i32(i32 %i, i1 false)
  %_6 = tail call fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float15u32_to_f64_bits17h6f5666a513f40964E(i32 noundef %spec.select.i.i) #61
  %_5 = or i64 %_6, %sign_bit
  %_0.i.i = bitcast i64 %_5 to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__floatsidf(i32 noundef %i) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float4conv11__floatsidf17h3ca7edaa7eb728baE(i32 noundef %i) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float4conv11__floatdisf17h37cbdd0783f29507E(i64 noundef %i) unnamed_addr #49 {
start:
  %sh.diff = lshr i64 %i, 32
  %tr.sh.diff = trunc i64 %sh.diff to i32
  %sign_bit = and i32 %tr.sh.diff, -2147483648
  %spec.select.i.i = tail call noundef i64 @llvm.abs.i64(i64 %i, i1 false)
  %_6 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float15u64_to_f32_bits17hb959998e860e62e7E(i64 noundef %spec.select.i.i) #61, !range !4166
  %_5 = or disjoint i32 %_6, %sign_bit
  %_0.i.i = bitcast i32 %_5 to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__floatdisf(i64 noundef %i) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float4conv11__floatdisf17h37cbdd0783f29507E(i64 noundef %i) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float4conv11__floatdidf17h35e9a65544543eb3E(i64 noundef %i) unnamed_addr #49 {
start:
  %sign_bit = and i64 %i, -9223372036854775808
  %spec.select.i.i = tail call noundef i64 @llvm.abs.i64(i64 %i, i1 false)
  %_6 = tail call fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float15u64_to_f64_bits17hd77d4596a8d0d74bE(i64 noundef %spec.select.i.i) #61, !range !4167
  %_5 = or disjoint i64 %_6, %sign_bit
  %_0.i.i = bitcast i64 %_5 to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__floatdidf(i64 noundef %i) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float4conv11__floatdidf17h35e9a65544543eb3E(i64 noundef %i) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float4conv11__floattisf17hb4ace075edf6d0d6E(i128 noundef %i) unnamed_addr #49 {
start:
  %sh.diff = lshr i128 %i, 96
  %tr.sh.diff = trunc i128 %sh.diff to i32
  %sign_bit = and i32 %tr.sh.diff, -2147483648
  %spec.select.i.i = tail call noundef i128 @llvm.abs.i128(i128 %i, i1 false)
  %_6 = tail call fastcc noundef i32 @_ZN17compiler_builtins5float4conv12int_to_float16u128_to_f32_bits17h92d8d652f033c159E(i128 noundef %spec.select.i.i) #61, !range !4168
  %_5 = or disjoint i32 %_6, %sign_bit
  %_0.i.i = bitcast i32 %_5 to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__floattisf(i128 noundef %i) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float4conv11__floattisf17hb4ace075edf6d0d6E(i128 noundef %i) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float4conv11__floattidf17hef086ebb6a3bd72bE(i128 noundef %i) unnamed_addr #49 {
start:
  %sh.diff = lshr i128 %i, 64
  %tr.sh.diff = trunc i128 %sh.diff to i64
  %sign_bit = and i64 %tr.sh.diff, -9223372036854775808
  %spec.select.i.i = tail call noundef i128 @llvm.abs.i128(i128 %i, i1 false)
  %_6 = tail call fastcc noundef i64 @_ZN17compiler_builtins5float4conv12int_to_float16u128_to_f64_bits17h1f950225caf5fceeE(i128 noundef %spec.select.i.i) #61, !range !4170
  %_5 = or disjoint i64 %_6, %sign_bit
  %_0.i.i = bitcast i64 %_5 to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__floattidf(i128 noundef %i) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float4conv11__floattidf17hef086ebb6a3bd72bE(i128 noundef %i) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float4conv12__fixunssfsi17h5b73b5e930fb6dacE(float noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %f to i32
  %_3 = icmp ult i32 %_0.i.i, 1065353216
  br i1 %_3, label %bb10, label %bb3

bb3:                                              ; preds = %start
  %_4 = icmp ult i32 %_0.i.i, 1333788672
  br i1 %_4, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  %_9 = icmp ult i32 %_0.i.i, 2139095041
  %. = sext i1 %_9 to i32
  br label %bb10

bb4:                                              ; preds = %bb3
  %_6 = shl i32 %_0.i.i, 8
  %m = or i32 %_6, -2147483648
  %_8 = lshr i32 %_0.i.i, 23
  %s = sub nsw i32 30, %_8
  %0 = and i32 %s, 31
  %1 = lshr i32 %m, %0
  br label %bb10

bb10:                                             ; preds = %bb4, %bb5, %start
  %_0.sroa.0.0 = phi i32 [ %1, %bb4 ], [ 0, %start ], [ %., %bb5 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__fixunssfsi(float noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float4conv12__fixunssfsi17h5b73b5e930fb6dacE(float noundef %f) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins5float4conv12__fixunssfdi17heb62a5dc5997d67dE(float noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %f to i32
  %_3 = icmp ult i32 %_0.i.i, 1065353216
  br i1 %_3, label %bb10, label %bb3

bb3:                                              ; preds = %start
  %_4 = icmp ult i32 %_0.i.i, 1602224128
  br i1 %_4, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  %_10 = icmp ult i32 %_0.i.i, 2139095041
  %. = sext i1 %_10 to i64
  br label %bb10

bb4:                                              ; preds = %bb3
  %_7 = zext nneg i32 %_0.i.i to i64
  %_6 = shl i64 %_7, 40
  %m = or i64 %_6, -9223372036854775808
  %_9 = lshr i32 %_0.i.i, 23
  %s = sub nsw i32 62, %_9
  %0 = and i32 %s, 63
  %1 = zext nneg i32 %0 to i64
  %2 = lshr i64 %m, %1
  br label %bb10

bb10:                                             ; preds = %bb4, %bb5, %start
  %_0.sroa.0.0 = phi i64 [ %2, %bb4 ], [ 0, %start ], [ %., %bb5 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @__fixunssfdi(float noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins5float4conv12__fixunssfdi17heb62a5dc5997d67dE(float noundef %f) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins5float4conv12__fixunssfti17h666b2960bee114c2E(float noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %f to i32
  %_3 = icmp ult i32 %_0.i.i, 1065353216
  br i1 %_3, label %bb10, label %bb3

bb3:                                              ; preds = %start
  %_4 = icmp ult i32 %_0.i.i, 2139095040
  br i1 %_4, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  %0 = icmp eq i32 %_0.i.i, 2139095040
  %. = sext i1 %0 to i128
  br label %bb10

bb4:                                              ; preds = %bb3
  %_7 = zext nneg i32 %_0.i.i to i128
  %_6 = shl i128 %_7, 104
  %m = or i128 %_6, -170141183460469231731687303715884105728
  %_9 = lshr i32 %_0.i.i, 23
  %s = sub nsw i32 126, %_9
  %1 = and i32 %s, 127
  %2 = zext nneg i32 %1 to i128
  %3 = lshr i128 %m, %2
  br label %bb10

bb10:                                             ; preds = %bb4, %bb5, %start
  %_0.sroa.0.0 = phi i128 [ %3, %bb4 ], [ 0, %start ], [ %., %bb5 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @__fixunssfti(float noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins5float4conv12__fixunssfti17h666b2960bee114c2E(float noundef %f) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float4conv12__fixunsdfsi17h2058f16f4b422d85E(double noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %f to i64
  %_3 = icmp ult i64 %_0.i.i, 4607182418800017408
  br i1 %_3, label %bb10, label %bb3

bb3:                                              ; preds = %start
  %_4 = icmp ult i64 %_0.i.i, 4751297606875873280
  br i1 %_4, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  %_10 = icmp ult i64 %_0.i.i, 9218868437227405313
  %. = sext i1 %_10 to i32
  br label %bb10

bb4:                                              ; preds = %bb3
  %_7 = lshr i64 %_0.i.i, 21
  %_6 = trunc i64 %_7 to i32
  %m = or i32 %_6, -2147483648
  %_9 = lshr i64 %_0.i.i, 52
  %0 = trunc i64 %_9 to i32
  %1 = sub nsw i32 30, %0
  %2 = and i32 %1, 31
  %3 = lshr i32 %m, %2
  br label %bb10

bb10:                                             ; preds = %bb4, %bb5, %start
  %_0.sroa.0.0 = phi i32 [ %3, %bb4 ], [ 0, %start ], [ %., %bb5 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__fixunsdfsi(double noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float4conv12__fixunsdfsi17h2058f16f4b422d85E(double noundef %f) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins5float4conv12__fixunsdfdi17ha9c2d493d5243359E(double noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %f to i64
  %_3 = icmp ult i64 %_0.i.i, 4607182418800017408
  br i1 %_3, label %bb10, label %bb3

bb3:                                              ; preds = %start
  %_4 = icmp ult i64 %_0.i.i, 4895412794951729152
  br i1 %_4, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  %_9 = icmp ult i64 %_0.i.i, 9218868437227405313
  %. = sext i1 %_9 to i64
  br label %bb10

bb4:                                              ; preds = %bb3
  %_6 = shl i64 %_0.i.i, 11
  %m = or i64 %_6, -9223372036854775808
  %_8 = lshr i64 %_0.i.i, 52
  %s = sub nsw i64 62, %_8
  %0 = and i64 %s, 63
  %1 = lshr i64 %m, %0
  br label %bb10

bb10:                                             ; preds = %bb4, %bb5, %start
  %_0.sroa.0.0 = phi i64 [ %1, %bb4 ], [ 0, %start ], [ %., %bb5 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @__fixunsdfdi(double noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins5float4conv12__fixunsdfdi17ha9c2d493d5243359E(double noundef %f) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins5float4conv12__fixunsdfti17h137499641b2dc82dE(double noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %f to i64
  %_3 = icmp ult i64 %_0.i.i, 4607182418800017408
  br i1 %_3, label %bb10, label %bb3

bb3:                                              ; preds = %start
  %_4 = icmp ult i64 %_0.i.i, 5183643171103440896
  br i1 %_4, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  %_10 = icmp ult i64 %_0.i.i, 9218868437227405313
  %. = sext i1 %_10 to i128
  br label %bb10

bb4:                                              ; preds = %bb3
  %_7 = zext nneg i64 %_0.i.i to i128
  %_6 = shl i128 %_7, 75
  %m = or i128 %_6, -170141183460469231731687303715884105728
  %_9 = lshr i64 %_0.i.i, 52
  %s = sub nsw i64 126, %_9
  %0 = and i64 %s, 127
  %1 = zext nneg i64 %0 to i128
  %2 = lshr i128 %m, %1
  br label %bb10

bb10:                                             ; preds = %bb4, %bb5, %start
  %_0.sroa.0.0 = phi i128 [ %2, %bb4 ], [ 0, %start ], [ %., %bb5 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @__fixunsdfti(double noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins5float4conv12__fixunsdfti17h137499641b2dc82dE(double noundef %f) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float4conv9__fixsfsi17h099d0e7d486e1af1E(float noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %f to i32
  %0 = tail call float @llvm.fabs.f32(float %f)
  %fbits = bitcast float %0 to i32
  %_4 = icmp ult i32 %fbits, 1065353216
  br i1 %_4, label %bb18, label %bb3

bb3:                                              ; preds = %start
  %_5 = icmp ult i32 %fbits, 1325400064
  br i1 %_5, label %bb4, label %bb9

bb9:                                              ; preds = %bb3
  %_13 = icmp ult i32 %fbits, 2139095041
  br i1 %_13, label %bb10, label %bb18

bb4:                                              ; preds = %bb3
  %_7 = shl i32 %_0.i.i, 8
  %m = or i32 %_7, -2147483648
  %_9 = lshr i32 %_0.i.i, 23
  %s = sub nsw i32 30, %_9
  %1 = and i32 %s, 31
  %_11 = lshr i32 %m, %1
  %_0.i = icmp slt i32 %_0.i.i, 0
  %2 = sub i32 0, %_11
  %spec.select = select i1 %_0.i, i32 %2, i32 %_11
  br label %bb18

bb10:                                             ; preds = %bb9
  %_0.i2 = icmp slt i32 %_0.i.i, 0
  %. = select i1 %_0.i2, i32 -2147483648, i32 2147483647
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %bb9, %start
  %_0.sroa.0.0 = phi i32 [ 0, %start ], [ 0, %bb9 ], [ %., %bb10 ], [ %spec.select, %bb4 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__fixsfsi(float noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float4conv9__fixsfsi17h099d0e7d486e1af1E(float noundef %f) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins5float4conv9__fixsfdi17h3b6fec6a7d056e0eE(float noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %f to i32
  %0 = tail call float @llvm.fabs.f32(float %f)
  %fbits = bitcast float %0 to i32
  %_4 = icmp ult i32 %fbits, 1065353216
  br i1 %_4, label %bb18, label %bb3

bb3:                                              ; preds = %start
  %_5 = icmp ult i32 %fbits, 1593835520
  br i1 %_5, label %bb4, label %bb9

bb9:                                              ; preds = %bb3
  %_14 = icmp ult i32 %fbits, 2139095041
  br i1 %_14, label %bb10, label %bb18

bb4:                                              ; preds = %bb3
  %_8 = zext i32 %_0.i.i to i64
  %_7 = shl i64 %_8, 40
  %m = or i64 %_7, -9223372036854775808
  %_10 = lshr i32 %_0.i.i, 23
  %s = sub nsw i32 62, %_10
  %1 = and i32 %s, 63
  %2 = zext nneg i32 %1 to i64
  %_12 = lshr i64 %m, %2
  %_0.i = icmp slt i32 %_0.i.i, 0
  %3 = sub i64 0, %_12
  %spec.select = select i1 %_0.i, i64 %3, i64 %_12
  br label %bb18

bb10:                                             ; preds = %bb9
  %_0.i2 = icmp slt i32 %_0.i.i, 0
  %. = select i1 %_0.i2, i64 -9223372036854775808, i64 9223372036854775807
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %bb9, %start
  %_0.sroa.0.0 = phi i64 [ 0, %start ], [ 0, %bb9 ], [ %., %bb10 ], [ %spec.select, %bb4 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @__fixsfdi(float noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins5float4conv9__fixsfdi17h3b6fec6a7d056e0eE(float noundef %f) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins5float4conv9__fixsfti17h44f5ec64c39007e2E(float noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %f to i32
  %0 = tail call float @llvm.fabs.f32(float %f)
  %fbits = bitcast float %0 to i32
  %_4 = icmp ult i32 %fbits, 1065353216
  br i1 %_4, label %bb18, label %bb3

bb3:                                              ; preds = %start
  %_5 = icmp ult i32 %fbits, 2130706432
  br i1 %_5, label %bb4, label %bb9

bb9:                                              ; preds = %bb3
  %_14 = icmp ult i32 %fbits, 2139095041
  br i1 %_14, label %bb10, label %bb18

bb4:                                              ; preds = %bb3
  %_8 = zext i32 %_0.i.i to i128
  %_7 = shl i128 %_8, 104
  %m = or i128 %_7, -170141183460469231731687303715884105728
  %_10 = lshr i32 %_0.i.i, 23
  %s = sub nsw i32 126, %_10
  %1 = and i32 %s, 127
  %2 = zext nneg i32 %1 to i128
  %_12 = lshr i128 %m, %2
  %_0.i = icmp slt i32 %_0.i.i, 0
  %3 = sub i128 0, %_12
  %spec.select = select i1 %_0.i, i128 %3, i128 %_12
  br label %bb18

bb10:                                             ; preds = %bb9
  %_0.i2 = icmp slt i32 %_0.i.i, 0
  %. = select i1 %_0.i2, i128 -170141183460469231731687303715884105728, i128 170141183460469231731687303715884105727
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %bb9, %start
  %_0.sroa.0.0 = phi i128 [ 0, %start ], [ 0, %bb9 ], [ %., %bb10 ], [ %spec.select, %bb4 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @__fixsfti(float noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins5float4conv9__fixsfti17h44f5ec64c39007e2E(float noundef %f) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins5float4conv9__fixdfsi17h9b7fb90f77dc26fbE(double noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %f to i64
  %0 = tail call double @llvm.fabs.f64(double %f)
  %fbits = bitcast double %0 to i64
  %_4 = icmp ult i64 %fbits, 4607182418800017408
  br i1 %_4, label %bb18, label %bb3

bb3:                                              ; preds = %start
  %_5 = icmp ult i64 %fbits, 4746794007248502784
  br i1 %_5, label %bb4, label %bb9

bb9:                                              ; preds = %bb3
  %_14 = icmp ult i64 %fbits, 9218868437227405313
  br i1 %_14, label %bb10, label %bb18

bb4:                                              ; preds = %bb3
  %_8 = lshr i64 %_0.i.i, 21
  %_7 = trunc i64 %_8 to i32
  %m = or i32 %_7, -2147483648
  %_10 = lshr i64 %_0.i.i, 52
  %1 = trunc i64 %_10 to i32
  %2 = sub nsw i32 30, %1
  %3 = and i32 %2, 31
  %_12 = lshr i32 %m, %3
  %_0.i = icmp slt i64 %_0.i.i, 0
  %4 = sub i32 0, %_12
  %spec.select = select i1 %_0.i, i32 %4, i32 %_12
  br label %bb18

bb10:                                             ; preds = %bb9
  %_0.i2 = icmp slt i64 %_0.i.i, 0
  %. = select i1 %_0.i2, i32 -2147483648, i32 2147483647
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %bb9, %start
  %_0.sroa.0.0 = phi i32 [ 0, %start ], [ 0, %bb9 ], [ %., %bb10 ], [ %spec.select, %bb4 ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @__fixdfsi(double noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins5float4conv9__fixdfsi17h9b7fb90f77dc26fbE(double noundef %f) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins5float4conv9__fixdfdi17hbf23aaf7b44b751dE(double noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %f to i64
  %0 = tail call double @llvm.fabs.f64(double %f)
  %fbits = bitcast double %0 to i64
  %_4 = icmp ult i64 %fbits, 4607182418800017408
  br i1 %_4, label %bb18, label %bb3

bb3:                                              ; preds = %start
  %_5 = icmp ult i64 %fbits, 4890909195324358656
  br i1 %_5, label %bb4, label %bb9

bb9:                                              ; preds = %bb3
  %_13 = icmp ult i64 %fbits, 9218868437227405313
  br i1 %_13, label %bb10, label %bb18

bb4:                                              ; preds = %bb3
  %_7 = shl i64 %_0.i.i, 11
  %m = or i64 %_7, -9223372036854775808
  %_9 = lshr i64 %_0.i.i, 52
  %s = sub nsw i64 62, %_9
  %1 = and i64 %s, 63
  %_11 = lshr i64 %m, %1
  %_0.i = icmp slt i64 %_0.i.i, 0
  %2 = sub i64 0, %_11
  %spec.select = select i1 %_0.i, i64 %2, i64 %_11
  br label %bb18

bb10:                                             ; preds = %bb9
  %_0.i2 = icmp slt i64 %_0.i.i, 0
  %. = select i1 %_0.i2, i64 -9223372036854775808, i64 9223372036854775807
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %bb9, %start
  %_0.sroa.0.0 = phi i64 [ 0, %start ], [ 0, %bb9 ], [ %., %bb10 ], [ %spec.select, %bb4 ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @__fixdfdi(double noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins5float4conv9__fixdfdi17hbf23aaf7b44b751dE(double noundef %f) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins5float4conv9__fixdfti17h65b77bb52306e691E(double noundef %f) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %f to i64
  %0 = tail call double @llvm.fabs.f64(double %f)
  %fbits = bitcast double %0 to i64
  %_4 = icmp ult i64 %fbits, 4607182418800017408
  br i1 %_4, label %bb18, label %bb3

bb3:                                              ; preds = %start
  %_5 = icmp ult i64 %fbits, 5179139571476070400
  br i1 %_5, label %bb4, label %bb9

bb9:                                              ; preds = %bb3
  %_14 = icmp ult i64 %fbits, 9218868437227405313
  br i1 %_14, label %bb10, label %bb18

bb4:                                              ; preds = %bb3
  %_8 = zext i64 %_0.i.i to i128
  %_7 = shl i128 %_8, 75
  %m = or i128 %_7, -170141183460469231731687303715884105728
  %_10 = lshr i64 %_0.i.i, 52
  %s = sub nsw i64 126, %_10
  %1 = and i64 %s, 127
  %2 = zext nneg i64 %1 to i128
  %_12 = lshr i128 %m, %2
  %_0.i = icmp slt i64 %_0.i.i, 0
  %3 = sub i128 0, %_12
  %spec.select = select i1 %_0.i, i128 %3, i128 %_12
  br label %bb18

bb10:                                             ; preds = %bb9
  %_0.i2 = icmp slt i64 %_0.i.i, 0
  %. = select i1 %_0.i2, i128 -170141183460469231731687303715884105728, i128 170141183460469231731687303715884105727
  br label %bb18

bb18:                                             ; preds = %bb10, %bb4, %bb9, %start
  %_0.sroa.0.0 = phi i128 [ 0, %start ], [ 0, %bb9 ], [ %., %bb10 ], [ %spec.select, %bb4 ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @__fixdfti(double noundef %f) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins5float4conv9__fixdfti17h65b77bb52306e691E(double noundef %f) #61
  ret i128 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef float @_ZN17compiler_builtins5float3div8__divsf317h962dd8157343f90eE(float noundef %a, float noundef %b) unnamed_addr #50 {
start:
  %_0.i.i.i.i = bitcast float %a to i32
  %_0.i.i.i45.i = bitcast float %b to i32
  %_0.i46.i = lshr i32 %_0.i.i.i.i, 23
  %_0.i47.i = and i32 %_0.i46.i, 255
  %_0.i48.i = lshr i32 %_0.i.i.i45.i, 23
  %_0.i49.i = and i32 %_0.i48.i, 255
  %_0.i50.i = xor i32 %_0.i.i.i45.i, %_0.i.i.i.i
  %_0.i51.i = and i32 %_0.i50.i, -2147483648
  %_0.i52.i = and i32 %_0.i.i.i.i, 8388607
  %_0.i53.i = and i32 %_0.i.i.i45.i, 8388607
  %0 = add nsw i32 %_0.i47.i, -255
  %_0.i17.i = icmp ult i32 %0, -254
  %1 = add nsw i32 %_0.i49.i, -255
  %_0.i.i = icmp ult i32 %1, -254
  %or.cond.i = select i1 %_0.i17.i, i1 true, i1 %_0.i.i
  br i1 %or.cond.i, label %bb25.i, label %bb72.i

bb72.i:                                           ; preds = %bb67.i, %bb65.i, %start
  %b_significand.sroa.0.0.i = phi i32 [ %_7.i90.i, %bb67.i ], [ %_0.i53.i, %bb65.i ], [ %_0.i53.i, %start ]
  %a_significand.sroa.0.0.i = phi i32 [ %a_significand.sroa.0.1.i, %bb67.i ], [ %a_significand.sroa.0.1.i, %bb65.i ], [ %_0.i52.i, %start ]
  %scale.sroa.0.0.i = phi i32 [ %9, %bb67.i ], [ %scale.sroa.0.1.i, %bb65.i ], [ 0, %start ]
  %2 = or i32 %b_significand.sroa.0.0.i, 8388608
  %_0.i.i55.i = sub nsw i32 %_0.i47.i, %_0.i49.i
  %_0.i57.i = shl i32 %2, 8
  %_0.i.i58.i = sub i32 1963258675, %_0.i57.i
  %_135.i = zext i32 %_0.i57.i to i64
  br label %bb85.i

bb25.i:                                           ; preds = %start
  %3 = tail call float @llvm.fabs.f32(float %a)
  %_0.i59.i = bitcast float %3 to i32
  %4 = tail call float @llvm.fabs.f32(float %b)
  %_0.i60.i = bitcast float %4 to i32
  %_0.i26.i = icmp ugt i32 %_0.i59.i, 2139095040
  br i1 %_0.i26.i, label %bb29.i, label %bb32.i

bb32.i:                                           ; preds = %bb25.i
  %_0.i23.i = icmp ugt i32 %_0.i60.i, 2139095040
  br i1 %_0.i23.i, label %bb34.i, label %bb37.i

bb29.i:                                           ; preds = %bb25.i
  %_0.i61.i = or i32 %_0.i.i.i.i, 4194304
  %_0.i.i.i62.i = bitcast i32 %_0.i61.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb37.i:                                           ; preds = %bb32.i
  %_0.i65.i = icmp eq i32 %_0.i59.i, 2139095040
  %_0.i73.i = icmp eq i32 %_0.i60.i, 2139095040
  br i1 %_0.i65.i, label %bb39.i, label %bb45.i

bb34.i:                                           ; preds = %bb32.i
  %_0.i66.i = or i32 %_0.i.i.i45.i, 4194304
  %_0.i.i.i67.i = bitcast i32 %_0.i66.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb45.i:                                           ; preds = %bb37.i
  br i1 %_0.i73.i, label %bb47.i, label %bb49.i

bb39.i:                                           ; preds = %bb37.i
  br i1 %_0.i73.i, label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit, label %bb42.i

bb49.i:                                           ; preds = %bb45.i
  %_0.i76.i = icmp eq i32 %_0.i59.i, 0
  %_0.i83.i = icmp eq i32 %_0.i60.i, 0
  br i1 %_0.i76.i, label %bb51.i, label %bb55.i

bb47.i:                                           ; preds = %bb45.i
  %_0.i.i.i77.i = bitcast i32 %_0.i51.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb55.i:                                           ; preds = %bb49.i
  br i1 %_0.i83.i, label %bb57.i, label %bb60.i

bb51.i:                                           ; preds = %bb49.i
  %_0.i.i.i115.i = bitcast i32 %_0.i51.i to float
  %spec.select.i = select i1 %_0.i83.i, float 0x7FF8000000000000, float %_0.i.i.i115.i
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb60.i:                                           ; preds = %bb55.i
  %_0.i35.i = icmp ult i32 %_0.i59.i, 8388608
  br i1 %_0.i35.i, label %bb62.i, label %bb65.i

bb57.i:                                           ; preds = %bb55.i
  %_0.i84.i = or disjoint i32 %_0.i51.i, 2139095040
  %_0.i.i.i85.i = bitcast i32 %_0.i84.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb62.i:                                           ; preds = %bb60.i
  %5 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i52.i, i1 false), !range !1563
  %_0.i1.i86.i = add nuw nsw i32 %5, 24
  %_0.i.i87.i = sub nsw i32 9, %5
  %6 = and i32 %_0.i1.i86.i, 31
  %_7.i.i = shl i32 %_0.i52.i, %6
  br label %bb65.i

bb65.i:                                           ; preds = %bb62.i, %bb60.i
  %a_significand.sroa.0.1.i = phi i32 [ %_7.i.i, %bb62.i ], [ %_0.i52.i, %bb60.i ]
  %scale.sroa.0.1.i = phi i32 [ %_0.i.i87.i, %bb62.i ], [ 0, %bb60.i ]
  %_0.i32.i = icmp ult i32 %_0.i60.i, 8388608
  br i1 %_0.i32.i, label %bb67.i, label %bb72.i

bb67.i:                                           ; preds = %bb65.i
  %7 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i53.i, i1 false), !range !1563
  %_0.i1.i88.i = add nuw nsw i32 %7, 24
  %_0.i.i89.neg.i = add nsw i32 %7, -9
  %8 = and i32 %_0.i1.i88.i, 31
  %_7.i90.i = shl i32 %_0.i53.i, %8
  %9 = add nsw i32 %_0.i.i89.neg.i, %scale.sroa.0.1.i
  br label %bb72.i

bb85.i:                                           ; preds = %bb87.i, %bb72.i
  %iter.sroa.0.0.i = phi i64 [ 0, %bb72.i ], [ %_0.i.i.i.i.i, %bb87.i ]
  %x_uq0.sroa.0.0.i = phi i32 [ %_0.i.i58.i, %bb72.i ], [ %_138.i, %bb87.i ]
  %exitcond.not.i = icmp eq i64 %iter.sroa.0.0.i, 3
  br i1 %exitcond.not.i, label %bb88.i, label %bb87.i

bb88.i:                                           ; preds = %bb85.i
  %_0.i.i56.i = add nsw i32 %scale.sroa.0.0.i, %_0.i.i55.i
  %10 = or i32 %a_significand.sroa.0.0.i, 8388608
  %_3.0.i.i = add i32 %x_uq0.sroa.0.0.i, -12
  %_0.i93.i = shl i32 %10, 1
  %_0.i1.i94.i = zext i32 %_3.0.i.i to i64
  %_0.i2.i.i = zext i32 %_0.i93.i to i64
  %_0.i.i95.i = mul nuw i64 %_0.i1.i94.i, %_0.i2.i.i
  %_2.i.i = lshr i64 %_0.i.i95.i, 32
  %_0.i96.i = trunc i64 %_2.i.i to i32
  %_0.i29.i = icmp ult i32 %_0.i96.i, 16777216
  br i1 %_0.i29.i, label %bb103.i, label %bb112.i

bb87.i:                                           ; preds = %bb85.i
  %_0.i.i.i.i.i = add nuw nsw i64 %iter.sroa.0.0.i, 1
  %_132.i = zext i32 %x_uq0.sroa.0.0.i to i64
  %_131.i = mul nuw i64 %_132.i, %_135.i
  %_130.i = lshr i64 %_131.i, 32
  %_0.i.i98.i = sub nsw i64 0, %_130.i
  %_144.i = and i64 %_0.i.i98.i, 4294967295
  %_140.i = mul nuw i64 %_144.i, %_132.i
  %_139.i = lshr i64 %_140.i, 31
  %_138.i = trunc i64 %_139.i to i32
  br label %bb85.i

bb112.i:                                          ; preds = %bb88.i
  %_0.i38.i = add nsw i32 %_0.i.i56.i, 127
  %11 = lshr i32 %_0.i96.i, 1
  %_0.i99.i = shl i32 %a_significand.sroa.0.0.i, 23
  %_0.i41.i = mul i32 %11, %2
  %_0.i.i100.i = sub i32 %_0.i99.i, %_0.i41.i
  br label %bb120.i

bb103.i:                                          ; preds = %bb88.i
  %_0.i101.i = shl i32 %a_significand.sroa.0.0.i, 24
  %_0.i40.i = mul i32 %2, %_0.i96.i
  %_0.i.i102.i = sub i32 %_0.i101.i, %_0.i40.i
  %_0.i36.i = add nsw i32 %_0.i.i56.i, 126
  br label %bb120.i

bb120.i:                                          ; preds = %bb103.i, %bb112.i
  %a_significand.sroa.0.2.i = phi i32 [ %_0.i93.i, %bb103.i ], [ %10, %bb112.i ]
  %quotient.sroa.0.0.i = phi i32 [ %_0.i96.i, %bb103.i ], [ %11, %bb112.i ]
  %_232.sroa.0.0.i = phi i32 [ %_0.i.i102.i, %bb103.i ], [ %_0.i.i100.i, %bb112.i ]
  %_233.sroa.0.0.i = phi i32 [ %_0.i36.i, %bb103.i ], [ %_0.i38.i, %bb112.i ]
  %_188.i = icmp sgt i32 %_233.sroa.0.0.i, 254
  br i1 %_188.i, label %bb121.i, label %bb124.i

bb124.i:                                          ; preds = %bb120.i
  %_193.i = icmp sgt i32 %_233.sroa.0.0.i, 0
  br i1 %_193.i, label %bb125.i, label %bb126.i

bb121.i:                                          ; preds = %bb120.i
  %_0.i103.i = or disjoint i32 %_0.i51.i, 2139095040
  %_0.i.i.i104.i = bitcast i32 %_0.i103.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb126.i:                                          ; preds = %bb124.i
  %_202.i = icmp slt i32 %_233.sroa.0.0.i, -23
  br i1 %_202.i, label %bb131.i, label %bb132.i

bb125.i:                                          ; preds = %bb124.i
  %_0.i105.i = and i32 %quotient.sroa.0.0.i, 8388607
  %_198.i = shl nuw nsw i32 %_233.sroa.0.0.i, 23
  %12 = or disjoint i32 %_198.i, %_0.i105.i
  %13 = shl i32 %_232.sroa.0.0.i, 1
  br label %bb146.i

bb132.i:                                          ; preds = %bb126.i
  %_206.i = sub nsw i32 1, %_233.sroa.0.0.i
  %_0.i1.i106.i = lshr i32 %quotient.sroa.0.0.i, %_206.i
  %_0.i37.i = add nsw i32 %_233.sroa.0.0.i, 23
  %_0.i1.i108.i = shl i32 %a_significand.sroa.0.2.i, %_0.i37.i
  %_0.i39.i = shl i32 %2, 1
  %_216.i = mul i32 %_0.i39.i, %_0.i1.i106.i
  %_0.i42.i = sub i32 %_0.i1.i108.i, %_216.i
  br label %bb146.i

bb131.i:                                          ; preds = %bb126.i
  %_0.i.i.i109.i = bitcast i32 %_0.i51.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb146.i:                                          ; preds = %bb132.i, %bb125.i
  %residual.sroa.0.0.i = phi i32 [ %13, %bb125.i ], [ %_0.i42.i, %bb132.i ]
  %abs_result.sroa.0.0.i = phi i32 [ %12, %bb125.i ], [ %_0.i1.i106.i, %bb132.i ]
  %_0.i110.i = and i32 %abs_result.sroa.0.0.i, 1
  %_3.0.i111.i = add i32 %_0.i110.i, %residual.sroa.0.0.i
  %_0.i20.i = icmp ugt i32 %_3.0.i111.i, %2
  %_3.0.i112.i = zext i1 %_0.i20.i to i32
  %spec.select164.i = add nuw i32 %abs_result.sroa.0.0.i, %_3.0.i112.i
  %_0.i113.i = or i32 %spec.select164.i, %_0.i51.i
  %_0.i.i.i114.i = bitcast i32 %_0.i113.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

bb42.i:                                           ; preds = %bb39.i
  %_0.i117.i = or disjoint i32 %_0.i51.i, 2139095040
  %_0.i.i.i118.i = bitcast i32 %_0.i117.i to float
  br label %_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit

_ZN17compiler_builtins5float3div5div3217h2f17ecba0458c13eE.exit: ; preds = %bb42.i, %bb146.i, %bb131.i, %bb121.i, %bb57.i, %bb51.i, %bb47.i, %bb39.i, %bb34.i, %bb29.i
  %_0.sroa.0.1.i = phi float [ %_0.i.i.i114.i, %bb146.i ], [ %_0.i.i.i104.i, %bb121.i ], [ %_0.i.i.i109.i, %bb131.i ], [ %_0.i.i.i62.i, %bb29.i ], [ %_0.i.i.i67.i, %bb34.i ], [ %_0.i.i.i118.i, %bb42.i ], [ %_0.i.i.i77.i, %bb47.i ], [ %_0.i.i.i85.i, %bb57.i ], [ 0x7FF8000000000000, %bb39.i ], [ %spec.select.i, %bb51.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef float @__divsf3(float noundef %a, float noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float3div8__divsf317h962dd8157343f90eE(float noundef %a, float noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef double @_ZN17compiler_builtins5float3div8__divdf317h864c93a31e479499E(double noundef %a, double noundef %b) unnamed_addr #50 {
start:
  %_0.i.i.i.i = bitcast double %a to i64
  %_0.i.i.i55.i = bitcast double %b to i64
  %_0.i56.i = lshr i64 %_0.i.i.i.i, 52
  %_0.i57.i = and i64 %_0.i56.i, 2047
  %_0.i58.i = lshr i64 %_0.i.i.i55.i, 52
  %_0.i59.i = and i64 %_0.i58.i, 2047
  %_0.i60.i = xor i64 %_0.i.i.i55.i, %_0.i.i.i.i
  %_0.i61.i = and i64 %_0.i60.i, -9223372036854775808
  %_0.i62.i = and i64 %_0.i.i.i.i, 4503599627370495
  %_0.i63.i = and i64 %_0.i.i.i55.i, 4503599627370495
  %0 = add nsw i64 %_0.i57.i, -2047
  %_0.i18.i = icmp ult i64 %0, -2046
  %1 = add nsw i64 %_0.i59.i, -2047
  %_0.i.i = icmp ult i64 %1, -2046
  %or.cond.i = select i1 %_0.i18.i, i1 true, i1 %_0.i.i
  br i1 %or.cond.i, label %bb25.i, label %bb72.i

bb72.i:                                           ; preds = %bb67.i, %bb65.i, %start
  %b_significand.sroa.0.0.i = phi i64 [ %_7.i100.i, %bb67.i ], [ %_0.i63.i, %bb65.i ], [ %_0.i63.i, %start ]
  %a_significand.sroa.0.0.i = phi i64 [ %a_significand.sroa.0.1.i, %bb67.i ], [ %a_significand.sroa.0.1.i, %bb65.i ], [ %_0.i62.i, %start ]
  %scale.sroa.0.0.i = phi i32 [ %11, %bb67.i ], [ %scale.sroa.0.1.i, %bb65.i ], [ 0, %start ]
  %2 = or i64 %b_significand.sroa.0.0.i, 4503599627370496
  %_0.i.i65.i = sub nsw i64 %_0.i57.i, %_0.i59.i
  %_0.i66.i = sext i32 %scale.sroa.0.0.i to i64
  %_0.i.i67.i = add nsw i64 %_0.i.i65.i, %_0.i66.i
  %_109.i = lshr i64 %2, 21
  %b_uq1_hw.i = trunc i64 %_109.i to i32
  %_0.i42.i = sub i32 1963258675, %b_uq1_hw.i
  %_129.i = and i64 %_109.i, 4294967295
  br label %bb86.i

bb25.i:                                           ; preds = %start
  %3 = tail call double @llvm.fabs.f64(double %a)
  %_0.i69.i = bitcast double %3 to i64
  %4 = tail call double @llvm.fabs.f64(double %b)
  %_0.i70.i = bitcast double %4 to i64
  %_0.i27.i = icmp ugt i64 %_0.i69.i, 9218868437227405312
  br i1 %_0.i27.i, label %bb29.i, label %bb32.i

bb32.i:                                           ; preds = %bb25.i
  %_0.i24.i = icmp ugt i64 %_0.i70.i, 9218868437227405312
  br i1 %_0.i24.i, label %bb34.i, label %bb37.i

bb29.i:                                           ; preds = %bb25.i
  %_0.i71.i = or i64 %_0.i.i.i.i, 2251799813685248
  %_0.i.i.i72.i = bitcast i64 %_0.i71.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb37.i:                                           ; preds = %bb32.i
  %_0.i75.i = icmp eq i64 %_0.i69.i, 9218868437227405312
  %_0.i83.i = icmp eq i64 %_0.i70.i, 9218868437227405312
  br i1 %_0.i75.i, label %bb39.i, label %bb45.i

bb34.i:                                           ; preds = %bb32.i
  %_0.i76.i = or i64 %_0.i.i.i55.i, 2251799813685248
  %_0.i.i.i77.i = bitcast i64 %_0.i76.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb45.i:                                           ; preds = %bb37.i
  br i1 %_0.i83.i, label %bb47.i, label %bb49.i

bb39.i:                                           ; preds = %bb37.i
  br i1 %_0.i83.i, label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit, label %bb42.i

bb49.i:                                           ; preds = %bb45.i
  %_0.i86.i = icmp eq i64 %_0.i69.i, 0
  %_0.i93.i = icmp eq i64 %_0.i70.i, 0
  br i1 %_0.i86.i, label %bb51.i, label %bb55.i

bb47.i:                                           ; preds = %bb45.i
  %_0.i.i.i87.i = bitcast i64 %_0.i61.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb55.i:                                           ; preds = %bb49.i
  br i1 %_0.i93.i, label %bb57.i, label %bb60.i

bb51.i:                                           ; preds = %bb49.i
  %_0.i.i.i127.i = bitcast i64 %_0.i61.i to double
  %spec.select.i = select i1 %_0.i93.i, double 0x7FF8000000000000, double %_0.i.i.i127.i
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb60.i:                                           ; preds = %bb55.i
  %_0.i36.i = icmp ult i64 %_0.i69.i, 4503599627370496
  br i1 %_0.i36.i, label %bb62.i, label %bb65.i

bb57.i:                                           ; preds = %bb55.i
  %_0.i94.i = or disjoint i64 %_0.i61.i, 9218868437227405312
  %_0.i.i.i95.i = bitcast i64 %_0.i94.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb62.i:                                           ; preds = %bb60.i
  %5 = tail call i64 @llvm.ctlz.i64(i64 %_0.i62.i, i1 false), !range !144
  %6 = trunc i64 %5 to i32
  %_0.i1.i96.i = add nuw nsw i64 %5, 53
  %_0.i.i97.i = sub nsw i32 12, %6
  %7 = and i64 %_0.i1.i96.i, 63
  %_7.i.i = shl i64 %_0.i62.i, %7
  br label %bb65.i

bb65.i:                                           ; preds = %bb62.i, %bb60.i
  %a_significand.sroa.0.1.i = phi i64 [ %_7.i.i, %bb62.i ], [ %_0.i62.i, %bb60.i ]
  %scale.sroa.0.1.i = phi i32 [ %_0.i.i97.i, %bb62.i ], [ 0, %bb60.i ]
  %_0.i33.i = icmp ult i64 %_0.i70.i, 4503599627370496
  br i1 %_0.i33.i, label %bb67.i, label %bb72.i

bb67.i:                                           ; preds = %bb65.i
  %8 = tail call i64 @llvm.ctlz.i64(i64 %_0.i63.i, i1 false), !range !144
  %9 = trunc i64 %8 to i32
  %_0.i1.i98.i = add nuw nsw i64 %8, 53
  %_0.i.i99.neg.i = add nsw i32 %9, -12
  %10 = and i64 %_0.i1.i98.i, 63
  %_7.i100.i = shl i64 %_0.i63.i, %10
  %11 = add nsw i32 %_0.i.i99.neg.i, %scale.sroa.0.1.i
  br label %bb72.i

bb86.i:                                           ; preds = %bb89.i, %bb72.i
  %iter.sroa.0.0.i = phi i64 [ 0, %bb72.i ], [ %_0.i.i.i.i.i, %bb89.i ]
  %x_uq0_hw.sroa.0.0.i = phi i32 [ %_0.i42.i, %bb72.i ], [ %14, %bb89.i ]
  %exitcond.not.i = icmp eq i64 %iter.sroa.0.0.i, 3
  br i1 %exitcond.not.i, label %bb90.i, label %bb89.i

bb90.i:                                           ; preds = %bb86.i
  %12 = or i64 %a_significand.sroa.0.0.i, 4503599627370496
  %_0.i68.i = shl i64 %b_significand.sroa.0.0.i, 11
  %_0.i41.i = add i32 %x_uq0_hw.sroa.0.0.i, -1
  %blo.i = and i64 %_0.i68.i, 4294965248
  %_143.i = zext i32 %_0.i41.i to i64
  %_142.i = mul nuw i64 %_129.i, %_143.i
  %_146.i = mul nuw i64 %blo.i, %_143.i
  %_145.i = lshr i64 %_146.i, 32
  %13 = add nuw i64 %_142.i, %_145.i
  %_0.i1.i52.i = sub i64 1, %13
  %lo_corr.i = and i64 %_0.i1.i52.i, 4294967295
  %hi_corr.i = lshr i64 %_0.i1.i52.i, 32
  %_153.i = shl nuw nsw i64 %_143.i, 1
  %_152.i = mul i64 %_153.i, %hi_corr.i
  %_155.i = mul nuw i64 %lo_corr.i, %_143.i
  %_154.i = lshr i64 %_155.i, 31
  %_0.i43.i = add i64 %_152.i, -225
  %_3.0.i103.i = add i64 %_0.i43.i, %_154.i
  %_0.i104.i = shl i64 %12, 1
  %_0.i1.i105.i = zext i64 %_3.0.i103.i to i128
  %_0.i2.i.i = zext i64 %_0.i104.i to i128
  %_0.i.i106.i = mul nuw i128 %_0.i1.i105.i, %_0.i2.i.i
  %_2.i.i = lshr i128 %_0.i.i106.i, 64
  %_0.i107.i = trunc i128 %_2.i.i to i64
  %_0.i30.i = icmp ult i64 %_0.i107.i, 9007199254740992
  br i1 %_0.i30.i, label %bb110.i, label %bb119.i

bb89.i:                                           ; preds = %bb86.i
  %_0.i.i.i.i.i = add nuw nsw i64 %iter.sroa.0.0.i, 1
  %_127.i = zext i32 %x_uq0_hw.sroa.0.0.i to i64
  %_0.i46.i = mul nuw i64 %_129.i, %_127.i
  %_125.i = lshr i64 %_0.i46.i, 32
  %_0.i.i109.i = sub nsw i64 0, %_125.i
  %_134.i = and i64 %_0.i.i109.i, 4294967295
  %_0.i45.i = mul nuw i64 %_134.i, %_127.i
  %_130.i = lshr i64 %_0.i45.i, 31
  %14 = trunc i64 %_130.i to i32
  br label %bb86.i

bb119.i:                                          ; preds = %bb90.i
  %_0.i44.i = add nsw i64 %_0.i.i67.i, 1023
  %15 = lshr i64 %_0.i107.i, 1
  %_0.i110.i = shl i64 %a_significand.sroa.0.0.i, 52
  %_0.i49.i = mul i64 %15, %2
  %_0.i.i111.i = sub i64 %_0.i110.i, %_0.i49.i
  br label %bb127.i

bb110.i:                                          ; preds = %bb90.i
  %_0.i112.i = shl i64 %a_significand.sroa.0.0.i, 53
  %_0.i48.i = mul i64 %2, %_0.i107.i
  %_0.i.i113.i = sub i64 %_0.i112.i, %_0.i48.i
  %_0.i37.i = add nsw i64 %_0.i.i67.i, 1022
  br label %bb127.i

bb127.i:                                          ; preds = %bb110.i, %bb119.i
  %a_significand.sroa.0.2.i = phi i64 [ %_0.i104.i, %bb110.i ], [ %12, %bb119.i ]
  %quotient.sroa.0.0.i = phi i64 [ %_0.i107.i, %bb110.i ], [ %15, %bb119.i ]
  %_251.sroa.0.0.i = phi i64 [ %_0.i.i113.i, %bb110.i ], [ %_0.i.i111.i, %bb119.i ]
  %_252.sroa.0.0.i = phi i64 [ %_0.i37.i, %bb110.i ], [ %_0.i44.i, %bb119.i ]
  %_206.i = icmp sgt i64 %_252.sroa.0.0.i, 2046
  br i1 %_206.i, label %bb128.i, label %bb131.i

bb131.i:                                          ; preds = %bb127.i
  %_211.i = icmp sgt i64 %_252.sroa.0.0.i, 0
  br i1 %_211.i, label %bb132.i, label %bb133.i

bb128.i:                                          ; preds = %bb127.i
  %_0.i114.i = or disjoint i64 %_0.i61.i, 9218868437227405312
  %_0.i.i.i115.i = bitcast i64 %_0.i114.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb133.i:                                          ; preds = %bb131.i
  %_220.i = icmp slt i64 %_252.sroa.0.0.i, -52
  br i1 %_220.i, label %bb138.i, label %bb139.i

bb132.i:                                          ; preds = %bb131.i
  %_0.i116.i = and i64 %quotient.sroa.0.0.i, 4503599627370495
  %_216.i = shl nuw nsw i64 %_252.sroa.0.0.i, 52
  %16 = or disjoint i64 %_216.i, %_0.i116.i
  %17 = shl i64 %_251.sroa.0.0.i, 1
  br label %bb153.i

bb139.i:                                          ; preds = %bb133.i
  %_224.i = sub nsw i64 1, %_252.sroa.0.0.i
  %_0.i1.i117.i = lshr i64 %quotient.sroa.0.0.i, %_224.i
  %_0.i38.i = add nsw i64 %_252.sroa.0.0.i, 52
  %_0.i1.i120.i = shl i64 %a_significand.sroa.0.2.i, %_0.i38.i
  %_0.i47.i = shl i64 %2, 1
  %_235.i = mul i64 %_0.i47.i, %_0.i1.i117.i
  %_0.i50.i = sub i64 %_0.i1.i120.i, %_235.i
  br label %bb153.i

bb138.i:                                          ; preds = %bb133.i
  %_0.i.i.i121.i = bitcast i64 %_0.i61.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb153.i:                                          ; preds = %bb139.i, %bb132.i
  %residual.sroa.0.0.i = phi i64 [ %17, %bb132.i ], [ %_0.i50.i, %bb139.i ]
  %abs_result.sroa.0.0.i = phi i64 [ %16, %bb132.i ], [ %_0.i1.i117.i, %bb139.i ]
  %_0.i122.i = and i64 %abs_result.sroa.0.0.i, 1
  %_3.0.i123.i = add i64 %_0.i122.i, %residual.sroa.0.0.i
  %_0.i21.i = icmp ugt i64 %_3.0.i123.i, %2
  %_3.0.i124.i = zext i1 %_0.i21.i to i64
  %spec.select178.i = add nuw i64 %abs_result.sroa.0.0.i, %_3.0.i124.i
  %_0.i125.i = or i64 %spec.select178.i, %_0.i61.i
  %_0.i.i.i126.i = bitcast i64 %_0.i125.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

bb42.i:                                           ; preds = %bb39.i
  %_0.i129.i = or disjoint i64 %_0.i61.i, 9218868437227405312
  %_0.i.i.i130.i = bitcast i64 %_0.i129.i to double
  br label %_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit

_ZN17compiler_builtins5float3div5div6417h581f05155653211fE.exit: ; preds = %bb42.i, %bb153.i, %bb138.i, %bb128.i, %bb57.i, %bb51.i, %bb47.i, %bb39.i, %bb34.i, %bb29.i
  %_0.sroa.0.1.i = phi double [ %_0.i.i.i126.i, %bb153.i ], [ %_0.i.i.i115.i, %bb128.i ], [ %_0.i.i.i121.i, %bb138.i ], [ %_0.i.i.i72.i, %bb29.i ], [ %_0.i.i.i77.i, %bb34.i ], [ %_0.i.i.i130.i, %bb42.i ], [ %_0.i.i.i87.i, %bb47.i ], [ %_0.i.i.i95.i, %bb57.i ], [ 0x7FF8000000000000, %bb39.i ], [ %spec.select.i, %bb51.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef double @__divdf3(double noundef %a, double noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float3div8__divdf317h864c93a31e479499E(double noundef %a, double noundef %b) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float6extend13__extendsfdf217h3287fc0df592462bE(float noundef %a) unnamed_addr #49 {
start:
  %0 = tail call float @llvm.fabs.f32(float %a)
  %_0.i6.i = bitcast float %0 to i32
  %_0.i.i.i = add nsw i32 %_0.i6.i, -8388608
  %_0.i5.i = icmp ult i32 %_0.i.i.i, 2130706432
  br i1 %_0.i5.i, label %bb8.i, label %bb14.i

bb14.i:                                           ; preds = %start
  %_0.i.i = icmp ugt i32 %_0.i6.i, 2139095039
  br i1 %_0.i.i, label %bb16.i, label %bb27.i

bb8.i:                                            ; preds = %start
  %_0.i8.i = zext nneg i32 %_0.i6.i to i64
  %_0.i1.i.i = shl nuw nsw i64 %_0.i8.i, 29
  %_3.0.i.i = add nuw nsw i64 %_0.i1.i.i, 4035225266123964416
  br label %_ZN17compiler_builtins5float6extend6extend17hea0bd849cc9c1ba4E.exit

bb27.i:                                           ; preds = %bb14.i
  %_0.i11.not.i = icmp eq i32 %_0.i6.i, 0
  br i1 %_0.i11.not.i, label %_ZN17compiler_builtins5float6extend6extend17hea0bd849cc9c1ba4E.exit, label %bb29.i

bb16.i:                                           ; preds = %bb14.i
  %1 = zext i32 %_0.i6.i to i64
  %2 = shl nuw nsw i64 %1, 29
  %3 = or i64 %2, 9218868437227405312
  br label %_ZN17compiler_builtins5float6extend6extend17hea0bd849cc9c1ba4E.exit

bb29.i:                                           ; preds = %bb27.i
  %4 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i6.i, i1 true), !range !1563
  %_0.i18.i = zext nneg i32 %_0.i6.i to i64
  %_64.i = sub nuw nsw i32 905, %4
  %_0.i19.i = zext nneg i32 %_64.i to i64
  %_67.i = add nuw nsw i32 %4, 21
  %5 = zext nneg i32 %_67.i to i64
  %_0.i1.i20.i = shl i64 %_0.i18.i, %5
  %_0.i21.i = xor i64 %_0.i1.i20.i, 4503599627370496
  %_0.i1.i22.i = shl nuw nsw i64 %_0.i19.i, 52
  %_0.i23.i = or i64 %_0.i21.i, %_0.i1.i22.i
  br label %_ZN17compiler_builtins5float6extend6extend17hea0bd849cc9c1ba4E.exit

_ZN17compiler_builtins5float6extend6extend17hea0bd849cc9c1ba4E.exit: ; preds = %bb29.i, %bb16.i, %bb27.i, %bb8.i
  %abs_result.sroa.0.0.i = phi i64 [ %_3.0.i.i, %bb8.i ], [ %3, %bb16.i ], [ %_0.i23.i, %bb29.i ], [ 0, %bb27.i ]
  %_0.i.i.i.i = bitcast float %a to i32
  %_0.i25.i = and i32 %_0.i.i.i.i, -2147483648
  %_0.i26.i = zext i32 %_0.i25.i to i64
  %_0.i1.i27.i = shl nuw i64 %_0.i26.i, 32
  %_0.i28.i = or i64 %abs_result.sroa.0.0.i, %_0.i1.i27.i
  %_0.i.i.i29.i = bitcast i64 %_0.i28.i to double
  ret double %_0.i.i.i29.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__extendsfdf2(float noundef %a) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float6extend13__extendsfdf217h3287fc0df592462bE(float noundef %a) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float3mul8__mulsf317hcefdeec2100fa14aE(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0.i.i.i.i = bitcast float %a to i32
  %_0.i.i.i32.i = bitcast float %b to i32
  %_0.i33.i = lshr i32 %_0.i.i.i.i, 23
  %_0.i34.i = and i32 %_0.i33.i, 255
  %_0.i35.i = lshr i32 %_0.i.i.i32.i, 23
  %_0.i36.i = and i32 %_0.i35.i, 255
  %_0.i37.i = xor i32 %_0.i.i.i32.i, %_0.i.i.i.i
  %_0.i38.i = and i32 %_0.i37.i, -2147483648
  %_0.i39.i = and i32 %_0.i.i.i.i, 8388607
  %_0.i40.i = and i32 %_0.i.i.i32.i, 8388607
  %0 = add nsw i32 %_0.i34.i, -255
  %_0.i10.i = icmp ult i32 %0, -254
  %1 = add nsw i32 %_0.i36.i, -255
  %_0.i.i = icmp ult i32 %1, -254
  %or.cond.i = select i1 %_0.i10.i, i1 true, i1 %_0.i.i
  br i1 %or.cond.i, label %bb25.i, label %bb73.i

bb73.i:                                           ; preds = %bb68.i, %bb66.i, %start
  %a_significand.sroa.0.0.i = phi i32 [ %a_significand.sroa.0.1.i, %bb66.i ], [ %a_significand.sroa.0.1.i, %bb68.i ], [ %_0.i39.i, %start ]
  %b_significand.sroa.0.0.i = phi i32 [ %_0.i40.i, %bb66.i ], [ %_7.i80.i, %bb68.i ], [ %_0.i40.i, %start ]
  %scale.sroa.0.0.i = phi i32 [ %scale.sroa.0.1.i, %bb66.i ], [ %10, %bb68.i ], [ 0, %start ]
  %2 = or i32 %a_significand.sroa.0.0.i, 8388608
  %3 = shl i32 %b_significand.sroa.0.0.i, 8
  %_0.i42.i = or i32 %3, -2147483648
  %_0.i1.i.i = zext i32 %2 to i64
  %_0.i2.i.i = zext i32 %_0.i42.i to i64
  %_0.i.i43.i = mul nuw i64 %_0.i2.i.i, %_0.i1.i.i
  %_0.i.i44.i = trunc i64 %_0.i.i43.i to i32
  %_2.i.i.i = lshr i64 %_0.i.i43.i, 32
  %_0.i1.i45.i = trunc i64 %_2.i.i.i to i32
  %_0.i28.i = add nuw nsw i32 %_0.i36.i, %_0.i34.i
  %_0.i27.i = add nsw i32 %_0.i28.i, %scale.sroa.0.0.i
  %_0.i46.i = and i32 %_0.i1.i45.i, 8388608
  %_0.i49.not.i = icmp eq i32 %_0.i46.i, 0
  br i1 %_0.i49.not.i, label %bb88.i, label %bb86.i

bb25.i:                                           ; preds = %start
  %4 = tail call float @llvm.fabs.f32(float %a)
  %_0.i50.i = bitcast float %4 to i32
  %5 = tail call float @llvm.fabs.f32(float %b)
  %_0.i51.i = bitcast float %5 to i32
  %_0.i19.i = icmp ugt i32 %_0.i50.i, 2139095040
  br i1 %_0.i19.i, label %bb29.i, label %bb32.i

bb32.i:                                           ; preds = %bb25.i
  %_0.i16.i = icmp ugt i32 %_0.i51.i, 2139095040
  br i1 %_0.i16.i, label %bb34.i, label %bb37.i

bb29.i:                                           ; preds = %bb25.i
  %_0.i52.i = or i32 %_0.i.i.i.i, 4194304
  %_0.i.i.i53.i = bitcast i32 %_0.i52.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb37.i:                                           ; preds = %bb32.i
  %_0.i56.i = icmp eq i32 %_0.i50.i, 2139095040
  br i1 %_0.i56.i, label %bb39.i, label %bb45.i

bb34.i:                                           ; preds = %bb32.i
  %_0.i57.i = or i32 %_0.i.i.i32.i, 4194304
  %_0.i.i.i58.i = bitcast i32 %_0.i57.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb45.i:                                           ; preds = %bb37.i
  %_0.i61.i = icmp eq i32 %_0.i51.i, 2139095040
  %_0.i70.not.i = icmp eq i32 %_0.i50.i, 0
  br i1 %_0.i61.i, label %bb47.i, label %bb53.i

bb39.i:                                           ; preds = %bb37.i
  %_0.i64.not.i = icmp eq i32 %_0.i51.i, 0
  br i1 %_0.i64.not.i, label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit, label %bb41.i

bb53.i:                                           ; preds = %bb45.i
  br i1 %_0.i70.not.i, label %bb55.i, label %bb57.i

bb47.i:                                           ; preds = %bb45.i
  br i1 %_0.i70.not.i, label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit, label %bb49.i

bb57.i:                                           ; preds = %bb53.i
  %_0.i73.i = icmp eq i32 %_0.i51.i, 0
  br i1 %_0.i73.i, label %bb59.i, label %bb61.i

bb55.i:                                           ; preds = %bb53.i
  %_0.i.i.i74.i = bitcast i32 %_0.i38.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb61.i:                                           ; preds = %bb57.i
  %_0.i25.i = icmp ult i32 %_0.i50.i, 8388608
  br i1 %_0.i25.i, label %bb63.i, label %bb66.i

bb59.i:                                           ; preds = %bb57.i
  %_0.i.i.i75.i = bitcast i32 %_0.i38.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb63.i:                                           ; preds = %bb61.i
  %6 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i39.i, i1 false), !range !1563
  %_0.i1.i76.i = add nuw nsw i32 %6, 24
  %_0.i.i77.i = sub nsw i32 9, %6
  %7 = and i32 %_0.i1.i76.i, 31
  %_7.i.i = shl i32 %_0.i39.i, %7
  br label %bb66.i

bb66.i:                                           ; preds = %bb63.i, %bb61.i
  %a_significand.sroa.0.1.i = phi i32 [ %_7.i.i, %bb63.i ], [ %_0.i39.i, %bb61.i ]
  %scale.sroa.0.1.i = phi i32 [ %_0.i.i77.i, %bb63.i ], [ 0, %bb61.i ]
  %_0.i22.i = icmp ult i32 %_0.i51.i, 8388608
  br i1 %_0.i22.i, label %bb68.i, label %bb73.i

bb68.i:                                           ; preds = %bb66.i
  %8 = tail call noundef i32 @llvm.ctlz.i32(i32 %_0.i40.i, i1 false), !range !1563
  %_0.i1.i78.i = add nuw nsw i32 %8, 24
  %9 = and i32 %_0.i1.i78.i, 31
  %_7.i80.i = shl i32 %_0.i40.i, %9
  %reass.sub = sub nsw i32 %scale.sroa.0.1.i, %8
  %10 = add nsw i32 %reass.sub, 9
  br label %bb73.i

bb88.i:                                           ; preds = %bb73.i
  %_0.i29.i = add nsw i32 %_0.i27.i, -127
  %_0.i83.i = tail call i32 @llvm.fshl.i32(i32 %_0.i1.i45.i, i32 %_0.i.i44.i, i32 1)
  %11 = shl i32 %_0.i.i44.i, 1
  br label %bb93.i

bb86.i:                                           ; preds = %bb73.i
  %_0.i26.i = add nsw i32 %_0.i27.i, -126
  br label %bb93.i

bb93.i:                                           ; preds = %bb86.i, %bb88.i
  %product_low.sroa.0.0.i = phi i32 [ %_0.i.i44.i, %bb86.i ], [ %11, %bb88.i ]
  %product_high.sroa.0.0.i = phi i32 [ %_0.i1.i45.i, %bb86.i ], [ %_0.i83.i, %bb88.i ]
  %product_exponent.sroa.0.0.i = phi i32 [ %_0.i26.i, %bb86.i ], [ %_0.i29.i, %bb88.i ]
  %_128.i = icmp sgt i32 %product_exponent.sroa.0.0.i, 254
  br i1 %_128.i, label %bb94.i, label %bb97.i

bb97.i:                                           ; preds = %bb93.i
  %_133.i = icmp slt i32 %product_exponent.sroa.0.0.i, 1
  br i1 %_133.i, label %bb98.i, label %bb99.i

bb94.i:                                           ; preds = %bb93.i
  %_0.i84.i = or disjoint i32 %_0.i38.i, 2139095040
  %_0.i.i.i85.i = bitcast i32 %_0.i84.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb99.i:                                           ; preds = %bb97.i
  %12 = and i32 %product_high.sroa.0.0.i, 8388607
  %_0.i86.i = shl nuw nsw i32 %product_exponent.sroa.0.0.i, 23
  %13 = or disjoint i32 %_0.i86.i, %12
  br label %bb126.i

bb98.i:                                           ; preds = %bb97.i
  %_0.i.i87.i = sub nsw i32 1, %product_exponent.sroa.0.0.i
  %_139.i = icmp ugt i32 %_0.i.i87.i, 31
  br i1 %_139.i, label %bb103.i, label %bb106.i

bb126.i:                                          ; preds = %bb106.i, %bb99.i
  %product_low.sroa.0.1.i = phi i32 [ %_0.i93.i, %bb106.i ], [ %product_low.sroa.0.0.i, %bb99.i ]
  %product_high.sroa.0.1.i = phi i32 [ %15, %bb106.i ], [ %13, %bb99.i ]
  %14 = or i32 %product_high.sroa.0.1.i, %_0.i38.i
  %_0.i13.i = icmp ugt i32 %product_low.sroa.0.1.i, -2147483648
  br i1 %_0.i13.i, label %bb132.thread.i, label %bb132.i

bb103.i:                                          ; preds = %bb98.i
  %_0.i.i.i88.i = bitcast i32 %_0.i38.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb106.i:                                          ; preds = %bb98.i
  %_143.i = add nsw i32 %product_exponent.sroa.0.0.i, 31
  %_0.i89.i = shl i32 %product_low.sroa.0.0.i, %_143.i
  %_0.i90.i = shl i32 %product_high.sroa.0.0.i, %_143.i
  %_0.i91.i = lshr i32 %product_low.sroa.0.0.i, %_0.i.i87.i
  %_0.i92.i = or i32 %_0.i91.i, %_0.i90.i
  %_0.i93.i = or i32 %_0.i92.i, %_0.i89.i
  %15 = lshr i32 %product_high.sroa.0.0.i, %_0.i.i87.i
  br label %bb126.i

bb132.thread.i:                                   ; preds = %bb126.i
  %_3.0.i.i = add i32 %14, 1
  br label %bb138.i

bb132.i:                                          ; preds = %bb126.i
  %_0.i96.i = icmp eq i32 %product_low.sroa.0.1.i, -2147483648
  br i1 %_0.i96.i, label %bb134.i, label %bb138.i

bb134.i:                                          ; preds = %bb132.i
  %_0.i97.i = and i32 %product_high.sroa.0.1.i, 1
  %_3.0.i98.i = add i32 %14, %_0.i97.i
  br label %bb138.i

bb138.i:                                          ; preds = %bb134.i, %bb132.i, %bb132.thread.i
  %product_high.sroa.0.3.i = phi i32 [ %_3.0.i98.i, %bb134.i ], [ %14, %bb132.i ], [ %_3.0.i.i, %bb132.thread.i ]
  %_0.i.i.i99.i = bitcast i32 %product_high.sroa.0.3.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb49.i:                                           ; preds = %bb47.i
  %_0.i101.i = or disjoint i32 %_0.i38.i, 2139095040
  %_0.i.i.i102.i = bitcast i32 %_0.i101.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

bb41.i:                                           ; preds = %bb39.i
  %_0.i104.i = or disjoint i32 %_0.i38.i, 2139095040
  %_0.i.i.i105.i = bitcast i32 %_0.i104.i to float
  br label %_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit

_ZN17compiler_builtins5float3mul3mul17h1129869615a94e2fE.exit: ; preds = %bb41.i, %bb49.i, %bb138.i, %bb103.i, %bb94.i, %bb59.i, %bb55.i, %bb47.i, %bb39.i, %bb34.i, %bb29.i
  %_0.sroa.0.0.i = phi float [ %_0.i.i.i99.i, %bb138.i ], [ %_0.i.i.i85.i, %bb94.i ], [ %_0.i.i.i88.i, %bb103.i ], [ %_0.i.i.i53.i, %bb29.i ], [ %_0.i.i.i58.i, %bb34.i ], [ %_0.i.i.i105.i, %bb41.i ], [ %_0.i.i.i102.i, %bb49.i ], [ %_0.i.i.i74.i, %bb55.i ], [ %_0.i.i.i75.i, %bb59.i ], [ 0x7FF8000000000000, %bb47.i ], [ 0x7FF8000000000000, %bb39.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.fshl.i32(i32, i32, i32) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__mulsf3(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float3mul8__mulsf317hcefdeec2100fa14aE(float noundef %a, float noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float3mul8__muldf317h902326ec03eb2759E(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0.i.i.i.i = bitcast double %a to i64
  %_0.i.i.i32.i = bitcast double %b to i64
  %_0.i33.i = lshr i64 %_0.i.i.i.i, 52
  %_0.i34.i = and i64 %_0.i33.i, 2047
  %_0.i35.i = lshr i64 %_0.i.i.i32.i, 52
  %_0.i36.i = and i64 %_0.i35.i, 2047
  %_0.i37.i = xor i64 %_0.i.i.i32.i, %_0.i.i.i.i
  %_0.i38.i = and i64 %_0.i37.i, -9223372036854775808
  %_0.i39.i = and i64 %_0.i.i.i.i, 4503599627370495
  %_0.i40.i = and i64 %_0.i.i.i32.i, 4503599627370495
  %0 = add nsw i64 %_0.i34.i, -2047
  %_0.i10.i = icmp ult i64 %0, -2046
  %1 = add nsw i64 %_0.i36.i, -2047
  %_0.i.i = icmp ult i64 %1, -2046
  %or.cond.i = select i1 %_0.i10.i, i1 true, i1 %_0.i.i
  br i1 %or.cond.i, label %bb25.i, label %bb73.i

bb73.i:                                           ; preds = %bb68.i, %bb66.i, %start
  %a_significand.sroa.0.0.i = phi i64 [ %a_significand.sroa.0.1.i, %bb66.i ], [ %a_significand.sroa.0.1.i, %bb68.i ], [ %_0.i39.i, %start ]
  %b_significand.sroa.0.0.i = phi i64 [ %_0.i40.i, %bb66.i ], [ %_7.i82.i, %bb68.i ], [ %_0.i40.i, %start ]
  %scale.sroa.0.0.i = phi i32 [ %scale.sroa.0.1.i, %bb66.i ], [ %12, %bb68.i ], [ 0, %start ]
  %2 = or i64 %a_significand.sroa.0.0.i, 4503599627370496
  %3 = shl i64 %b_significand.sroa.0.0.i, 11
  %_0.i42.i = or i64 %3, -9223372036854775808
  %_0.i1.i.i = zext i64 %2 to i128
  %_0.i2.i.i = zext i64 %_0.i42.i to i128
  %_0.i.i43.i = mul nuw i128 %_0.i2.i.i, %_0.i1.i.i
  %_0.i.i44.i = trunc i128 %_0.i.i43.i to i64
  %_2.i.i.i = lshr i128 %_0.i.i43.i, 64
  %_0.i1.i45.i = trunc i128 %_2.i.i.i to i64
  %_0.i46.i = trunc i64 %_0.i34.i to i32
  %_0.i47.i = trunc i64 %_0.i36.i to i32
  %_0.i28.i = add nuw nsw i32 %_0.i47.i, %_0.i46.i
  %_0.i27.i = add nsw i32 %_0.i28.i, %scale.sroa.0.0.i
  %_0.i48.i = and i64 %_0.i1.i45.i, 4503599627370496
  %_0.i51.not.i = icmp eq i64 %_0.i48.i, 0
  br i1 %_0.i51.not.i, label %bb88.i, label %bb86.i

bb25.i:                                           ; preds = %start
  %4 = tail call double @llvm.fabs.f64(double %a)
  %_0.i52.i = bitcast double %4 to i64
  %5 = tail call double @llvm.fabs.f64(double %b)
  %_0.i53.i = bitcast double %5 to i64
  %_0.i19.i = icmp ugt i64 %_0.i52.i, 9218868437227405312
  br i1 %_0.i19.i, label %bb29.i, label %bb32.i

bb32.i:                                           ; preds = %bb25.i
  %_0.i16.i = icmp ugt i64 %_0.i53.i, 9218868437227405312
  br i1 %_0.i16.i, label %bb34.i, label %bb37.i

bb29.i:                                           ; preds = %bb25.i
  %_0.i54.i = or i64 %_0.i.i.i.i, 2251799813685248
  %_0.i.i.i55.i = bitcast i64 %_0.i54.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb37.i:                                           ; preds = %bb32.i
  %_0.i58.i = icmp eq i64 %_0.i52.i, 9218868437227405312
  br i1 %_0.i58.i, label %bb39.i, label %bb45.i

bb34.i:                                           ; preds = %bb32.i
  %_0.i59.i = or i64 %_0.i.i.i32.i, 2251799813685248
  %_0.i.i.i60.i = bitcast i64 %_0.i59.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb45.i:                                           ; preds = %bb37.i
  %_0.i63.i = icmp eq i64 %_0.i53.i, 9218868437227405312
  %_0.i72.not.i = icmp eq i64 %_0.i52.i, 0
  br i1 %_0.i63.i, label %bb47.i, label %bb53.i

bb39.i:                                           ; preds = %bb37.i
  %_0.i66.not.i = icmp eq i64 %_0.i53.i, 0
  br i1 %_0.i66.not.i, label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit, label %bb41.i

bb53.i:                                           ; preds = %bb45.i
  br i1 %_0.i72.not.i, label %bb55.i, label %bb57.i

bb47.i:                                           ; preds = %bb45.i
  br i1 %_0.i72.not.i, label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit, label %bb49.i

bb57.i:                                           ; preds = %bb53.i
  %_0.i75.i = icmp eq i64 %_0.i53.i, 0
  br i1 %_0.i75.i, label %bb59.i, label %bb61.i

bb55.i:                                           ; preds = %bb53.i
  %_0.i.i.i76.i = bitcast i64 %_0.i38.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb61.i:                                           ; preds = %bb57.i
  %_0.i25.i = icmp ult i64 %_0.i52.i, 4503599627370496
  br i1 %_0.i25.i, label %bb63.i, label %bb66.i

bb59.i:                                           ; preds = %bb57.i
  %_0.i.i.i77.i = bitcast i64 %_0.i38.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb63.i:                                           ; preds = %bb61.i
  %6 = tail call i64 @llvm.ctlz.i64(i64 %_0.i39.i, i1 false), !range !144
  %7 = trunc i64 %6 to i32
  %_0.i1.i78.i = add nuw nsw i64 %6, 53
  %_0.i.i79.i = sub nsw i32 12, %7
  %8 = and i64 %_0.i1.i78.i, 63
  %_7.i.i = shl i64 %_0.i39.i, %8
  br label %bb66.i

bb66.i:                                           ; preds = %bb63.i, %bb61.i
  %a_significand.sroa.0.1.i = phi i64 [ %_7.i.i, %bb63.i ], [ %_0.i39.i, %bb61.i ]
  %scale.sroa.0.1.i = phi i32 [ %_0.i.i79.i, %bb63.i ], [ 0, %bb61.i ]
  %_0.i22.i = icmp ult i64 %_0.i53.i, 4503599627370496
  br i1 %_0.i22.i, label %bb68.i, label %bb73.i

bb68.i:                                           ; preds = %bb66.i
  %9 = tail call i64 @llvm.ctlz.i64(i64 %_0.i40.i, i1 false), !range !144
  %10 = trunc i64 %9 to i32
  %_0.i1.i80.i = add nuw nsw i64 %9, 53
  %11 = and i64 %_0.i1.i80.i, 63
  %_7.i82.i = shl i64 %_0.i40.i, %11
  %reass.sub = sub nsw i32 %scale.sroa.0.1.i, %10
  %12 = add nsw i32 %reass.sub, 12
  br label %bb73.i

bb88.i:                                           ; preds = %bb73.i
  %_0.i29.i = add nsw i32 %_0.i27.i, -1023
  %_0.i85.i = tail call i64 @llvm.fshl.i64(i64 %_0.i1.i45.i, i64 %_0.i.i44.i, i64 1)
  %13 = shl i64 %_0.i.i44.i, 1
  br label %bb93.i

bb86.i:                                           ; preds = %bb73.i
  %_0.i26.i = add nsw i32 %_0.i27.i, -1022
  br label %bb93.i

bb93.i:                                           ; preds = %bb86.i, %bb88.i
  %product_low.sroa.0.0.i = phi i64 [ %_0.i.i44.i, %bb86.i ], [ %13, %bb88.i ]
  %product_high.sroa.0.0.i = phi i64 [ %_0.i1.i45.i, %bb86.i ], [ %_0.i85.i, %bb88.i ]
  %product_exponent.sroa.0.0.i = phi i32 [ %_0.i26.i, %bb86.i ], [ %_0.i29.i, %bb88.i ]
  %_128.i = icmp sgt i32 %product_exponent.sroa.0.0.i, 2046
  br i1 %_128.i, label %bb94.i, label %bb97.i

bb97.i:                                           ; preds = %bb93.i
  %_133.i = icmp slt i32 %product_exponent.sroa.0.0.i, 1
  br i1 %_133.i, label %bb98.i, label %bb99.i

bb94.i:                                           ; preds = %bb93.i
  %_0.i86.i = or disjoint i64 %_0.i38.i, 9218868437227405312
  %_0.i.i.i87.i = bitcast i64 %_0.i86.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb99.i:                                           ; preds = %bb97.i
  %14 = and i64 %product_high.sroa.0.0.i, 4503599627370495
  %_0.i88.i = zext nneg i32 %product_exponent.sroa.0.0.i to i64
  %_0.i89.i = shl nuw nsw i64 %_0.i88.i, 52
  %15 = or disjoint i64 %_0.i89.i, %14
  br label %bb126.i

bb98.i:                                           ; preds = %bb97.i
  %_0.i.i91.i = sub nsw i32 1, %product_exponent.sroa.0.0.i
  %_139.i = icmp ugt i32 %_0.i.i91.i, 63
  br i1 %_139.i, label %bb103.i, label %bb106.i

bb126.i:                                          ; preds = %bb106.i, %bb99.i
  %product_low.sroa.0.1.i = phi i64 [ %_0.i98.i, %bb106.i ], [ %product_low.sroa.0.0.i, %bb99.i ]
  %product_high.sroa.0.1.i = phi i64 [ %19, %bb106.i ], [ %15, %bb99.i ]
  %16 = or i64 %product_high.sroa.0.1.i, %_0.i38.i
  %_0.i13.i = icmp ugt i64 %product_low.sroa.0.1.i, -9223372036854775808
  br i1 %_0.i13.i, label %bb132.thread.i, label %bb132.i

bb103.i:                                          ; preds = %bb98.i
  %_0.i.i.i93.i = bitcast i64 %_0.i38.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb106.i:                                          ; preds = %bb98.i
  %_143.i = add nsw i32 %product_exponent.sroa.0.0.i, 63
  %17 = zext nneg i32 %_143.i to i64
  %_0.i94.i = shl i64 %product_low.sroa.0.0.i, %17
  %_0.i95.i = shl i64 %product_high.sroa.0.0.i, %17
  %18 = zext nneg i32 %_0.i.i91.i to i64
  %_0.i96.i = lshr i64 %product_low.sroa.0.0.i, %18
  %_0.i97.i = or i64 %_0.i96.i, %_0.i95.i
  %_0.i98.i = or i64 %_0.i97.i, %_0.i94.i
  %19 = lshr i64 %product_high.sroa.0.0.i, %18
  br label %bb126.i

bb132.thread.i:                                   ; preds = %bb126.i
  %_3.0.i.i = add i64 %16, 1
  br label %bb138.i

bb132.i:                                          ; preds = %bb126.i
  %_0.i101.i = icmp eq i64 %product_low.sroa.0.1.i, -9223372036854775808
  br i1 %_0.i101.i, label %bb134.i, label %bb138.i

bb134.i:                                          ; preds = %bb132.i
  %_0.i102.i = and i64 %product_high.sroa.0.1.i, 1
  %_3.0.i103.i = add i64 %16, %_0.i102.i
  br label %bb138.i

bb138.i:                                          ; preds = %bb134.i, %bb132.i, %bb132.thread.i
  %product_high.sroa.0.3.i = phi i64 [ %_3.0.i103.i, %bb134.i ], [ %16, %bb132.i ], [ %_3.0.i.i, %bb132.thread.i ]
  %_0.i.i.i104.i = bitcast i64 %product_high.sroa.0.3.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb49.i:                                           ; preds = %bb47.i
  %_0.i106.i = or disjoint i64 %_0.i38.i, 9218868437227405312
  %_0.i.i.i107.i = bitcast i64 %_0.i106.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

bb41.i:                                           ; preds = %bb39.i
  %_0.i109.i = or disjoint i64 %_0.i38.i, 9218868437227405312
  %_0.i.i.i110.i = bitcast i64 %_0.i109.i to double
  br label %_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit

_ZN17compiler_builtins5float3mul3mul17hc7026ddb14f72154E.exit: ; preds = %bb41.i, %bb49.i, %bb138.i, %bb103.i, %bb94.i, %bb59.i, %bb55.i, %bb47.i, %bb39.i, %bb34.i, %bb29.i
  %_0.sroa.0.0.i = phi double [ %_0.i.i.i104.i, %bb138.i ], [ %_0.i.i.i87.i, %bb94.i ], [ %_0.i.i.i93.i, %bb103.i ], [ %_0.i.i.i55.i, %bb29.i ], [ %_0.i.i.i60.i, %bb34.i ], [ %_0.i.i.i110.i, %bb41.i ], [ %_0.i.i.i107.i, %bb49.i ], [ %_0.i.i.i76.i, %bb55.i ], [ %_0.i.i.i77.i, %bb59.i ], [ 0x7FF8000000000000, %bb47.i ], [ 0x7FF8000000000000, %bb39.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__muldf3(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float3mul8__muldf317h902326ec03eb2759E(double noundef %a, double noundef %b) #61
  ret double %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef float @_ZN17compiler_builtins5float3pow9__powisf217hf4d44bf1c3ae4f25E(float noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %spec.select.i.i.i = tail call noundef i32 @llvm.abs.i32(i32 %b, i1 false)
  br label %bb2.i

bb2.i:                                            ; preds = %bb8.i, %start
  %mul.sroa.0.0.i = phi float [ 1.000000e+00, %start ], [ %spec.select.i, %bb8.i ]
  %a1.sroa.0.0.i = phi float [ %a, %start ], [ %4, %bb8.i ]
  %pow.sroa.0.0.i = phi i32 [ %spec.select.i.i.i, %start ], [ %3, %bb8.i ]
  %_7.i = and i32 %pow.sroa.0.0.i, 1
  %0 = icmp eq i32 %_7.i, 0
  %1 = select i1 %0, float 1.000000e+00, float %a1.sroa.0.0.i
  %spec.select.i = fmul float %mul.sroa.0.0.i, %1
  %2 = icmp ult i32 %pow.sroa.0.0.i, 2
  br i1 %2, label %_ZN17compiler_builtins5float3pow3pow17h6406987365862be1E.exit, label %bb8.i

bb8.i:                                            ; preds = %bb2.i
  %3 = lshr i32 %pow.sroa.0.0.i, 1
  %4 = fmul float %a1.sroa.0.0.i, %a1.sroa.0.0.i
  br label %bb2.i

_ZN17compiler_builtins5float3pow3pow17h6406987365862be1E.exit: ; preds = %bb2.i
  %recip.i = icmp slt i32 %b, 0
  %_0.i.i = fdiv float 1.000000e+00, %spec.select.i
  %_0.sroa.0.0.i = select i1 %recip.i, float %_0.i.i, float %spec.select.i
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef float @__powisf2(float noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float3pow9__powisf217hf4d44bf1c3ae4f25E(float noundef %a, i32 noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef double @_ZN17compiler_builtins5float3pow9__powidf217hffb569eae20ca639E(double noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %spec.select.i.i.i = tail call noundef i32 @llvm.abs.i32(i32 %b, i1 false)
  br label %bb2.i

bb2.i:                                            ; preds = %bb8.i, %start
  %mul.sroa.0.0.i = phi double [ 1.000000e+00, %start ], [ %spec.select.i, %bb8.i ]
  %a1.sroa.0.0.i = phi double [ %a, %start ], [ %4, %bb8.i ]
  %pow.sroa.0.0.i = phi i32 [ %spec.select.i.i.i, %start ], [ %3, %bb8.i ]
  %_7.i = and i32 %pow.sroa.0.0.i, 1
  %0 = icmp eq i32 %_7.i, 0
  %1 = select i1 %0, double 1.000000e+00, double %a1.sroa.0.0.i
  %spec.select.i = fmul double %mul.sroa.0.0.i, %1
  %2 = icmp ult i32 %pow.sroa.0.0.i, 2
  br i1 %2, label %_ZN17compiler_builtins5float3pow3pow17hf7ed0921b658dc7bE.exit, label %bb8.i

bb8.i:                                            ; preds = %bb2.i
  %3 = lshr i32 %pow.sroa.0.0.i, 1
  %4 = fmul double %a1.sroa.0.0.i, %a1.sroa.0.0.i
  br label %bb2.i

_ZN17compiler_builtins5float3pow3pow17hf7ed0921b658dc7bE.exit: ; preds = %bb2.i
  %recip.i = icmp slt i32 %b, 0
  %_0.i.i = fdiv double 1.000000e+00, %spec.select.i
  %_0.sroa.0.0.i = select i1 %recip.i, double %_0.i.i, double %spec.select.i
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef double @__powidf2(double noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float3pow9__powidf217hffb569eae20ca639E(double noundef %a, i32 noundef %b) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float3sub8__subsf317hfdc1ea33aa0790ddE(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %0 = fneg float %b
  %_0 = tail call noundef float @_ZN17compiler_builtins5float3add8__addsf317h24db96071f24dda2E(float noundef %a, float noundef %0) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__subsf3(float noundef %a, float noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float3sub8__subsf317hfdc1ea33aa0790ddE(float noundef %a, float noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @_ZN17compiler_builtins5float3sub8__subdf317hb3f8cd3c38177706E(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %0 = fneg double %b
  %_0 = tail call noundef double @_ZN17compiler_builtins5float3add8__adddf317h6c025947bf9d36b5E(double noundef %a, double noundef %0) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @__subdf3(double noundef %a, double noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins5float3sub8__subdf317hb3f8cd3c38177706E(double noundef %a, double noundef %b) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @_ZN17compiler_builtins5float5trunc12__truncdfsf217h624ed888e5126d07E(double noundef %a) unnamed_addr #49 {
start:
  %_0.i.i.i.i = bitcast double %a to i64
  %0 = tail call double @llvm.fabs.f64(double %a)
  %_0.i14.i = bitcast double %0 to i64
  %_0.i.i.i = add nsw i64 %_0.i14.i, -4039728865751334912
  %_0.i.i17.i = add nsw i64 %_0.i14.i, -5183643171103440896
  %_0.i13.i = icmp ult i64 %_0.i.i.i, %_0.i.i17.i
  br i1 %_0.i13.i, label %bb20.i, label %bb38.i

bb38.i:                                           ; preds = %start
  %_0.i10.i = icmp ugt i64 %_0.i14.i, 9218868437227405312
  br i1 %_0.i10.i, label %bb40.i, label %bb48.i

bb20.i:                                           ; preds = %start
  %_0.i18.i = lshr i64 %_0.i14.i, 29
  %_0.i19.i = trunc i64 %_0.i18.i to i32
  %_0.i.i20.i = add i32 %_0.i19.i, 1073741824
  %_0.i21.i = and i64 %_0.i14.i, 536870911
  %_0.i4.i = icmp ugt i64 %_0.i21.i, 268435456
  br i1 %_0.i4.i, label %bb28.i, label %bb30.i

bb48.i:                                           ; preds = %bb38.i
  %_0.i.i = icmp ugt i64 %_0.i14.i, 5183643171103440895
  br i1 %_0.i.i, label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit, label %bb52.i

bb40.i:                                           ; preds = %bb38.i
  %_0.i22.i = lshr i64 %_0.i14.i, 29
  %1 = trunc i64 %_0.i22.i to i32
  %_0.i24.i = and i32 %1, 4194303
  %2 = or disjoint i32 %_0.i24.i, 2143289344
  br label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

bb52.i:                                           ; preds = %bb48.i
  %_0.i26.i = lshr i64 %_0.i14.i, 52
  %_0.i27.i = trunc i64 %_0.i26.i to i32
  %shift.i = sub nsw i32 897, %_0.i27.i
  %_101.i = icmp ugt i32 %shift.i, 52
  br i1 %_101.i, label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit, label %bb59.i

bb59.i:                                           ; preds = %bb52.i
  %_0.i29.i = and i64 %_0.i.i.i.i, 4503599627370495
  %_0.i30.i = or disjoint i64 %_0.i29.i, 4503599627370496
  %_106.i = add nuw nsw i64 %_0.i26.i, 63
  %3 = and i64 %_106.i, 63
  %_0.i31.i = shl i64 %_0.i30.i, %3
  %_0.i34.not.i = icmp ne i64 %_0.i31.i, 0
  %spec.select.i = zext i1 %_0.i34.not.i to i64
  %4 = zext nneg i32 %shift.i to i64
  %_0.i35.i = lshr i64 %_0.i30.i, %4
  %_0.i37.i = lshr i64 %_0.i35.i, 29
  %_0.i38.i = trunc i64 %_0.i37.i to i32
  %_0.i35.masked.i = and i64 %_0.i35.i, 536870911
  %_0.i39.i = or i64 %_0.i35.masked.i, %spec.select.i
  %_0.i7.i = icmp ugt i64 %_0.i39.i, 268435456
  br i1 %_0.i7.i, label %bb71.i, label %bb73.i

bb73.i:                                           ; preds = %bb59.i
  %_0.i42.i = icmp eq i64 %_0.i39.i, 268435456
  br i1 %_0.i42.i, label %bb75.i, label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

bb71.i:                                           ; preds = %bb59.i
  %_3.0.i.i = add nuw nsw i32 %_0.i38.i, 1
  br label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

bb75.i:                                           ; preds = %bb73.i
  %_0.i43.i = and i32 %_0.i38.i, 1
  %_3.0.i44.i = add nuw nsw i32 %_0.i43.i, %_0.i38.i
  br label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

bb30.i:                                           ; preds = %bb20.i
  %_0.i50.i = icmp eq i64 %_0.i21.i, 268435456
  br i1 %_0.i50.i, label %bb32.i, label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

bb28.i:                                           ; preds = %bb20.i
  %_3.0.i51.i = add i32 %_0.i19.i, 1073741825
  br label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

bb32.i:                                           ; preds = %bb30.i
  %_0.i52.i = and i32 %_0.i19.i, 1
  %_3.0.i53.i = add i32 %_0.i.i20.i, %_0.i52.i
  br label %_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit

_ZN17compiler_builtins5float5trunc5trunc17h2b1f82616c3a31f5E.exit: ; preds = %bb32.i, %bb28.i, %bb30.i, %bb75.i, %bb71.i, %bb73.i, %bb52.i, %bb40.i, %bb48.i
  %abs_result.sroa.0.1.i = phi i32 [ %2, %bb40.i ], [ 2139095040, %bb48.i ], [ 0, %bb52.i ], [ %_3.0.i.i, %bb71.i ], [ %_3.0.i44.i, %bb75.i ], [ %_0.i38.i, %bb73.i ], [ %_3.0.i51.i, %bb28.i ], [ %_3.0.i53.i, %bb32.i ], [ %_0.i.i20.i, %bb30.i ]
  %_0.i16.i = lshr i64 %_0.i.i.i.i, 32
  %5 = trunc i64 %_0.i16.i to i32
  %_0.i45.i = and i32 %5, -2147483648
  %_0.i46.i = or i32 %abs_result.sroa.0.1.i, %_0.i45.i
  %_0.i.i.i47.i = bitcast i32 %_0.i46.i to float
  ret float %_0.i.i.i47.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @__truncdfsf2(double noundef %a) unnamed_addr #49 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins5float5trunc12__truncdfsf217h624ed888e5126d07E(double noundef %a) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$11signed_repr17h3a1409dc71e12c4cE"(float noundef %self) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %self to i32
  ret i32 %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef zeroext i1 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$7eq_repr17h508be14311dff504E"(float noundef %self, float noundef %rhs) unnamed_addr #49 {
start:
  %_0.i = fcmp uno float %self, 0.000000e+00
  %_0.i2 = fcmp uno float %rhs, 0.000000e+00
  %or.cond = and i1 %_0.i, %_0.i2
  br i1 %or.cond, label %bb8, label %bb5

bb5:                                              ; preds = %start
  %_0.i.i.i = bitcast float %self to i32
  %_0.i.i.i1 = bitcast float %rhs to i32
  %0 = icmp eq i32 %_0.i.i.i, %_0.i.i.i1
  br label %bb8

bb8:                                              ; preds = %bb5, %start
  %_0.sroa.0.0.off0 = phi i1 [ %0, %bb5 ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef zeroext i1 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$4sign17h2c4b863d0101c58fE"(float noundef %self) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast float %self to i32
  %_0 = icmp slt i32 %_0.i.i.i, 0
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$3exp17hb5f6db7986605049E"(float noundef %self) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %self to i32
  %_3 = lshr i32 %_0.i.i, 23
  %0 = trunc i32 %_3 to i16
  %_0 = and i16 %0, 255
  ret i16 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$4frac17hcba79f1e178595f5E"(float noundef %self) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %self to i32
  %_0 = and i32 %_0.i.i, 8388607
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$8imp_frac17h182afa790771e5f8E"(float noundef %self) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast float %self to i32
  %_0.i = and i32 %_0.i.i.i, 8388607
  %_0 = or disjoint i32 %_0.i, 8388608
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$9from_repr17hf089d3b96ba7f864E"(i32 noundef %a) unnamed_addr #49 {
start:
  %_0.i.i = bitcast i32 %a to float
  ret float %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef float @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$10from_parts17h76636257f4f44037E"(i1 noundef zeroext %sign, i32 noundef %exponent, i32 noundef %significand) unnamed_addr #49 {
start:
  %_6 = select i1 %sign, i32 -2147483648, i32 0
  %_9 = shl i32 %exponent, 23
  %_8 = and i32 %_9, 2139095040
  %_5 = or disjoint i32 %_8, %_6
  %_10 = and i32 %significand, 8388607
  %_4 = or disjoint i32 %_5, %_10
  %_0.i.i.i = bitcast i32 %_4 to float
  ret float %_0.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i32, i32 } @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$9normalize17he933cf87d1de38aaE"(i32 noundef %significand) unnamed_addr #49 {
start:
  %0 = tail call noundef i32 @llvm.ctlz.i32(i32 %significand, i1 false), !range !1563
  %_0.i1 = add nuw nsw i32 %0, 24
  %_0.i = sub nsw i32 9, %0
  %1 = and i32 %_0.i1, 31
  %_7 = shl i32 %significand, %1
  %2 = insertvalue { i32, i32 } poison, i32 %_0.i, 0
  %3 = insertvalue { i32, i32 } %2, i32 %_7, 1
  ret { i32, i32 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef zeroext i1 @"_ZN55_$LT$f32$u20$as$u20$compiler_builtins..float..Float$GT$12is_subnormal17h328e5494c65efd89E"(float noundef %self) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast float %self to i32
  %_2 = and i32 %_0.i.i.i, 2139095040
  %_0 = icmp eq i32 %_2, 0
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$11signed_repr17h7a75e24ed1cedb8eE"(double noundef %self) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %self to i64
  ret i64 %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef zeroext i1 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$7eq_repr17h68f50d5b07535170E"(double noundef %self, double noundef %rhs) unnamed_addr #49 {
start:
  %_0.i = fcmp uno double %self, 0.000000e+00
  %_0.i2 = fcmp uno double %rhs, 0.000000e+00
  %or.cond = and i1 %_0.i, %_0.i2
  br i1 %or.cond, label %bb8, label %bb5

bb5:                                              ; preds = %start
  %_0.i.i.i = bitcast double %self to i64
  %_0.i.i.i1 = bitcast double %rhs to i64
  %0 = icmp eq i64 %_0.i.i.i, %_0.i.i.i1
  br label %bb8

bb8:                                              ; preds = %bb5, %start
  %_0.sroa.0.0.off0 = phi i1 [ %0, %bb5 ], [ true, %start ]
  ret i1 %_0.sroa.0.0.off0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef zeroext i1 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$4sign17h18875cea6e249142E"(double noundef %self) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast double %self to i64
  %_0 = icmp slt i64 %_0.i.i.i, 0
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$3exp17h96ffd0276ec432e3E"(double noundef %self) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %self to i64
  %_3 = lshr i64 %_0.i.i, 52
  %0 = trunc i64 %_3 to i16
  %_0 = and i16 %0, 2047
  ret i16 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$4frac17hcf3adf0e7ef134beE"(double noundef %self) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %self to i64
  %_0 = and i64 %_0.i.i, 4503599627370495
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$8imp_frac17hf6595a1f50bdfde6E"(double noundef %self) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast double %self to i64
  %_0.i = and i64 %_0.i.i.i, 4503599627370495
  %_0 = or disjoint i64 %_0.i, 4503599627370496
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$9from_repr17h04f56aaa4757b176E"(i64 noundef %a) unnamed_addr #49 {
start:
  %_0.i.i = bitcast i64 %a to double
  ret double %_0.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef double @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$10from_parts17h163fb033d6ed07aaE"(i1 noundef zeroext %sign, i64 noundef %exponent, i64 noundef %significand) unnamed_addr #49 {
start:
  %_6 = select i1 %sign, i64 -9223372036854775808, i64 0
  %_9 = shl i64 %exponent, 52
  %_8 = and i64 %_9, 9218868437227405312
  %_5 = or disjoint i64 %_8, %_6
  %_10 = and i64 %significand, 4503599627370495
  %_4 = or disjoint i64 %_5, %_10
  %_0.i.i.i = bitcast i64 %_4 to double
  ret double %_0.i.i.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i32, i64 } @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$9normalize17hb293fbcef12ad8f6E"(i64 noundef %significand) unnamed_addr #49 {
start:
  %0 = tail call i64 @llvm.ctlz.i64(i64 %significand, i1 false), !range !144
  %1 = trunc i64 %0 to i32
  %_0.i1 = add nuw nsw i64 %0, 53
  %_0.i = sub nsw i32 12, %1
  %2 = and i64 %_0.i1, 63
  %_7 = shl i64 %significand, %2
  %3 = insertvalue { i32, i64 } poison, i32 %_0.i, 0
  %4 = insertvalue { i32, i64 } %3, i64 %_7, 1
  ret { i32, i64 } %4
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef zeroext i1 @"_ZN55_$LT$f64$u20$as$u20$compiler_builtins..float..Float$GT$12is_subnormal17hfbfcb168ec4edf47E"(double noundef %self) unnamed_addr #49 {
start:
  %_0.i.i.i = bitcast double %self to i64
  %_2 = and i64 %_0.i.i.i, 9218868437227405312
  %_0 = icmp eq i64 %_2, 0
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int6addsub15__rust_i128_add17h5022c8ccbf25bb09E(i128 noundef %a, i128 noundef %b) unnamed_addr #49 {
start:
  %_3.i = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4uadd17h7f31821542a41c39E(i128 noundef %a, i128 noundef %b) #61
  ret i128 %_3.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @_ZN17compiler_builtins3int6addsub16__rust_i128_addo17hc8075502a58bb7b8E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  %0 = tail call { i128, i1 } @_ZN17compiler_builtins3int6addsub4Addo4addo17he55560b975962e6dE(i128 noundef %a, i128 noundef %b) #61
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  store i128 %1, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 16
  %4 = zext i1 %2 to i8
  store i8 %4, ptr %3, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @__rust_i128_addo(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  tail call void @_ZN17compiler_builtins3int6addsub16__rust_i128_addo17hc8075502a58bb7b8E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @_ZN17compiler_builtins3int6addsub16__rust_u128_addo17h32b2afee90cb23e5E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  %0 = tail call { i128, i1 } @_ZN17compiler_builtins3int6addsub4Addo4addo17h890d6d41d97b71fbE(i128 noundef %a, i128 noundef %b) #61
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  store i128 %1, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 16
  %4 = zext i1 %2 to i8
  store i8 %4, ptr %3, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @__rust_u128_addo(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  tail call void @_ZN17compiler_builtins3int6addsub16__rust_u128_addo17h32b2afee90cb23e5E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int6addsub15__rust_i128_sub17h0bea049b3f63f3d1E(i128 noundef %a, i128 noundef %b) unnamed_addr #49 {
start:
  %_3.i = tail call noundef i128 @_ZN17compiler_builtins3int6addsub7UAddSub4usub17h3b6e19357eedf395E(i128 noundef %a, i128 noundef %b) #61
  ret i128 %_3.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @_ZN17compiler_builtins3int6addsub16__rust_i128_subo17hf069de1099833798E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  %0 = tail call { i128, i1 } @_ZN17compiler_builtins3int6addsub4Subo4subo17hed7de66683215c8bE(i128 noundef %a, i128 noundef %b) #61
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  store i128 %1, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 16
  %4 = zext i1 %2 to i8
  store i8 %4, ptr %3, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @__rust_i128_subo(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  tail call void @_ZN17compiler_builtins3int6addsub16__rust_i128_subo17hf069de1099833798E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @_ZN17compiler_builtins3int6addsub16__rust_u128_subo17h14513c32c025eafdE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  %0 = tail call { i128, i1 } @_ZN17compiler_builtins3int6addsub4Subo4subo17hab80284e93df34ffE(i128 noundef %a, i128 noundef %b) #61
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  store i128 %1, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 16
  %4 = zext i1 %2 to i8
  store i8 %4, ptr %3, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @__rust_u128_subo(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  tail call void @_ZN17compiler_builtins3int6addsub16__rust_u128_subo17h14513c32c025eafdE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int13leading_zeros8__clzsi217h001d4a6364421fd4E(i64 noundef %x) unnamed_addr #49 {
start:
  %0 = icmp ult i64 %x, 4294967296
  %1 = lshr i64 %x, 32
  %spec.select.i = select i1 %0, i64 64, i64 32
  %spec.select28.i = select i1 %0, i64 %x, i64 %1
  %2 = icmp ult i64 %spec.select28.i, 65536
  %3 = lshr i64 %spec.select28.i, 16
  %4 = add nsw i64 %spec.select.i, -16
  %z.sroa.0.1.i = select i1 %2, i64 %spec.select.i, i64 %4
  %x1.sroa.0.1.i = select i1 %2, i64 %spec.select28.i, i64 %3
  %5 = icmp ult i64 %x1.sroa.0.1.i, 256
  %6 = lshr i64 %x1.sroa.0.1.i, 8
  %7 = add nsw i64 %z.sroa.0.1.i, -8
  %z.sroa.0.2.i = select i1 %5, i64 %z.sroa.0.1.i, i64 %7
  %x1.sroa.0.2.i = select i1 %5, i64 %x1.sroa.0.1.i, i64 %6
  %8 = icmp ult i64 %x1.sroa.0.2.i, 16
  %9 = lshr i64 %x1.sroa.0.2.i, 4
  %10 = add nsw i64 %z.sroa.0.2.i, -4
  %z.sroa.0.3.i = select i1 %8, i64 %z.sroa.0.2.i, i64 %10
  %x1.sroa.0.3.i = select i1 %8, i64 %x1.sroa.0.2.i, i64 %9
  %11 = icmp ult i64 %x1.sroa.0.3.i, 4
  %12 = lshr i64 %x1.sroa.0.3.i, 2
  %13 = add nsw i64 %z.sroa.0.3.i, -2
  %z.sroa.0.4.i = select i1 %11, i64 %z.sroa.0.3.i, i64 %13
  %x1.sroa.0.4.i = select i1 %11, i64 %x1.sroa.0.3.i, i64 %12
  %14 = icmp ult i64 %x1.sroa.0.4.i, 2
  %15 = sub nsw i64 0, %x1.sroa.0.4.i
  %_0.sroa.0.0.p.i = select i1 %14, i64 %15, i64 -2
  %_0.sroa.0.0.i = add nsw i64 %_0.sroa.0.0.p.i, %z.sroa.0.4.i
  ret i64 %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @__clzsi2(i64 noundef %x) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int13leading_zeros8__clzsi217h001d4a6364421fd4E(i64 noundef %x) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int3mul8__muldi317h67c7c37a9c229df7E(i64 noundef %a, i64 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int3mul3Mul3mul17h41555d393999f43bE(i64 noundef %a, i64 noundef %b) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int3mul8__multi317h0a7e0f049da82420E(i128 noundef %a, i128 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int3mul3Mul3mul17h96b21ba04a6b273dE(i128 noundef %a, i128 noundef %b) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden noundef i32 @_ZN17compiler_builtins3int3mul9__mulosi417h9d4e90e67873c95dE(i32 noundef %a, i32 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %oflow) unnamed_addr #51 {
start:
  %0 = icmp eq i32 %a, 0
  %1 = icmp eq i32 %b, 0
  %or.cond.i = or i1 %0, %1
  br i1 %or.cond.i, label %_ZN17compiler_builtins3int3mul19i32_overflowing_mul17h822be2ec977a55b5E.exit, label %bb5.i

bb5.i:                                            ; preds = %start
  %spec.select.i = tail call i32 @llvm.abs.i32(i32 %a, i1 false)
  %rhs2.sroa.0.0.i = tail call i32 @llvm.abs.i32(i32 %b, i1 false)
  %2 = xor i32 %b, %a
  %mul_neg.i = icmp slt i32 %2, 0
  %3 = tail call { i32, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17he1453663b16f158fE(i32 noundef %spec.select.i, i32 noundef %rhs2.sroa.0.0.i) #61
  %_18.0.i = extractvalue { i32, i1 } %3, 0
  %_18.1.i = extractvalue { i32, i1 } %3, 1
  %_0.i17.i = sub i32 0, %_18.0.i
  %mul.sroa.0.0.i = select i1 %mul_neg.i, i32 %_0.i17.i, i32 %_18.0.i
  %4 = xor i32 %mul.sroa.0.0.i, %2
  %_26.i = icmp slt i32 %4, 0
  %._18.1.i = select i1 %_26.i, i1 true, i1 %_18.1.i
  %5 = zext i1 %._18.1.i to i32
  br label %_ZN17compiler_builtins3int3mul19i32_overflowing_mul17h822be2ec977a55b5E.exit

_ZN17compiler_builtins3int3mul19i32_overflowing_mul17h822be2ec977a55b5E.exit: ; preds = %bb5.i, %start
  %_0.sroa.4.0.off0.i = phi i32 [ %5, %bb5.i ], [ 0, %start ]
  %_0.sroa.0.0.i = phi i32 [ %mul.sroa.0.0.i, %bb5.i ], [ 0, %start ]
  store i32 %_0.sroa.4.0.off0.i, ptr %oflow, align 4
  ret i32 %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden noundef i32 @__mulosi4(i32 noundef %a, i32 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %oflow) unnamed_addr #51 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int3mul9__mulosi417h9d4e90e67873c95dE(i32 noundef %a, i32 noundef %b, ptr noalias noundef nonnull align 4 dereferenceable(4) %oflow) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden noundef i64 @_ZN17compiler_builtins3int3mul9__mulodi417h3d5a3a8b4310a014E(i64 noundef %a, i64 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %oflow) unnamed_addr #51 {
start:
  %0 = icmp eq i64 %a, 0
  %1 = icmp eq i64 %b, 0
  %or.cond.i = or i1 %0, %1
  br i1 %or.cond.i, label %_ZN17compiler_builtins3int3mul19i64_overflowing_mul17h17c00dcb8c5d4e67E.exit, label %bb5.i

bb5.i:                                            ; preds = %start
  %spec.select.i = tail call i64 @llvm.abs.i64(i64 %a, i1 false)
  %rhs2.sroa.0.0.i = tail call i64 @llvm.abs.i64(i64 %b, i1 false)
  %2 = xor i64 %b, %a
  %mul_neg.i = icmp slt i64 %2, 0
  %3 = tail call { i64, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17h8c3ea92c8111f75bE(i64 noundef %spec.select.i, i64 noundef %rhs2.sroa.0.0.i) #61
  %_18.0.i = extractvalue { i64, i1 } %3, 0
  %_18.1.i = extractvalue { i64, i1 } %3, 1
  %_0.i17.i = sub i64 0, %_18.0.i
  %mul.sroa.0.0.i = select i1 %mul_neg.i, i64 %_0.i17.i, i64 %_18.0.i
  %4 = xor i64 %mul.sroa.0.0.i, %2
  %_26.i = icmp slt i64 %4, 0
  %._18.1.i = select i1 %_26.i, i1 true, i1 %_18.1.i
  %5 = zext i1 %._18.1.i to i32
  br label %_ZN17compiler_builtins3int3mul19i64_overflowing_mul17h17c00dcb8c5d4e67E.exit

_ZN17compiler_builtins3int3mul19i64_overflowing_mul17h17c00dcb8c5d4e67E.exit: ; preds = %bb5.i, %start
  %_0.sroa.4.0.off0.i = phi i32 [ %5, %bb5.i ], [ 0, %start ]
  %_0.sroa.0.0.i = phi i64 [ %mul.sroa.0.0.i, %bb5.i ], [ 0, %start ]
  store i32 %_0.sroa.4.0.off0.i, ptr %oflow, align 4
  ret i64 %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden noundef i64 @__mulodi4(i64 noundef %a, i64 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %oflow) unnamed_addr #51 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int3mul9__mulodi417h3d5a3a8b4310a014E(i64 noundef %a, i64 noundef %b, ptr noalias noundef nonnull align 4 dereferenceable(4) %oflow) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden noundef i128 @_ZN17compiler_builtins3int3mul9__muloti417hb891f8cf21e00110E(i128 noundef %a, i128 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %oflow) unnamed_addr #51 {
start:
  %0 = tail call fastcc { i128, i1 } @_ZN17compiler_builtins3int3mul20i128_overflowing_mul17ha6860579eb5fe362E(i128 noundef %a, i128 noundef %b) #61
  %_5.0 = extractvalue { i128, i1 } %0, 0
  %_5.1 = extractvalue { i128, i1 } %0, 1
  %1 = zext i1 %_5.1 to i32
  store i32 %1, ptr %oflow, align 4
  ret i128 %_5.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc { i128, i1 } @_ZN17compiler_builtins3int3mul20i128_overflowing_mul17ha6860579eb5fe362E(i128 noundef %lhs, i128 noundef %rhs) unnamed_addr #49 {
start:
  %0 = icmp eq i128 %lhs, 0
  %1 = icmp eq i128 %rhs, 0
  %or.cond = or i1 %0, %1
  br i1 %or.cond, label %bb19, label %bb5

bb5:                                              ; preds = %start
  %spec.select = tail call i128 @llvm.abs.i128(i128 %lhs, i1 false)
  %rhs2.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %rhs, i1 false)
  %2 = xor i128 %rhs, %lhs
  %mul_neg = icmp slt i128 %2, 0
  %3 = tail call { i128, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17h40e022f349ead09cE(i128 noundef %spec.select, i128 noundef %rhs2.sroa.0.0) #61
  %_18.0 = extractvalue { i128, i1 } %3, 0
  %_18.1 = extractvalue { i128, i1 } %3, 1
  %_0.i17 = sub i128 0, %_18.0
  %mul.sroa.0.0 = select i1 %mul_neg, i128 %_0.i17, i128 %_18.0
  %4 = xor i128 %mul.sroa.0.0, %2
  %_26 = icmp slt i128 %4, 0
  %._18.1 = select i1 %_26, i1 true, i1 %_18.1
  br label %bb19

bb19:                                             ; preds = %bb5, %start
  %_0.sroa.4.0.off0 = phi i1 [ %._18.1, %bb5 ], [ false, %start ]
  %_0.sroa.0.0 = phi i128 [ %mul.sroa.0.0, %bb5 ], [ 0, %start ]
  %5 = insertvalue { i128, i1 } poison, i128 %_0.sroa.0.0, 0
  %6 = insertvalue { i128, i1 } %5, i1 %_0.sroa.4.0.off0, 1
  ret { i128, i1 } %6
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden noundef i128 @__muloti4(i128 noundef %a, i128 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %oflow) unnamed_addr #51 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int3mul9__muloti417hb891f8cf21e00110E(i128 noundef %a, i128 noundef %b, ptr noalias noundef nonnull align 4 dereferenceable(4) %oflow) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @_ZN17compiler_builtins3int3mul16__rust_i128_mulo17h0fe8a93b409c2631E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  %0 = tail call fastcc { i128, i1 } @_ZN17compiler_builtins3int3mul20i128_overflowing_mul17ha6860579eb5fe362E(i128 noundef %a, i128 noundef %b) #61
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  store i128 %1, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 16
  %4 = zext i1 %2 to i8
  store i8 %4, ptr %3, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @__rust_i128_mulo(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  tail call void @_ZN17compiler_builtins3int3mul16__rust_i128_mulo17h0fe8a93b409c2631E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) #61
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @_ZN17compiler_builtins3int3mul16__rust_u128_mulo17hc2c161a2673238e0E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  %0 = tail call { i128, i1 } @_ZN17compiler_builtins3int3mul5UMulo4mulo17h40e022f349ead09cE(i128 noundef %a, i128 noundef %b) #61
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  store i128 %1, ptr %_0, align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 16
  %4 = zext i1 %2 to i8
  store i8 %4, ptr %3, align 8
  ret void
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define hidden void @__rust_u128_mulo(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) unnamed_addr #51 {
start:
  tail call void @_ZN17compiler_builtins3int3mul16__rust_u128_mulo17hc2c161a2673238e0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, i128 noundef %a, i128 noundef %b) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i32 @_ZN17compiler_builtins3int4sdiv11__divmodsi417h621e8c4f6e216b15E(i32 noundef %a, i32 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %rem) unnamed_addr #52 {
start:
  %a_neg = icmp slt i32 %a, 0
  %b_neg = icmp sgt i32 %b, -1
  %spec.select = tail call i32 @llvm.abs.i32(i32 %a, i1 false)
  %b2.sroa.0.0 = tail call i32 @llvm.abs.i32(i32 %b, i1 false)
  %0 = tail call fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %spec.select, i32 noundef %b2.sroa.0.0) #61
  %quo_rem.1.i = extractvalue { i32, i32 } %0, 1
  %quo_rem.0.i = extractvalue { i32, i32 } %0, 0
  br i1 %a_neg, label %bb10, label %bb6.bb10_crit_edge

bb6.bb10_crit_edge:                               ; preds = %start
  store i32 %quo_rem.1.i, ptr %rem, align 4
  br i1 %b_neg, label %bb13, label %bb11

bb10:                                             ; preds = %start
  %_0.i12 = sub i32 0, %quo_rem.1.i
  store i32 %_0.i12, ptr %rem, align 4
  br i1 %b_neg, label %bb11, label %bb13

bb11:                                             ; preds = %bb10, %bb6.bb10_crit_edge
  %_0.i13 = sub i32 0, %quo_rem.0.i
  br label %bb13

bb13:                                             ; preds = %bb11, %bb10, %bb6.bb10_crit_edge
  %_0.sroa.0.0 = phi i32 [ %_0.i13, %bb11 ], [ %quo_rem.0.i, %bb10 ], [ %quo_rem.0.i, %bb6.bb10_crit_edge ]
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define internal fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %duo, i32 noundef %div) unnamed_addr #50 {
start:
  %0 = icmp ne i32 %div, 0
  tail call void @llvm.assume(i1 %0)
  %_5 = icmp ult i32 %duo, %div
  br i1 %_5, label %bb28, label %bb4

bb4:                                              ; preds = %start
  %1 = tail call noundef i32 @llvm.ctlz.i32(i32 %div, i1 true), !range !1563
  %2 = tail call noundef i32 @llvm.ctlz.i32(i32 %duo, i1 false), !range !1563
  %_5.i = sub nsw i32 %1, %2
  %3 = zext i32 %_5.i to i64
  %4 = and i32 %_5.i, 31
  %_9.i = shl i32 %div, %4
  %_8.i = icmp ugt i32 %_9.i, %duo
  %5 = sext i1 %_8.i to i64
  %shl.sroa.0.0.i = add nsw i64 %5, %3
  %6 = trunc i64 %shl.sroa.0.0.i to i32
  %7 = and i32 %6, 31
  %8 = shl i32 %div, %7
  %_0.i38 = sub i32 %duo, %8
  %9 = shl nuw i32 1, %7
  %_17 = icmp ult i32 %_0.i38, %div
  br i1 %_17, label %bb28, label %bb8

bb8:                                              ; preds = %bb4
  %_22 = icmp slt i32 %8, 0
  br i1 %_22, label %bb9, label %bb17

bb9:                                              ; preds = %bb8
  %10 = lshr i32 %8, 1
  %11 = add nsw i64 %shl.sroa.0.0.i, -1
  %12 = trunc i64 %11 to i32
  %13 = and i32 %12, 31
  %tmp = shl nuw i32 1, %13
  %_0.i37 = sub i32 %_0.i38, %10
  %_30 = icmp sgt i32 %_0.i37, -1
  %14 = select i1 %_30, i32 %tmp, i32 0
  %spec.select = or i32 %14, %9
  %spec.select32 = select i1 %_30, i32 %_0.i37, i32 %_0.i38
  %_32 = icmp ult i32 %spec.select32, %div
  br i1 %_32, label %bb28, label %bb17

bb17:                                             ; preds = %bb9, %bb8
  %mask.sroa.0.0.in = phi i32 [ %tmp, %bb9 ], [ %9, %bb8 ]
  %quo.sroa.0.0 = phi i32 [ %spec.select, %bb9 ], [ %9, %bb8 ]
  %div2.sroa.0.0 = phi i32 [ %10, %bb9 ], [ %8, %bb8 ]
  %shl.sroa.0.0 = phi i64 [ %11, %bb9 ], [ %shl.sroa.0.0.i, %bb8 ]
  %duo1.sroa.0.0 = phi i32 [ %spec.select32, %bb9 ], [ %_0.i38, %bb8 ]
  br label %bb19

bb19:                                             ; preds = %bb21, %bb17
  %i.sroa.0.0 = phi i64 [ %shl.sroa.0.0, %bb17 ], [ %18, %bb21 ]
  %duo1.sroa.0.2 = phi i32 [ %duo1.sroa.0.0, %bb17 ], [ %_0.i, %bb21 ]
  %15 = icmp eq i64 %i.sroa.0.0, 0
  br i1 %15, label %bb20, label %bb21

bb20:                                             ; preds = %bb19
  %mask.sroa.0.0 = add i32 %mask.sroa.0.0.in, -1
  %_54 = and i32 %duo1.sroa.0.2, %mask.sroa.0.0
  %_53 = or i32 %_54, %quo.sroa.0.0
  %16 = trunc i64 %shl.sroa.0.0 to i32
  %17 = and i32 %16, 31
  %_58 = lshr i32 %duo1.sroa.0.2, %17
  br label %bb28

bb21:                                             ; preds = %bb19
  %18 = add i64 %i.sroa.0.0, -1
  %_0.i39 = shl i32 %duo1.sroa.0.2, 1
  %reass.sub = sub i32 %_0.i39, %div2.sroa.0.0
  %_0.i35 = add i32 %reass.sub, 1
  %isneg = icmp slt i32 %_0.i35, 0
  %_0.i = select i1 %isneg, i32 %_0.i39, i32 %_0.i35
  br label %bb19

bb28:                                             ; preds = %bb20, %bb9, %bb4, %start
  %_0.sroa.5.2 = phi i32 [ %duo, %start ], [ %_0.i38, %bb4 ], [ %_58, %bb20 ], [ %spec.select32, %bb9 ]
  %_0.sroa.0.2 = phi i32 [ 0, %start ], [ %9, %bb4 ], [ %_53, %bb20 ], [ %spec.select, %bb9 ]
  %19 = insertvalue { i32, i32 } poison, i32 %_0.sroa.0.2, 0
  %20 = insertvalue { i32, i32 } %19, i32 %_0.sroa.5.2, 1
  ret { i32, i32 } %20
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i32 @__divmodsi4(i32 noundef %a, i32 noundef %b, ptr noalias nocapture noundef writeonly align 4 dereferenceable(4) %rem) unnamed_addr #52 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int4sdiv11__divmodsi417h621e8c4f6e216b15E(i32 noundef %a, i32 noundef %b, ptr noalias noundef nonnull align 4 dereferenceable(4) %rem) #61
  ret i32 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int4sdiv8__divsi317h682165da8700c81dE(i32 noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %spec.select = tail call i32 @llvm.abs.i32(i32 %a, i1 false)
  %b2.sroa.0.0 = tail call i32 @llvm.abs.i32(i32 %b, i1 false)
  %0 = tail call fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %spec.select, i32 noundef %b2.sroa.0.0) #61
  %_3.0.i = extractvalue { i32, i32 } %0, 0
  %1 = xor i32 %b, %a
  %_17 = icmp slt i32 %1, 0
  %_0.i9 = sub i32 0, %_3.0.i
  %_0.sroa.0.0 = select i1 %_17, i32 %_0.i9, i32 %_3.0.i
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i32 @__divsi3(i32 noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int4sdiv8__divsi317h682165da8700c81dE(i32 noundef %a, i32 noundef %b) #61
  ret i32 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int4sdiv8__modsi317hae6aa2a6ef0c10c6E(i32 noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %a_neg = icmp slt i32 %a, 0
  %spec.select = tail call i32 @llvm.abs.i32(i32 %a, i1 false)
  %b2.sroa.0.0 = tail call i32 @llvm.abs.i32(i32 %b, i1 false)
  %0 = tail call fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %spec.select, i32 noundef %b2.sroa.0.0) #61
  %_3.1.i = extractvalue { i32, i32 } %0, 1
  %_0.i9 = sub i32 0, %_3.1.i
  %_0.sroa.0.0 = select i1 %a_neg, i32 %_0.i9, i32 %_3.1.i
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i32 @__modsi3(i32 noundef %a, i32 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int4sdiv8__modsi317hae6aa2a6ef0c10c6E(i32 noundef %a, i32 noundef %b) #61
  ret i32 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i64 @_ZN17compiler_builtins3int4sdiv11__divmoddi417h738477ba18dc1617E(i64 noundef %a, i64 noundef %b, ptr noalias nocapture noundef writeonly align 8 dereferenceable(8) %rem) unnamed_addr #52 {
start:
  %a_neg = icmp slt i64 %a, 0
  %b_neg = icmp sgt i64 %b, -1
  %spec.select = tail call i64 @llvm.abs.i64(i64 %a, i1 false)
  %b2.sroa.0.0 = tail call i64 @llvm.abs.i64(i64 %b, i1 false)
  %0 = tail call fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %spec.select, i64 noundef %b2.sroa.0.0) #61
  %quo_rem.1.i = extractvalue { i64, i64 } %0, 1
  %quo_rem.0.i = extractvalue { i64, i64 } %0, 0
  br i1 %a_neg, label %bb10, label %bb6.bb10_crit_edge

bb6.bb10_crit_edge:                               ; preds = %start
  store i64 %quo_rem.1.i, ptr %rem, align 8
  br i1 %b_neg, label %bb13, label %bb11

bb10:                                             ; preds = %start
  %_0.i12 = sub i64 0, %quo_rem.1.i
  store i64 %_0.i12, ptr %rem, align 8
  br i1 %b_neg, label %bb11, label %bb13

bb11:                                             ; preds = %bb10, %bb6.bb10_crit_edge
  %_0.i13 = sub i64 0, %quo_rem.0.i
  br label %bb13

bb13:                                             ; preds = %bb11, %bb10, %bb6.bb10_crit_edge
  %_0.sroa.0.0 = phi i64 [ %_0.i13, %bb11 ], [ %quo_rem.0.i, %bb10 ], [ %quo_rem.0.i, %bb6.bb10_crit_edge ]
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define internal fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %duo, i64 noundef %div) unnamed_addr #50 {
start:
  %0 = icmp ne i64 %div, 0
  tail call void @llvm.assume(i1 %0)
  %_5 = icmp ult i64 %duo, %div
  br i1 %_5, label %bb28, label %bb4

bb4:                                              ; preds = %start
  %1 = tail call i64 @llvm.ctlz.i64(i64 %div, i1 true), !range !144
  %2 = tail call i64 @llvm.ctlz.i64(i64 %duo, i1 false), !range !144
  %_5.i = sub nsw i64 %1, %2
  %3 = and i64 %_5.i, 4294967295
  %4 = and i64 %_5.i, 63
  %_9.i = shl i64 %div, %4
  %_8.i = icmp ugt i64 %_9.i, %duo
  %5 = sext i1 %_8.i to i64
  %shl.sroa.0.0.i = add nsw i64 %3, %5
  %6 = and i64 %shl.sroa.0.0.i, 63
  %7 = shl i64 %div, %6
  %_0.i38 = sub i64 %duo, %7
  %8 = shl nuw i64 1, %6
  %_17 = icmp ult i64 %_0.i38, %div
  br i1 %_17, label %bb28, label %bb8

bb8:                                              ; preds = %bb4
  %_22 = icmp slt i64 %7, 0
  br i1 %_22, label %bb9, label %bb17

bb9:                                              ; preds = %bb8
  %9 = lshr i64 %7, 1
  %10 = add nsw i64 %shl.sroa.0.0.i, -1
  %11 = and i64 %10, 63
  %tmp = shl nuw i64 1, %11
  %_0.i37 = sub i64 %_0.i38, %9
  %_30 = icmp sgt i64 %_0.i37, -1
  %12 = select i1 %_30, i64 %tmp, i64 0
  %spec.select = or i64 %12, %8
  %spec.select32 = select i1 %_30, i64 %_0.i37, i64 %_0.i38
  %_32 = icmp ult i64 %spec.select32, %div
  br i1 %_32, label %bb28, label %bb17

bb17:                                             ; preds = %bb9, %bb8
  %mask.sroa.0.0.in = phi i64 [ %tmp, %bb9 ], [ %8, %bb8 ]
  %quo.sroa.0.0 = phi i64 [ %spec.select, %bb9 ], [ %8, %bb8 ]
  %div2.sroa.0.0 = phi i64 [ %9, %bb9 ], [ %7, %bb8 ]
  %shl.sroa.0.0 = phi i64 [ %10, %bb9 ], [ %shl.sroa.0.0.i, %bb8 ]
  %duo1.sroa.0.0 = phi i64 [ %spec.select32, %bb9 ], [ %_0.i38, %bb8 ]
  br label %bb19

bb19:                                             ; preds = %bb21, %bb17
  %i.sroa.0.0 = phi i64 [ %shl.sroa.0.0, %bb17 ], [ %15, %bb21 ]
  %duo1.sroa.0.2 = phi i64 [ %duo1.sroa.0.0, %bb17 ], [ %_0.i, %bb21 ]
  %13 = icmp eq i64 %i.sroa.0.0, 0
  br i1 %13, label %bb20, label %bb21

bb20:                                             ; preds = %bb19
  %mask.sroa.0.0 = add i64 %mask.sroa.0.0.in, -1
  %_54 = and i64 %duo1.sroa.0.2, %mask.sroa.0.0
  %_53 = or i64 %_54, %quo.sroa.0.0
  %14 = and i64 %shl.sroa.0.0, 63
  %_58 = lshr i64 %duo1.sroa.0.2, %14
  br label %bb28

bb21:                                             ; preds = %bb19
  %15 = add i64 %i.sroa.0.0, -1
  %_0.i39 = shl i64 %duo1.sroa.0.2, 1
  %reass.sub = sub i64 %_0.i39, %div2.sroa.0.0
  %_0.i35 = add i64 %reass.sub, 1
  %isneg = icmp slt i64 %_0.i35, 0
  %_0.i = select i1 %isneg, i64 %_0.i39, i64 %_0.i35
  br label %bb19

bb28:                                             ; preds = %bb20, %bb9, %bb4, %start
  %_0.sroa.5.2 = phi i64 [ %duo, %start ], [ %_0.i38, %bb4 ], [ %_58, %bb20 ], [ %spec.select32, %bb9 ]
  %_0.sroa.0.2 = phi i64 [ 0, %start ], [ %8, %bb4 ], [ %_53, %bb20 ], [ %spec.select, %bb9 ]
  %16 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.2, 0
  %17 = insertvalue { i64, i64 } %16, i64 %_0.sroa.5.2, 1
  ret { i64, i64 } %17
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i64 @__divmoddi4(i64 noundef %a, i64 noundef %b, ptr noalias nocapture noundef writeonly align 8 dereferenceable(8) %rem) unnamed_addr #52 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int4sdiv11__divmoddi417h738477ba18dc1617E(i64 noundef %a, i64 noundef %b, ptr noalias noundef nonnull align 8 dereferenceable(8) %rem) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int4sdiv8__divdi317h1768d5582cce89caE(i64 noundef %a, i64 noundef %b) unnamed_addr #50 {
start:
  %spec.select = tail call i64 @llvm.abs.i64(i64 %a, i1 false)
  %b2.sroa.0.0 = tail call i64 @llvm.abs.i64(i64 %b, i1 false)
  %0 = tail call fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %spec.select, i64 noundef %b2.sroa.0.0) #61
  %_3.0.i = extractvalue { i64, i64 } %0, 0
  %1 = xor i64 %b, %a
  %_17 = icmp slt i64 %1, 0
  %_0.i9 = sub i64 0, %_3.0.i
  %_0.sroa.0.0 = select i1 %_17, i64 %_0.i9, i64 %_3.0.i
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i64 @__divdi3(i64 noundef %a, i64 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int4sdiv8__divdi317h1768d5582cce89caE(i64 noundef %a, i64 noundef %b) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int4sdiv8__moddi317h41c4a1dd0a054fb6E(i64 noundef %a, i64 noundef %b) unnamed_addr #50 {
start:
  %a_neg = icmp slt i64 %a, 0
  %spec.select = tail call i64 @llvm.abs.i64(i64 %a, i1 false)
  %b2.sroa.0.0 = tail call i64 @llvm.abs.i64(i64 %b, i1 false)
  %0 = tail call fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %spec.select, i64 noundef %b2.sroa.0.0) #61
  %_3.1.i = extractvalue { i64, i64 } %0, 1
  %_0.i9 = sub i64 0, %_3.1.i
  %_0.sroa.0.0 = select i1 %a_neg, i64 %_0.i9, i64 %_3.1.i
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i64 @__moddi3(i64 noundef %a, i64 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int4sdiv8__moddi317h41c4a1dd0a054fb6E(i64 noundef %a, i64 noundef %b) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i128 @_ZN17compiler_builtins3int4sdiv11__divmodti417h7595332d29976765E(i128 noundef %a, i128 noundef %b, ptr noalias nocapture noundef writeonly align 8 dereferenceable(16) %rem) unnamed_addr #52 {
start:
  %a_neg = icmp slt i128 %a, 0
  %b_neg = icmp sgt i128 %b, -1
  %spec.select = tail call i128 @llvm.abs.i128(i128 %a, i1 false)
  %b2.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %b, i1 false)
  %0 = tail call fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %spec.select, i128 noundef %b2.sroa.0.0) #61
  %quo_rem.1.i = extractvalue { i128, i128 } %0, 1
  %quo_rem.0.i = extractvalue { i128, i128 } %0, 0
  br i1 %a_neg, label %bb10, label %bb6.bb10_crit_edge

bb6.bb10_crit_edge:                               ; preds = %start
  store i128 %quo_rem.1.i, ptr %rem, align 8
  br i1 %b_neg, label %bb13, label %bb11

bb10:                                             ; preds = %start
  %_0.i12 = sub i128 0, %quo_rem.1.i
  store i128 %_0.i12, ptr %rem, align 8
  br i1 %b_neg, label %bb11, label %bb13

bb11:                                             ; preds = %bb10, %bb6.bb10_crit_edge
  %_0.i13 = sub i128 0, %quo_rem.0.i
  br label %bb13

bb13:                                             ; preds = %bb11, %bb10, %bb6.bb10_crit_edge
  %_0.sroa.0.0 = phi i128 [ %_0.i13, %bb11 ], [ %quo_rem.0.i, %bb10 ], [ %quo_rem.0.i, %bb6.bb10_crit_edge ]
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define internal fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %duo, i128 noundef %div) unnamed_addr #50 {
start:
  %0 = icmp ne i128 %div, 0
  tail call void @llvm.assume(i1 %0)
  %1 = tail call i128 @llvm.ctlz.i128(i128 %div, i1 true), !range !4169
  %2 = trunc i128 %1 to i32
  %3 = tail call i128 @llvm.ctlz.i128(i128 %duo, i1 false), !range !4169
  %4 = trunc i128 %3 to i32
  %_6.not = icmp ugt i32 %2, %4
  br i1 %_6.not, label %bb8, label %bb5

bb8:                                              ; preds = %start
  %_10 = icmp ugt i32 %4, 63
  br i1 %_10, label %bb9, label %bb10

bb5:                                              ; preds = %start
  %_8.not = icmp uge i128 %duo, %div
  %_9 = select i1 %_8.not, i128 %div, i128 0
  %spec.select = sub i128 %duo, %_9
  %spec.select34 = zext i1 %_8.not to i128
  br label %bb52

bb10:                                             ; preds = %bb8
  %_19 = icmp ugt i32 %2, 95
  br i1 %_19, label %bb12, label %bb13

bb9:                                              ; preds = %bb8
  %_15 = trunc i128 %duo to i64
  %_16 = trunc i128 %div to i64
  %_4.i.i = icmp ne i64 %_16, 0
  br i1 %_4.i.i, label %bb3.i.i, label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit

bb3.i.i:                                          ; preds = %bb9
  %_5.i.i = udiv i64 %_15, %_16
  br label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit

_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit: ; preds = %bb3.i.i, %bb9
  %_0.sroa.3.0.i.i = phi i64 [ %_5.i.i, %bb3.i.i ], [ undef, %bb9 ]
  tail call void @llvm.assume(i1 %_4.i.i)
  %_5.i5.i = urem i64 %_15, %_16
  %_17 = zext i64 %_0.sroa.3.0.i.i to i128
  %_18 = zext i64 %_5.i5.i to i128
  br label %bb52

bb13:                                             ; preds = %bb10
  %lz_diff = sub nsw i32 %2, %4
  %_52 = icmp ult i32 %lz_diff, 32
  br i1 %_52, label %bb17, label %bb18

bb12:                                             ; preds = %bb10
  %_21 = lshr i128 %duo, 64
  %duo_hi = trunc i128 %_21 to i64
  %_23 = trunc i128 %div to i64
  %div_0 = and i64 %_23, 4294967295
  %_4.i.i39 = icmp ne i64 %div_0, 0
  br i1 %_4.i.i39, label %bb3.i.i42, label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit56

bb3.i.i42:                                        ; preds = %bb12
  %_5.i.i43 = udiv i64 %duo_hi, %div_0
  br label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit56

_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit56: ; preds = %bb3.i.i42, %bb12
  %_0.sroa.3.0.i.i40 = phi i64 [ %_5.i.i43, %bb3.i.i42 ], [ undef, %bb12 ]
  tail call void @llvm.assume(i1 %_4.i.i39)
  %_5.i5.i41 = urem i64 %duo_hi, %div_0
  %5 = trunc i128 %duo to i64
  %duo_mid = tail call i64 @llvm.fshl.i64(i64 %_5.i5.i41, i64 %5, i64 32)
  %_5.i.i49 = udiv i64 %duo_mid, %div_0
  %6 = mul i64 %_5.i.i49, %div_0
  %_5.i5.i47.decomposed = sub i64 %duo_mid, %6
  %_36 = and i64 %5, 4294967295
  %_38 = shl nuw i64 %_5.i5.i47.decomposed, 32
  %duo_lo = or disjoint i64 %_38, %_36
  %duo_lo.frozen = freeze i64 %duo_lo
  %_5.i.i55 = udiv i64 %duo_lo.frozen, %div_0
  %7 = mul i64 %_5.i.i55, %div_0
  %_5.i5.i53.decomposed = sub i64 %duo_lo.frozen, %7
  %_44 = zext i64 %_5.i.i55 to i128
  %_46 = zext i64 %_5.i.i49 to i128
  %_45 = shl nuw nsw i128 %_46, 32
  %_48 = zext i64 %_0.sroa.3.0.i.i40 to i128
  %_47 = shl nuw i128 %_48, 64
  %_43 = or i128 %_45, %_47
  %_42 = or i128 %_43, %_44
  %_49 = zext nneg i64 %_5.i5.i53.decomposed to i128
  br label %bb52

bb18:                                             ; preds = %bb13
  %div_extra = sub nuw nsw i32 96, %2
  %8 = zext nneg i32 %div_extra to i128
  %_85 = lshr i128 %div, %8
  %div_sig_n_h = trunc i128 %_85 to i64
  %_87 = and i64 %div_sig_n_h, 4294967295
  %div_sig_n_h_add1 = add nuw nsw i64 %_87, 1
  br label %bb27

bb17:                                             ; preds = %bb13
  %shift3 = sub nuw nsw i32 64, %4
  %9 = zext nneg i32 %shift3 to i128
  %_58 = lshr i128 %div, %9
  %div_sig_n5 = trunc i128 %_58 to i64
  %_4.i.i57 = icmp ne i64 %div_sig_n5, 0
  br i1 %_4.i.i57, label %bb3.i.i60, label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit62

bb3.i.i60:                                        ; preds = %bb17
  %_56 = lshr i128 %duo, %9
  %duo_sig_n4 = trunc i128 %_56 to i64
  %_5.i.i61 = udiv i64 %duo_sig_n4, %div_sig_n5
  br label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit62

_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit62: ; preds = %bb3.i.i60, %bb17
  %_0.sroa.3.0.i.i58 = phi i64 [ %_5.i.i61, %bb3.i.i60 ], [ undef, %bb17 ]
  tail call void @llvm.assume(i1 %_4.i.i57)
  %_63 = lshr i128 %div, 64
  %_4.i = zext i64 %_0.sroa.3.0.i.i58 to i128
  %_5.i = and i128 %div, 18446744073709551615
  %_0.i.i = mul nuw i128 %_5.i, %_4.i
  %_8.i = lshr i128 %_0.i.i, 64
  %_0.i1.i = mul nuw i128 %_63, %_4.i
  %_0.i.i66 = add nuw i128 %_8.i, %_0.i1.i
  %_71 = and i128 %_0.i.i, 18446744073709551615
  %_73 = shl i128 %_0.i.i66, 64
  %tmp8 = or disjoint i128 %_73, %_71
  %10 = icmp ugt i128 %_0.i.i66, 18446744073709551615
  %_74 = icmp ugt i128 %tmp8, %duo
  %or.cond = select i1 %10, i1 true, i1 %_74
  br i1 %or.cond, label %bb23, label %bb26

bb27:                                             ; preds = %bb43, %bb18
  %quo.sroa.0.0 = phi i128 [ 0, %bb18 ], [ %14, %bb43 ]
  %duo1.sroa.0.0 = phi i128 [ %duo, %bb18 ], [ %15, %bb43 ]
  %duo_lz.sroa.0.0 = phi i32 [ %4, %bb18 ], [ %17, %bb43 ]
  %duo_extra = sub nuw nsw i32 64, %duo_lz.sroa.0.0
  %11 = zext nneg i32 %duo_extra to i128
  %_91 = lshr i128 %duo1.sroa.0.0, %11
  %duo_sig_n = trunc i128 %_91 to i64
  %_93.not = icmp ugt i32 %div_extra, %duo_extra
  br i1 %_93.not, label %bb31, label %bb28

bb31:                                             ; preds = %bb27
  %_107 = lshr i128 %div, %11
  %div_sig_n = trunc i128 %_107 to i64
  %_4.i.i67 = icmp ne i64 %div_sig_n, 0
  br i1 %_4.i.i67, label %bb3.i.i70, label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit72

bb3.i.i70:                                        ; preds = %bb31
  %_5.i.i71 = udiv i64 %duo_sig_n, %div_sig_n
  br label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit72

_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit72: ; preds = %bb3.i.i70, %bb31
  %_0.sroa.3.0.i.i68 = phi i64 [ %_5.i.i71, %bb3.i.i70 ], [ undef, %bb31 ]
  tail call void @llvm.assume(i1 %_4.i.i67)
  %_4.i73 = zext i64 %_0.sroa.3.0.i.i68 to i128
  %reass.mul = mul i128 %_4.i73, %div
  %_122 = icmp ult i128 %duo1.sroa.0.0, %reass.mul
  br i1 %_122, label %bb35, label %bb38

bb28:                                             ; preds = %bb27
  %_5.i.i88 = udiv i64 %duo_sig_n, %div_sig_n_h_add1
  %quo_part = zext i64 %_5.i.i88 to i128
  %extra_shl = sub nsw i32 %duo_extra, %div_extra
  %12 = and i32 %extra_shl, 127
  %13 = zext nneg i32 %12 to i128
  %_98 = shl i128 %quo_part, %13
  %14 = add i128 %_98, %quo.sroa.0.0
  %_0.i36 = mul i128 %quo_part, %div
  %_99 = shl i128 %_0.i36, %13
  %15 = sub i128 %duo1.sroa.0.0, %_99
  %16 = tail call i128 @llvm.ctlz.i128(i128 %15, i1 false), !range !4169
  %17 = trunc i128 %16 to i32
  %_138.not = icmp ugt i32 %2, %17
  br i1 %_138.not, label %bb43, label %bb40

bb38:                                             ; preds = %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit72
  %_131 = add i128 %quo.sroa.0.0, %_4.i73
  %_134 = sub i128 %duo1.sroa.0.0, %reass.mul
  br label %bb52

bb35:                                             ; preds = %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit72
  %_127 = add i64 %_0.sroa.3.0.i.i68, -1
  %_126 = zext i64 %_127 to i128
  %_124 = add i128 %quo.sroa.0.0, %_126
  %_0.i35 = add i128 %duo1.sroa.0.0, %div
  %_0.i38 = sub i128 %_0.i35, %reass.mul
  br label %bb52

bb43:                                             ; preds = %bb28
  %_148 = icmp ugt i32 %17, 63
  br i1 %_148, label %bb44, label %bb27

bb40:                                             ; preds = %bb28
  %_140.not = icmp ult i128 %15, %div
  br i1 %_140.not, label %bb52, label %bb41

bb44:                                             ; preds = %bb43
  %_151 = trunc i128 %15 to i64
  %_153 = trunc i128 %div to i64
  %_4.i.i91 = icmp ne i64 %_153, 0
  br i1 %_4.i.i91, label %bb3.i.i94, label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit96

bb3.i.i94:                                        ; preds = %bb44
  %_5.i.i95 = udiv i64 %_151, %_153
  br label %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit96

_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit96: ; preds = %bb3.i.i94, %bb44
  %_0.sroa.3.0.i.i92 = phi i64 [ %_5.i.i95, %bb3.i.i94 ], [ undef, %bb44 ]
  tail call void @llvm.assume(i1 %_4.i.i91)
  %_5.i5.i93 = urem i64 %_151, %_153
  %_156 = zext i64 %_0.sroa.3.0.i.i92 to i128
  %_154 = add i128 %14, %_156
  %_158 = zext i64 %_5.i5.i93 to i128
  br label %bb52

bb41:                                             ; preds = %bb40
  %_142 = add i128 %14, 1
  %_144 = sub i128 %15, %div
  br label %bb52

bb52:                                             ; preds = %bb26, %bb23, %bb41, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit96, %bb40, %bb35, %bb38, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit56, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit, %bb5
  %_0.sroa.12.1 = phi i128 [ %_18, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit ], [ %_49, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit56 ], [ %_0.i37, %bb23 ], [ %_80, %bb26 ], [ %_144, %bb41 ], [ %_158, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit96 ], [ %_0.i38, %bb35 ], [ %_134, %bb38 ], [ %15, %bb40 ], [ %spec.select, %bb5 ]
  %_0.sroa.0.1 = phi i128 [ %_17, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit ], [ %_42, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit56 ], [ %_75, %bb23 ], [ %_4.i, %bb26 ], [ %_142, %bb41 ], [ %_154, %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit96 ], [ %_124, %bb35 ], [ %_131, %bb38 ], [ %14, %bb40 ], [ %spec.select34, %bb5 ]
  %18 = insertvalue { i128, i128 } poison, i128 %_0.sroa.0.1, 0
  %19 = insertvalue { i128, i128 } %18, i128 %_0.sroa.12.1, 1
  ret { i128, i128 } %19

bb23:                                             ; preds = %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit62
  %_76 = add i64 %_0.sroa.3.0.i.i58, -1
  %_75 = zext i64 %_76 to i128
  %_0.i = add i128 %div, %duo
  %_0.i37 = sub i128 %_0.i, %tmp8
  br label %bb52

bb26:                                             ; preds = %_ZN17compiler_builtins3int19specialized_div_rem18u64_by_u64_div_rem17h9fd2bb9b0c6236dcE.exit62
  %_80 = sub i128 %duo, %tmp8
  br label %bb52
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i128 @__divmodti4(i128 noundef %a, i128 noundef %b, ptr noalias nocapture noundef writeonly align 8 dereferenceable(16) %rem) unnamed_addr #52 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int4sdiv11__divmodti417h7595332d29976765E(i128 noundef %a, i128 noundef %b, ptr noalias noundef nonnull align 8 dereferenceable(16) %rem) #61
  ret i128 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int4sdiv8__divti317h2fd9e8002ff297feE(i128 noundef %a, i128 noundef %b) unnamed_addr #50 {
start:
  %spec.select = tail call i128 @llvm.abs.i128(i128 %a, i1 false)
  %b2.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %b, i1 false)
  %0 = tail call fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %spec.select, i128 noundef %b2.sroa.0.0) #61
  %_3.0.i = extractvalue { i128, i128 } %0, 0
  %1 = xor i128 %b, %a
  %_17 = icmp slt i128 %1, 0
  %_0.i9 = sub i128 0, %_3.0.i
  %_0.sroa.0.0 = select i1 %_17, i128 %_0.i9, i128 %_3.0.i
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i128 @__divti3(i128 noundef %a, i128 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int4sdiv8__divti317h2fd9e8002ff297feE(i128 noundef %a, i128 noundef %b) #61
  ret i128 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int4sdiv8__modti317h3690c8e0f46618f5E(i128 noundef %a, i128 noundef %b) unnamed_addr #50 {
start:
  %a_neg = icmp slt i128 %a, 0
  %spec.select = tail call i128 @llvm.abs.i128(i128 %a, i1 false)
  %b2.sroa.0.0 = tail call i128 @llvm.abs.i128(i128 %b, i1 false)
  %0 = tail call fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %spec.select, i128 noundef %b2.sroa.0.0) #61
  %_3.1.i = extractvalue { i128, i128 } %0, 1
  %_0.i9 = sub i128 0, %_3.1.i
  %_0.sroa.0.0 = select i1 %a_neg, i128 %_0.i9, i128 %_3.1.i
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i128 @__modti3(i128 noundef %a, i128 noundef %b) unnamed_addr #50 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int4sdiv8__modti317h3690c8e0f46618f5E(i128 noundef %a, i128 noundef %b) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int5shift9__ashlsi317hc9ec800079f4462eE(i32 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int5shift4Ashl4ashl17h1d101982f9841edcE(i32 noundef %a, i32 noundef %b) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int5shift9__ashldi317hb75aaa582c14f6e1E(i64 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int5shift4Ashl4ashl17h7701e420a82dec4cE(i64 noundef %a, i32 noundef %b) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int5shift9__ashlti317h356dea03cb037ea1E(i128 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int5shift4Ashl4ashl17hd2388238d29df58aE(i128 noundef %a, i32 noundef %b) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int5shift9__ashrsi317h769c76621fda73e2E(i32 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int5shift4Ashr4ashr17hbc959b608c43e17fE(i32 noundef %a, i32 noundef %b) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int5shift9__ashrdi317h633c0d2e96613261E(i64 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int5shift4Ashr4ashr17h4645cba2c472bb3aE(i64 noundef %a, i32 noundef %b) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int5shift9__ashrti317hee44de42ccd97d6eE(i128 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int5shift4Ashr4ashr17hbecf543658706466E(i128 noundef %a, i32 noundef %b) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int5shift9__lshrsi317h29bd0bdb2110ff63E(i32 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int5shift4Lshr4lshr17h84bd38add4023e6eE(i32 noundef %a, i32 noundef %b) #61
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int5shift9__lshrdi317h0e9b62d187425896E(i64 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int5shift4Lshr4lshr17h4a2288591974505aE(i64 noundef %a, i32 noundef %b) #61
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int5shift9__lshrti317h6e73a07caaa2f1c9E(i128 noundef %a, i32 noundef %b) unnamed_addr #49 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int5shift4Lshr4lshr17ha13838685c04c71bE(i128 noundef %a, i32 noundef %b) #61
  ret i128 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int4udiv9__udivsi317hba849305db081bc0E(i32 noundef %n, i32 noundef %d) unnamed_addr #50 {
start:
  %0 = tail call fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %n, i32 noundef %d) #61
  %_3.0 = extractvalue { i32, i32 } %0, 0
  ret i32 %_3.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i32 @_ZN17compiler_builtins3int4udiv9__umodsi317h08163d0e4d31d583E(i32 noundef %n, i32 noundef %d) unnamed_addr #50 {
start:
  %0 = tail call fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %n, i32 noundef %d) #61
  %_3.1 = extractvalue { i32, i32 } %0, 1
  ret i32 %_3.1
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i32 @_ZN17compiler_builtins3int4udiv12__udivmodsi417h900445c3593d53c3E(i32 noundef %n, i32 noundef %d, ptr noalias nocapture noundef writeonly align 4 dereferenceable_or_null(4) %0) unnamed_addr #52 {
start:
  %1 = tail call fastcc { i32, i32 } @_ZN17compiler_builtins3int19specialized_div_rem11u32_div_rem17h62554e19b2ea469bE(i32 noundef %n, i32 noundef %d) #61
  %2 = icmp eq ptr %0, null
  br i1 %2, label %bb3, label %bb2

bb2:                                              ; preds = %start
  %quo_rem.1 = extractvalue { i32, i32 } %1, 1
  store i32 %quo_rem.1, ptr %0, align 4
  br label %bb3

bb3:                                              ; preds = %bb2, %start
  %quo_rem.0 = extractvalue { i32, i32 } %1, 0
  ret i32 %quo_rem.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i32 @__udivmodsi4(i32 noundef %n, i32 noundef %d, ptr noalias nocapture noundef writeonly align 4 dereferenceable_or_null(4) %rem) unnamed_addr #52 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3int4udiv12__udivmodsi417h900445c3593d53c3E(i32 noundef %n, i32 noundef %d, ptr noalias noundef align 4 dereferenceable_or_null(4) %rem) #61
  ret i32 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int4udiv9__udivdi317h6839bc3ebd6c4a62E(i64 noundef %n, i64 noundef %d) unnamed_addr #50 {
start:
  %0 = tail call fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %n, i64 noundef %d) #61
  %_3.0 = extractvalue { i64, i64 } %0, 0
  ret i64 %_3.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i64 @_ZN17compiler_builtins3int4udiv9__umoddi317h45ac216831a84752E(i64 noundef %n, i64 noundef %d) unnamed_addr #50 {
start:
  %0 = tail call fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %n, i64 noundef %d) #61
  %_3.1 = extractvalue { i64, i64 } %0, 1
  ret i64 %_3.1
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i64 @_ZN17compiler_builtins3int4udiv12__udivmoddi417h219941a2fd867d74E(i64 noundef %n, i64 noundef %d, ptr noalias nocapture noundef writeonly align 8 dereferenceable_or_null(8) %0) unnamed_addr #52 {
start:
  %1 = tail call fastcc { i64, i64 } @_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h3d1a5da600b5a672E(i64 noundef %n, i64 noundef %d) #61
  %2 = icmp eq ptr %0, null
  br i1 %2, label %bb3, label %bb2

bb2:                                              ; preds = %start
  %quo_rem.1 = extractvalue { i64, i64 } %1, 1
  store i64 %quo_rem.1, ptr %0, align 8
  br label %bb3

bb3:                                              ; preds = %bb2, %start
  %quo_rem.0 = extractvalue { i64, i64 } %1, 0
  ret i64 %quo_rem.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i64 @__udivmoddi4(i64 noundef %n, i64 noundef %d, ptr noalias nocapture noundef writeonly align 8 dereferenceable_or_null(8) %rem) unnamed_addr #52 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3int4udiv12__udivmoddi417h219941a2fd867d74E(i64 noundef %n, i64 noundef %d, ptr noalias noundef align 8 dereferenceable_or_null(8) %rem) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int4udiv9__udivti317haa1cece42e09ace6E(i128 noundef %n, i128 noundef %d) unnamed_addr #50 {
start:
  %0 = tail call fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %n, i128 noundef %d) #61
  %_3.0 = extractvalue { i128, i128 } %0, 0
  ret i128 %_3.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define hidden noundef i128 @_ZN17compiler_builtins3int4udiv9__umodti317hab7610cbd7ce409dE(i128 noundef %n, i128 noundef %d) unnamed_addr #50 {
start:
  %0 = tail call fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %n, i128 noundef %d) #61
  %_3.1 = extractvalue { i128, i128 } %0, 1
  ret i128 %_3.1
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i128 @_ZN17compiler_builtins3int4udiv12__udivmodti417h66954e233b316cb0E(i128 noundef %n, i128 noundef %d, ptr noalias nocapture noundef writeonly align 8 dereferenceable_or_null(16) %0) unnamed_addr #52 {
start:
  %1 = tail call fastcc { i128, i128 } @_ZN17compiler_builtins3int19specialized_div_rem12u128_div_rem17h567108025953ad13E(i128 noundef %n, i128 noundef %d) #61
  %2 = icmp eq ptr %0, null
  br i1 %2, label %bb3, label %bb2

bb2:                                              ; preds = %start
  %quo_rem.1 = extractvalue { i128, i128 } %1, 1
  store i128 %quo_rem.1, ptr %0, align 8
  br label %bb3

bb3:                                              ; preds = %bb2, %start
  %quo_rem.0 = extractvalue { i128, i128 } %1, 0
  ret i128 %quo_rem.0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden noundef i128 @__udivmodti4(i128 noundef %n, i128 noundef %d, ptr noalias nocapture noundef writeonly align 8 dereferenceable_or_null(16) %rem) unnamed_addr #52 {
start:
  %_0 = tail call noundef i128 @_ZN17compiler_builtins3int4udiv12__udivmodti417h66954e233b316cb0E(i128 noundef %n, i128 noundef %d, ptr noalias noundef align 8 dereferenceable_or_null(16) %rem) #61
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h9d36c42347bb09e2E"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %_3 = icmp ult i8 %self, %other
  %_0.i = sub i8 %other, %self
  %_0.i1 = sub i8 %self, %other
  %_0.sroa.0.0 = select i1 %_3, i8 %_0.i, i8 %_0.i1
  ret i8 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h3a045f5825f9a14aE"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i8 %self, %other
  %spec.select.i = tail call noundef i8 @llvm.abs.i8(i8 %_0.i, i1 false)
  ret i8 %spec.select.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i8, i1 } @"_ZN50_$LT$u8$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17he3c9a5e7822c9386E"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %self, i8 %other)
  ret { i8, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h22180b54ccc256a4E"(i8 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i8
  %1 = and i8 %0, 7
  %_0.i1 = lshr i8 %self, %1
  ret i8 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hc77ade8bfc6bde77E"(i8 noundef %self) unnamed_addr #49 {
start:
  %_0.i1 = sub i8 0, %self
  ret i8 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h20f990ed31828a13E"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %_0.i = add i8 %other, %self
  ret i8 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h888da4a044f470b6E"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %_0.i = mul i8 %other, %self
  ret i8 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h8137b49be862825eE"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i8 %self, %other
  ret i8 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h61068c9690b26fddE"(i8 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i8
  %1 = and i8 %0, 7
  %_0.i1 = shl i8 %self, %1
  ret i8 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17h8971a549259b8dd8E"(i8 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i8
  %1 = and i8 %0, 7
  %_0.i1 = ashr i8 %self, %1
  ret i8 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i8 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h3b9c6e0be0b5864aE"(i8 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i8
  %1 = tail call noundef i8 @llvm.fshl.i8(i8 %self, i8 %self, i8 %0)
  ret i8 %1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i8 @llvm.fshl.i8(i8, i8, i8) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i8, i1 } @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17hbbfb860345f3ad45E"(i8 noundef %self, i8 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i8, i1 } @llvm.sadd.with.overflow.i8(i8 %self, i8 %other)
  ret { i8, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN50_$LT$i8$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h47f3e8c265720608E"(i8 noundef %self) unnamed_addr #49 {
start:
  %0 = tail call i8 @llvm.ctlz.i8(i8 %self, i1 false), !range !3540
  %1 = zext nneg i8 %0 to i32
  ret i32 %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h0285cddb40d30408E"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %_3 = icmp ult i16 %self, %other
  %_0.i = sub i16 %other, %self
  %_0.i1 = sub i16 %self, %other
  %_0.sroa.0.0 = select i1 %_3, i16 %_0.i, i16 %_0.i1
  ret i16 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h27729d163d9160c9E"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i16 %self, %other
  %spec.select.i = tail call noundef i16 @llvm.abs.i16(i16 %_0.i, i1 false)
  ret i16 %spec.select.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i16, i1 } @"_ZN51_$LT$u16$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17hfb42a9dc07b76de5E"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i16, i1 } @llvm.uadd.with.overflow.i16(i16 %self, i16 %other)
  ret { i16, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h477ae57edd9903f2E"(i16 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i16
  %1 = and i16 %0, 15
  %_0.i1 = lshr i16 %self, %1
  ret i16 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hb9ae55eb80cc70d4E"(i16 noundef %self) unnamed_addr #49 {
start:
  %_0.i1 = sub i16 0, %self
  ret i16 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h337d7a9640b02fedE"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %_0.i = add i16 %other, %self
  ret i16 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h29a014088756f339E"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %_0.i = mul i16 %other, %self
  ret i16 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17he03b66a923bd5c26E"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i16 %self, %other
  ret i16 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17ha2029e2825bd080bE"(i16 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i16
  %1 = and i16 %0, 15
  %_0.i1 = shl i16 %self, %1
  ret i16 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17ha52252c17d3a15c7E"(i16 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i16
  %1 = and i16 %0, 15
  %_0.i1 = ashr i16 %self, %1
  ret i16 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h059fe7c40276e017E"(i16 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = trunc i32 %other to i16
  %1 = tail call noundef i16 @llvm.fshl.i16(i16 %self, i16 %self, i16 %0)
  ret i16 %1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i16 @llvm.fshl.i16(i16, i16, i16) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i16, i1 } @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h8a603652e5a17b7fE"(i16 noundef %self, i16 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i16, i1 } @llvm.sadd.with.overflow.i16(i16 %self, i16 %other)
  ret { i16, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i16$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h8f302aa12d788437E"(i16 noundef %self) unnamed_addr #49 {
start:
  %0 = tail call i16 @llvm.ctlz.i16(i16 %self, i1 false), !range !4171
  %1 = zext nneg i16 %0 to i32
  ret i32 %1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i16 @llvm.ctlz.i16(i16, i1 immarg) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h4d3693cb703980c5E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3 = icmp ult i32 %self, %other
  %_0.i = sub i32 %other, %self
  %_0.i1 = sub i32 %self, %other
  %_0.sroa.0.0 = select i1 %_3, i32 %_0.i, i32 %_0.i1
  ret i32 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h108e04c3b825762cE"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i32 %self, %other
  %spec.select.i = tail call noundef i32 @llvm.abs.i32(i32 %_0.i, i1 false)
  ret i32 %spec.select.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i32, i1 } @"_ZN51_$LT$u32$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h9cff9daba9ec1a3eE"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i32, i1 } @llvm.uadd.with.overflow.i32(i32 %self, i32 %other)
  ret { i32, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hfcf87258915fd16eE"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 31
  %_0.i1 = lshr i32 %self, %_3.i
  ret i32 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17hdc555429a4d3ab29E"(i32 noundef %self) unnamed_addr #49 {
start:
  %_0.i1 = sub i32 0, %self
  ret i32 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h0bfcff48cc6086d5E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_0.i = add i32 %other, %self
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17h64f148098508e8e6E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_0.i = mul i32 %other, %self
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17hdc65918d7d8ed0c6E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i32 %self, %other
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h7bceb7f9b4c5e12eE"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 31
  %_0.i1 = shl i32 %self, %_3.i
  ret i32 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17hcd9c85e21989f4e6E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 31
  %_0.i1 = ashr i32 %self, %_3.i
  ret i32 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h4ba098fb652ec353E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call noundef i32 @llvm.fshl.i32(i32 %self, i32 %self, i32 %other)
  ret i32 %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i32, i1 } @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17hc3aa8339a0123861E"(i32 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i32, i1 } @llvm.sadd.with.overflow.i32(i32 %self, i32 %other)
  ret { i32, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i32$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h2c8e812bd62ac988E"(i32 noundef %self) unnamed_addr #49 {
start:
  %0 = tail call noundef i32 @llvm.ctlz.i32(i32 %self, i1 false), !range !1563
  ret i32 %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h85bd666d9d4407caE"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %_3 = icmp ult i64 %self, %other
  %_0.i = sub i64 %other, %self
  %_0.i1 = sub i64 %self, %other
  %_0.sroa.0.0 = select i1 %_3, i64 %_0.i, i64 %_0.i1
  ret i64 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17hddb9078fe6164adfE"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i64 %self, %other
  %spec.select.i = tail call noundef i64 @llvm.abs.i64(i64 %_0.i, i1 false)
  ret i64 %spec.select.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i64, i1 } @"_ZN51_$LT$u64$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h255268c9f94b1908E"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %other)
  ret { i64, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17hdec21189598425feE"(i64 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 63
  %0 = zext nneg i32 %_3.i to i64
  %_0.i1 = lshr i64 %self, %0
  ret i64 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17haf8cf84190a347c8E"(i64 noundef %self) unnamed_addr #49 {
start:
  %_0.i1 = sub i64 0, %self
  ret i64 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17hd6c84af378df1099E"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %_0.i = add i64 %other, %self
  ret i64 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hf9cc481a5fe4538fE"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %_0.i = mul i64 %other, %self
  ret i64 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h0445b2ad286c92bcE"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i64 %self, %other
  ret i64 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17h0cdb854d7a943395E"(i64 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 63
  %0 = zext nneg i32 %_3.i to i64
  %_0.i1 = shl i64 %self, %0
  ret i64 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17h3a8ba17ee499195eE"(i64 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 63
  %0 = zext nneg i32 %_3.i to i64
  %_0.i1 = ashr i64 %self, %0
  ret i64 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17h19f307fd41e5f164E"(i64 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = zext i32 %other to i64
  %1 = tail call noundef i64 @llvm.fshl.i64(i64 %self, i64 %self, i64 %0)
  ret i64 %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i64, i1 } @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17h0d5cdcfe86f6d023E"(i64 noundef %self, i64 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i64, i1 } @llvm.sadd.with.overflow.i64(i64 %self, i64 %other)
  ret { i64, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN51_$LT$i64$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h1ad058d27ae3ff95E"(i64 noundef %self) unnamed_addr #49 {
start:
  %0 = tail call i64 @llvm.ctlz.i64(i64 %self, i1 false), !range !144
  %1 = trunc i64 %0 to i32
  ret i32 %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h6fabdbfa941a5297E"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_3 = icmp ult i128 %self, %other
  %_0.i = sub i128 %other, %self
  %_0.i1 = sub i128 %self, %other
  %_0.sroa.0.0 = select i1 %_3, i128 %_0.i, i128 %_0.i1
  ret i128 %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$8abs_diff17h7a7dfd174007330cE"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i128 %self, %other
  %spec.select.i = tail call noundef i128 @llvm.abs.i128(i128 %_0.i, i1 false)
  ret i128 %spec.select.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i128, i1 } @"_ZN52_$LT$u128$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17had5101c1c6c6343dE"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i128, i1 } @llvm.uadd.with.overflow.i128(i128 %self, i128 %other)
  ret { i128, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$11logical_shr17h42ca588446b61455E"(i128 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 127
  %0 = zext nneg i32 %_3.i to i128
  %_0.i1 = lshr i128 %self, %0
  ret i128 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_neg17h86f21bfa9b1a1703E"(i128 noundef %self) unnamed_addr #49 {
start:
  %_0.i1 = sub i128 0, %self
  ret i128 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_add17h3277ec5812152cc3E"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_0.i = add i128 %other, %self
  ret i128 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_mul17hde9cc87e145072e9E"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_0.i = mul i128 %other, %self
  ret i128 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_sub17h53e348048abca162E"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %_0.i = sub i128 %self, %other
  ret i128 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shl17haebd26c380ef6e38E"(i128 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 127
  %0 = zext nneg i32 %_3.i to i128
  %_0.i1 = shl i128 %self, %0
  ret i128 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$12wrapping_shr17he4813d536757fe7eE"(i128 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %_3.i = and i32 %other, 127
  %0 = zext nneg i32 %_3.i to i128
  %_0.i1 = ashr i128 %self, %0
  ret i128 %_0.i1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$11rotate_left17hf542d09141cab537E"(i128 noundef %self, i32 noundef %other) unnamed_addr #49 {
start:
  %0 = zext i32 %other to i128
  %1 = tail call noundef i128 @llvm.fshl.i128(i128 %self, i128 %self, i128 %0)
  ret i128 %1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i128 @llvm.fshl.i128(i128, i128, i128) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef { i128, i1 } @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$15overflowing_add17hdd481b08c7a54468E"(i128 noundef %self, i128 noundef %other) unnamed_addr #49 {
start:
  %0 = tail call { i128, i1 } @llvm.sadd.with.overflow.i128(i128 %self, i128 %other)
  ret { i128, i1 } %0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN52_$LT$i128$u20$as$u20$compiler_builtins..int..Int$GT$13leading_zeros17h6db85425564223f2E"(i128 noundef %self) unnamed_addr #49 {
start:
  %0 = tail call i128 @llvm.ctlz.i128(i128 %self, i1 false), !range !4169
  %1 = trunc i128 %0 to i32
  ret i32 %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN52_$LT$u16$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17h57c0328ca39cab4bE"(i8 noundef %lo, i8 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i8 %lo to i16
  %_2.i = zext i8 %hi to i16
  %_0.i1 = shl nuw i16 %_2.i, 8
  %_0 = or disjoint i16 %_0.i1, %_0.i
  ret i16 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN52_$LT$u32$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17h86bddb8da0007d6eE"(i16 noundef %lo, i16 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i16 %lo to i32
  %_2.i = zext i16 %hi to i32
  %_0.i1 = shl nuw i32 %_2.i, 16
  %_0 = or disjoint i32 %_0.i1, %_0.i
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN52_$LT$u64$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17h46cdfaf599e8b0dfE"(i32 noundef %lo, i32 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i32 %lo to i64
  %_2.i = zext i32 %hi to i64
  %_0.i1 = shl nuw i64 %_2.i, 32
  %_0 = or disjoint i64 %_0.i1, %_0.i
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN53_$LT$u128$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17hfcb0ea8f793ee369E"(i64 noundef %lo, i64 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i64 %lo to i128
  %_2.i = zext i64 %hi to i128
  %_0.i1 = shl nuw i128 %_2.i, 64
  %_0 = or disjoint i128 %_0.i1, %_0.i
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i8, i8 } @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17hf3f3b79c39c6209bE"(i16 noundef %self) unnamed_addr #49 {
start:
  %_0.i = trunc i16 %self to i8
  %_2.i = lshr i16 %self, 8
  %_0.i1 = trunc i16 %_2.i to i8
  %0 = insertvalue { i8, i8 } poison, i8 %_0.i, 0
  %1 = insertvalue { i8, i8 } %0, i8 %_0.i1, 1
  ret { i8, i8 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17hccfd85e4cf96d0fdE"(i8 noundef %lo, i8 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i8 %lo to i16
  %_2.i = sext i8 %hi to i16
  %_0.i1 = shl nsw i16 %_2.i, 8
  %_0 = or disjoint i16 %_0.i1, %_0.i
  ret i16 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i16, i16 } @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17h6616d79caccf28ddE"(i32 noundef %self) unnamed_addr #49 {
start:
  %_0.i = trunc i32 %self to i16
  %_2.i = lshr i32 %self, 16
  %_0.i1 = trunc i32 %_2.i to i16
  %0 = insertvalue { i16, i16 } poison, i16 %_0.i, 0
  %1 = insertvalue { i16, i16 } %0, i16 %_0.i1, 1
  ret { i16, i16 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17hd88e002d1689ee84E"(i16 noundef %lo, i16 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i16 %lo to i32
  %_2.i = sext i16 %hi to i32
  %_0.i1 = shl nsw i32 %_2.i, 16
  %_0 = or disjoint i32 %_0.i1, %_0.i
  ret i32 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i32, i32 } @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17hb5603839855f05b5E"(i64 noundef %self) unnamed_addr #49 {
start:
  %_0.i = trunc i64 %self to i32
  %_2.i = lshr i64 %self, 32
  %_0.i1 = trunc i64 %_2.i to i32
  %0 = insertvalue { i32, i32 } poison, i32 %_0.i, 0
  %1 = insertvalue { i32, i32 } %0, i32 %_0.i1, 1
  ret { i32, i32 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17h8a82ffb92d8cd41dE"(i32 noundef %lo, i32 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i32 %lo to i64
  %_2.i = sext i32 %hi to i64
  %_0.i1 = shl nsw i64 %_2.i, 32
  %_0 = or disjoint i64 %_0.i1, %_0.i
  ret i64 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden { i64, i64 } @"_ZN53_$LT$i128$u20$as$u20$compiler_builtins..int..DInt$GT$5lo_hi17h83c6c30605692310E"(i128 noundef %self) unnamed_addr #49 {
start:
  %_0.i = trunc i128 %self to i64
  %_2.i = lshr i128 %self, 64
  %_0.i1 = trunc i128 %_2.i to i64
  %0 = insertvalue { i64, i64 } poison, i64 %_0.i, 0
  %1 = insertvalue { i64, i64 } %0, i64 %_0.i1, 1
  ret { i64, i64 } %1
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN53_$LT$i128$u20$as$u20$compiler_builtins..int..DInt$GT$10from_lo_hi17h5377ca556cc8ec34E"(i64 noundef %lo, i64 noundef %hi) unnamed_addr #49 {
start:
  %_0.i = zext i64 %lo to i128
  %_2.i = sext i64 %hi to i128
  %_0.i1 = shl nsw i128 %_2.i, 64
  %_0 = or disjoint i128 %_0.i1, %_0.i
  ret i128 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i8$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h1acb6be789b171f9E"(i8 noundef %self, i8 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = zext i8 %self to i16
  %_0.i2 = zext i8 %rhs to i16
  %_0.i = mul nuw i16 %_0.i2, %_0.i1
  ret i16 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i16 @"_ZN51_$LT$i8$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17hdda72bc6394a2954E"(i8 noundef %self, i8 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = sext i8 %self to i16
  %_0.i2 = sext i8 %rhs to i16
  %_0.i = mul nsw i16 %_0.i2, %_0.i1
  ret i16 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17he1110ba738426090E"(i16 noundef %self, i16 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = zext i16 %self to i32
  %_0.i2 = zext i16 %rhs to i32
  %_0.i = mul nuw i32 %_0.i2, %_0.i1
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i32 @"_ZN52_$LT$i16$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17hacf4c0157203ce07E"(i16 noundef %self, i16 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = sext i16 %self to i32
  %_0.i2 = sext i16 %rhs to i32
  %_0.i = mul nsw i32 %_0.i2, %_0.i1
  ret i32 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17h87ee267660c41715E"(i32 noundef %self, i32 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = zext i32 %self to i64
  %_0.i2 = zext i32 %rhs to i64
  %_0.i = mul nuw i64 %_0.i2, %_0.i1
  ret i64 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i64 @"_ZN52_$LT$i32$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17heefed5dee79d2f08E"(i32 noundef %self, i32 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = sext i32 %self to i64
  %_0.i2 = sext i32 %rhs to i64
  %_0.i = mul nsw i64 %_0.i2, %_0.i1
  ret i64 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..HInt$GT$14zero_widen_mul17hd8106da7cfdf7aa2E"(i64 noundef %self, i64 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = zext i64 %self to i128
  %_0.i2 = zext i64 %rhs to i128
  %_0.i = mul nuw i128 %_0.i2, %_0.i1
  ret i128 %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define hidden noundef i128 @"_ZN52_$LT$i64$u20$as$u20$compiler_builtins..int..HInt$GT$9widen_mul17h5d058cd505ce48b3E"(i64 noundef %self, i64 noundef %rhs) unnamed_addr #49 {
start:
  %_0.i1 = sext i64 %self to i128
  %_0.i2 = sext i64 %rhs to i128
  %_0.i = mul nsw i128 %_0.i2, %_0.i1
  ret i128 %_0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4acos17ha73907fd83b2a231E(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %_9.i = lshr i64 %_0.i.i.i, 32
  %hx.i = trunc i64 %_9.i to i32
  %ix.i = and i32 %hx.i, 2147483647
  %_11.i = icmp ugt i32 %ix.i, 1072693247
  br i1 %_11.i, label %bb3.i, label %bb9.i

bb9.i:                                            ; preds = %start
  %_18.i = icmp ult i32 %ix.i, 1071644672
  br i1 %_18.i, label %bb10.i, label %bb11.i

bb3.i:                                            ; preds = %start
  %lx.i = trunc i64 %_0.i.i.i to i32
  %_15.i = add nsw i32 %ix.i, -1072693248
  %_14.i = or i32 %_15.i, %lx.i
  %0 = icmp eq i32 %_14.i, 0
  br i1 %0, label %bb5.i, label %bb8.i

bb11.i:                                           ; preds = %bb9.i
  %1 = icmp sgt i64 %_0.i.i.i, -1
  br i1 %1, label %bb16.i, label %bb15.i

bb10.i:                                           ; preds = %bb9.i
  %_19.i = icmp ult i32 %ix.i, 1012924417
  br i1 %_19.i, label %_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit, label %bb13.i

bb16.i:                                           ; preds = %bb11.i
  %_37.i = fsub double 1.000000e+00, %x
  %2 = fmul double %_37.i, 5.000000e-01
  %_38.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %2) #61
  %_0.i.i2.i = bitcast double %_38.i to i64
  %_41.i = and i64 %_0.i.i2.i, -4294967296
  %_0.i.i3.i = bitcast i64 %_41.i to double
  %_46.i = fmul double %_0.i.i3.i, %_0.i.i3.i
  %_44.i = fsub double %2, %_46.i
  %_47.i = fadd double %_38.i, %_0.i.i3.i
  %c.i = fdiv double %_44.i, %_47.i
  %_50.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4acos1r17hf4ce7a372609de0eE(double noundef %2) #61
  %_49.i = fmul double %_38.i, %_50.i
  %3 = fadd double %_49.i, %c.i
  %_53.i = fadd double %3, %_0.i.i3.i
  %4 = fmul double %_53.i, 2.000000e+00
  br label %_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit

bb15.i:                                           ; preds = %bb11.i
  %_26.i = fadd double %x, 1.000000e+00
  %5 = fmul double %_26.i, 5.000000e-01
  %_27.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %5) #61
  %_30.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4acos1r17hf4ce7a372609de0eE(double noundef %5) #61
  %_29.i = fmul double %_27.i, %_30.i
  %6 = fadd double %_29.i, 0xBC91A62633145C07
  %_34.i = fadd double %_27.i, %6
  %_33.i = fsub double 0x3FF921FB54442D18, %_34.i
  %7 = fmul double %_33.i, 2.000000e+00
  br label %_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit

bb13.i:                                           ; preds = %bb10.i
  %_24.i = fmul double %x, %x
  %_23.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4acos1r17hf4ce7a372609de0eE(double noundef %_24.i) #61
  %_22.i = fmul double %_23.i, %x
  %_21.i = fsub double 0x3C91A62633145C07, %_22.i
  %8 = fsub double %_21.i, %x
  %9 = fadd double %8, 0x3FF921FB54442D18
  br label %_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit

bb5.i:                                            ; preds = %bb3.i
  %10 = icmp sgt i64 %_0.i.i.i, -1
  %spec.select.i = select i1 %10, double 0.000000e+00, double 0x400921FB54442D18
  br label %_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit

bb8.i:                                            ; preds = %bb3.i
  %_17.i = fsub double %x, %x
  %11 = fdiv double 0.000000e+00, %_17.i
  br label %_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit

_ZN17compiler_builtins4math4libm4acos4acos17hdf8aee0cd4a85338E.exit: ; preds = %bb8.i, %bb5.i, %bb13.i, %bb15.i, %bb16.i, %bb10.i
  %_0.sroa.0.0.i = phi double [ %4, %bb16.i ], [ %11, %bb8.i ], [ %9, %bb13.i ], [ %7, %bb15.i ], [ %spec.select.i, %bb5.i ], [ 0x3FF921FB54442D18, %bb10.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %x) unnamed_addr #50 {
start:
  %_0.i.i = bitcast double %x to i64
  %_15 = lshr i64 %_0.i.i, 32
  %0 = trunc i64 %_15 to i32
  %_18 = trunc i64 %_0.i.i to i32
  %_20 = and i32 %0, 2146435072
  %1 = icmp eq i32 %_20, 2146435072
  br i1 %1, label %bb3, label %bb4

bb3:                                              ; preds = %start
  %_22 = fmul double %x, %x
  %2 = fadd double %_22, %x
  br label %bb105

bb4:                                              ; preds = %start
  %_23 = icmp slt i32 %0, 1
  br i1 %_23, label %bb5, label %bb11

bb5:                                              ; preds = %bb4
  %_26 = and i32 %0, 2147483647
  %_25 = or i32 %_26, %_18
  %3 = icmp eq i32 %_25, 0
  br i1 %3, label %bb105, label %bb8

bb11:                                             ; preds = %bb8, %bb4
  %4 = ashr i32 %0, 20
  %5 = icmp ult i32 %0, 1048576
  br i1 %5, label %bb13, label %bb24

bb8:                                              ; preds = %bb5
  %_30 = icmp slt i64 %_0.i.i, 0
  br i1 %_30, label %bb9, label %bb11

bb9:                                              ; preds = %bb8
  %_32 = fsub double %x, %x
  %6 = fdiv double %_32, %_32
  br label %bb105

bb13:                                             ; preds = %bb14, %bb11
  %ix1.sroa.0.0 = phi i32 [ %_0.i1.i.i, %bb14 ], [ %_18, %bb11 ]
  %m.sroa.0.0 = phi i32 [ %8, %bb14 ], [ 0, %bb11 ]
  %ix0.sroa.0.0 = phi i32 [ %_0.i1.i, %bb14 ], [ %0, %bb11 ]
  %7 = icmp eq i32 %ix0.sroa.0.0, 0
  br i1 %7, label %bb14, label %bb18

bb14:                                             ; preds = %bb13
  %8 = add i32 %m.sroa.0.0, -21
  %_0.i1.i = lshr i32 %ix1.sroa.0.0, 11
  %_0.i1.i.i = shl i32 %ix1.sroa.0.0, 21
  br label %bb13

bb18:                                             ; preds = %bb19, %bb13
  %i.sroa.0.0 = phi i32 [ %10, %bb19 ], [ 0, %bb13 ]
  %ix0.sroa.0.1 = phi i32 [ %11, %bb19 ], [ %ix0.sroa.0.0, %bb13 ]
  %_42 = and i32 %ix0.sroa.0.1, 1048576
  %9 = icmp eq i32 %_42, 0
  br i1 %9, label %bb19, label %bb20

bb19:                                             ; preds = %bb18
  %10 = add i32 %i.sroa.0.0, 1
  %11 = shl i32 %ix0.sroa.0.1, 1
  br label %bb18

bb20:                                             ; preds = %bb18
  %_51.le = sub i32 0, %i.sroa.0.0
  %_44.neg = add i32 %m.sroa.0.0, 1
  %12 = sub i32 %_44.neg, %i.sroa.0.0
  %_5.i = and i32 %_51.le, 31
  %_0.i1.i56 = lshr i32 %ix1.sroa.0.0, %_5.i
  %13 = or i32 %_0.i1.i56, %ix0.sroa.0.1
  %_5.i57 = and i32 %i.sroa.0.0, 31
  %_0.i1.i58 = shl i32 %ix1.sroa.0.0, %_5.i57
  br label %bb24

bb24:                                             ; preds = %bb20, %bb11
  %ix1.sroa.0.1 = phi i32 [ %_0.i1.i58, %bb20 ], [ %_18, %bb11 ]
  %m.sroa.0.1 = phi i32 [ %12, %bb20 ], [ %4, %bb11 ]
  %ix0.sroa.0.2 = phi i32 [ %13, %bb20 ], [ %0, %bb11 ]
  %14 = add i32 %m.sroa.0.1, -1023
  %_57 = and i32 %ix0.sroa.0.2, 1048575
  %15 = or disjoint i32 %_57, 1048576
  %_59 = and i32 %14, 1
  %.not = icmp eq i32 %_59, 0
  br i1 %.not, label %bb30, label %bb25

bb25:                                             ; preds = %bb24
  %16 = tail call i32 @llvm.fshl.i32(i32 %15, i32 %ix1.sroa.0.1, i32 1)
  %_0.i.i.i = shl i32 %ix1.sroa.0.1, 1
  br label %bb30

bb30:                                             ; preds = %bb25, %bb24
  %ix1.sroa.0.2 = phi i32 [ %ix1.sroa.0.1, %bb24 ], [ %_0.i.i.i, %bb25 ]
  %ix0.sroa.0.3 = phi i32 [ %15, %bb24 ], [ %16, %bb25 ]
  %17 = tail call i32 @llvm.fshl.i32(i32 %ix0.sroa.0.3, i32 %ix1.sroa.0.2, i32 1)
  br label %bb34

bb34:                                             ; preds = %bb36, %bb30
  %ix1.sroa.0.3.in = phi i32 [ %ix1.sroa.0.2, %bb30 ], [ %ix1.sroa.0.3, %bb36 ]
  %r.sroa.0.0 = phi i32 [ 2097152, %bb30 ], [ %_0.i1.i.i71, %bb36 ]
  %q.sroa.0.0 = phi i32 [ 0, %bb30 ], [ %q.sroa.0.3, %bb36 ]
  %s0.sroa.0.0 = phi i32 [ 0, %bb30 ], [ %s0.sroa.0.4, %bb36 ]
  %ix0.sroa.0.4 = phi i32 [ %17, %bb30 ], [ %22, %bb36 ]
  %ix1.sroa.0.3 = shl i32 %ix1.sroa.0.3.in, 1
  %_0.i.i.i65.not = icmp eq i32 %r.sroa.0.0, 0
  br i1 %_0.i.i.i65.not, label %bb45, label %bb36

bb36:                                             ; preds = %bb34
  %18 = add i32 %s0.sroa.0.0, %r.sroa.0.0
  %_86.not = icmp sgt i32 %18, %ix0.sroa.0.4
  %19 = add i32 %18, %r.sroa.0.0
  %20 = select i1 %_86.not, i32 0, i32 %r.sroa.0.0
  %q.sroa.0.3 = add i32 %20, %q.sroa.0.0
  %s0.sroa.0.4 = select i1 %_86.not, i32 %s0.sroa.0.0, i32 %19
  %21 = select i1 %_86.not, i32 0, i32 %18
  %ix0.sroa.0.8 = sub i32 %ix0.sroa.0.4, %21
  %22 = tail call i32 @llvm.fshl.i32(i32 %ix0.sroa.0.8, i32 %ix1.sroa.0.3, i32 1)
  %_0.i1.i.i71 = lshr i32 %r.sroa.0.0, 1
  br label %bb34

bb45:                                             ; preds = %bb73, %bb34
  %ix1.sroa.0.4 = phi i32 [ %_0.i.i.i84, %bb73 ], [ %ix1.sroa.0.3, %bb34 ]
  %r.sroa.0.1 = phi i32 [ %_0.i1.i.i86, %bb73 ], [ -2147483648, %bb34 ]
  %q1.sroa.0.0 = phi i32 [ %q1.sroa.0.2, %bb73 ], [ 0, %bb34 ]
  %s1.sroa.0.0 = phi i32 [ %s1.sroa.0.1, %bb73 ], [ 0, %bb34 ]
  %s0.sroa.0.1 = phi i32 [ %s0.sroa.0.2, %bb73 ], [ %s0.sroa.0.0, %bb34 ]
  %ix0.sroa.0.5 = phi i32 [ %29, %bb73 ], [ %ix0.sroa.0.4, %bb34 ]
  %_0.i.i.i73.not = icmp eq i32 %r.sroa.0.1, 0
  br i1 %_0.i.i.i73.not, label %bb78, label %bb47

bb78:                                             ; preds = %bb45
  %_153 = or i32 %ix0.sroa.0.5, %ix1.sroa.0.4
  %23 = icmp eq i32 %_153, 0
  br i1 %23, label %bb96, label %bb81

bb47:                                             ; preds = %bb45
  %_0.i.i74 = add i32 %s1.sroa.0.0, %r.sroa.0.1
  %_113 = icmp slt i32 %s0.sroa.0.1, %ix0.sroa.0.5
  br i1 %_113, label %bb54, label %bb50

bb96:                                             ; preds = %bb89, %bb82, %bb78
  %q1.sroa.0.1 = phi i32 [ %q1.sroa.0.0, %bb78 ], [ 0, %bb82 ], [ %_0.i.i.i78, %bb89 ]
  %q.sroa.0.1 = phi i32 [ %q.sroa.0.0, %bb78 ], [ %28, %bb82 ], [ %q.sroa.0.0, %bb89 ]
  %_169 = ashr i32 %q.sroa.0.1, 1
  %spec.select134 = tail call i32 @llvm.fshl.i32(i32 %q.sroa.0.1, i32 %q1.sroa.0.1, i32 31)
  %24 = shl i32 %14, 19
  %_177 = and i32 %24, -1048576
  %25 = add i32 %_177, 1071644672
  %26 = add i32 %25, %_169
  %_181 = sext i32 %26 to i64
  %_180 = shl nsw i64 %_181, 32
  %_183 = zext i32 %spec.select134 to i64
  %_179 = or disjoint i64 %_180, %_183
  %_0.i.i80 = bitcast i64 %_179 to double
  br label %bb105

bb81:                                             ; preds = %bb78
  %27 = icmp eq i32 %q1.sroa.0.0, -1
  br i1 %27, label %bb82, label %bb89

bb82:                                             ; preds = %bb81
  %28 = add i32 %q.sroa.0.0, 1
  br label %bb96

bb89:                                             ; preds = %bb81
  %_3.i76 = and i32 %q1.sroa.0.0, 1
  %_0.i.i.i78 = add nuw i32 %_3.i76, %q1.sroa.0.0
  br label %bb96

bb105:                                            ; preds = %bb96, %bb9, %bb5, %bb3
  %_0.sroa.0.1 = phi double [ %_0.i.i80, %bb96 ], [ %2, %bb3 ], [ %6, %bb9 ], [ %x, %bb5 ]
  ret double %_0.sroa.0.1

bb50:                                             ; preds = %bb47
  %_116 = icmp ne i32 %s0.sroa.0.1, %ix0.sroa.0.5
  %switch.i.not = icmp ugt i32 %_0.i.i74, %ix1.sroa.0.4
  %or.cond = select i1 %_116, i1 true, i1 %switch.i.not
  br i1 %or.cond, label %bb73, label %bb54

bb73:                                             ; preds = %bb54, %bb50
  %ix1.sroa.0.6 = phi i32 [ %_0.i.i.i97, %bb54 ], [ %ix1.sroa.0.4, %bb50 ]
  %q1.sroa.0.2 = phi i32 [ %_0.i.i.i99, %bb54 ], [ %q1.sroa.0.0, %bb50 ]
  %s1.sroa.0.1 = phi i32 [ %_0.i.i87, %bb54 ], [ %s1.sroa.0.0, %bb50 ]
  %s0.sroa.0.2 = phi i32 [ %s0.sroa.0.3, %bb54 ], [ %s0.sroa.0.1, %bb50 ]
  %ix0.sroa.0.6 = phi i32 [ %spec.select, %bb54 ], [ %ix0.sroa.0.5, %bb50 ]
  %29 = tail call i32 @llvm.fshl.i32(i32 %ix0.sroa.0.6, i32 %ix1.sroa.0.6, i32 1)
  %_0.i.i.i84 = shl i32 %ix1.sroa.0.6, 1
  %_0.i1.i.i86 = lshr i32 %r.sroa.0.1, 1
  br label %bb45

bb54:                                             ; preds = %bb50, %bb47
  %_0.i.i87 = add i32 %_0.i.i74, %r.sroa.0.1
  %_0.i.i93133 = icmp sgt i32 %_0.i.i87, -1
  %_0.i.i90.not136 = icmp slt i32 %_0.i.i74, 0
  %narrow = and i1 %_0.i.i90.not136, %_0.i.i93133
  %spec.select132 = zext i1 %narrow to i32
  %s0.sroa.0.3 = add i32 %s0.sroa.0.1, %spec.select132
  %30 = sub i32 %ix0.sroa.0.5, %s0.sroa.0.1
  %31 = icmp ult i32 %ix1.sroa.0.4, %_0.i.i74
  %32 = sext i1 %31 to i32
  %spec.select = add i32 %30, %32
  %_0.i.i.i97 = sub i32 %ix1.sroa.0.4, %_0.i.i74
  %_0.i.i.i99 = add i32 %q1.sroa.0.0, %r.sroa.0.1
  br label %bb73
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm4acos1r17hf4ce7a372609de0eE(double noundef %z) unnamed_addr #49 {
start:
  %_12 = fmul double %z, 0x3F023DE10DFDF709
  %_11 = fadd double %_12, 0x3F49EFE07501B288
  %_10 = fmul double %_11, %z
  %_9 = fadd double %_10, 0xBFA48228B5688F3B
  %_8 = fmul double %_9, %z
  %_7 = fadd double %_8, 0x3FC9C1550E884455
  %_6 = fmul double %_7, %z
  %_5 = fadd double %_6, 0xBFD4D61203EB6F7D
  %_4 = fmul double %_5, %z
  %_3 = fadd double %_4, 0x3FC5555555555555
  %p = fmul double %_3, %z
  %_20 = fmul double %z, 0x3FB3B8C5B12E9282
  %_19 = fadd double %_20, 0xBFE6066C1B8D0159
  %_18 = fmul double %_19, %z
  %_17 = fadd double %_18, 0x40002AE59C598AC8
  %_16 = fmul double %_17, %z
  %_15 = fadd double %_16, 0xC0033A271C8A2D4B
  %_14 = fmul double %_15, %z
  %q = fadd double %_14, 1.000000e+00
  %_0 = fdiv double %p, %q
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @acos(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4acos17ha73907fd83b2a231E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4asin17h51e7b05a9b67aa7aE(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i.i = bitcast double %x to i64
  %_2.i.i = lshr i64 %_0.i.i.i.i, 32
  %_0.i.i = trunc i64 %_2.i.i to i32
  %ix.i = and i32 %_0.i.i, 2147483647
  %_6.i = icmp ugt i32 %ix.i, 1072693247
  br i1 %_6.i, label %bb2.i, label %bb7.i

bb7.i:                                            ; preds = %start
  %_17.i = icmp ult i32 %ix.i, 1071644672
  br i1 %_17.i, label %bb8.i, label %bb9.i

bb2.i:                                            ; preds = %start
  %_0.i3.i = trunc i64 %_0.i.i.i.i to i32
  %_10.i = add nsw i32 %ix.i, -1072693248
  %_9.i = or i32 %_10.i, %_0.i3.i
  %0 = icmp eq i32 %_9.i, 0
  br i1 %0, label %bb4.i, label %bb6.i

bb9.i:                                            ; preds = %bb7.i
  %1 = tail call noundef double @llvm.fabs.f64(double %x)
  %_27.i = fsub double 1.000000e+00, %1
  %z.i = fmul double %_27.i, 5.000000e-01
  %s.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %z.i) #61
  %r.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4acos1r17hf4ce7a372609de0eE(double noundef %z.i) #61
  %_32.i = icmp ugt i32 %ix.i, 1072640818
  br i1 %_32.i, label %bb17.i, label %bb18.i

bb8.i:                                            ; preds = %bb7.i
  %2 = add nsw i32 %ix.i, -1048576
  %or.cond.i = icmp ult i32 %2, 1044381696
  br i1 %or.cond.i, label %_ZN17compiler_builtins4math4libm4asin4asin17h64a1da3027ed2aa2E.exit, label %bb12.i

bb18.i:                                           ; preds = %bb9.i
  %_0.i.i.i4.i = bitcast double %s.i to i64
  %3 = and i64 %_0.i.i.i4.i, -4294967296
  %_0.i.i3.i.i = bitcast i64 %3 to double
  %_40.i = fmul double %_0.i.i3.i.i, %_0.i.i3.i.i
  %_39.i = fsub double %z.i, %_40.i
  %_41.i = fadd double %s.i, %_0.i.i3.i.i
  %c.i = fdiv double %_39.i, %_41.i
  %_45.i = fmul double %s.i, 2.000000e+00
  %_44.i = fmul double %_45.i, %r.i
  %_47.i = fmul double %c.i, 2.000000e+00
  %_46.i = fsub double 0x3C91A62633145C07, %_47.i
  %_49.i = fmul double %_0.i.i3.i.i, 2.000000e+00
  %_48.i = fsub double 0x3FE921FB54442D18, %_49.i
  %4 = fsub double %_46.i, %_44.i
  %5 = fadd double %_48.i, %4
  %6 = fadd double %5, 0x3FE921FB54442D18
  br label %bb20.i

bb17.i:                                           ; preds = %bb9.i
  %_36.i = fmul double %s.i, %r.i
  %_35.i = fadd double %s.i, %_36.i
  %_34.i = fmul double %_35.i, 2.000000e+00
  %_33.i = fadd double %_34.i, 0xBC91A62633145C07
  %7 = fsub double 0x3FF921FB54442D18, %_33.i
  br label %bb20.i

bb20.i:                                           ; preds = %bb17.i, %bb18.i
  %x.sroa.0.0.i = phi double [ %7, %bb17.i ], [ %6, %bb18.i ]
  %8 = fneg double %x.sroa.0.0.i
  %9 = icmp slt i64 %_0.i.i.i.i, 0
  %spec.select.i = select i1 %9, double %8, double %x.sroa.0.0.i
  br label %_ZN17compiler_builtins4math4libm4asin4asin17h64a1da3027ed2aa2E.exit

bb12.i:                                           ; preds = %bb8.i
  %_24.i = fmul double %x, %x
  %_23.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4acos1r17hf4ce7a372609de0eE(double noundef %_24.i) #61
  %_21.i = fmul double %_23.i, %x
  %10 = fadd double %_21.i, %x
  br label %_ZN17compiler_builtins4math4libm4asin4asin17h64a1da3027ed2aa2E.exit

bb4.i:                                            ; preds = %bb2.i
  %_11.i = fmul double %x, 0x3FF921FB54442D18
  %11 = fadd double %_11.i, 0x3870000000000000
  br label %_ZN17compiler_builtins4math4libm4asin4asin17h64a1da3027ed2aa2E.exit

bb6.i:                                            ; preds = %bb2.i
  %_14.i = fsub double %x, %x
  %12 = fdiv double 0.000000e+00, %_14.i
  br label %_ZN17compiler_builtins4math4libm4asin4asin17h64a1da3027ed2aa2E.exit

_ZN17compiler_builtins4math4libm4asin4asin17h64a1da3027ed2aa2E.exit: ; preds = %bb6.i, %bb4.i, %bb12.i, %bb20.i, %bb8.i
  %_0.sroa.0.0.i = phi double [ %11, %bb4.i ], [ %12, %bb6.i ], [ %10, %bb12.i ], [ %x, %bb8.i ], [ %spec.select.i, %bb20.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @asin(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4asin17h51e7b05a9b67aa7aE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4cbrt17h1570c09c2ebc1d22E(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %_10.i = lshr i64 %_0.i.i.i, 32
  %_9.i = trunc i64 %_10.i to i32
  %0 = and i32 %_9.i, 2147483647
  %_12.i = icmp ugt i32 %0, 2146435071
  br i1 %_12.i, label %bb3.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %_14.i = icmp ult i32 %0, 1048576
  br i1 %_14.i, label %bb5.i, label %bb10.i

bb3.i:                                            ; preds = %start
  %1 = fadd double %x, %x
  br label %_ZN17compiler_builtins4math4libm4cbrt4cbrt17h842e727155e82bc2E.exit

bb5.i:                                            ; preds = %bb4.i
  %_17.i = fmul double %x, 0x4350000000000000
  %_0.i.i13.i = bitcast double %_17.i to i64
  %_19.i = lshr i64 %_0.i.i13.i, 32
  %_18.i = trunc i64 %_19.i to i32
  %2 = and i32 %_18.i, 2147483647
  %3 = icmp eq i32 %2, 0
  br i1 %3, label %_ZN17compiler_builtins4math4libm4cbrt4cbrt17h842e727155e82bc2E.exit, label %bb10.i

bb10.i:                                           ; preds = %bb5.i, %bb4.i
  %.sink17.i = phi i32 [ %2, %bb5.i ], [ %0, %bb4.i ]
  %.sink.i = phi i32 [ 696219795, %bb5.i ], [ 715094163, %bb4.i ]
  %ui.sroa.0.0.i = phi i64 [ %_0.i.i13.i, %bb5.i ], [ %_0.i.i.i, %bb4.i ]
  %_22.i = udiv i32 %.sink17.i, 3
  %4 = add nuw nsw i32 %_22.i, %.sink.i
  %5 = and i64 %ui.sroa.0.0.i, -9223372036854775808
  %_27.i = zext nneg i32 %4 to i64
  %_26.i = shl nuw nsw i64 %_27.i, 32
  %6 = or disjoint i64 %_26.i, %5
  %_0.i.i14.i = bitcast i64 %6 to double
  %_31.i = fmul double %_0.i.i14.i, %_0.i.i14.i
  %_34.i = fdiv double %_0.i.i14.i, %x
  %7 = fmul double %_31.i, %_34.i
  %_42.i = fmul double %7, 0x3FF9F1604A49D6C2
  %_41.i = fadd double %_42.i, 0xBFFE28E092F02420
  %_39.i = fmul double %7, %_41.i
  %_38.i = fadd double %_39.i, 0x3FFE03E60F61E692
  %_46.i = fmul double %7, %7
  %_45.i = fmul double %7, %_46.i
  %_51.i = fmul double %7, 0x3FC2B000D4E4EDD7
  %_50.i = fadd double %_51.i, 0xBFE844CBBEE751D9
  %_44.i = fmul double %_45.i, %_50.i
  %_37.i = fadd double %_44.i, %_38.i
  %8 = fmul double %_37.i, %_0.i.i14.i
  %_0.i.i15.i = bitcast double %8 to i64
  %9 = and i64 %_0.i.i15.i, -1073741824
  %10 = add i64 %9, 2147483648
  %_0.i.i16.i = bitcast i64 %10 to double
  %s.i = fmul double %_0.i.i16.i, %_0.i.i16.i
  %11 = fdiv double %x, %s.i
  %w.i = fadd double %_0.i.i16.i, %_0.i.i16.i
  %_63.i = fsub double %11, %_0.i.i16.i
  %_66.i = fadd double %w.i, %11
  %12 = fdiv double %_63.i, %_66.i
  %_69.i = fmul double %12, %_0.i.i16.i
  %13 = fadd double %_69.i, %_0.i.i16.i
  br label %_ZN17compiler_builtins4math4libm4cbrt4cbrt17h842e727155e82bc2E.exit

_ZN17compiler_builtins4math4libm4cbrt4cbrt17h842e727155e82bc2E.exit: ; preds = %bb10.i, %bb5.i, %bb3.i
  %_0.sroa.0.1.i = phi double [ %13, %bb10.i ], [ %1, %bb3.i ], [ %x, %bb5.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @cbrt(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4cbrt17h1570c09c2ebc1d22E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5expm117he887e7daa620527aE(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %0) unnamed_addr #54 {
start:
  %x.sroa.0 = alloca double, align 8
  store double %0, ptr %x.sroa.0, align 8
  %_0.i.i = bitcast double %0 to i64
  %_12 = lshr i64 %_0.i.i, 32
  %1 = trunc i64 %_12 to i32
  %hx = and i32 %1, 2147483647
  %_17 = icmp ugt i32 %hx, 1078159481
  br i1 %_17, label %bb2, label %bb11

bb11:                                             ; preds = %start
  %_23 = icmp ugt i32 %hx, 1071001154
  br i1 %_23, label %bb12, label %bb22

bb2:                                              ; preds = %start
  %_0.i = fcmp uno double %0, 0.000000e+00
  br i1 %_0.i, label %bb55, label %bb5

bb5:                                              ; preds = %bb2
  %2 = icmp sgt i64 %_0.i.i, -1
  br i1 %2, label %bb7, label %bb55

bb7:                                              ; preds = %bb5
  %_20 = fcmp ogt double %0, 0x40862E42FEFA39EF
  br i1 %_20, label %bb8, label %bb17

bb8:                                              ; preds = %bb7
  %3 = fmul double %0, 0x7FE0000000000000
  br label %bb55

bb22:                                             ; preds = %bb11
  %_42 = icmp ult i32 %hx, 1016070144
  br i1 %_42, label %bb23, label %bb28

bb12:                                             ; preds = %bb11
  %_24 = icmp ult i32 %hx, 1072734898
  br i1 %_24, label %bb13, label %bb17

bb23:                                             ; preds = %bb22
  %_43 = icmp ult i32 %hx, 1048576
  br i1 %_43, label %bb24, label %bb55

bb28:                                             ; preds = %bb21, %bb22
  %x.sroa.0.0.x.sroa.0.0._47 = phi double [ %13, %bb21 ], [ %0, %bb22 ]
  %c.sroa.0.0 = phi double [ %14, %bb21 ], [ 0.000000e+00, %bb22 ]
  %k.sroa.0.0 = phi i32 [ %k.sroa.0.1, %bb21 ], [ 0, %bb22 ]
  %hfx = fmul double %x.sroa.0.0.x.sroa.0.0._47, 5.000000e-01
  %hxs = fmul double %x.sroa.0.0.x.sroa.0.0._47, %hfx
  %_59 = fmul double %hxs, 0x3E8AFDB76E09C32D
  %4 = fsub double 0x3ED0CFCA86E65239, %_59
  %_57 = fmul double %hxs, %4
  %_56 = fadd double %_57, 0xBF14CE199EAADBB7
  %_55 = fmul double %hxs, %_56
  %_54 = fadd double %_55, 0x3F5A01A019FE5585
  %_53 = fmul double %hxs, %_54
  %_52 = fadd double %_53, 0xBFA11111111110F4
  %_51 = fmul double %hxs, %_52
  %r1 = fadd double %_51, 1.000000e+00
  %_60 = fmul double %hfx, %r1
  %5 = fsub double 3.000000e+00, %_60
  %_63 = fsub double %r1, %5
  %_66 = fmul double %x.sroa.0.0.x.sroa.0.0._47, %5
  %_65 = fsub double 6.000000e+00, %_66
  %_62 = fdiv double %_63, %_65
  %6 = fmul double %hxs, %_62
  %7 = icmp eq i32 %k.sroa.0.0, 0
  br i1 %7, label %bb29, label %bb30

bb24:                                             ; preds = %bb23
  %x.sroa.0.0.x.sroa.0.0.x.sroa.0.0.x.sroa.0.0.17 = load volatile double, ptr %x.sroa.0, align 8
  br label %bb55

bb17:                                             ; preds = %bb12, %bb7
  %_28 = fmul double %0, 0x3FF71547652B82FE
  %. = tail call double @llvm.copysign.f64(double 5.000000e-01, double %0)
  %_27 = fadd double %_28, %.
  %8 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_27)
  %9 = sitofp i32 %8 to double
  %_33 = fmul double %9, 0x3FE62E42FEE00000
  %10 = fsub double %0, %_33
  %11 = fmul double %9, 0x3DEA39EF35793C76
  br label %bb21

bb13:                                             ; preds = %bb12
  %12 = icmp sgt i64 %_0.i.i, -1
  br i1 %12, label %bb14, label %bb15

bb21:                                             ; preds = %bb15, %bb14, %bb17
  %k.sroa.0.1 = phi i32 [ 1, %bb14 ], [ -1, %bb15 ], [ %8, %bb17 ]
  %lo.sroa.0.0 = phi double [ 0x3DEA39EF35793C76, %bb14 ], [ 0xBDEA39EF35793C76, %bb15 ], [ %11, %bb17 ]
  %hi.sroa.0.0 = phi double [ %15, %bb14 ], [ %16, %bb15 ], [ %10, %bb17 ]
  %13 = fsub double %hi.sroa.0.0, %lo.sroa.0.0
  %_38 = fsub double %hi.sroa.0.0, %13
  %14 = fsub double %_38, %lo.sroa.0.0
  br label %bb28

bb14:                                             ; preds = %bb13
  %15 = fadd double %0, 0xBFE62E42FEE00000
  br label %bb21

bb15:                                             ; preds = %bb13
  %16 = fadd double %0, 0x3FE62E42FEE00000
  br label %bb21

bb29:                                             ; preds = %bb28
  %_72 = fmul double %x.sroa.0.0.x.sroa.0.0._47, %6
  %_71 = fsub double %_72, %hxs
  %17 = fsub double %x.sroa.0.0.x.sroa.0.0._47, %_71
  br label %bb55

bb30:                                             ; preds = %bb28
  %_77 = fsub double %6, %c.sroa.0.0
  %_75 = fmul double %x.sroa.0.0.x.sroa.0.0._47, %_77
  %18 = fsub double %_75, %c.sroa.0.0
  %19 = fsub double %18, %hxs
  switch i32 %k.sroa.0.0, label %bb34 [
    i32 -1, label %bb31
    i32 1, label %bb33
  ]

bb31:                                             ; preds = %bb30
  %_83 = fsub double %x.sroa.0.0.x.sroa.0.0._47, %19
  %_82 = fmul double %_83, 5.000000e-01
  %20 = fadd double %_82, -5.000000e-01
  br label %bb55

bb33:                                             ; preds = %bb30
  %_87 = fcmp olt double %x.sroa.0.0.x.sroa.0.0._47, -2.500000e-01
  br i1 %_87, label %bb35, label %bb36

bb34:                                             ; preds = %bb30
  %_98 = add i32 %k.sroa.0.0, 1023
  %_97 = zext i32 %_98 to i64
  %21 = shl i64 %_97, 52
  %_0.i.i13 = bitcast i64 %21 to double
  %or.cond = icmp ugt i32 %k.sroa.0.0, 56
  br i1 %or.cond, label %bb41, label %bb46

bb36:                                             ; preds = %bb33
  %_94 = fsub double %x.sroa.0.0.x.sroa.0.0._47, %19
  %_93 = fmul double %_94, 2.000000e+00
  %22 = fadd double %_93, 1.000000e+00
  br label %bb55

bb35:                                             ; preds = %bb33
  %_91 = fadd double %x.sroa.0.0.x.sroa.0.0._47, 5.000000e-01
  %_89 = fsub double %19, %_91
  %23 = fmul double %_89, -2.000000e+00
  br label %bb55

bb46:                                             ; preds = %bb34
  %_116 = xor i32 %k.sroa.0.0, 1023
  %_115 = zext nneg i32 %_116 to i64
  %24 = shl nuw nsw i64 %_115, 52
  %_0.i.i14 = bitcast i64 %24 to double
  %_120 = icmp ult i32 %k.sroa.0.0, 20
  br i1 %_120, label %bb48, label %bb49

bb49:                                             ; preds = %bb46
  %_130 = fadd double %19, %_0.i.i14
  %_128 = fsub double %x.sroa.0.0.x.sroa.0.0._47, %_130
  %_127 = fadd double %_128, 1.000000e+00
  br label %bb50

bb48:                                             ; preds = %bb46
  %_123 = fsub double %x.sroa.0.0.x.sroa.0.0._47, %19
  %_126 = fsub double 1.000000e+00, %_0.i.i14
  %_122 = fadd double %_126, %_123
  br label %bb50

bb50:                                             ; preds = %bb48, %bb49
  %_122.pn = phi double [ %_122, %bb48 ], [ %_127, %bb49 ]
  %y.sroa.0.0 = fmul double %_122.pn, %_0.i.i13
  br label %bb55

bb55:                                             ; preds = %bb41, %bb50, %bb35, %bb36, %bb31, %bb29, %bb24, %bb23, %bb8, %bb5, %bb2
  %_0.sroa.0.2 = phi double [ %y.sroa.0.0, %bb50 ], [ %3, %bb8 ], [ -1.000000e+00, %bb5 ], [ %17, %bb29 ], [ %20, %bb31 ], [ %23, %bb35 ], [ %22, %bb36 ], [ %29, %bb41 ], [ %0, %bb2 ], [ %0, %bb24 ], [ %0, %bb23 ]
  ret double %_0.sroa.0.2

bb41:                                             ; preds = %bb34
  %_106 = fsub double %x.sroa.0.0.x.sroa.0.0._47, %19
  %25 = fadd double %_106, 1.000000e+00
  %26 = icmp eq i32 %k.sroa.0.0, 1024
  %_110 = fmul double %25, 2.000000e+00
  %27 = fmul double %_110, 0x7FE0000000000000
  %28 = fmul double %25, %_0.i.i13
  %y.sroa.0.1 = select i1 %26, double %27, double %28
  %29 = fadd double %y.sroa.0.1, -1.000000e+00
  br label %bb55
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare double @llvm.copysign.f64(double, double) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.fptosi.sat.i32.f64(double) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @expm1(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5expm117he887e7daa620527aE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5hypot17h56d0d45747c7a131E(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %0 = tail call double @llvm.fabs.f64(double %x)
  %1 = bitcast double %0 to i64
  %2 = tail call double @llvm.fabs.f64(double %y)
  %3 = bitcast double %2 to i64
  %spec.select.i = tail call i64 @llvm.umin.i64(i64 %1, i64 %3)
  %spec.select16.i = tail call i64 @llvm.umax.i64(i64 %1, i64 %3)
  %_17.i = lshr i64 %spec.select16.i, 52
  %_19.i = lshr i64 %spec.select.i, 52
  %_0.i.i18.i = bitcast i64 %spec.select16.i to double
  %_0.i.i19.i = bitcast i64 %spec.select.i to double
  %4 = icmp eq i64 %_19.i, 2047
  br i1 %4, label %_ZN17compiler_builtins4math4libm5hypot5hypot17hab15c05f3e950e52E.exit, label %bb11.i

bb11.i:                                           ; preds = %start
  %5 = icmp eq i64 %_17.i, 2047
  %6 = icmp eq i64 %spec.select.i, 0
  %or.cond.i = or i1 %6, %5
  br i1 %or.cond.i, label %_ZN17compiler_builtins4math4libm5hypot5hypot17hab15c05f3e950e52E.exit, label %bb14.i

bb14.i:                                           ; preds = %bb11.i
  %_27.i = sub nsw i64 %_17.i, %_19.i
  %_26.i = icmp sgt i64 %_27.i, 64
  br i1 %_26.i, label %bb16.i, label %bb17.i

bb17.i:                                           ; preds = %bb14.i
  %_30.i = icmp ugt i64 %spec.select16.i, 6908521828386340863
  br i1 %_30.i, label %bb18.i, label %bb19.i

bb16.i:                                           ; preds = %bb14.i
  %7 = fadd double %_0.i.i18.i, %_0.i.i19.i
  br label %_ZN17compiler_builtins4math4libm5hypot5hypot17hab15c05f3e950e52E.exit

bb19.i:                                           ; preds = %bb17.i
  %_31.i = icmp ult i64 %spec.select.i, 2580562586483294208
  br i1 %_31.i, label %bb20.i, label %bb22.i

bb18.i:                                           ; preds = %bb17.i
  %8 = fmul double %_0.i.i18.i, 0x1430000000000000
  %9 = fmul double %_0.i.i19.i, 0x1430000000000000
  br label %bb22.i

bb20.i:                                           ; preds = %bb19.i
  %10 = fmul double %_0.i.i18.i, 0x6BB0000000000000
  %11 = fmul double %_0.i.i19.i, 0x6BB0000000000000
  br label %bb22.i

bb22.i:                                           ; preds = %bb20.i, %bb18.i, %bb19.i
  %z.sroa.0.0.i = phi double [ 0x6BB0000000000000, %bb18.i ], [ 0x1430000000000000, %bb20.i ], [ 1.000000e+00, %bb19.i ]
  %y.sroa.0.0.i = phi double [ %9, %bb18.i ], [ %11, %bb20.i ], [ %_0.i.i19.i, %bb19.i ]
  %x.sroa.0.0.i = phi double [ %8, %bb18.i ], [ %10, %bb20.i ], [ %_0.i.i18.i, %bb19.i ]
  %12 = tail call fastcc { double, double } @_ZN17compiler_builtins4math4libm5hypot2sq17h9c3ef35dff991b3fE(double noundef %x.sroa.0.0.i) #61
  %_34.0.i = extractvalue { double, double } %12, 0
  %_34.1.i = extractvalue { double, double } %12, 1
  %13 = tail call fastcc { double, double } @_ZN17compiler_builtins4math4libm5hypot2sq17h9c3ef35dff991b3fE(double noundef %y.sroa.0.0.i) #61
  %_38.0.i = extractvalue { double, double } %13, 0
  %_38.1.i = extractvalue { double, double } %13, 1
  %_44.i = fadd double %_34.1.i, %_38.1.i
  %_43.i = fadd double %_38.0.i, %_44.i
  %_42.i = fadd double %_34.0.i, %_43.i
  %_41.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %_42.i) #61
  %14 = fmul double %z.sroa.0.0.i, %_41.i
  br label %_ZN17compiler_builtins4math4libm5hypot5hypot17hab15c05f3e950e52E.exit

_ZN17compiler_builtins4math4libm5hypot5hypot17hab15c05f3e950e52E.exit: ; preds = %bb22.i, %bb16.i, %bb11.i, %start
  %_0.sroa.0.1.i = phi double [ %14, %bb22.i ], [ %7, %bb16.i ], [ %_0.i.i19.i, %start ], [ %_0.i.i18.i, %bb11.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc { double, double } @_ZN17compiler_builtins4math4libm5hypot2sq17h9c3ef35dff991b3fE(double noundef %x) unnamed_addr #49 {
start:
  %xc = fmul double %x, 0x41A0000002000000
  %_5 = fsub double %x, %xc
  %xh = fadd double %xc, %_5
  %xl = fsub double %x, %xh
  %hi = fmul double %x, %x
  %_10 = fmul double %xh, %xh
  %_9 = fsub double %_10, %hi
  %_12 = fmul double %xh, 2.000000e+00
  %_11 = fmul double %_12, %xl
  %_8 = fadd double %_9, %_11
  %_13 = fmul double %xl, %xl
  %lo = fadd double %_13, %_8
  %0 = insertvalue { double, double } poison, double %hi, 0
  %1 = insertvalue { double, double } %0, double %lo, 1
  ret { double, double } %1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @hypot(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5hypot17h56d0d45747c7a131E(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3tan17h1bb516eaae93d983E(double noundef %x) unnamed_addr #53 {
start:
  %_19.i = alloca [24 x i8], align 8
  %_11.sroa.0.i = alloca double, align 8
  %_0.i.i.i = bitcast double %x to i64
  %_5.i = lshr i64 %_0.i.i.i, 32
  %_4.i = trunc i64 %_5.i to i32
  %ix.i = and i32 %_4.i, 2147483647
  %_7.i = icmp ult i32 %ix.i, 1072243196
  br i1 %_7.i, label %bb3.i, label %bb10.i

bb10.i:                                           ; preds = %start
  %_15.i = icmp ugt i32 %ix.i, 2146435071
  br i1 %_15.i, label %bb11.i, label %bb12.i

bb3.i:                                            ; preds = %start
  %_8.i = icmp ult i32 %ix.i, 1044381696
  br i1 %_8.i, label %bb4.i, label %bb9.i

bb12.i:                                           ; preds = %bb10.i
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_19.i)
  call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio217h316eaa778d0d71c0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_19.i, double noundef %x) #61
  %0 = getelementptr inbounds i8, ptr %_19.i, i64 8
  %n.i = load i32, ptr %0, align 8, !noundef !48
  %y0.i = load double, ptr %_19.i, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_19.i, i64 16
  %y1.i = load double, ptr %1, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_19.i)
  %_20.i = and i32 %n.i, 1
  %2 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_tan5k_tan17h77111eec30a26079E(double noundef %y0.i, double noundef %y1.i, i32 noundef %_20.i) #61
  br label %_ZN17compiler_builtins4math4libm3tan3tan17h4e9694cc97af8124E.exit

bb11.i:                                           ; preds = %bb10.i
  %3 = fsub double %x, %x
  br label %_ZN17compiler_builtins4math4libm3tan3tan17h4e9694cc97af8124E.exit

bb9.i:                                            ; preds = %bb3.i
  %4 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_tan5k_tan17h77111eec30a26079E(double noundef %x, double noundef 0.000000e+00, i32 noundef 0) #61
  br label %_ZN17compiler_builtins4math4libm3tan3tan17h4e9694cc97af8124E.exit

bb4.i:                                            ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_11.sroa.0.i)
  %_12.i = icmp ult i32 %ix.i, 1048576
  %5 = fadd double %x, 0x4770000000000000
  %6 = fmul double %x, 0x3870000000000000
  %storemerge.i = select i1 %_12.i, double %6, double %5
  store double %storemerge.i, ptr %_11.sroa.0.i, align 8
  %_11.sroa.0.i.0._11.sroa.0.i.0._11.sroa.0.i.0._11.sroa.0.0._11.sroa.0.0._11.sroa.0.0..i = load volatile double, ptr %_11.sroa.0.i, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_11.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm3tan3tan17h4e9694cc97af8124E.exit

_ZN17compiler_builtins4math4libm3tan3tan17h4e9694cc97af8124E.exit: ; preds = %bb4.i, %bb9.i, %bb11.i, %bb12.i
  %_0.sroa.0.0.i = phi double [ %x, %bb4.i ], [ %4, %bb9.i ], [ %3, %bb11.i ], [ %2, %bb12.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize memory(argmem: write, inaccessiblemem: readwrite)
define internal fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio217h316eaa778d0d71c0E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, double noundef %x) unnamed_addr #55 {
start:
  %ty = alloca [24 x i8], align 8
  %tx = alloca [24 x i8], align 8
  %_0.i.i = bitcast double %x to i64
  %_8 = lshr i64 %_0.i.i, 32
  %_7 = trunc i64 %_8 to i32
  %ix = and i32 %_7, 2147483647
  %_10 = icmp ult i32 %ix, 1074752123
  br i1 %_10, label %bb4, label %bb14

bb14:                                             ; preds = %start
  %_29 = icmp ult i32 %ix, 1075594812
  br i1 %_29, label %bb15, label %bb16

bb4:                                              ; preds = %start
  %_11 = and i32 %_7, 1048575
  %0 = icmp eq i32 %_11, 598523
  br i1 %0, label %bb5, label %bb7

bb16:                                             ; preds = %bb14
  %_47 = icmp ult i32 %ix, 1094263291
  br i1 %_47, label %bb29, label %bb30

bb15:                                             ; preds = %bb14
  %_30 = icmp ult i32 %ix, 1075183037
  br i1 %_30, label %bb17, label %bb23

bb30:                                             ; preds = %bb16
  %_48 = icmp ugt i32 %ix, 2146435071
  br i1 %_48, label %bb32, label %bb33

bb29:                                             ; preds = %bb16
  tail call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio26medium17hfd1cd5c69852a01cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, double noundef %x, i32 noundef %ix) #61
  br label %bb67

bb33:                                             ; preds = %bb30
  %1 = and i64 %_0.i.i, 4503599627370495
  %2 = or disjoint i64 %1, 4710765210229538816
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %tx)
  br label %repeat_loop_header

bb32:                                             ; preds = %bb30
  %y0 = fsub double %x, %x
  %3 = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 0, ptr %3, align 8
  store double %y0, ptr %_0, align 8
  %4 = getelementptr inbounds i8, ptr %_0, i64 16
  store double %y0, ptr %4, align 8
  br label %bb67

repeat_loop_header:                               ; preds = %repeat_loop_body, %bb33
  %5 = phi i64 [ 0, %bb33 ], [ %7, %repeat_loop_body ]
  %exitcond.not = icmp eq i64 %5, 3
  br i1 %exitcond.not, label %bb37.preheader, label %repeat_loop_body

bb37.preheader:                                   ; preds = %repeat_loop_header
  %_0.i.i36 = bitcast i64 %2 to double
  br label %bb37

repeat_loop_body:                                 ; preds = %repeat_loop_header
  %6 = getelementptr inbounds [3 x double], ptr %tx, i64 0, i64 %5
  store double 0.000000e+00, ptr %6, align 8
  %7 = add nuw nsw i64 %5, 1
  br label %repeat_loop_header

bb37:                                             ; preds = %bb40, %bb37.preheader
  %iter.sroa.0.0 = phi i64 [ %_0.i.i.i.i, %bb40 ], [ 0, %bb37.preheader ]
  %z.sroa.0.0 = phi double [ %9, %bb40 ], [ %_0.i.i36, %bb37.preheader ]
  %exitcond48.not = icmp eq i64 %iter.sroa.0.0, 2
  br i1 %exitcond48.not, label %bb41, label %bb40

bb41:                                             ; preds = %bb37
  %_0.i.i.i37 = getelementptr inbounds double, ptr %tx, i64 2
  store double %z.sroa.0.0, ptr %_0.i.i.i37, align 8
  br label %bb45

bb40:                                             ; preds = %bb37
  %_0.i.i.i.i = add nuw nsw i64 %iter.sroa.0.0, 1
  %_60 = tail call i32 @llvm.fptosi.sat.i32.f64(double %z.sroa.0.0)
  %_0.i.i.i38 = getelementptr inbounds double, ptr %tx, i64 %iter.sroa.0.0
  %8 = sitofp i32 %_60 to double
  store double %8, ptr %_0.i.i.i38, align 8
  %_65 = fsub double %z.sroa.0.0, %8
  %9 = fmul double %_65, 0x4170000000000000
  br label %bb37

bb45:                                             ; preds = %bb48, %bb41
  %i.sroa.0.0 = phi i64 [ 2, %bb41 ], [ %11, %bb48 ]
  %10 = icmp eq i64 %i.sroa.0.0, 0
  br i1 %10, label %bb51, label %bb46

bb46:                                             ; preds = %bb45
  %_0.i.i.i41 = getelementptr inbounds double, ptr %tx, i64 %i.sroa.0.0
  %_78 = load double, ptr %_0.i.i.i41, align 8, !noundef !48
  %_77 = fcmp oeq double %_78, 0.000000e+00
  br i1 %_77, label %bb48, label %bb51

bb51:                                             ; preds = %bb46, %bb45
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %ty)
  br label %repeat_loop_header1

bb48:                                             ; preds = %bb46
  %11 = add nsw i64 %i.sroa.0.0, -1
  br label %bb45

repeat_loop_header1:                              ; preds = %repeat_loop_body2, %bb51
  %12 = phi i64 [ 0, %bb51 ], [ %14, %repeat_loop_body2 ]
  %exitcond49.not = icmp eq i64 %12, 3
  br i1 %exitcond49.not, label %bb2.i.i.i.i, label %repeat_loop_body2

repeat_loop_body2:                                ; preds = %repeat_loop_header1
  %13 = getelementptr inbounds [3 x double], ptr %ty, i64 0, i64 %12
  store double 0.000000e+00, ptr %13, align 8
  %14 = add nuw nsw i64 %12, 1
  br label %repeat_loop_header1

bb2.i.i.i.i:                                      ; preds = %repeat_loop_header1
  %_7.i.i.i.i = icmp ugt i64 %i.sroa.0.0, 2
  br i1 %_7.i.i.i.i, label %bb3.i.i.i.i, label %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0b6697d4cb0a0970E.exit"

bb3.i.i.i.i:                                      ; preds = %bb2.i.i.i.i
  tail call void @llvm.trap()
  unreachable

"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0b6697d4cb0a0970E.exit": ; preds = %bb2.i.i.i.i
  %exclusive_end.i.i.i.i = add nuw nsw i64 %i.sroa.0.0, 1
  %_92 = lshr i32 %ix, 20
  %_91 = add nsw i32 %_92, -1046
  %n = call fastcc noundef i32 @_ZN17compiler_builtins4math4libm14rem_pio2_large14rem_pio2_large17hb014adeefd122e32E(ptr noalias noundef nonnull readonly align 8 %tx, i64 noundef %exclusive_end.i.i.i.i, ptr noalias noundef nonnull align 8 %ty, i32 noundef %_91, i64 noundef 1) #61
  %15 = icmp sgt i64 %_0.i.i, -1
  br i1 %15, label %bb57, label %bb54

bb57:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0b6697d4cb0a0970E.exit"
  %_105 = load double, ptr %ty, align 8, !noundef !48
  %_0.i.i.i43 = getelementptr inbounds double, ptr %ty, i64 1
  %_109 = load double, ptr %_0.i.i.i43, align 8, !noundef !48
  %16 = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 %n, ptr %16, align 8
  store double %_105, ptr %_0, align 8
  %17 = getelementptr inbounds i8, ptr %_0, i64 16
  store double %_109, ptr %17, align 8
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %ty)
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %tx)
  br label %bb67

bb54:                                             ; preds = %"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0b6697d4cb0a0970E.exit"
  %_94 = sub nsw i32 0, %n
  %_96 = load double, ptr %ty, align 8, !noundef !48
  %_95 = fneg double %_96
  %_0.i.i.i44 = getelementptr inbounds double, ptr %ty, i64 1
  %_101 = load double, ptr %_0.i.i.i44, align 8, !noundef !48
  %_100 = fneg double %_101
  %18 = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 %_94, ptr %18, align 8
  store double %_95, ptr %_0, align 8
  %19 = getelementptr inbounds i8, ptr %_0, i64 16
  store double %_100, ptr %19, align 8
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %ty)
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %tx)
  br label %bb67

bb67:                                             ; preds = %bb11, %bb10, %bb13, %bb12, %bb5, %bb22, %bb21, %bb18, %bb28, %bb27, %bb24, %bb54, %bb57, %bb32, %bb29
  ret void

bb23:                                             ; preds = %bb15
  %20 = icmp eq i32 %ix, 1075388923
  br i1 %20, label %bb24, label %bb26

bb17:                                             ; preds = %bb15
  %21 = icmp eq i32 %ix, 1074977148
  br i1 %21, label %bb18, label %bb20

bb24:                                             ; preds = %bb23
  tail call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio26medium17hfd1cd5c69852a01cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, double noundef %x, i32 noundef 1075388923) #61
  br label %bb67

bb26:                                             ; preds = %bb23
  %22 = icmp sgt i64 %_0.i.i, -1
  %23 = getelementptr inbounds i8, ptr %_0, i64 8
  %24 = getelementptr inbounds i8, ptr %_0, i64 16
  br i1 %22, label %bb27, label %bb28

bb27:                                             ; preds = %bb26
  %z5 = fadd double %x, 0xC01921FB54400000
  %y06 = fadd double %z5, 0xBDF0B4611A626331
  %_42 = fsub double %z5, %y06
  %y1 = fadd double %_42, 0xBDF0B4611A626331
  store i32 4, ptr %23, align 8
  store double %y06, ptr %_0, align 8
  store double %y1, ptr %24, align 8
  br label %bb67

bb28:                                             ; preds = %bb26
  %z7 = fadd double %x, 0x401921FB54400000
  %y08 = fadd double %z7, 0x3DF0B4611A626331
  %_46 = fsub double %z7, %y08
  %y19 = fadd double %_46, 0x3DF0B4611A626331
  store i32 -4, ptr %23, align 8
  store double %y08, ptr %_0, align 8
  store double %y19, ptr %24, align 8
  br label %bb67

bb18:                                             ; preds = %bb17
  tail call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio26medium17hfd1cd5c69852a01cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, double noundef %x, i32 noundef 1074977148) #61
  br label %bb67

bb20:                                             ; preds = %bb17
  %25 = icmp sgt i64 %_0.i.i, -1
  %26 = getelementptr inbounds i8, ptr %_0, i64 8
  %27 = getelementptr inbounds i8, ptr %_0, i64 16
  br i1 %25, label %bb21, label %bb22

bb21:                                             ; preds = %bb20
  %z10 = fadd double %x, 0xC012D97C7F300000
  %y011 = fadd double %z10, 0xBDE90E91A79394CA
  %_34 = fsub double %z10, %y011
  %y112 = fadd double %_34, 0xBDE90E91A79394CA
  store i32 3, ptr %26, align 8
  store double %y011, ptr %_0, align 8
  store double %y112, ptr %27, align 8
  br label %bb67

bb22:                                             ; preds = %bb20
  %z13 = fadd double %x, 0x4012D97C7F300000
  %y014 = fadd double %z13, 0x3DE90E91A79394CA
  %_38 = fsub double %z13, %y014
  %y115 = fadd double %_38, 0x3DE90E91A79394CA
  store i32 -3, ptr %26, align 8
  store double %y014, ptr %_0, align 8
  store double %y115, ptr %27, align 8
  br label %bb67

bb5:                                              ; preds = %bb4
  tail call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio26medium17hfd1cd5c69852a01cE(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_0, double noundef %x, i32 noundef %ix) #61
  br label %bb67

bb7:                                              ; preds = %bb4
  %_12 = icmp ult i32 %ix, 1073928573
  %28 = icmp sgt i64 %_0.i.i, -1
  %29 = getelementptr inbounds i8, ptr %_0, i64 8
  %30 = getelementptr inbounds i8, ptr %_0, i64 16
  br i1 %_12, label %bb8, label %bb9

bb9:                                              ; preds = %bb7
  br i1 %28, label %bb12, label %bb13

bb8:                                              ; preds = %bb7
  br i1 %28, label %bb10, label %bb11

bb12:                                             ; preds = %bb9
  %z16 = fadd double %x, 0xC00921FB54400000
  %y017 = fadd double %z16, 0xBDE0B4611A626331
  %_24 = fsub double %z16, %y017
  %y118 = fadd double %_24, 0xBDE0B4611A626331
  store i32 2, ptr %29, align 8
  store double %y017, ptr %_0, align 8
  store double %y118, ptr %30, align 8
  br label %bb67

bb13:                                             ; preds = %bb9
  %z19 = fadd double %x, 0x400921FB54400000
  %y020 = fadd double %z19, 0x3DE0B4611A626331
  %_28 = fsub double %z19, %y020
  %y121 = fadd double %_28, 0x3DE0B4611A626331
  store i32 -2, ptr %29, align 8
  store double %y020, ptr %_0, align 8
  store double %y121, ptr %30, align 8
  br label %bb67

bb10:                                             ; preds = %bb8
  %z22 = fadd double %x, 0xBFF921FB54400000
  %y023 = fadd double %z22, 0xBDD0B4611A626331
  %_16 = fsub double %z22, %y023
  %y124 = fadd double %_16, 0xBDD0B4611A626331
  store i32 1, ptr %29, align 8
  store double %y023, ptr %_0, align 8
  store double %y124, ptr %30, align 8
  br label %bb67

bb11:                                             ; preds = %bb8
  %z25 = fadd double %x, 0x3FF921FB54400000
  %y026 = fadd double %z25, 0x3DD0B4611A626331
  %_20 = fsub double %z25, %y026
  %y127 = fadd double %_20, 0x3DD0B4611A626331
  store i32 -1, ptr %29, align 8
  store double %y026, ptr %_0, align 8
  store double %y127, ptr %30, align 8
  br label %bb67
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm5k_tan5k_tan17h77111eec30a26079E(double noundef %0, double noundef %1, i32 noundef %odd) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %0 to i64
  %2 = and i64 %_0.i.i, 9223372002495037440
  %big = icmp ugt i64 %2, 4604249089280835584
  br i1 %big, label %bb2, label %bb5

bb5:                                              ; preds = %bb2, %start
  %y.sroa.0.0 = phi double [ 0.000000e+00, %bb2 ], [ %1, %start ]
  %x.sroa.0.0 = phi double [ %7, %bb2 ], [ %0, %start ]
  %z = fmul double %x.sroa.0.0, %x.sroa.0.0
  %w = fmul double %z, %z
  %_30 = fmul double %w, 0x3EF375CBDB605373
  %3 = fsub double 0x3F147E88A03792A6, %_30
  %_28 = fmul double %w, %3
  %_27 = fadd double %_28, 0x3F4344D8F2F26501
  %_26 = fmul double %w, %_27
  %_25 = fadd double %_26, 0x3F6D6D22C9560328
  %_24 = fmul double %w, %_25
  %_23 = fadd double %_24, 0x3F9664F48406D637
  %_22 = fmul double %w, %_23
  %r = fadd double %_22, 0x3FC111111110FE7A
  %_41 = fmul double %w, 0x3EFB2A7074BF7AD4
  %_40 = fadd double %_41, 0x3F12B80F32F0A7E9
  %_39 = fmul double %w, %_40
  %_38 = fadd double %_39, 0x3F3026F71A8D1068
  %_37 = fmul double %w, %_38
  %_36 = fadd double %_37, 0x3F57DBC8FEE08315
  %_35 = fmul double %w, %_36
  %_34 = fadd double %_35, 0x3F8226E3E96E8493
  %_33 = fmul double %w, %_34
  %_32 = fadd double %_33, 0x3FABA1BA1BB341FE
  %v = fmul double %z, %_32
  %s = fmul double %x.sroa.0.0, %z
  %_50 = fadd double %r, %v
  %_49 = fmul double %s, %_50
  %_48 = fadd double %y.sroa.0.0, %_49
  %_47 = fmul double %z, %_48
  %_45 = fadd double %y.sroa.0.0, %_47
  %_52 = fmul double %s, 0x3FD5555555555563
  %r1 = fadd double %_52, %_45
  %w2 = fadd double %x.sroa.0.0, %r1
  br i1 %big, label %bb6, label %bb10

bb2:                                              ; preds = %start
  %4 = icmp sgt i64 %_0.i.i, -1
  %5 = fneg double %0
  %6 = fneg double %1
  %y.sroa.0.1 = select i1 %4, double %1, double %6
  %x.sroa.0.1 = select i1 %4, double %0, double %5
  %_13 = fsub double 0x3FE921FB54442D18, %x.sroa.0.1
  %_15 = fsub double 0x3C81A62633145C07, %y.sroa.0.1
  %7 = fadd double %_13, %_15
  br label %bb5

bb10:                                             ; preds = %bb5
  %8 = icmp eq i32 %odd, 0
  br i1 %8, label %bb15, label %bb12

bb6:                                              ; preds = %bb5
  %_58 = sitofp i32 %odd to double
  %_57 = fmul double %_58, 2.000000e+00
  %s5 = fsub double 1.000000e+00, %_57
  %_65 = fmul double %w2, %w2
  %_66 = fadd double %s5, %w2
  %_64 = fdiv double %_65, %_66
  %_63 = fsub double %r1, %_64
  %_61 = fadd double %x.sroa.0.0, %_63
  %_60 = fmul double %_61, 2.000000e+00
  %v6 = fsub double %s5, %_60
  %9 = fneg double %v6
  %10 = icmp slt i64 %_0.i.i, 0
  %spec.select = select i1 %10, double %9, double %v6
  br label %bb15

bb12:                                             ; preds = %bb10
  %_0.i.i.i = bitcast double %w2 to i64
  %_2.i = and i64 %_0.i.i.i, -4294967296
  %_0.i.i1.i = bitcast i64 %_2.i to double
  %_69 = fsub double %_0.i.i1.i, %x.sroa.0.0
  %v3 = fsub double %r1, %_69
  %a = fdiv double -1.000000e+00, %w2
  %_0.i.i.i7 = bitcast double %a to i64
  %_2.i8 = and i64 %_0.i.i.i7, -4294967296
  %_0.i.i1.i9 = bitcast i64 %_2.i8 to double
  %_76 = fmul double %_0.i.i1.i, %_0.i.i1.i9
  %_75 = fadd double %_76, 1.000000e+00
  %_77 = fmul double %v3, %_0.i.i1.i9
  %_74 = fadd double %_75, %_77
  %_73 = fmul double %a, %_74
  %11 = fadd double %_73, %_0.i.i1.i9
  br label %bb15

bb15:                                             ; preds = %bb12, %bb6, %bb10
  %_0.sroa.0.0 = phi double [ %11, %bb12 ], [ %w2, %bb10 ], [ %spec.select, %bb6 ]
  ret double %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define internal fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio26medium17hfd1cd5c69852a01cE(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([24 x i8]) align 8 dereferenceable(24) %_0, double noundef %x, i32 noundef %ix) unnamed_addr #51 {
start:
  %_4 = fmul double %x, 0x3FE45F306DC9C883
  %tmp = fadd double %_4, 0x4338000000000000
  %f_n = fadd double %tmp, 0xC338000000000000
  %_8 = fmul double %f_n, 0x3FF921FB54400000
  %0 = fsub double %x, %_8
  %1 = fmul double %f_n, 0x3DD0B4611A626331
  %2 = fsub double %0, %1
  %_0.i.i = bitcast double %2 to i64
  %_17 = lshr i64 %_0.i.i, 52
  %_16 = trunc i64 %_17 to i32
  %ey = and i32 %_16, 2047
  %_19 = lshr i32 %ix, 20
  %_21 = sub nsw i32 %_19, %ey
  %_20 = icmp sgt i32 %_21, 16
  br i1 %_20, label %bb2, label %bb8

bb2:                                              ; preds = %start
  %3 = fmul double %f_n, 0x3DD0B4611A600000
  %4 = fsub double %0, %3
  %_24 = fmul double %f_n, 0x3BA3198A2E037073
  %_26 = fsub double %0, %4
  %_25 = fsub double %_26, %3
  %5 = fsub double %_24, %_25
  %6 = fsub double %4, %5
  %_0.i.i3 = bitcast double %6 to i64
  %_33 = lshr i64 %_0.i.i3, 52
  %_32 = trunc i64 %_33 to i32
  %ey1 = and i32 %_32, 2047
  %_37 = sub nsw i32 %_19, %ey1
  %_36 = icmp sgt i32 %_37, 49
  br i1 %_36, label %bb4, label %bb8

bb8:                                              ; preds = %bb4, %bb2, %start
  %y0.sroa.0.0 = phi double [ %12, %bb4 ], [ %6, %bb2 ], [ %2, %start ]
  %w.sroa.0.0 = phi double [ %11, %bb4 ], [ %5, %bb2 ], [ %1, %start ]
  %r.sroa.0.0 = phi double [ %10, %bb4 ], [ %4, %bb2 ], [ %0, %start ]
  %n = tail call i32 @llvm.fptosi.sat.i32.f64(double %f_n)
  %_48 = fsub double %r.sroa.0.0, %y0.sroa.0.0
  %y1 = fsub double %_48, %w.sroa.0.0
  %7 = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 %n, ptr %7, align 8
  store double %y0.sroa.0.0, ptr %_0, align 8
  %8 = getelementptr inbounds i8, ptr %_0, i64 16
  store double %y1, ptr %8, align 8
  ret void

bb4:                                              ; preds = %bb2
  %9 = fmul double %f_n, 0x3BA3198A2E000000
  %10 = fsub double %4, %9
  %_40 = fmul double %f_n, 0x397B839A252049C1
  %_42 = fsub double %4, %10
  %_41 = fsub double %_42, %9
  %11 = fsub double %_40, %_41
  %12 = fsub double %10, %11
  br label %bb8
}

; Function Attrs: cold noreturn nounwind memory(inaccessiblemem: write)
declare void @llvm.trap() #56

; Function Attrs: minsize nofree norecurse nounwind optsize memory(argmem: readwrite, inaccessiblemem: readwrite)
define internal fastcc noundef i32 @_ZN17compiler_builtins4math4libm14rem_pio2_large14rem_pio2_large17hb014adeefd122e32E(ptr noalias nocapture noundef nonnull readonly align 8 %x.0, i64 noundef %x.1, ptr noalias nocapture noundef nonnull writeonly align 8 %y.0, i32 noundef %e0, i64 noundef %prec) unnamed_addr #57 {
start:
  %iter14 = alloca [24 x i8], align 8
  %iter13 = alloca [24 x i8], align 8
  %iter12 = alloca [24 x i8], align 8
  %iter10 = alloca [24 x i8], align 8
  %iter9 = alloca [24 x i8], align 8
  %iter8 = alloca [24 x i8], align 8
  %iter7 = alloca [24 x i8], align 8
  %iter6 = alloca [24 x i8], align 8
  %iter3 = alloca [24 x i8], align 8
  %iter2 = alloca [24 x i8], align 8
  %iter1 = alloca [24 x i8], align 8
  %iter = alloca [24 x i8], align 8
  %iq = alloca [80 x i8], align 4
  %q = alloca [160 x i8], align 8
  %fq = alloca [160 x i8], align 8
  %f = alloca [160 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 160, ptr nonnull %f)
  br label %repeat_loop_header

repeat_loop_header:                               ; preds = %repeat_loop_body, %start
  %0 = phi i64 [ 0, %start ], [ %2, %repeat_loop_body ]
  %exitcond.not = icmp eq i64 %0, 20
  br i1 %exitcond.not, label %repeat_loop_next, label %repeat_loop_body

repeat_loop_body:                                 ; preds = %repeat_loop_header
  %1 = getelementptr inbounds [20 x double], ptr %f, i64 0, i64 %0
  store double 0.000000e+00, ptr %1, align 8
  %2 = add nuw nsw i64 %0, 1
  br label %repeat_loop_header

repeat_loop_next:                                 ; preds = %repeat_loop_header
  call void @llvm.lifetime.start.p0(i64 160, ptr nonnull %fq)
  br label %repeat_loop_header18

repeat_loop_header18:                             ; preds = %repeat_loop_body19, %repeat_loop_next
  %3 = phi i64 [ 0, %repeat_loop_next ], [ %5, %repeat_loop_body19 ]
  %exitcond221.not = icmp eq i64 %3, 20
  br i1 %exitcond221.not, label %repeat_loop_next20, label %repeat_loop_body19

repeat_loop_body19:                               ; preds = %repeat_loop_header18
  %4 = getelementptr inbounds [20 x double], ptr %fq, i64 0, i64 %3
  store double 0.000000e+00, ptr %4, align 8
  %5 = add nuw nsw i64 %3, 1
  br label %repeat_loop_header18

repeat_loop_next20:                               ; preds = %repeat_loop_header18
  call void @llvm.lifetime.start.p0(i64 160, ptr nonnull %q)
  br label %repeat_loop_header21

repeat_loop_header21:                             ; preds = %repeat_loop_body22, %repeat_loop_next20
  %6 = phi i64 [ 0, %repeat_loop_next20 ], [ %8, %repeat_loop_body22 ]
  %exitcond222.not = icmp eq i64 %6, 20
  br i1 %exitcond222.not, label %repeat_loop_next23, label %repeat_loop_body22

repeat_loop_body22:                               ; preds = %repeat_loop_header21
  %7 = getelementptr inbounds [20 x double], ptr %q, i64 0, i64 %6
  store double 0.000000e+00, ptr %7, align 8
  %8 = add nuw nsw i64 %6, 1
  br label %repeat_loop_header21

repeat_loop_next23:                               ; preds = %repeat_loop_header21
  call void @llvm.lifetime.start.p0(i64 80, ptr nonnull %iq)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(80) %iq, i8 0, i64 80, i1 false)
  %_0.i.i.i = getelementptr inbounds i64, ptr @alloc_be0224633e40814c7db159e4240429c5, i64 %prec
  %jk = load i64, ptr %_0.i.i.i, align 8, !noundef !48
  %jx = add i64 %x.1, -1
  %_21 = add nsw i32 %e0, -3
  %9 = sdiv i32 %_21, 24
  %.neg = mul nsw i32 %9, -24
  %_25.neg = add i32 %e0, -24
  %10 = add i32 %_25.neg, %.neg
  %_32 = trunc i64 %jx to i32
  %11 = sub i32 %9, %_32
  %m = add i64 %jk, %jx
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter)
  store i64 0, ptr %iter, align 8
  %_34.sroa.4.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 8
  store i64 %m, ptr %_34.sroa.4.0.iter.sroa_idx, align 8
  %_34.sroa.5.0.iter.sroa_idx = getelementptr inbounds i8, ptr %iter, i64 16
  store i8 0, ptr %_34.sroa.5.0.iter.sroa_idx, align 8
  br label %bb9

bb9:                                              ; preds = %bb17, %repeat_loop_next23
  %j.sroa.0.0 = phi i32 [ %11, %repeat_loop_next23 ], [ %99, %bb17 ]
  %12 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter) #61
  %13 = extractvalue { i64, i64 } %12, 0
  %14 = extractvalue { i64, i64 } %12, 1
  %switch = icmp eq i64 %13, 0
  br i1 %switch, label %bb13, label %bb12

bb13:                                             ; preds = %bb9
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter1)
  store i64 0, ptr %iter1, align 8
  %_52.sroa.4.0.iter1.sroa_idx = getelementptr inbounds i8, ptr %iter1, i64 8
  store i64 %jk, ptr %_52.sroa.4.0.iter1.sroa_idx, align 8
  %_52.sroa.5.0.iter1.sroa_idx = getelementptr inbounds i8, ptr %iter1, i64 16
  store i8 0, ptr %_52.sroa.5.0.iter1.sroa_idx, align 8
  %_59.sroa.4.0.iter2.sroa_idx = getelementptr inbounds i8, ptr %iter2, i64 8
  %_59.sroa.5.0.iter2.sroa_idx = getelementptr inbounds i8, ptr %iter2, i64 16
  br label %bb21

bb12:                                             ; preds = %bb9
  %_42 = icmp slt i32 %j.sroa.0.0, 0
  br i1 %_42, label %bb17, label %bb15

bb21:                                             ; preds = %bb30, %bb13
  %15 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter1) #61
  %16 = extractvalue { i64, i64 } %15, 0
  %17 = extractvalue { i64, i64 } %15, 1
  %switch123 = icmp eq i64 %16, 0
  br i1 %switch123, label %bb24, label %bb23

bb24:                                             ; preds = %bb21
  %jv24 = zext nneg i32 %9 to i64
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter1)
  %_86.sroa.4.0.iter3.sroa_idx = getelementptr inbounds i8, ptr %iter3, i64 8
  %_86.sroa.5.0.iter3.sroa_idx = getelementptr inbounds i8, ptr %iter3, i64 16
  %_123 = icmp sgt i32 %10, 0
  %invariant.gep = getelementptr i32, ptr %iq, i64 -1
  %18 = icmp eq i32 %10, 0
  %_131 = sub nsw i32 24, %10
  %19 = and i32 %_131, 31
  %_149 = sub nsw i32 23, %10
  %20 = and i32 %_149, 31
  %_202.sroa.4.0.iter6.sroa_idx = getelementptr inbounds i8, ptr %iter6, i64 8
  %_202.sroa.5.0.iter6.sroa_idx = getelementptr inbounds i8, ptr %iter6, i64 16
  %_224.sroa.4.0.iter7.sroa_idx = getelementptr inbounds i8, ptr %iter7, i64 8
  %_224.sroa.5.0.iter7.sroa_idx = getelementptr inbounds i8, ptr %iter7, i64 16
  %_244.sroa.4.0.iter8.sroa_idx = getelementptr inbounds i8, ptr %iter8, i64 8
  %_244.sroa.5.0.iter8.sroa_idx = getelementptr inbounds i8, ptr %iter8, i64 16
  %invariant.gep19 = getelementptr double, ptr %q, i64 -1
  %invariant.gep20 = getelementptr i32, ptr %iq, i64 -1
  %invariant.gep22 = getelementptr i32, ptr %iq, i64 -1
  br label %bb34

bb23:                                             ; preds = %bb21
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter2)
  store i64 0, ptr %iter2, align 8
  store i64 %jx, ptr %_59.sroa.4.0.iter2.sroa_idx, align 8
  store i8 0, ptr %_59.sroa.5.0.iter2.sroa_idx, align 8
  %_74 = add i64 %17, %jx
  br label %bb27

bb34:                                             ; preds = %bb110, %bb24
  %jz.sroa.0.0 = phi i64 [ %jk, %bb24 ], [ %_228, %bb110 ]
  %_6.i.i = icmp ult i64 %jz.sroa.0.0, 20
  tail call void @llvm.assume(i1 %_6.i.i)
  %_0.i.i.i136 = getelementptr inbounds double, ptr %q, i64 %jz.sroa.0.0
  %_81 = load double, ptr %_0.i.i.i136, align 8, !noundef !48
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter3)
  store i64 1, ptr %iter3, align 8
  store i64 %jz.sroa.0.0, ptr %_86.sroa.4.0.iter3.sroa_idx, align 8
  store i8 0, ptr %_86.sroa.5.0.iter3.sroa_idx, align 8
  br label %bb39

bb39:                                             ; preds = %bb41, %bb34
  %i.sroa.0.0 = phi i32 [ 0, %bb34 ], [ %30, %bb41 ]
  %z.sroa.0.0 = phi double [ %_81, %bb34 ], [ %29, %bb41 ]
  %21 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter3) #61
  %22 = extractvalue { i64, i64 } %21, 0
  %switch124 = icmp eq i64 %22, 0
  br i1 %switch124, label %bb42, label %bb41

bb42:                                             ; preds = %bb39
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter3)
  %_113 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %z.sroa.0.0, i32 noundef %10) #61
  %_118 = fmul double %_113, 1.250000e-01
  %_117 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %_118) #61
  %_116 = fmul double %_117, 8.000000e+00
  %23 = fsub double %_113, %_116
  %24 = tail call i32 @llvm.fptosi.sat.i32.f64(double %23)
  %_121 = sitofp i32 %24 to double
  %25 = fsub double %23, %_121
  br i1 %_123, label %bb47, label %bb51

bb41:                                             ; preds = %bb39
  %26 = extractvalue { i64, i64 } %21, 1
  %_96 = fmul double %z.sroa.0.0, 0x3E70000000000000
  %_95 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_96)
  %27 = sitofp i32 %_95 to double
  %_100 = fmul double %27, 0x4170000000000000
  %_98 = fsub double %z.sroa.0.0, %_100
  %_105 = sext i32 %i.sroa.0.0 to i64
  %_0.i.i.i137 = getelementptr inbounds i32, ptr %iq, i64 %_105
  %28 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_98)
  store i32 %28, ptr %_0.i.i.i137, align 4
  %gep = getelementptr double, ptr %invariant.gep19, i64 %26
  %_107 = load double, ptr %gep, align 8, !noundef !48
  %29 = fadd double %_107, %27
  %30 = add i32 %i.sroa.0.0, 1
  br label %bb39

bb51:                                             ; preds = %bb42
  br i1 %18, label %bb52, label %bb54

bb47:                                             ; preds = %bb42
  %gep23 = getelementptr i32, ptr %invariant.gep22, i64 %jz.sroa.0.0
  %_125 = load i32, ptr %gep23, align 4, !noundef !48
  %31 = ashr i32 %_125, %19
  %32 = add i32 %31, %24
  %_134 = shl i32 %31, %19
  %33 = sub i32 %_125, %_134
  store i32 %33, ptr %gep23, align 4
  %34 = ashr i32 %33, %20
  br label %bb59

bb52:                                             ; preds = %bb51
  %gep21 = getelementptr i32, ptr %invariant.gep20, i64 %jz.sroa.0.0
  %_152 = load i32, ptr %gep21, align 4, !noundef !48
  %35 = ashr i32 %_152, 23
  br label %bb59

bb54:                                             ; preds = %bb51
  %_158 = fcmp ult double %25, 5.000000e-01
  br i1 %_158, label %bb89, label %bb60

bb59:                                             ; preds = %bb52, %bb47
  %ih.sroa.0.0 = phi i32 [ %34, %bb47 ], [ %35, %bb52 ]
  %n.sroa.0.0 = phi i32 [ %32, %bb47 ], [ %24, %bb52 ]
  %_160 = icmp sgt i32 %ih.sroa.0.0, 0
  br i1 %_160, label %bb60, label %bb89

bb60:                                             ; preds = %bb59, %bb54
  %n.sroa.0.0198 = phi i32 [ %n.sroa.0.0, %bb59 ], [ %24, %bb54 ]
  %ih.sroa.0.0197 = phi i32 [ %ih.sroa.0.0, %bb59 ], [ 2, %bb54 ]
  br label %bb62

bb89:                                             ; preds = %bb82, %bb81, %bb80, %bb59, %bb54
  %ih.sroa.0.0196 = phi i32 [ %ih.sroa.0.0, %bb59 ], [ 2, %bb81 ], [ 2, %bb82 ], [ 2, %bb80 ], [ 0, %bb54 ]
  %z.sroa.0.1 = phi double [ %25, %bb59 ], [ %41, %bb81 ], [ %42, %bb82 ], [ %25, %bb80 ], [ %25, %bb54 ]
  %n.sroa.0.1 = phi i32 [ %n.sroa.0.0, %bb59 ], [ %37, %bb81 ], [ %37, %bb82 ], [ %37, %bb80 ], [ %24, %bb54 ]
  %_199 = fcmp oeq double %z.sroa.0.1, 0.000000e+00
  br i1 %_199, label %bb90, label %bb125

bb62:                                             ; preds = %bb62.backedge, %bb60
  %iter4.sroa.0.0 = phi i64 [ 0, %bb60 ], [ %_0.i.i.i.i, %bb62.backedge ]
  %36 = phi i1 [ true, %bb60 ], [ %.be, %bb62.backedge ]
  %exitcond223.not = icmp eq i64 %iter4.sroa.0.0, %jz.sroa.0.0
  br i1 %exitcond223.not, label %bb65, label %bb64

bb65:                                             ; preds = %bb62
  %37 = add i32 %n.sroa.0.0198, 1
  br i1 %_123, label %bb74, label %bb80

bb64:                                             ; preds = %bb62
  %_0.i.i.i.i = add nuw nsw i64 %iter4.sroa.0.0, 1
  %_0.i.i.i149 = getelementptr inbounds i32, ptr %iq, i64 %iter4.sroa.0.0
  %j37 = load i32, ptr %_0.i.i.i149, align 4, !noundef !48
  br i1 %36, label %bb67, label %bb73.sink.split

bb74:                                             ; preds = %bb65
  switch i32 %10, label %bb80 [
    i32 1, label %bb80.sink.split
    i32 2, label %bb78
  ]

bb80.sink.split:                                  ; preds = %bb78, %bb74
  %.sink231 = phi i32 [ 4194303, %bb78 ], [ 8388607, %bb74 ]
  %gep214 = getelementptr i32, ptr %invariant.gep, i64 %jz.sroa.0.0
  %38 = load i32, ptr %gep214, align 4, !noundef !48
  %39 = and i32 %38, %.sink231
  store i32 %39, ptr %gep214, align 4
  br label %bb80

bb80:                                             ; preds = %bb80.sink.split, %bb74, %bb65
  %40 = icmp eq i32 %ih.sroa.0.0197, 2
  br i1 %40, label %bb81, label %bb89

bb78:                                             ; preds = %bb74
  br label %bb80.sink.split

bb81:                                             ; preds = %bb80
  %41 = fsub double 1.000000e+00, %25
  br i1 %36, label %bb89, label %bb82

bb82:                                             ; preds = %bb81
  %_197 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef 1.000000e+00, i32 noundef %10) #61
  %42 = fsub double %41, %_197
  br label %bb89

bb90:                                             ; preds = %bb89
  %_205 = add nsw i64 %jz.sroa.0.0, -1
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter6)
  store i64 %jk, ptr %iter6, align 8
  store i64 %_205, ptr %_202.sroa.4.0.iter6.sroa_idx, align 8
  store i8 0, ptr %_202.sroa.5.0.iter6.sroa_idx, align 8
  br label %bb94

bb94:                                             ; preds = %bb96, %bb90
  %j5.sroa.0.0 = phi i32 [ 0, %bb90 ], [ %47, %bb96 ]
  %43 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter6) #61
  %44 = extractvalue { i64, i64 } %43, 0
  %switch126 = icmp eq i64 %44, 0
  br i1 %switch126, label %bb97, label %bb96

bb97:                                             ; preds = %bb94
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter6)
  %45 = icmp eq i32 %j5.sroa.0.0, 0
  br i1 %45, label %bb101, label %bb126

bb96:                                             ; preds = %bb94
  %46 = extractvalue { i64, i64 } %43, 1
  %_6.i.i152 = icmp ult i64 %46, 20
  tail call void @llvm.assume(i1 %_6.i.i152)
  %_0.i.i.i153 = getelementptr inbounds i32, ptr %iq, i64 %46
  %_212 = load i32, ptr %_0.i.i.i153, align 4, !noundef !48
  %47 = or i32 %_212, %j5.sroa.0.0
  br label %bb94

bb101:                                            ; preds = %bb101, %bb97
  %k.sroa.0.0 = phi i64 [ %49, %bb101 ], [ 1, %bb97 ]
  %_222 = sub i64 %jk, %k.sroa.0.0
  %_0.i.i.i154 = getelementptr inbounds i32, ptr %iq, i64 %_222
  %_218 = load i32, ptr %_0.i.i.i154, align 4, !noundef !48
  %48 = icmp eq i32 %_218, 0
  %49 = add i64 %k.sroa.0.0, 1
  br i1 %48, label %bb101, label %bb104

bb104:                                            ; preds = %bb101
  %_226 = add nuw nsw i64 %jz.sroa.0.0, 1
  %_228 = add i64 %k.sroa.0.0, %jz.sroa.0.0
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter7)
  store i64 %_226, ptr %iter7, align 8
  store i64 %_228, ptr %_224.sroa.4.0.iter7.sroa_idx, align 8
  store i8 0, ptr %_224.sroa.5.0.iter7.sroa_idx, align 8
  br label %bb107

bb107:                                            ; preds = %bb118, %bb104
  %50 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter7) #61
  %51 = extractvalue { i64, i64 } %50, 0
  %52 = extractvalue { i64, i64 } %50, 1
  %switch127 = icmp eq i64 %51, 0
  br i1 %switch127, label %bb110, label %bb109

bb110:                                            ; preds = %bb107
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter7)
  br label %bb34

bb109:                                            ; preds = %bb107
  %_239 = add i64 %52, %jv24
  %_6.i.i155 = icmp ult i64 %_239, 690
  tail call void @llvm.assume(i1 %_6.i.i155)
  %_0.i.i.i156 = getelementptr inbounds i32, ptr @alloc_74ec7901bfaf4f19ffd6e65c071b47d0, i64 %_239
  %_236 = load i32, ptr %_0.i.i.i156, align 4, !noundef !48
  %_243 = add i64 %52, %jx
  %_0.i.i.i157 = getelementptr inbounds double, ptr %f, i64 %_243
  %53 = sitofp i32 %_236 to double
  store double %53, ptr %_0.i.i.i157, align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter8)
  store i64 0, ptr %iter8, align 8
  store i64 %jx, ptr %_244.sroa.4.0.iter8.sroa_idx, align 8
  store i8 0, ptr %_244.sroa.5.0.iter8.sroa_idx, align 8
  br label %bb115

bb115:                                            ; preds = %bb117, %bb109
  %fw.sroa.0.0 = phi double [ 0.000000e+00, %bb109 ], [ %57, %bb117 ]
  %54 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter8) #61
  %55 = extractvalue { i64, i64 } %54, 0
  %switch128 = icmp eq i64 %55, 0
  br i1 %switch128, label %bb118, label %bb117

bb118:                                            ; preds = %bb115
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter8)
  %_0.i.i.i158 = getelementptr inbounds double, ptr %q, i64 %52
  store double %fw.sroa.0.0, ptr %_0.i.i.i158, align 8
  br label %bb107

bb117:                                            ; preds = %bb115
  %56 = extractvalue { i64, i64 } %54, 1
  %_6.i.i159 = icmp ult i64 %56, %x.1
  tail call void @llvm.assume(i1 %_6.i.i159)
  %_0.i.i.i160 = getelementptr inbounds double, ptr %x.0, i64 %56
  %_252 = load double, ptr %_0.i.i.i160, align 8, !noundef !48
  %_258 = sub i64 %_243, %56
  %_6.i.i161 = icmp ult i64 %_258, 20
  tail call void @llvm.assume(i1 %_6.i.i161)
  %_0.i.i.i162 = getelementptr inbounds double, ptr %f, i64 %_258
  %_254 = load double, ptr %_0.i.i.i162, align 8, !noundef !48
  %_251 = fmul double %_252, %_254
  %57 = fadd double %fw.sroa.0.0, %_251
  br label %bb115

bb125:                                            ; preds = %bb89
  %_273 = sub nsw i32 0, %10
  %_271 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %z.sroa.0.1, i32 noundef %_273) #61
  %_275 = fcmp ult double %_271, 0x4170000000000000
  br i1 %_275, label %bb137.sink.split, label %bb131

bb131:                                            ; preds = %bb125
  %_278 = fmul double %_271, 0x3E70000000000000
  %_277 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_278)
  %58 = sitofp i32 %_277 to double
  %_282 = fmul double %58, 0x4170000000000000
  %_280 = fsub double %_271, %_282
  %_0.i.i.i164 = getelementptr inbounds i32, ptr %iq, i64 %jz.sroa.0.0
  %59 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_280)
  store i32 %59, ptr %_0.i.i.i164, align 4
  %60 = add nuw nsw i64 %jz.sroa.0.0, 1
  %61 = add i32 %.neg, %e0
  br label %bb137.sink.split

bb137.sink.split:                                 ; preds = %bb131, %bb125
  %jz.sroa.0.0.lcssa.sink = phi i64 [ %60, %bb131 ], [ %jz.sroa.0.0, %bb125 ]
  %_271.sink = phi double [ %58, %bb131 ], [ %_271, %bb125 ]
  %q0.sroa.0.0.ph = phi i32 [ %61, %bb131 ], [ %10, %bb125 ]
  %_0.i.i.i163 = getelementptr inbounds i32, ptr %iq, i64 %jz.sroa.0.0.lcssa.sink
  %62 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_271.sink)
  store i32 %62, ptr %_0.i.i.i163, align 4
  br label %bb137

bb137:                                            ; preds = %bb126, %bb137.sink.split
  %jz.sroa.0.1 = phi i64 [ %jz.sroa.0.0.lcssa.sink, %bb137.sink.split ], [ %jz.sroa.0.2, %bb126 ]
  %q0.sroa.0.0 = phi i32 [ %q0.sroa.0.0.ph, %bb137.sink.split ], [ %q0.sroa.0.1, %bb126 ]
  %_298 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef 1.000000e+00, i32 noundef %q0.sroa.0.0) #61
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter9)
  store i64 0, ptr %iter9, align 8
  %_300.sroa.4.0.iter9.sroa_idx = getelementptr inbounds i8, ptr %iter9, i64 8
  store i64 %jz.sroa.0.1, ptr %_300.sroa.4.0.iter9.sroa_idx, align 8
  %_300.sroa.5.0.iter9.sroa_idx = getelementptr inbounds i8, ptr %iter9, i64 16
  store i8 0, ptr %_300.sroa.5.0.iter9.sroa_idx, align 8
  br label %bb142

bb126:                                            ; preds = %bb126, %bb97
  %jz.sroa.0.2.in = phi i64 [ %jz.sroa.0.2, %bb126 ], [ %jz.sroa.0.0, %bb97 ]
  %q0.sroa.0.1.in = phi i32 [ %q0.sroa.0.1, %bb126 ], [ %10, %bb97 ]
  %q0.sroa.0.1 = add i32 %q0.sroa.0.1.in, -24
  %jz.sroa.0.2 = add nsw i64 %jz.sroa.0.2.in, -1
  %_0.i.i.i167 = getelementptr inbounds i32, ptr %iq, i64 %jz.sroa.0.2
  %_266 = load i32, ptr %_0.i.i.i167, align 4, !noundef !48
  %63 = icmp eq i32 %_266, 0
  br i1 %63, label %bb126, label %bb137

bb142:                                            ; preds = %bb144, %bb137
  %fw.sroa.0.1 = phi double [ %_298, %bb137 ], [ %68, %bb144 ]
  %64 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter9) #61
  %65 = extractvalue { i64, i64 } %64, 0
  %switch129 = icmp eq i64 %65, 0
  br i1 %switch129, label %bb145, label %bb144

bb145:                                            ; preds = %bb142
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter9)
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter10)
  store i64 0, ptr %iter10, align 8
  %_318.sroa.4.0.iter10.sroa_idx = getelementptr inbounds i8, ptr %iter10, i64 8
  store i64 %jz.sroa.0.1, ptr %_318.sroa.4.0.iter10.sroa_idx, align 8
  %_318.sroa.5.0.iter10.sroa_idx = getelementptr inbounds i8, ptr %iter10, i64 16
  store i8 0, ptr %_318.sroa.5.0.iter10.sroa_idx, align 8
  br label %bb151

bb144:                                            ; preds = %bb142
  %66 = extractvalue { i64, i64 } %64, 1
  %_6.i.i168 = icmp ult i64 %66, 20
  tail call void @llvm.assume(i1 %_6.i.i168)
  %_0.i.i.i169 = getelementptr inbounds i32, ptr %iq, i64 %66
  %_311 = load i32, ptr %_0.i.i.i169, align 4, !noundef !48
  %_310 = sitofp i32 %_311 to double
  %_0.i.i.i170 = getelementptr inbounds double, ptr %q, i64 %66
  %67 = fmul double %fw.sroa.0.1, %_310
  store double %67, ptr %_0.i.i.i170, align 8
  %68 = fmul double %fw.sroa.0.1, 0x3E70000000000000
  br label %bb142

bb151:                                            ; preds = %bb162, %bb145
  %69 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter10) #61
  %70 = extractvalue { i64, i64 } %69, 0
  %71 = extractvalue { i64, i64 } %69, 1
  %switch130 = icmp eq i64 %70, 0
  br i1 %switch130, label %bb154, label %bb155.preheader

bb155.preheader:                                  ; preds = %bb151
  %_332 = sub i64 %jz.sroa.0.1, %71
  %_332.fr = freeze i64 %_332
  %invariant.umin = tail call i64 @llvm.umin.i64(i64 %jk, i64 %_332.fr)
  br label %bb155

bb154:                                            ; preds = %bb151
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter10)
  %switch131 = icmp eq i64 %prec, 0
  br i1 %switch131, label %bb164, label %bb177

bb248:                                            ; preds = %bb196, %bb171
  %_0 = and i32 %n.sroa.0.1, 7
  call void @llvm.lifetime.end.p0(i64 80, ptr nonnull %iq)
  call void @llvm.lifetime.end.p0(i64 160, ptr nonnull %q)
  call void @llvm.lifetime.end.p0(i64 160, ptr nonnull %fq)
  call void @llvm.lifetime.end.p0(i64 160, ptr nonnull %f)
  ret i32 %_0

bb164:                                            ; preds = %bb154
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter12)
  store i64 0, ptr %iter12, align 8
  %_351.sroa.4.0.iter12.sroa_idx = getelementptr inbounds i8, ptr %iter12, i64 8
  store i64 %jz.sroa.0.1, ptr %_351.sroa.4.0.iter12.sroa_idx, align 8
  %_351.sroa.5.0.iter12.sroa_idx = getelementptr inbounds i8, ptr %iter12, i64 16
  store i8 0, ptr %_351.sroa.5.0.iter12.sroa_idx, align 8
  br label %bb168

bb177:                                            ; preds = %bb154
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter13)
  store i64 0, ptr %iter13, align 8
  %_368.sroa.4.0.iter13.sroa_idx = getelementptr inbounds i8, ptr %iter13, i64 8
  store i64 %jz.sroa.0.1, ptr %_368.sroa.4.0.iter13.sroa_idx, align 8
  %_368.sroa.5.0.iter13.sroa_idx = getelementptr inbounds i8, ptr %iter13, i64 16
  store i8 0, ptr %_368.sroa.5.0.iter13.sroa_idx, align 8
  br label %bb181

bb168:                                            ; preds = %bb170, %bb164
  %fw.sroa.0.2 = phi double [ 0.000000e+00, %bb164 ], [ %77, %bb170 ]
  %72 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter12) #61
  %73 = extractvalue { i64, i64 } %72, 0
  %switch132 = icmp eq i64 %73, 0
  br i1 %switch132, label %bb171, label %bb170

bb171:                                            ; preds = %bb168
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter12)
  %74 = icmp eq i32 %ih.sroa.0.0196, 0
  %75 = fneg double %fw.sroa.0.2
  %_364.sroa.0.0 = select i1 %74, double %fw.sroa.0.2, double %75
  store double %_364.sroa.0.0, ptr %y.0, align 8
  br label %bb248

bb170:                                            ; preds = %bb168
  %76 = extractvalue { i64, i64 } %72, 1
  %_6.i.i171 = icmp ult i64 %76, 20
  tail call void @llvm.assume(i1 %_6.i.i171)
  %_0.i.i.i172 = getelementptr inbounds double, ptr %fq, i64 %76
  %_360 = load double, ptr %_0.i.i.i172, align 8, !noundef !48
  %77 = fadd double %fw.sroa.0.2, %_360
  br label %bb168

bb181:                                            ; preds = %bb183, %bb177
  %fw.sroa.0.3 = phi double [ 0.000000e+00, %bb177 ], [ %84, %bb183 ]
  %78 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter13) #61
  %79 = extractvalue { i64, i64 } %78, 0
  %switch133 = icmp eq i64 %79, 0
  br i1 %switch133, label %bb184, label %bb183

bb184:                                            ; preds = %bb181
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter13)
  %80 = icmp eq i32 %ih.sroa.0.0196, 0
  %81 = fneg double %fw.sroa.0.3
  %_382.sroa.0.0 = select i1 %80, double %fw.sroa.0.3, double %81
  store double %_382.sroa.0.0, ptr %y.0, align 8
  %_386 = load double, ptr %fq, align 8, !noundef !48
  %82 = fsub double %_386, %fw.sroa.0.3
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter14)
  store i64 1, ptr %iter14, align 8
  %_391.sroa.4.0.iter14.sroa_idx = getelementptr inbounds i8, ptr %iter14, i64 8
  store i64 %jz.sroa.0.1, ptr %_391.sroa.4.0.iter14.sroa_idx, align 8
  %_391.sroa.5.0.iter14.sroa_idx = getelementptr inbounds i8, ptr %iter14, i64 16
  store i8 0, ptr %_391.sroa.5.0.iter14.sroa_idx, align 8
  br label %bb193

bb183:                                            ; preds = %bb181
  %83 = extractvalue { i64, i64 } %78, 1
  %_6.i.i173 = icmp ult i64 %83, 20
  tail call void @llvm.assume(i1 %_6.i.i173)
  %_0.i.i.i174 = getelementptr inbounds double, ptr %fq, i64 %83
  %_377 = load double, ptr %_0.i.i.i174, align 8, !noundef !48
  %84 = fadd double %fw.sroa.0.3, %_377
  br label %bb181

bb193:                                            ; preds = %bb195, %bb184
  %fw.sroa.0.4 = phi double [ %82, %bb184 ], [ %89, %bb195 ]
  %85 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter14) #61
  %86 = extractvalue { i64, i64 } %85, 0
  %switch134 = icmp eq i64 %86, 0
  br i1 %switch134, label %bb196, label %bb195

bb196:                                            ; preds = %bb193
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter14)
  %87 = fneg double %fw.sroa.0.4
  %_403.sroa.0.0 = select i1 %80, double %fw.sroa.0.4, double %87
  %_0.i.i.i175 = getelementptr inbounds double, ptr %y.0, i64 1
  store double %_403.sroa.0.0, ptr %_0.i.i.i175, align 8
  br label %bb248

bb195:                                            ; preds = %bb193
  %88 = extractvalue { i64, i64 } %85, 1
  %_6.i.i176 = icmp ult i64 %88, 20
  tail call void @llvm.assume(i1 %_6.i.i176)
  %_0.i.i.i177 = getelementptr inbounds double, ptr %fq, i64 %88
  %_399 = load double, ptr %_0.i.i.i177, align 8, !noundef !48
  %89 = fadd double %fw.sroa.0.4, %_399
  br label %bb193

bb155:                                            ; preds = %bb157, %bb155.preheader
  %k11.sroa.0.0 = phi i64 [ %91, %bb157 ], [ 0, %bb155.preheader ]
  %fw.sroa.0.6 = phi double [ %90, %bb157 ], [ 0.000000e+00, %bb155.preheader ]
  %or.cond = icmp ugt i64 %k11.sroa.0.0, %invariant.umin
  br i1 %or.cond, label %bb162, label %bb157

bb162:                                            ; preds = %bb155
  %_0.i.i.i178 = getelementptr inbounds double, ptr %fq, i64 %_332.fr
  store double %fw.sroa.0.6, ptr %_0.i.i.i178, align 8
  br label %bb151

bb157:                                            ; preds = %bb155
  %_6.i.i179 = icmp ult i64 %k11.sroa.0.0, 8
  tail call void @llvm.assume(i1 %_6.i.i179)
  %_0.i.i.i180 = getelementptr inbounds double, ptr @alloc_055b2e4d477c2c4512ccecd2de60f887, i64 %k11.sroa.0.0
  %_335 = load double, ptr %_0.i.i.i180, align 8, !noundef !48
  %_343 = add nuw nsw i64 %k11.sroa.0.0, %71
  %_6.i.i181 = icmp ult i64 %_343, 20
  tail call void @llvm.assume(i1 %_6.i.i181)
  %_0.i.i.i182 = getelementptr inbounds double, ptr %q, i64 %_343
  %_339 = load double, ptr %_0.i.i.i182, align 8, !noundef !48
  %_334 = fmul double %_335, %_339
  %90 = fadd double %fw.sroa.0.6, %_334
  %91 = add nuw nsw i64 %k11.sroa.0.0, 1
  br label %bb155

bb67:                                             ; preds = %bb64
  %92 = icmp eq i32 %j37, 0
  br i1 %92, label %bb62.backedge, label %bb73.sink.split

bb73.sink.split:                                  ; preds = %bb67, %bb64
  %.sink233 = phi i32 [ 16777215, %bb64 ], [ 16777216, %bb67 ]
  %93 = sub i32 %.sink233, %j37
  store i32 %93, ptr %_0.i.i.i149, align 4
  br label %bb62.backedge

bb62.backedge:                                    ; preds = %bb73.sink.split, %bb67
  %.be = phi i1 [ false, %bb73.sink.split ], [ true, %bb67 ]
  br label %bb62

bb27:                                             ; preds = %bb29, %bb23
  %fw.sroa.0.7 = phi double [ 0.000000e+00, %bb23 ], [ %97, %bb29 ]
  %94 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter2) #61
  %95 = extractvalue { i64, i64 } %94, 0
  %switch135 = icmp eq i64 %95, 0
  br i1 %switch135, label %bb30, label %bb29

bb30:                                             ; preds = %bb27
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter2)
  %_0.i.i.i185 = getelementptr inbounds double, ptr %q, i64 %17
  store double %fw.sroa.0.7, ptr %_0.i.i.i185, align 8
  br label %bb21

bb29:                                             ; preds = %bb27
  %96 = extractvalue { i64, i64 } %94, 1
  %_6.i.i186 = icmp ult i64 %96, %x.1
  tail call void @llvm.assume(i1 %_6.i.i186)
  %_0.i.i.i187 = getelementptr inbounds double, ptr %x.0, i64 %96
  %_67 = load double, ptr %_0.i.i.i187, align 8, !noundef !48
  %_73 = sub i64 %_74, %96
  %_6.i.i188 = icmp ult i64 %_73, 20
  tail call void @llvm.assume(i1 %_6.i.i188)
  %_0.i.i.i189 = getelementptr inbounds double, ptr %f, i64 %_73
  %_69 = load double, ptr %_0.i.i.i189, align 8, !noundef !48
  %_66 = fmul double %_67, %_69
  %97 = fadd double %fw.sroa.0.7, %_66
  br label %bb27

bb15:                                             ; preds = %bb12
  %_47 = zext nneg i32 %j.sroa.0.0 to i64
  %_6.i.i190 = icmp ult i32 %j.sroa.0.0, 690
  tail call void @llvm.assume(i1 %_6.i.i190)
  %_0.i.i.i191 = getelementptr inbounds i32, ptr @alloc_74ec7901bfaf4f19ffd6e65c071b47d0, i64 %_47
  %_44 = load i32, ptr %_0.i.i.i191, align 4, !noundef !48
  %98 = sitofp i32 %_44 to double
  br label %bb17

bb17:                                             ; preds = %bb15, %bb12
  %_41.sroa.0.0 = phi double [ %98, %bb15 ], [ 0.000000e+00, %bb12 ]
  %_0.i.i.i192 = getelementptr inbounds double, ptr %f, i64 %14
  store double %_41.sroa.0.0, ptr %_0.i.i.i192, align 8
  %99 = add nsw i32 %j.sroa.0.0, 1
  br label %bb9
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define internal fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias nocapture noundef align 8 dereferenceable(24) %self) unnamed_addr #38 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 16
  %1 = load i8, ptr %0, align 8, !range !49, !alias.scope !4172, !noundef !48
  %_2.not.i.i = icmp eq i8 %1, 0
  br i1 %_2.not.i.i, label %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i", label %"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E.exit"

"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i": ; preds = %start
  %_5.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i.i = load i64, ptr %self, align 8, !alias.scope !4177, !noundef !48
  %_4.i.i.i = load i64, ptr %_5.i.i, align 8, !alias.scope !4177, !noalias !48, !noundef !48
  %_0.i.not.i.i = icmp ugt i64 %_3.i.i.i, %_4.i.i.i
  br i1 %_0.i.not.i.i, label %"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E.exit", label %bb3.i

bb3.i:                                            ; preds = %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i"
  %_0.i.i = icmp ult i64 %_3.i.i.i, %_4.i.i.i
  br i1 %_0.i.i, label %bb5.i, label %bb8.i

bb8.i:                                            ; preds = %bb3.i
  store i8 1, ptr %0, align 8, !alias.scope !4177
  br label %"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E.exit"

bb5.i:                                            ; preds = %bb3.i
  %_0.i.i.i = add nuw i64 %_3.i.i.i, 1
  store i64 %_0.i.i.i, ptr %self, align 8, !alias.scope !4178
  br label %"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E.exit"

"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E.exit": ; preds = %bb5.i, %bb8.i, %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i", %start
  %_0.sroa.3.0.i = phi i64 [ undef, %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i" ], [ %_3.i.i.i, %bb5.i ], [ %_3.i.i.i, %bb8.i ], [ undef, %start ]
  %_0.sroa.0.0.i = phi i64 [ 0, %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i" ], [ 1, %bb5.i ], [ 1, %bb8.i ], [ 0, %start ]
  %2 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0.i, 0
  %3 = insertvalue { i64, i64 } %2, i64 %_0.sroa.3.0.i, 1
  ret { i64, i64 } %3
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite)
define internal fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias nocapture noundef align 8 dereferenceable(24) %self) unnamed_addr #38 {
start:
  %0 = getelementptr inbounds i8, ptr %self, i64 16
  %1 = load i8, ptr %0, align 8, !range !49, !alias.scope !4181, !noundef !48
  %_2.not.i.i.i = icmp eq i8 %1, 0
  br i1 %_2.not.i.i.i, label %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i.i", label %"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE.exit"

"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i.i": ; preds = %start
  %_5.i.i.i = getelementptr inbounds i8, ptr %self, i64 8
  %_3.i.i.i.i = load i64, ptr %self, align 8, !alias.scope !4188, !noalias !48, !noundef !48
  %_4.i.i.i.i = load i64, ptr %_5.i.i.i, align 8, !alias.scope !4188, !noundef !48
  %_0.i.not.i.i.i = icmp ugt i64 %_3.i.i.i.i, %_4.i.i.i.i
  br i1 %_0.i.not.i.i.i, label %"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE.exit", label %bb3.i.i

bb3.i.i:                                          ; preds = %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i.i"
  %_0.i.i.i = icmp ult i64 %_3.i.i.i.i, %_4.i.i.i.i
  br i1 %_0.i.i.i, label %bb5.i.i, label %bb8.i.i

bb8.i.i:                                          ; preds = %bb3.i.i
  store i8 1, ptr %0, align 8, !alias.scope !4188
  br label %"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE.exit"

bb5.i.i:                                          ; preds = %bb3.i.i
  %_0.i.i.i.i = add i64 %_4.i.i.i.i, -1
  store i64 %_0.i.i.i.i, ptr %_5.i.i.i, align 8, !alias.scope !4189
  br label %"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE.exit"

"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE.exit": ; preds = %bb5.i.i, %bb8.i.i, %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i.i", %start
  %_0.sroa.3.0.i.i = phi i64 [ undef, %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i.i" ], [ %_4.i.i.i.i, %bb5.i.i ], [ %_4.i.i.i.i, %bb8.i.i ], [ undef, %start ]
  %_0.sroa.0.0.i.i = phi i64 [ 0, %"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E.exit.i.i" ], [ 1, %bb5.i.i ], [ 1, %bb8.i.i ], [ 0, %start ]
  %2 = insertvalue { i64, i64 } poison, i64 %_0.sroa.0.0.i.i, 0
  %3 = insertvalue { i64, i64 } %2, i64 %_0.sroa.3.0.i.i, 1
  ret { i64, i64 } %3
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %x, i32 noundef %0) unnamed_addr #49 {
start:
  %_7 = icmp sgt i32 %0, 1023
  br i1 %_7, label %bb4, label %bb11

bb11:                                             ; preds = %start
  %_13 = icmp slt i32 %0, -1022
  br i1 %_13, label %bb12, label %bb21

bb4:                                              ; preds = %start
  %1 = fmul double %x, 0x7FE0000000000000
  %2 = add nsw i32 %0, -1023
  %_9 = icmp ugt i32 %0, 2046
  br i1 %_9, label %bb5, label %bb21

bb12:                                             ; preds = %bb11
  %3 = fmul double %x, 0x360000000000000
  %4 = add nuw nsw i32 %0, 969
  %_16 = icmp ult i32 %0, -1991
  br i1 %_16, label %bb13, label %bb21

bb13:                                             ; preds = %bb12
  %5 = fmul double %3, 0x360000000000000
  %6 = tail call i32 @llvm.smax.i32(i32 %0, i32 -2960)
  %spec.store.select = add nuw nsw i32 %6, 1938
  br label %bb21

bb21:                                             ; preds = %bb5, %bb13, %bb12, %bb4, %bb11
  %y.sroa.0.0 = phi double [ %7, %bb5 ], [ %1, %bb4 ], [ %5, %bb13 ], [ %3, %bb12 ], [ %x, %bb11 ]
  %n.sroa.0.0 = phi i32 [ %spec.store.select1, %bb5 ], [ %2, %bb4 ], [ %spec.store.select, %bb13 ], [ %4, %bb12 ], [ %0, %bb11 ]
  %_24 = add nsw i32 %n.sroa.0.0, 1023
  %_23 = zext nneg i32 %_24 to i64
  %_22 = shl nuw nsw i64 %_23, 52
  %_0.i.i = bitcast i64 %_22 to double
  %_0 = fmul double %y.sroa.0.0, %_0.i.i
  ret double %_0

bb5:                                              ; preds = %bb4
  %7 = fmul double %1, 0x7FE0000000000000
  %8 = tail call i32 @llvm.smin.i32(i32 %0, i32 3069)
  %spec.store.select1 = add nsw i32 %8, -2046
  br label %bb21
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %x) unnamed_addr #54 {
start:
  %y.sroa.0 = alloca double, align 8
  %_0.i.i = bitcast double %x to i64
  %_5 = lshr i64 %_0.i.i, 52
  %0 = trunc i64 %_5 to i32
  %e = and i32 %0, 2047
  %_6 = icmp ugt i32 %e, 1074
  %_7 = fcmp oeq double %x, 0.000000e+00
  %or.cond = or i1 %_7, %_6
  br i1 %or.cond, label %bb14, label %bb4

bb4:                                              ; preds = %start
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %y.sroa.0)
  %1 = icmp sgt i64 %_0.i.i, -1
  %2 = icmp ult i32 %e, 1023
  br i1 %1, label %bb6, label %bb5

bb6:                                              ; preds = %bb4
  %_13 = fadd double %x, 0x4330000000000000
  %_12 = fadd double %_13, 0xC330000000000000
  %3 = fsub double %_12, %x
  store double %3, ptr %y.sroa.0, align 8
  br i1 %2, label %bb7, label %bb10

bb5:                                              ; preds = %bb4
  %_11 = fadd double %x, 0xC330000000000000
  %_10 = fadd double %_11, 0x4330000000000000
  %4 = fsub double %_10, %x
  store double %4, ptr %y.sroa.0, align 8
  br i1 %2, label %bb15, label %bb10

bb10:                                             ; preds = %bb5, %bb6
  %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0._18 = phi double [ %4, %bb5 ], [ %3, %bb6 ]
  %_17 = fcmp ogt double %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0._18, 0.000000e+00
  %_19 = fadd double %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0._18, %x
  %5 = fadd double %_19, -1.000000e+00
  %_0.sroa.0.1 = select i1 %_17, double %5, double %_19
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %y.sroa.0)
  br label %bb14

bb7:                                              ; preds = %bb6
  %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0.y.sroa.0.0. = load volatile double, ptr %y.sroa.0, align 8
  br label %bb9

bb9:                                              ; preds = %bb15, %bb7
  %_0.sroa.0.0 = phi double [ 0.000000e+00, %bb7 ], [ -1.000000e+00, %bb15 ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %y.sroa.0)
  br label %bb14

bb15:                                             ; preds = %bb5
  %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0.y.sroa.0.0.3 = load volatile double, ptr %y.sroa.0, align 8
  br label %bb9

bb14:                                             ; preds = %bb9, %bb10, %start
  %_0.sroa.0.2 = phi double [ %_0.sroa.0.0, %bb9 ], [ %_0.sroa.0.1, %bb10 ], [ %x, %start ]
  ret double %_0.sroa.0.2
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smax.i32(i32, i32) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @tan(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3tan17h1bb516eaae93d983E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3cos17ha3ba6957ae541a75E(double noundef %x) unnamed_addr #53 {
start:
  %_13.i = alloca [24 x i8], align 8
  %_0.i.i.i = bitcast double %x to i64
  %_4.i = lshr i64 %_0.i.i.i, 32
  %_3.i = trunc i64 %_4.i to i32
  %ix.i = and i32 %_3.i, 2147483647
  %_6.i = icmp ult i32 %ix.i, 1072243196
  br i1 %_6.i, label %bb2.i, label %bb7.i

bb7.i:                                            ; preds = %start
  %_9.i = icmp ugt i32 %ix.i, 2146435071
  br i1 %_9.i, label %bb8.i, label %bb9.i

bb2.i:                                            ; preds = %start
  %_7.i = icmp ult i32 %ix.i, 1044816030
  %_8.i = tail call i32 @llvm.fptosi.sat.i32.f64(double %x)
  %0 = icmp eq i32 %_8.i, 0
  %or.cond.i = and i1 %0, %_7.i
  br i1 %or.cond.i, label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit, label %bb6.i

bb9.i:                                            ; preds = %bb7.i
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_13.i)
  call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio217h316eaa778d0d71c0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_13.i, double noundef %x) #61
  %1 = getelementptr inbounds i8, ptr %_13.i, i64 8
  %n.i = load i32, ptr %1, align 8, !noundef !48
  %y0.i = load double, ptr %_13.i, align 8, !noundef !48
  %2 = getelementptr inbounds i8, ptr %_13.i, i64 16
  %y1.i = load double, ptr %2, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_13.i)
  %_14.i = and i32 %n.i, 3
  switch i32 %_14.i, label %bb11.i [
    i32 0, label %bb12.i
    i32 1, label %bb13.i
    i32 2, label %bb15.i
  ]

bb8.i:                                            ; preds = %bb7.i
  %3 = fsub double %x, %x
  br label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit

bb11.i:                                           ; preds = %bb9.i
  %4 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %y0.i, double noundef %y1.i, i32 noundef 1) #61
  br label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit

bb12.i:                                           ; preds = %bb9.i
  %5 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %y0.i, double noundef %y1.i) #61
  br label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit

bb13.i:                                           ; preds = %bb9.i
  %_15.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %y0.i, double noundef %y1.i, i32 noundef 1) #61
  %6 = fneg double %_15.i
  br label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit

bb15.i:                                           ; preds = %bb9.i
  %_16.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %y0.i, double noundef %y1.i) #61
  %7 = fneg double %_16.i
  br label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit

bb6.i:                                            ; preds = %bb2.i
  %8 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %x, double noundef 0.000000e+00) #61
  br label %_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit

_ZN17compiler_builtins4math4libm3cos3cos17h3d80a03ae27aad25E.exit: ; preds = %bb6.i, %bb15.i, %bb13.i, %bb12.i, %bb11.i, %bb8.i, %bb2.i
  %_0.sroa.0.0.i = phi double [ %8, %bb6.i ], [ %3, %bb8.i ], [ %4, %bb11.i ], [ %7, %bb15.i ], [ %6, %bb13.i ], [ %5, %bb12.i ], [ 1.000000e+00, %bb2.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %x, double noundef %y, i32 noundef %iy) unnamed_addr #49 {
start:
  %z = fmul double %x, %x
  %w = fmul double %z, %z
  %_10 = fmul double %z, 0x3EC71DE357B1FE7D
  %_9 = fadd double %_10, 0xBF2A01A019C161D5
  %_8 = fmul double %z, %_9
  %_7 = fadd double %_8, 0x3F8111111110F8A6
  %_12 = fmul double %z, %w
  %_14 = fmul double %z, 0x3DE5D93A5ACFD57C
  %_13 = fadd double %_14, 0xBE5AE5E68A2B9CEB
  %_11 = fmul double %_12, %_13
  %r = fadd double %_11, %_7
  %v = fmul double %z, %x
  %0 = icmp eq i32 %iy, 0
  br i1 %0, label %bb1, label %bb2

bb1:                                              ; preds = %start
  %_18 = fmul double %z, %r
  %_17 = fadd double %_18, 0xBFC5555555555549
  %_16 = fmul double %v, %_17
  %1 = fadd double %_16, %x
  br label %bb3

bb2:                                              ; preds = %start
  %_23 = fmul double %y, 5.000000e-01
  %_24 = fmul double %v, %r
  %_22 = fsub double %_23, %_24
  %_21 = fmul double %z, %_22
  %_20 = fsub double %_21, %y
  %_25 = fmul double %v, 0x3FC5555555555549
  %2 = fadd double %_20, %_25
  %3 = fsub double %x, %2
  br label %bb3

bb3:                                              ; preds = %bb2, %bb1
  %_0.sroa.0.0 = phi double [ %1, %bb1 ], [ %3, %bb2 ]
  ret double %_0.sroa.0.0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %x, double noundef %y) unnamed_addr #49 {
start:
  %z = fmul double %x, %x
  %w = fmul double %z, %z
  %_10 = fmul double %z, 0x3EFA01A019CB1590
  %_9 = fadd double %_10, 0xBF56C16C16C15177
  %_8 = fmul double %z, %_9
  %_7 = fadd double %_8, 0x3FA555555555554C
  %_6 = fmul double %z, %_7
  %_12 = fmul double %w, %w
  %_16 = fmul double %z, 0x3DA8FAE9BE8838D4
  %0 = fsub double 0x3E21EE9EBDB4B1C4, %_16
  %_14 = fmul double %z, %0
  %_13 = fadd double %_14, 0xBE927E4F809C52AD
  %_11 = fmul double %_12, %_13
  %r = fadd double %_6, %_11
  %hz = fmul double %z, 5.000000e-01
  %w1 = fsub double 1.000000e+00, %hz
  %_21 = fsub double 1.000000e+00, %w1
  %_20 = fsub double %_21, %hz
  %_23 = fmul double %z, %r
  %_24 = fmul double %x, %y
  %_22 = fsub double %_23, %_24
  %_19 = fadd double %_20, %_22
  %_0 = fadd double %w1, %_19
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @cos(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3cos17ha3ba6957ae541a75E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4expf17h47fb642803f3bd20E(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4expf4expf17h1872f590d2de658cE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm4expf4expf17h1872f590d2de658cE(float noundef %0) unnamed_addr #54 {
start:
  %_49.sroa.0 = alloca float, align 4
  %_18.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast float %0 to i32
  %_7 = lshr i32 %_0.i.i, 31
  %signb = icmp slt i32 %_0.i.i, 0
  %1 = tail call float @llvm.fabs.f32(float %0)
  %2 = bitcast float %1 to i32
  %_10 = icmp ugt i32 %2, 1118743631
  br i1 %_10, label %bb4, label %bb16

bb4:                                              ; preds = %start
  %_12 = icmp ugt i32 %2, 2139095040
  br i1 %_12, label %bb33, label %bb6

bb16:                                             ; preds = %start
  %_26 = icmp ugt i32 %2, 1051816472
  br i1 %_26, label %bb17, label %bb22

bb6:                                              ; preds = %bb4
  %_14 = icmp ult i32 %2, 1118925336
  %brmerge = or i1 %signb, %_14
  br i1 %brmerge, label %bb10, label %bb9

bb10:                                             ; preds = %bb6
  br i1 %signb, label %bb11, label %bb18

bb9:                                              ; preds = %bb6
  %3 = fmul float %0, 0x47E0000000000000
  br label %bb33

bb11:                                             ; preds = %bb10
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_18.sroa.0)
  %4 = fdiv float 0xB810000000000000, %0
  store float %4, ptr %_18.sroa.0, align 4
  %_18.sroa.0.0._18.sroa.0.0._18.sroa.0.0._18.sroa.0.0. = load volatile float, ptr %_18.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_18.sroa.0)
  %_21 = icmp ugt i32 %2, 1120924084
  br i1 %_21, label %bb33, label %bb18

bb22:                                             ; preds = %bb16
  %_44 = icmp ugt i32 %2, 956301312
  br i1 %_44, label %bb26, label %bb24

bb17:                                             ; preds = %bb16
  %_28 = icmp ugt i32 %2, 1065686418
  br i1 %_28, label %bb18, label %bb20

bb24:                                             ; preds = %bb22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_49.sroa.0)
  %5 = fadd float %0, 0x47E0000000000000
  store float %5, ptr %_49.sroa.0, align 4
  %_49.sroa.0.0._49.sroa.0.0._49.sroa.0.0._49.sroa.0.0. = load volatile float, ptr %_49.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_49.sroa.0)
  %6 = fadd float %0, 1.000000e+00
  br label %bb33

bb26:                                             ; preds = %bb21, %bb22
  %lo.sroa.0.0 = phi float [ %12, %bb21 ], [ 0.000000e+00, %bb22 ]
  %hi.sroa.0.0 = phi float [ %11, %bb21 ], [ %0, %bb22 ]
  %k.sroa.0.0 = phi i32 [ %k.sroa.0.1, %bb21 ], [ 0, %bb22 ]
  %x.sroa.0.0 = phi float [ %13, %bb21 ], [ %0, %bb22 ]
  %xx = fmul float %x.sroa.0.0, %x.sroa.0.0
  %_59 = fmul float %xx, 0x3F66AA42A0000000
  %7 = fsub float 0x3FC55551E0000000, %_59
  %_57 = fmul float %xx, %7
  %c = fsub float %x.sroa.0.0, %_57
  %_64 = fmul float %x.sroa.0.0, %c
  %_66 = fsub float 2.000000e+00, %c
  %_63 = fdiv float %_64, %_66
  %_62 = fsub float %_63, %lo.sroa.0.0
  %_61 = fadd float %hi.sroa.0.0, %_62
  %y = fadd float %_61, 1.000000e+00
  %8 = icmp eq i32 %k.sroa.0.0, 0
  br i1 %8, label %bb33, label %bb28

bb20:                                             ; preds = %bb17
  %_37 = xor i32 %_7, 1
  %9 = sub nsw i32 %_37, %_7
  br label %bb21

bb18:                                             ; preds = %bb17, %bb11, %bb10
  %_31 = fmul float %0, 0x3FF7154760000000
  %_36 = zext nneg i32 %_7 to i64
  %_0.i.i.i = getelementptr inbounds float, ptr @alloc_d5ee1d33e15c871fa591d0f1e05e9e5a, i64 %_36
  %_33 = load float, ptr %_0.i.i.i, align 4, !noundef !48
  %_30 = fadd float %_31, %_33
  %10 = tail call i32 @llvm.fptosi.sat.i32.f32(float %_30)
  br label %bb21

bb21:                                             ; preds = %bb18, %bb20
  %k.sroa.0.1 = phi i32 [ %10, %bb18 ], [ %9, %bb20 ]
  %kf = sitofp i32 %k.sroa.0.1 to float
  %_41 = fmul float %kf, 0x3FE62E4000000000
  %11 = fsub float %0, %_41
  %12 = fmul float %kf, 0x3EB7F7D1C0000000
  %13 = fsub float %11, %12
  br label %bb26

bb28:                                             ; preds = %bb26
  %14 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm7scalbnf7scalbnf17h884a70490d19ea88E(float noundef %y, i32 noundef %k.sroa.0.0) #61
  br label %bb33

bb33:                                             ; preds = %bb28, %bb26, %bb24, %bb11, %bb9, %bb4
  %_0.sroa.0.2 = phi float [ %6, %bb24 ], [ %3, %bb9 ], [ %0, %bb4 ], [ 0.000000e+00, %bb11 ], [ %14, %bb28 ], [ %y, %bb26 ]
  ret float %_0.sroa.0.2
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.fptosi.sat.i32.f32(float) #1

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm7scalbnf7scalbnf17h884a70490d19ea88E(float noundef %0, i32 noundef %1) unnamed_addr #49 {
start:
  %_6 = icmp sgt i32 %1, 127
  br i1 %_6, label %bb4, label %bb11

bb11:                                             ; preds = %start
  %_12 = icmp slt i32 %1, -126
  br i1 %_12, label %bb12, label %bb21

bb4:                                              ; preds = %start
  %2 = fmul float %0, 0x47E0000000000000
  %3 = add nsw i32 %1, -127
  %_8 = icmp ugt i32 %1, 254
  br i1 %_8, label %bb5, label %bb21

bb12:                                             ; preds = %bb11
  %4 = fmul float %0, 0x3990000000000000
  %5 = add nuw nsw i32 %1, 102
  %_15 = icmp ult i32 %1, -228
  br i1 %_15, label %bb13, label %bb21

bb13:                                             ; preds = %bb12
  %6 = fmul float %4, 0x3990000000000000
  %7 = tail call i32 @llvm.smax.i32(i32 %1, i32 -330)
  %spec.store.select = add nuw nsw i32 %7, 204
  br label %bb21

bb21:                                             ; preds = %bb5, %bb13, %bb12, %bb4, %bb11
  %n.sroa.0.0 = phi i32 [ %spec.store.select1, %bb5 ], [ %3, %bb4 ], [ %spec.store.select, %bb13 ], [ %5, %bb12 ], [ %1, %bb11 ]
  %x.sroa.0.0 = phi float [ %8, %bb5 ], [ %2, %bb4 ], [ %6, %bb13 ], [ %4, %bb12 ], [ %0, %bb11 ]
  %_23 = shl nsw i32 %n.sroa.0.0, 23
  %_21 = add i32 %_23, 1065353216
  %_0.i.i = bitcast i32 %_21 to float
  %_0 = fmul float %x.sroa.0.0, %_0.i.i
  ret float %_0

bb5:                                              ; preds = %bb4
  %8 = fmul float %2, 0x47E0000000000000
  %9 = tail call i32 @llvm.smin.i32(i32 %1, i32 381)
  %spec.store.select1 = add nsw i32 %9, -254
  br label %bb21
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @expf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4expf17h47fb642803f3bd20E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4log217he55d900dfa80577eE(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %_19.i = lshr i64 %_0.i.i.i, 32
  %0 = trunc i64 %_19.i to i32
  %_21.i = icmp ugt i32 %0, 1048575
  %_23.not.i = icmp sgt i64 %_0.i.i.i, -1
  %or.cond.i = and i1 %_23.not.i, %_21.i
  br i1 %or.cond.i, label %bb12.i, label %bb6.i

bb12.i:                                           ; preds = %start
  %_41.i = icmp ugt i32 %0, 2146435071
  br i1 %_41.i, label %_ZN17compiler_builtins4math4libm4log24log217h7f25ed59ece39a6fE.exit, label %bb14.i

bb14.i:                                           ; preds = %bb12.i
  %1 = icmp eq i32 %0, 1072693248
  br i1 %1, label %bb15.i, label %bb20.i

bb15.i:                                           ; preds = %bb14.i
  %_44.mask.i = and i64 %_0.i.i.i, 4294967295
  %2 = icmp eq i64 %_44.mask.i, 0
  br i1 %2, label %_ZN17compiler_builtins4math4libm4log24log217h7f25ed59ece39a6fE.exit, label %bb20.i

bb20.i:                                           ; preds = %bb10.i, %bb15.i, %bb14.i
  %hx.sroa.0.0.i = phi i32 [ %19, %bb10.i ], [ 1072693248, %bb15.i ], [ %0, %bb14.i ]
  %k.sroa.0.0.i = phi i32 [ -1077, %bb10.i ], [ -1023, %bb15.i ], [ -1023, %bb14.i ]
  %ui.sroa.0.0.i = phi i64 [ %_0.i.i23.i, %bb10.i ], [ %_0.i.i.i, %bb15.i ], [ %_0.i.i.i, %bb14.i ]
  %3 = add i32 %hx.sroa.0.0.i, 614242
  %_48.i = lshr i32 %3, 20
  %4 = add nsw i32 %_48.i, %k.sroa.0.0.i
  %_50.i = and i32 %3, 1048575
  %5 = add nuw nsw i32 %_50.i, 1072079006
  %_53.i = zext nneg i32 %5 to i64
  %_52.i = shl nuw nsw i64 %_53.i, 32
  %_55.i = and i64 %ui.sroa.0.0.i, 4294967295
  %6 = or disjoint i64 %_52.i, %_55.i
  %_0.i.i19.i = bitcast i64 %6 to double
  %f.i = fadd double %_0.i.i19.i, -1.000000e+00
  %_60.i = fmul double %f.i, 5.000000e-01
  %hfsq.i = fmul double %f.i, %_60.i
  %_61.i = fadd double %f.i, 2.000000e+00
  %s.i = fdiv double %f.i, %_61.i
  %z.i = fmul double %s.i, %s.i
  %7 = fmul double %z.i, %z.i
  %_67.i = fmul double %7, 0x3FC39A09D078C69F
  %_66.i = fadd double %_67.i, 0x3FCC71C51D8E78AF
  %_64.i = fmul double %7, %_66.i
  %_63.i = fadd double %_64.i, 0x3FD999999997FA04
  %t1.i = fmul double %7, %_63.i
  %_76.i = fmul double %7, 0x3FC2F112DF3E5244
  %_75.i = fadd double %_76.i, 0x3FC7466496CB03DE
  %_73.i = fmul double %7, %_75.i
  %_72.i = fadd double %_73.i, 0x3FD2492494229359
  %_70.i = fmul double %7, %_72.i
  %_69.i = fadd double %_70.i, 0x3FE5555555555593
  %t2.i = fmul double %z.i, %_69.i
  %r.i = fadd double %t1.i, %t2.i
  %8 = fsub double %f.i, %hfsq.i
  %_0.i.i20.i = bitcast double %8 to i64
  %9 = and i64 %_0.i.i20.i, -4294967296
  %_0.i.i21.i = bitcast i64 %9 to double
  %_83.i = fsub double %f.i, %_0.i.i21.i
  %_82.i = fsub double %_83.i, %hfsq.i
  %_86.i = fadd double %hfsq.i, %r.i
  %_85.i = fmul double %s.i, %_86.i
  %lo.i = fadd double %_82.i, %_85.i
  %10 = fmul double %_0.i.i21.i, 0x3FF7154765200000
  %_89.i = fadd double %lo.i, %_0.i.i21.i
  %_88.i = fmul double %_89.i, 0x3DE705FC2EEFA200
  %_91.i = fmul double %lo.i, 0x3FF7154765200000
  %11 = fadd double %_91.i, %_88.i
  %_0.i.i22.i = sitofp i32 %4 to double
  %12 = fadd double %10, %_0.i.i22.i
  %_96.i = fsub double %_0.i.i22.i, %12
  %_95.i = fadd double %10, %_96.i
  %13 = fadd double %_95.i, %11
  %14 = fadd double %12, %13
  br label %_ZN17compiler_builtins4math4libm4log24log217h7f25ed59ece39a6fE.exit

bb6.i:                                            ; preds = %start
  %15 = tail call double @llvm.fabs.f64(double %x)
  %_26.mask.i = bitcast double %15 to i64
  %16 = icmp eq i64 %_26.mask.i, 0
  br i1 %16, label %bb7.i, label %bb8.i

bb7.i:                                            ; preds = %bb6.i
  %_28.i = fmul double %x, %x
  %17 = fdiv double -1.000000e+00, %_28.i
  br label %_ZN17compiler_builtins4math4libm4log24log217h7f25ed59ece39a6fE.exit

bb8.i:                                            ; preds = %bb6.i
  br i1 %_23.not.i, label %bb10.i, label %bb9.i

bb10.i:                                           ; preds = %bb8.i
  %18 = fmul double %x, 0x4350000000000000
  %_0.i.i23.i = bitcast double %18 to i64
  %_39.i = lshr i64 %_0.i.i23.i, 32
  %19 = trunc i64 %_39.i to i32
  br label %bb20.i

bb9.i:                                            ; preds = %bb8.i
  %_34.i = fsub double %x, %x
  %20 = fdiv double %_34.i, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm4log24log217h7f25ed59ece39a6fE.exit

_ZN17compiler_builtins4math4libm4log24log217h7f25ed59ece39a6fE.exit: ; preds = %bb9.i, %bb7.i, %bb20.i, %bb15.i, %bb12.i
  %_0.sroa.0.1.i = phi double [ %14, %bb20.i ], [ %17, %bb7.i ], [ %20, %bb9.i ], [ %x, %bb12.i ], [ 0.000000e+00, %bb15.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @log2(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4log217he55d900dfa80577eE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5log2f17h820003e72694bcbcE(float noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %x to i32
  %_20.not.i = icmp sgt i32 %_0.i.i.i, -1
  %or.cond.i = icmp sgt i32 %_0.i.i.i, 8388607
  br i1 %or.cond.i, label %bb12.i, label %bb6.i

bb12.i:                                           ; preds = %start
  %_37.i = icmp ugt i32 %_0.i.i.i, 2139095039
  br i1 %_37.i, label %_ZN17compiler_builtins4math4libm5log2f5log2f17h8dda477de70129b0E.exit, label %bb14.i

bb14.i:                                           ; preds = %bb12.i
  %0 = icmp eq i32 %_0.i.i.i, 1065353216
  br i1 %0, label %_ZN17compiler_builtins4math4libm5log2f5log2f17h8dda477de70129b0E.exit, label %bb17.i

bb17.i:                                           ; preds = %bb10.i, %bb14.i
  %ix.sroa.0.0.i = phi i32 [ %_0.i.i20.i, %bb10.i ], [ %_0.i.i.i, %bb14.i ]
  %k.sroa.0.0.i = phi i32 [ -152, %bb10.i ], [ -127, %bb14.i ]
  %1 = add i32 %ix.sroa.0.0.i, 4913933
  %_42.i = lshr i32 %1, 23
  %2 = add nsw i32 %_42.i, %k.sroa.0.0.i
  %_44.i = and i32 %1, 8388607
  %3 = add nuw nsw i32 %_44.i, 1060439283
  %_0.i.i17.i = bitcast i32 %3 to float
  %f.i = fadd float %_0.i.i17.i, -1.000000e+00
  %_50.i = fadd float %f.i, 2.000000e+00
  %s.i = fdiv float %f.i, %_50.i
  %z.i = fmul float %s.i, %s.i
  %w.i = fmul float %z.i, %z.i
  %_52.i = fmul float %w.i, 0x3FCF13C4C0000000
  %_51.i = fadd float %_52.i, 0x3FD999C260000000
  %t1.i = fmul float %w.i, %_51.i
  %_54.i = fmul float %w.i, 0x3FD23D3DC0000000
  %_53.i = fadd float %_54.i, 0x3FE5555540000000
  %t2.i = fmul float %z.i, %_53.i
  %r.i = fadd float %t2.i, %t1.i
  %_55.i = fmul float %f.i, 5.000000e-01
  %hfsq.i = fmul float %f.i, %_55.i
  %4 = fsub float %f.i, %hfsq.i
  %_0.i.i18.i = bitcast float %4 to i32
  %5 = and i32 %_0.i.i18.i, -4096
  %_0.i.i19.i = bitcast i32 %5 to float
  %_61.i = fsub float %f.i, %_0.i.i19.i
  %_60.i = fsub float %_61.i, %hfsq.i
  %_64.i = fadd float %hfsq.i, %r.i
  %_63.i = fmul float %s.i, %_64.i
  %lo.i = fadd float %_60.i, %_63.i
  %_68.i = fadd float %lo.i, %_0.i.i19.i
  %_67.i = fmul float %_68.i, 0x3F27135A80000000
  %_70.i = fmul float %lo.i, 0x3FF7160000000000
  %6 = fsub float %_70.i, %_67.i
  %_71.i = fmul float %_0.i.i19.i, 0x3FF7160000000000
  %_65.i = fadd float %_71.i, %6
  %_73.i = sitofp i32 %2 to float
  %7 = fadd float %_65.i, %_73.i
  br label %_ZN17compiler_builtins4math4libm5log2f5log2f17h8dda477de70129b0E.exit

bb6.i:                                            ; preds = %start
  %8 = tail call float @llvm.fabs.f32(float %x)
  %_23.mask.i = bitcast float %8 to i32
  %9 = icmp eq i32 %_23.mask.i, 0
  br i1 %9, label %bb7.i, label %bb8.i

bb7.i:                                            ; preds = %bb6.i
  %_25.i = fmul float %x, %x
  %10 = fdiv float -1.000000e+00, %_25.i
  br label %_ZN17compiler_builtins4math4libm5log2f5log2f17h8dda477de70129b0E.exit

bb8.i:                                            ; preds = %bb6.i
  br i1 %_20.not.i, label %bb10.i, label %bb9.i

bb10.i:                                           ; preds = %bb8.i
  %11 = fmul float %x, 0x4180000000000000
  %_0.i.i20.i = bitcast float %11 to i32
  br label %bb17.i

bb9.i:                                            ; preds = %bb8.i
  %_31.i = fsub float %x, %x
  %12 = fdiv float %_31.i, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm5log2f5log2f17h8dda477de70129b0E.exit

_ZN17compiler_builtins4math4libm5log2f5log2f17h8dda477de70129b0E.exit: ; preds = %bb9.i, %bb7.i, %bb17.i, %bb14.i, %bb12.i
  %_0.sroa.0.1.i = phi float [ %7, %bb17.i ], [ %10, %bb7.i ], [ %12, %bb9.i ], [ %x, %bb12.i ], [ 0.000000e+00, %bb14.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @log2f(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5log2f17h820003e72694bcbcE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5log1017hd03a340cbe2bec18E(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %_21.i = lshr i64 %_0.i.i.i, 32
  %0 = trunc i64 %_21.i to i32
  %_23.i = icmp ugt i32 %0, 1048575
  %_25.not.i = icmp sgt i64 %_0.i.i.i, -1
  %or.cond.i = and i1 %_25.not.i, %_23.i
  br i1 %or.cond.i, label %bb12.i, label %bb6.i

bb12.i:                                           ; preds = %start
  %_43.i = icmp ugt i32 %0, 2146435071
  br i1 %_43.i, label %_ZN17compiler_builtins4math4libm5log105log1017h5500d0602121716aE.exit, label %bb14.i

bb14.i:                                           ; preds = %bb12.i
  %1 = icmp eq i32 %0, 1072693248
  br i1 %1, label %bb15.i, label %bb20.i

bb15.i:                                           ; preds = %bb14.i
  %_46.mask.i = and i64 %_0.i.i.i, 4294967295
  %2 = icmp eq i64 %_46.mask.i, 0
  br i1 %2, label %_ZN17compiler_builtins4math4libm5log105log1017h5500d0602121716aE.exit, label %bb20.i

bb20.i:                                           ; preds = %bb10.i, %bb15.i, %bb14.i
  %hx.sroa.0.0.i = phi i32 [ %19, %bb10.i ], [ 1072693248, %bb15.i ], [ %0, %bb14.i ]
  %k.sroa.0.0.i = phi i32 [ -1077, %bb10.i ], [ -1023, %bb15.i ], [ -1023, %bb14.i ]
  %ui.sroa.0.0.i = phi i64 [ %_0.i.i22.i, %bb10.i ], [ %_0.i.i.i, %bb15.i ], [ %_0.i.i.i, %bb14.i ]
  %3 = add i32 %hx.sroa.0.0.i, 614242
  %_50.i = lshr i32 %3, 20
  %4 = add nsw i32 %_50.i, %k.sroa.0.0.i
  %_52.i = and i32 %3, 1048575
  %5 = add nuw nsw i32 %_52.i, 1072079006
  %_55.i = zext nneg i32 %5 to i64
  %_54.i = shl nuw nsw i64 %_55.i, 32
  %_57.i = and i64 %ui.sroa.0.0.i, 4294967295
  %6 = or disjoint i64 %_54.i, %_57.i
  %_0.i.i19.i = bitcast i64 %6 to double
  %f.i = fadd double %_0.i.i19.i, -1.000000e+00
  %_62.i = fmul double %f.i, 5.000000e-01
  %hfsq.i = fmul double %f.i, %_62.i
  %_63.i = fadd double %f.i, 2.000000e+00
  %s.i = fdiv double %f.i, %_63.i
  %z.i = fmul double %s.i, %s.i
  %7 = fmul double %z.i, %z.i
  %_69.i = fmul double %7, 0x3FC39A09D078C69F
  %_68.i = fadd double %_69.i, 0x3FCC71C51D8E78AF
  %_66.i = fmul double %7, %_68.i
  %_65.i = fadd double %_66.i, 0x3FD999999997FA04
  %t1.i = fmul double %7, %_65.i
  %_78.i = fmul double %7, 0x3FC2F112DF3E5244
  %_77.i = fadd double %_78.i, 0x3FC7466496CB03DE
  %_75.i = fmul double %7, %_77.i
  %_74.i = fadd double %_75.i, 0x3FD2492494229359
  %_72.i = fmul double %7, %_74.i
  %_71.i = fadd double %_72.i, 0x3FE5555555555593
  %t2.i = fmul double %z.i, %_71.i
  %r.i = fadd double %t1.i, %t2.i
  %8 = fsub double %f.i, %hfsq.i
  %_0.i.i20.i = bitcast double %8 to i64
  %9 = and i64 %_0.i.i20.i, -4294967296
  %_0.i.i21.i = bitcast i64 %9 to double
  %_85.i = fsub double %f.i, %_0.i.i21.i
  %_84.i = fsub double %_85.i, %hfsq.i
  %_88.i = fadd double %hfsq.i, %r.i
  %_87.i = fmul double %s.i, %_88.i
  %lo.i = fadd double %_84.i, %_87.i
  %10 = fmul double %_0.i.i21.i, 0x3FDBCB7B15200000
  %dk.i = sitofp i32 %4 to double
  %y.i = fmul double %dk.i, 0x3FD34413509F6000
  %_92.i = fmul double %dk.i, 0x3D59FEF311F12B36
  %_94.i = fadd double %lo.i, %_0.i.i21.i
  %_93.i = fmul double %_94.i, 0x3DBB9438CA9AADD5
  %_91.i = fadd double %_92.i, %_93.i
  %_96.i = fmul double %lo.i, 0x3FDBCB7B15200000
  %11 = fadd double %_96.i, %_91.i
  %12 = fadd double %y.i, %10
  %_99.i = fsub double %y.i, %12
  %_98.i = fadd double %10, %_99.i
  %13 = fadd double %_98.i, %11
  %14 = fadd double %12, %13
  br label %_ZN17compiler_builtins4math4libm5log105log1017h5500d0602121716aE.exit

bb6.i:                                            ; preds = %start
  %15 = tail call double @llvm.fabs.f64(double %x)
  %_28.mask.i = bitcast double %15 to i64
  %16 = icmp eq i64 %_28.mask.i, 0
  br i1 %16, label %bb7.i, label %bb8.i

bb7.i:                                            ; preds = %bb6.i
  %_30.i = fmul double %x, %x
  %17 = fdiv double -1.000000e+00, %_30.i
  br label %_ZN17compiler_builtins4math4libm5log105log1017h5500d0602121716aE.exit

bb8.i:                                            ; preds = %bb6.i
  br i1 %_25.not.i, label %bb10.i, label %bb9.i

bb10.i:                                           ; preds = %bb8.i
  %18 = fmul double %x, 0x4350000000000000
  %_0.i.i22.i = bitcast double %18 to i64
  %_41.i = lshr i64 %_0.i.i22.i, 32
  %19 = trunc i64 %_41.i to i32
  br label %bb20.i

bb9.i:                                            ; preds = %bb8.i
  %_36.i = fsub double %x, %x
  %20 = fdiv double %_36.i, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm5log105log1017h5500d0602121716aE.exit

_ZN17compiler_builtins4math4libm5log105log1017h5500d0602121716aE.exit: ; preds = %bb9.i, %bb7.i, %bb20.i, %bb15.i, %bb12.i
  %_0.sroa.0.1.i = phi double [ %14, %bb20.i ], [ %17, %bb7.i ], [ %20, %bb9.i ], [ %x, %bb12.i ], [ 0.000000e+00, %bb15.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @log10(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5log1017hd03a340cbe2bec18E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6log10f17h5e536cf88985e591E(float noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %x to i32
  %_21.not.i = icmp sgt i32 %_0.i.i.i, -1
  %or.cond.i = icmp sgt i32 %_0.i.i.i, 8388607
  br i1 %or.cond.i, label %bb12.i, label %bb6.i

bb12.i:                                           ; preds = %start
  %_38.i = icmp ugt i32 %_0.i.i.i, 2139095039
  br i1 %_38.i, label %_ZN17compiler_builtins4math4libm6log10f6log10f17he4456f96b7a3cd6dE.exit, label %bb14.i

bb14.i:                                           ; preds = %bb12.i
  %0 = icmp eq i32 %_0.i.i.i, 1065353216
  br i1 %0, label %_ZN17compiler_builtins4math4libm6log10f6log10f17he4456f96b7a3cd6dE.exit, label %bb17.i

bb17.i:                                           ; preds = %bb10.i, %bb14.i
  %ix.sroa.0.0.i = phi i32 [ %_0.i.i20.i, %bb10.i ], [ %_0.i.i.i, %bb14.i ]
  %k.sroa.0.0.i = phi i32 [ -152, %bb10.i ], [ -127, %bb14.i ]
  %1 = add i32 %ix.sroa.0.0.i, 4913933
  %_43.i = lshr i32 %1, 23
  %2 = add nsw i32 %_43.i, %k.sroa.0.0.i
  %_45.i = and i32 %1, 8388607
  %3 = add nuw nsw i32 %_45.i, 1060439283
  %_0.i.i17.i = bitcast i32 %3 to float
  %f.i = fadd float %_0.i.i17.i, -1.000000e+00
  %_51.i = fadd float %f.i, 2.000000e+00
  %s.i = fdiv float %f.i, %_51.i
  %z.i = fmul float %s.i, %s.i
  %w.i = fmul float %z.i, %z.i
  %_53.i = fmul float %w.i, 0x3FCF13C4C0000000
  %_52.i = fadd float %_53.i, 0x3FD999C260000000
  %t1.i = fmul float %w.i, %_52.i
  %_55.i = fmul float %w.i, 0x3FD23D3DC0000000
  %_54.i = fadd float %_55.i, 0x3FE5555540000000
  %t2.i = fmul float %z.i, %_54.i
  %r.i = fadd float %t2.i, %t1.i
  %_56.i = fmul float %f.i, 5.000000e-01
  %hfsq.i = fmul float %f.i, %_56.i
  %4 = fsub float %f.i, %hfsq.i
  %_0.i.i18.i = bitcast float %4 to i32
  %5 = and i32 %_0.i.i18.i, -4096
  %_0.i.i19.i = bitcast i32 %5 to float
  %_62.i = fsub float %f.i, %_0.i.i19.i
  %_61.i = fsub float %_62.i, %hfsq.i
  %_65.i = fadd float %hfsq.i, %r.i
  %_64.i = fmul float %s.i, %_65.i
  %lo.i = fadd float %_61.i, %_64.i
  %dk.i = sitofp i32 %2 to float
  %_70.i = fmul float %dk.i, 0x3EAA84FB60000000
  %_72.i = fadd float %lo.i, %_0.i.i19.i
  %_71.i = fmul float %_72.i, 0x3F009D5B20000000
  %6 = fsub float %_70.i, %_71.i
  %_74.i = fmul float %lo.i, 0x3FDBCC0000000000
  %_68.i = fadd float %_74.i, %6
  %_75.i = fmul float %_0.i.i19.i, 0x3FDBCC0000000000
  %_67.i = fadd float %_75.i, %_68.i
  %_77.i = fmul float %dk.i, 0x3FD3441000000000
  %7 = fadd float %_77.i, %_67.i
  br label %_ZN17compiler_builtins4math4libm6log10f6log10f17he4456f96b7a3cd6dE.exit

bb6.i:                                            ; preds = %start
  %8 = tail call float @llvm.fabs.f32(float %x)
  %_24.mask.i = bitcast float %8 to i32
  %9 = icmp eq i32 %_24.mask.i, 0
  br i1 %9, label %bb7.i, label %bb8.i

bb7.i:                                            ; preds = %bb6.i
  %_26.i = fmul float %x, %x
  %10 = fdiv float -1.000000e+00, %_26.i
  br label %_ZN17compiler_builtins4math4libm6log10f6log10f17he4456f96b7a3cd6dE.exit

bb8.i:                                            ; preds = %bb6.i
  br i1 %_21.not.i, label %bb10.i, label %bb9.i

bb10.i:                                           ; preds = %bb8.i
  %11 = fmul float %x, 0x4180000000000000
  %_0.i.i20.i = bitcast float %11 to i32
  br label %bb17.i

bb9.i:                                            ; preds = %bb8.i
  %_32.i = fsub float %x, %x
  %12 = fdiv float %_32.i, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm6log10f6log10f17he4456f96b7a3cd6dE.exit

_ZN17compiler_builtins4math4libm6log10f6log10f17he4456f96b7a3cd6dE.exit: ; preds = %bb9.i, %bb7.i, %bb17.i, %bb14.i, %bb12.i
  %_0.sroa.0.1.i = phi float [ %7, %bb17.i ], [ %10, %bb7.i ], [ %12, %bb9.i ], [ %x, %bb12.i ], [ 0.000000e+00, %bb14.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @log10f(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6log10f17h5e536cf88985e591E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3log17h4b4441bde3203275E(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %0) unnamed_addr #49 {
start:
  %_0.i.i = bitcast double %0 to i64
  %_6 = lshr i64 %_0.i.i, 32
  %1 = trunc i64 %_6 to i32
  %_9 = icmp ugt i32 %1, 1048575
  %2 = icmp sgt i64 %_0.i.i, -1
  %or.cond = and i1 %2, %_9
  br i1 %or.cond, label %bb12, label %bb6

bb12:                                             ; preds = %start
  %_27 = icmp ugt i32 %1, 2146435071
  br i1 %_27, label %bb24, label %bb14

bb14:                                             ; preds = %bb12
  %3 = icmp eq i32 %1, 1072693248
  br i1 %3, label %bb15, label %bb20

bb15:                                             ; preds = %bb14
  %_30.mask = and i64 %_0.i.i, 4294967295
  %4 = icmp eq i64 %_30.mask, 0
  br i1 %4, label %bb24, label %bb20

bb20:                                             ; preds = %bb10, %bb15, %bb14
  %k.sroa.0.0 = phi i32 [ -1077, %bb10 ], [ -1023, %bb15 ], [ -1023, %bb14 ]
  %hx.sroa.0.0 = phi i32 [ %14, %bb10 ], [ 1072693248, %bb15 ], [ %1, %bb14 ]
  %ui.sroa.0.0 = phi i64 [ %_0.i.i18, %bb10 ], [ %_0.i.i, %bb15 ], [ %_0.i.i, %bb14 ]
  %5 = add i32 %hx.sroa.0.0, 614242
  %_34 = lshr i32 %5, 20
  %6 = add nsw i32 %k.sroa.0.0, %_34
  %_36 = and i32 %5, 1048575
  %7 = add nuw nsw i32 %_36, 1072079006
  %_39 = zext nneg i32 %7 to i64
  %_38 = shl nuw nsw i64 %_39, 32
  %_41 = and i64 %ui.sroa.0.0, 4294967295
  %8 = or disjoint i64 %_38, %_41
  %_0.i.i17 = bitcast i64 %8 to double
  %f = fadd double %_0.i.i17, -1.000000e+00
  %_48 = fmul double %f, 5.000000e-01
  %hfsq = fmul double %f, %_48
  %_50 = fadd double %f, 2.000000e+00
  %s = fdiv double %f, %_50
  %z = fmul double %s, %s
  %w = fmul double %z, %z
  %_57 = fmul double %w, 0x3FC39A09D078C69F
  %_56 = fadd double %_57, 0x3FCC71C51D8E78AF
  %_55 = fmul double %w, %_56
  %_54 = fadd double %_55, 0x3FD999999997FA04
  %t1 = fmul double %w, %_54
  %_64 = fmul double %w, 0x3FC2F112DF3E5244
  %_63 = fadd double %_64, 0x3FC7466496CB03DE
  %_62 = fmul double %w, %_63
  %_61 = fadd double %_62, 0x3FD2492494229359
  %_60 = fmul double %w, %_61
  %_59 = fadd double %_60, 0x3FE5555555555593
  %t2 = fmul double %z, %_59
  %r = fadd double %t1, %t2
  %dk = sitofp i32 %6 to double
  %_72 = fadd double %hfsq, %r
  %_71 = fmul double %s, %_72
  %_73 = fmul double %dk, 0x3DEA39EF35793C76
  %_70 = fadd double %_73, %_71
  %_69 = fsub double %_70, %hfsq
  %_68 = fadd double %f, %_69
  %_74 = fmul double %dk, 0x3FE62E42FEE00000
  %9 = fadd double %_74, %_68
  br label %bb24

bb6:                                              ; preds = %start
  %10 = tail call double @llvm.fabs.f64(double %0)
  %_13.mask = bitcast double %10 to i64
  %11 = icmp eq i64 %_13.mask, 0
  br i1 %11, label %bb7, label %bb8

bb7:                                              ; preds = %bb6
  %_15 = fmul double %0, %0
  %12 = fdiv double -1.000000e+00, %_15
  br label %bb24

bb8:                                              ; preds = %bb6
  br i1 %2, label %bb10, label %bb9

bb10:                                             ; preds = %bb8
  %13 = fmul double %0, 0x4350000000000000
  %_0.i.i18 = bitcast double %13 to i64
  %_25 = lshr i64 %_0.i.i18, 32
  %14 = trunc i64 %_25 to i32
  br label %bb20

bb9:                                              ; preds = %bb8
  %_20 = fsub double %0, %0
  %15 = fdiv double %_20, 0.000000e+00
  br label %bb24

bb24:                                             ; preds = %bb9, %bb7, %bb20, %bb15, %bb12
  %_0.sroa.0.1 = phi double [ %9, %bb20 ], [ %12, %bb7 ], [ %15, %bb9 ], [ %0, %bb12 ], [ 0.000000e+00, %bb15 ]
  ret double %_0.sroa.0.1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @log(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3log17h4b4441bde3203275E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4logf17h800e6ce18dfafaf7E(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %0) unnamed_addr #49 {
start:
  %_0.i.i = bitcast float %0 to i32
  %1 = icmp sgt i32 %_0.i.i, -1
  %or.cond = icmp sgt i32 %_0.i.i, 8388607
  br i1 %or.cond, label %bb12, label %bb6

bb12:                                             ; preds = %start
  %_22 = icmp ugt i32 %_0.i.i, 2139095039
  br i1 %_22, label %bb21, label %bb14

bb14:                                             ; preds = %bb12
  %2 = icmp eq i32 %_0.i.i, 1065353216
  br i1 %2, label %bb21, label %bb17

bb17:                                             ; preds = %bb10, %bb14
  %k.sroa.0.0 = phi i32 [ -152, %bb10 ], [ -127, %bb14 ]
  %ix.sroa.0.0 = phi i32 [ %_0.i.i14, %bb10 ], [ %_0.i.i, %bb14 ]
  %3 = add i32 %ix.sroa.0.0, 4913933
  %_27 = lshr i32 %3, 23
  %4 = add nsw i32 %k.sroa.0.0, %_27
  %_29 = and i32 %3, 8388607
  %5 = add nuw nsw i32 %_29, 1060439283
  %_0.i.i13 = bitcast i32 %5 to float
  %f = fadd float %_0.i.i13, -1.000000e+00
  %_36 = fadd float %f, 2.000000e+00
  %s = fdiv float %f, %_36
  %z = fmul float %s, %s
  %w = fmul float %z, %z
  %_41 = fmul float %w, 0x3FCF13C4C0000000
  %_40 = fadd float %_41, 0x3FD999C260000000
  %t1 = fmul float %w, %_40
  %_44 = fmul float %w, 0x3FD23D3DC0000000
  %_43 = fadd float %_44, 0x3FE5555540000000
  %t2 = fmul float %z, %_43
  %r = fadd float %t2, %t1
  %_47 = fmul float %f, 5.000000e-01
  %hfsq = fmul float %f, %_47
  %dk = sitofp i32 %4 to float
  %_54 = fadd float %hfsq, %r
  %_53 = fmul float %s, %_54
  %_55 = fmul float %dk, 0x3EE2FEFA20000000
  %_52 = fadd float %_55, %_53
  %_51 = fsub float %_52, %hfsq
  %_50 = fadd float %f, %_51
  %_56 = fmul float %dk, 0x3FE62E3000000000
  %6 = fadd float %_56, %_50
  br label %bb21

bb6:                                              ; preds = %start
  %7 = tail call float @llvm.fabs.f32(float %0)
  %_10.mask = bitcast float %7 to i32
  %8 = icmp eq i32 %_10.mask, 0
  br i1 %8, label %bb7, label %bb8

bb7:                                              ; preds = %bb6
  %_12 = fmul float %0, %0
  %9 = fdiv float -1.000000e+00, %_12
  br label %bb21

bb8:                                              ; preds = %bb6
  br i1 %1, label %bb10, label %bb9

bb10:                                             ; preds = %bb8
  %10 = fmul float %0, 0x4180000000000000
  %_0.i.i14 = bitcast float %10 to i32
  br label %bb17

bb9:                                              ; preds = %bb8
  %_17 = fsub float %0, %0
  %11 = fdiv float %_17, 0.000000e+00
  br label %bb21

bb21:                                             ; preds = %bb9, %bb7, %bb17, %bb14, %bb12
  %_0.sroa.0.1 = phi float [ %6, %bb17 ], [ %9, %bb7 ], [ %11, %bb9 ], [ %0, %bb12 ], [ 0.000000e+00, %bb14 ]
  ret float %_0.sroa.0.1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @logf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4logf17h800e6ce18dfafaf7E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5round17hb51263109b37e879E(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i.i = bitcast double %x to i64
  %_5.i.i = and i64 %_0.i.i.i.i, -9223372036854775808
  %0 = or disjoint i64 %_5.i.i, 4602678819172646911
  %_0.i.i3.i.i = bitcast i64 %0 to double
  %_2.i = fadd double %_0.i.i3.i.i, %x
  %_0.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5trunc5trunc17heed05a1d433f56c0E(double noundef %_2.i) #61
  ret double %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm5trunc5trunc17heed05a1d433f56c0E(double noundef %x) unnamed_addr #54 {
start:
  %_20.sroa.0 = alloca double, align 8
  %_0.i.i = bitcast double %x to i64
  %_8 = lshr i64 %_0.i.i, 52
  %_7 = and i64 %_8, 2047
  %_11 = icmp ugt i64 %_7, 1074
  br i1 %_11, label %bb13, label %bb4

bb4:                                              ; preds = %start
  %0 = add nuw nsw i64 %_8, 13
  %_13 = icmp ult i64 %_7, 1023
  %1 = and i64 %0, 63
  %2 = lshr i64 -1, %1
  %m = select i1 %_13, i64 9223372036854775807, i64 %2
  %_16 = and i64 %m, %_0.i.i
  %3 = icmp eq i64 %_16, 0
  br i1 %3, label %bb13, label %bb9

bb9:                                              ; preds = %bb4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_20.sroa.0)
  %4 = fadd double %x, 0x4770000000000000
  store double %4, ptr %_20.sroa.0, align 8
  %_20.sroa.0.0._20.sroa.0.0._20.sroa.0.0._20.sroa.0.0. = load volatile double, ptr %_20.sroa.0, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_20.sroa.0)
  %_21 = xor i64 %m, -1
  %5 = and i64 %_21, %_0.i.i
  %_0.i.i6 = bitcast i64 %5 to double
  br label %bb13

bb13:                                             ; preds = %bb9, %bb4, %start
  %_0.sroa.0.1 = phi double [ %_0.i.i6, %bb9 ], [ %x, %bb4 ], [ %x, %start ]
  ret double %_0.sroa.0.1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @round(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5round17hb51263109b37e879E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6roundf17h60c1bb8297fd418fE(float noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i.i = bitcast float %x to i32
  %_5.i.i = and i32 %_0.i.i.i.i, -2147483648
  %0 = or disjoint i32 %_5.i.i, 1056964607
  %_0.i.i3.i.i = bitcast i32 %0 to float
  %_2.i = fadd float %_0.i.i3.i.i, %x
  %_0.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6truncf6truncf17ha79d442949c91ef5E(float noundef %_2.i) #61
  ret float %_0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm6truncf6truncf17ha79d442949c91ef5E(float noundef %x) unnamed_addr #54 {
start:
  %_20.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast float %x to i32
  %_8 = lshr i32 %_0.i.i, 23
  %_7 = and i32 %_8, 255
  %_11 = icmp ugt i32 %_7, 149
  br i1 %_11, label %bb13, label %bb4

bb4:                                              ; preds = %start
  %0 = add nuw nsw i32 %_8, 10
  %_13 = icmp ult i32 %_7, 127
  %1 = and i32 %0, 31
  %2 = lshr i32 -1, %1
  %m = select i1 %_13, i32 2147483647, i32 %2
  %_16 = and i32 %m, %_0.i.i
  %3 = icmp eq i32 %_16, 0
  br i1 %3, label %bb13, label %bb9

bb9:                                              ; preds = %bb4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_20.sroa.0)
  %4 = fadd float %x, 0x4770000000000000
  store float %4, ptr %_20.sroa.0, align 4
  %_20.sroa.0.0._20.sroa.0.0._20.sroa.0.0._20.sroa.0.0. = load volatile float, ptr %_20.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_20.sroa.0)
  %_21 = xor i32 %m, -1
  %5 = and i32 %_21, %_0.i.i
  %_0.i.i6 = bitcast i32 %5 to float
  br label %bb13

bb13:                                             ; preds = %bb9, %bb4, %start
  %_0.sroa.0.1 = phi float [ %_0.i.i6, %bb9 ], [ %x, %bb4 ], [ %x, %start ]
  ret float %_0.sroa.0.1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @roundf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6roundf17h60c1bb8297fd418fE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4rint17h373f1600e1737406E(double noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %0 = and i64 %_0.i.i.i, 9218868437227405312
  %_7.i = icmp ugt i64 %0, 4836865999795912704
  br i1 %_7.i, label %_ZN17compiler_builtins4math4libm4rint4rint17h9a5eb1ed14e40c2fE.exit, label %bb3.i

bb3.i:                                            ; preds = %start
  %is_positive.i = icmp sgt i64 %_0.i.i.i, -1
  br i1 %is_positive.i, label %bb4.i, label %bb5.i

bb5.i:                                            ; preds = %bb3.i
  %xminusoneovere.i = fadd double %x, 0xC330000000000000
  %1 = fadd double %xminusoneovere.i, 0x4330000000000000
  %2 = fcmp oeq double %1, 0.000000e+00
  br i1 %2, label %bb6.i, label %_ZN17compiler_builtins4math4libm4rint4rint17h9a5eb1ed14e40c2fE.exit

bb4.i:                                            ; preds = %bb3.i
  %xplusoneovere.i = fadd double %x, 0x4330000000000000
  %3 = fadd double %xplusoneovere.i, 0xC330000000000000
  %4 = fcmp oeq double %3, 0.000000e+00
  br i1 %4, label %bb10.i, label %_ZN17compiler_builtins4math4libm4rint4rint17h9a5eb1ed14e40c2fE.exit

bb6.i:                                            ; preds = %bb5.i
  br label %_ZN17compiler_builtins4math4libm4rint4rint17h9a5eb1ed14e40c2fE.exit

bb10.i:                                           ; preds = %bb4.i
  br label %_ZN17compiler_builtins4math4libm4rint4rint17h9a5eb1ed14e40c2fE.exit

_ZN17compiler_builtins4math4libm4rint4rint17h9a5eb1ed14e40c2fE.exit: ; preds = %bb10.i, %bb6.i, %bb4.i, %bb5.i, %start
  %_0.sroa.0.1.i = phi double [ %x, %start ], [ 0.000000e+00, %bb10.i ], [ -0.000000e+00, %bb6.i ], [ %3, %bb4.i ], [ %1, %bb5.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @rint(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4rint17h373f1600e1737406E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5rintf17h5881821284ade85aE(float noundef %x) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %x to i32
  %0 = and i32 %_0.i.i.i, 2130706432
  %_7.i = icmp ugt i32 %0, 1249902592
  br i1 %_7.i, label %_ZN17compiler_builtins4math4libm5rintf5rintf17hc9265bdc1f546f35E.exit, label %bb3.i

bb3.i:                                            ; preds = %start
  %is_positive.i = icmp sgt i32 %_0.i.i.i, -1
  br i1 %is_positive.i, label %bb4.i, label %bb5.i

bb5.i:                                            ; preds = %bb3.i
  %xminusoneovere.i = fadd float %x, 0xC160000000000000
  %1 = fadd float %xminusoneovere.i, 0x4160000000000000
  %2 = fcmp oeq float %1, 0.000000e+00
  br i1 %2, label %bb6.i, label %_ZN17compiler_builtins4math4libm5rintf5rintf17hc9265bdc1f546f35E.exit

bb4.i:                                            ; preds = %bb3.i
  %xplusoneovere.i = fadd float %x, 0x4160000000000000
  %3 = fadd float %xplusoneovere.i, 0xC160000000000000
  %4 = fcmp oeq float %3, 0.000000e+00
  br i1 %4, label %bb10.i, label %_ZN17compiler_builtins4math4libm5rintf5rintf17hc9265bdc1f546f35E.exit

bb6.i:                                            ; preds = %bb5.i
  br label %_ZN17compiler_builtins4math4libm5rintf5rintf17hc9265bdc1f546f35E.exit

bb10.i:                                           ; preds = %bb4.i
  br label %_ZN17compiler_builtins4math4libm5rintf5rintf17hc9265bdc1f546f35E.exit

_ZN17compiler_builtins4math4libm5rintf5rintf17hc9265bdc1f546f35E.exit: ; preds = %bb10.i, %bb6.i, %bb4.i, %bb5.i, %start
  %_0.sroa.0.1.i = phi float [ %x, %start ], [ 0.000000e+00, %bb10.i ], [ -0.000000e+00, %bb6.i ], [ %3, %bb4.i ], [ %1, %bb5.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @rintf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5rintf17h5881821284ade85aE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3sin17h12896c948856471fE(double noundef %x) unnamed_addr #53 {
start:
  %_20.i = alloca [24 x i8], align 8
  %_15.sroa.0.i = alloca double, align 8
  %_12.sroa.0.i = alloca double, align 8
  %_0.i.i.i = bitcast double %x to i64
  %_5.i = lshr i64 %_0.i.i.i, 32
  %_4.i = trunc i64 %_5.i to i32
  %ix.i = and i32 %_4.i, 2147483647
  %_7.i = icmp ult i32 %ix.i, 1072243196
  br i1 %_7.i, label %bb3.i, label %bb11.i

bb11.i:                                           ; preds = %start
  %_16.i = icmp ugt i32 %ix.i, 2146435071
  br i1 %_16.i, label %bb12.i, label %bb13.i

bb3.i:                                            ; preds = %start
  %_8.i = icmp ult i32 %ix.i, 1045430272
  br i1 %_8.i, label %bb4.i, label %bb10.i

bb13.i:                                           ; preds = %bb11.i
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %_20.i)
  call fastcc void @_ZN17compiler_builtins4math4libm8rem_pio28rem_pio217h316eaa778d0d71c0E(ptr noalias nocapture noundef nonnull sret([24 x i8]) align 8 dereferenceable(24) %_20.i, double noundef %x) #61
  %0 = getelementptr inbounds i8, ptr %_20.i, i64 8
  %n.i = load i32, ptr %0, align 8, !noundef !48
  %y0.i = load double, ptr %_20.i, align 8, !noundef !48
  %1 = getelementptr inbounds i8, ptr %_20.i, i64 16
  %y1.i = load double, ptr %1, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %_20.i)
  %_21.i = and i32 %n.i, 3
  switch i32 %_21.i, label %bb15.i [
    i32 0, label %bb16.i
    i32 1, label %bb17.i
    i32 2, label %bb18.i
  ]

bb12.i:                                           ; preds = %bb11.i
  %2 = fsub double %x, %x
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb15.i:                                           ; preds = %bb13.i
  %_23.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %y0.i, double noundef %y1.i) #61
  %3 = fneg double %_23.i
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb16.i:                                           ; preds = %bb13.i
  %4 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %y0.i, double noundef %y1.i, i32 noundef 1) #61
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb17.i:                                           ; preds = %bb13.i
  %5 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %y0.i, double noundef %y1.i) #61
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb18.i:                                           ; preds = %bb13.i
  %_22.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %y0.i, double noundef %y1.i, i32 noundef 1) #61
  %6 = fneg double %_22.i
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb10.i:                                           ; preds = %bb3.i
  %7 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %x, double noundef 0.000000e+00, i32 noundef 0) #61
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb4.i:                                            ; preds = %bb3.i
  %_9.i = icmp ult i32 %ix.i, 1048576
  br i1 %_9.i, label %bb5.i, label %bb7.i

bb7.i:                                            ; preds = %bb4.i
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_15.sroa.0.i)
  %8 = fadd double %x, 0x4770000000000000
  store double %8, ptr %_15.sroa.0.i, align 8
  %_15.sroa.0.i.0._15.sroa.0.i.0._15.sroa.0.i.0._15.sroa.0.0._15.sroa.0.0._15.sroa.0.0..i = load volatile double, ptr %_15.sroa.0.i, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_15.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

bb5.i:                                            ; preds = %bb4.i
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_12.sroa.0.i)
  %9 = fmul double %x, 0x3870000000000000
  store double %9, ptr %_12.sroa.0.i, align 8
  %_12.sroa.0.i.0._12.sroa.0.i.0._12.sroa.0.i.0._12.sroa.0.0._12.sroa.0.0._12.sroa.0.0..i = load volatile double, ptr %_12.sroa.0.i, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_12.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit

_ZN17compiler_builtins4math4libm3sin3sin17he54d40a0ce10ceddE.exit: ; preds = %bb5.i, %bb7.i, %bb10.i, %bb18.i, %bb17.i, %bb16.i, %bb15.i, %bb12.i
  %_0.sroa.0.0.i = phi double [ %7, %bb10.i ], [ %2, %bb12.i ], [ %3, %bb15.i ], [ %6, %bb18.i ], [ %5, %bb17.i ], [ %4, %bb16.i ], [ %x, %bb5.i ], [ %x, %bb7.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @sin(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3sin17h12896c948856471fE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3pow17hae154e5c7cb181c1E(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3pow3pow17h8261003be79c3bfdE(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm3pow3pow17h8261003be79c3bfdE(double noundef %x, double noundef %y) unnamed_addr #50 {
start:
  %_0.i.i = bitcast double %x to i64
  %_6 = lshr i64 %_0.i.i, 32
  %hx = trunc i64 %_6 to i32
  %lx = trunc i64 %_0.i.i to i32
  %_0.i.i112 = bitcast double %y to i64
  %_11 = lshr i64 %_0.i.i112, 32
  %hy = trunc i64 %_11 to i32
  %ly = trunc i64 %_0.i.i112 to i32
  %0 = and i32 %hx, 2147483647
  %iy = and i32 %hy, 2147483647
  %_17 = or i32 %iy, %ly
  %1 = icmp eq i32 %_17, 0
  br i1 %1, label %bb179, label %bb6

bb6:                                              ; preds = %start
  %2 = icmp eq i32 %hx, 1072693248
  %3 = icmp eq i32 %lx, 0
  %or.cond = and i1 %3, %2
  br i1 %or.cond, label %bb179, label %bb9

bb9:                                              ; preds = %bb6
  %_19 = icmp ugt i32 %0, 2146435072
  br i1 %_19, label %bb17, label %bb11

bb11:                                             ; preds = %bb9
  %4 = icmp eq i32 %0, 2146435072
  br i1 %4, label %bb12, label %bb14

bb12:                                             ; preds = %bb11
  %5 = icmp ne i32 %lx, 0
  %_22 = icmp ugt i32 %iy, 2146435072
  %or.cond25 = or i1 %5, %_22
  br i1 %or.cond25, label %bb17, label %bb15

bb14:                                             ; preds = %bb11
  %_22.old = icmp ugt i32 %iy, 2146435072
  br i1 %_22.old, label %bb17, label %bb15

bb17:                                             ; preds = %bb16, %bb14, %bb12, %bb9
  %6 = fadd double %x, %y
  br label %bb179

bb15:                                             ; preds = %bb14, %bb12
  %7 = icmp eq i32 %iy, 2146435072
  br i1 %7, label %bb16, label %bb180

bb16:                                             ; preds = %bb15
  %8 = icmp eq i32 %ly, 0
  br i1 %8, label %bb38, label %bb17

bb180:                                            ; preds = %bb15
  %9 = icmp slt i64 %_0.i.i, 0
  br i1 %9, label %bb19, label %bb181

bb36:                                             ; preds = %bb24, %bb23, %bb21, %bb19
  %yisint.sroa.0.0 = phi i32 [ %18, %bb24 ], [ 0, %bb23 ], [ 0, %bb21 ], [ 2, %bb19 ]
  %10 = icmp eq i32 %ly, 0
  br i1 %10, label %bb37, label %bb64

bb19:                                             ; preds = %bb180
  %_28 = icmp ugt i32 %iy, 1128267775
  br i1 %_28, label %bb36, label %bb21

bb181:                                            ; preds = %bb180
  %11 = icmp eq i32 %ly, 0
  br i1 %11, label %bb51, label %bb64

bb51:                                             ; preds = %bb181
  %12 = icmp eq i32 %iy, 1072693248
  br i1 %12, label %bb52, label %bb53

bb64:                                             ; preds = %bb59, %bb53, %bb27, %bb181, %bb36
  %yisint.sroa.0.2 = phi i32 [ %yisint.sroa.0.3, %bb53 ], [ %yisint.sroa.0.3, %bb59 ], [ %yisint.sroa.0.0, %bb36 ], [ 0, %bb27 ], [ 0, %bb181 ]
  %13 = tail call noundef double @llvm.fabs.f64(double %x)
  br i1 %3, label %bb66, label %bb84

bb21:                                             ; preds = %bb19
  %_29 = icmp ugt i32 %iy, 1072693247
  br i1 %_29, label %bb22, label %bb36

bb22:                                             ; preds = %bb21
  %_30 = lshr i32 %iy, 20
  %_31 = icmp ugt i32 %iy, 1094713343
  br i1 %_31, label %bb23, label %bb27

bb27:                                             ; preds = %bb22
  %cond = icmp eq i32 %ly, 0
  br i1 %cond, label %bb28, label %bb64

bb23:                                             ; preds = %bb22
  %_34 = sub nsw i32 19, %_30
  %14 = and i32 %_34, 31
  %_33 = lshr i32 %ly, %14
  %_37 = shl i32 %_33, %14
  %_36 = icmp eq i32 %_37, %ly
  br i1 %_36, label %bb24, label %bb36

bb28:                                             ; preds = %bb27
  %_44 = sub nsw i32 19, %_30
  %15 = and i32 %_44, 31
  %16 = lshr i32 %iy, %15
  %_47 = shl i32 %16, %15
  %_46 = icmp eq i32 %_47, %iy
  br i1 %_46, label %bb29, label %bb37

bb29:                                             ; preds = %bb28
  %_51 = and i32 %16, 1
  %17 = sub nuw nsw i32 2, %_51
  br label %bb37

bb24:                                             ; preds = %bb23
  %_42 = and i32 %_33, 1
  %18 = sub nuw nsw i32 2, %_42
  br label %bb36

bb37:                                             ; preds = %bb29, %bb28, %bb36
  %yisint.sroa.0.0153 = phi i32 [ %yisint.sroa.0.0, %bb36 ], [ 0, %bb28 ], [ %17, %bb29 ]
  %cond162 = icmp eq i32 %iy, 1072693248
  br i1 %cond162, label %bb52, label %bb53

bb38:                                             ; preds = %bb16
  %_54 = add nsw i32 %0, -1072693248
  %_53 = or i32 %_54, %lx
  %19 = icmp eq i32 %_53, 0
  br i1 %19, label %bb179, label %bb40

bb52:                                             ; preds = %bb37, %bb51
  %_61 = icmp sgt i64 %_0.i.i112, -1
  br i1 %_61, label %bb179, label %bb55

bb53:                                             ; preds = %bb37, %bb51
  %yisint.sroa.0.3 = phi i32 [ %yisint.sroa.0.0153, %bb37 ], [ 0, %bb51 ]
  switch i32 %hy, label %bb64 [
    i32 1073741824, label %bb57
    i32 1071644672, label %bb59
  ]

bb55:                                             ; preds = %bb52
  %20 = fdiv double 1.000000e+00, %x
  br label %bb179

bb57:                                             ; preds = %bb53
  %21 = fmul double %x, %x
  br label %bb179

bb59:                                             ; preds = %bb53
  %_62 = icmp sgt i64 %_0.i.i, -1
  br i1 %_62, label %bb60, label %bb64

bb60:                                             ; preds = %bb59
  %22 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %x) #61
  br label %bb179

bb40:                                             ; preds = %bb38
  %_57 = icmp ugt i32 %0, 1072693247
  %_59 = icmp sgt i64 %_0.i.i112, -1
  br i1 %_57, label %bb41, label %bb45

bb45:                                             ; preds = %bb40
  %23 = fneg double %y
  %spec.select110 = select i1 %_59, double 0.000000e+00, double %23
  br label %bb179

bb41:                                             ; preds = %bb40
  %y. = select i1 %_59, double %y, double 0.000000e+00
  br label %bb179

bb66:                                             ; preds = %bb64
  switch i32 %hx, label %bb84 [
    i32 -1048576, label %bb72
    i32 -1074790400, label %bb72
    i32 -2147483648, label %bb72
    i32 2146435072, label %bb72
    i32 1072693248, label %bb72
    i32 0, label %bb72
  ]

bb84:                                             ; preds = %bb66, %bb64
  br i1 %9, label %bb85, label %bb91

bb72:                                             ; preds = %bb66, %bb66, %bb66, %bb66, %bb66, %bb66
  %_68 = icmp slt i64 %_0.i.i112, 0
  %24 = fdiv double 1.000000e+00, %13
  %z.sroa.0.0 = select i1 %_68, double %24, double %13
  br i1 %9, label %bb75, label %bb179

bb75:                                             ; preds = %bb72
  %_71 = add nsw i32 %0, -1072693248
  %_70 = or i32 %yisint.sroa.0.2, %_71
  %25 = icmp eq i32 %_70, 0
  br i1 %25, label %bb76, label %bb77

bb76:                                             ; preds = %bb75
  %_74 = fsub double %z.sroa.0.0, %z.sroa.0.0
  %26 = fdiv double %_74, %_74
  br label %bb179

bb77:                                             ; preds = %bb75
  %27 = icmp eq i32 %yisint.sroa.0.2, 1
  %28 = fneg double %z.sroa.0.0
  %spec.select = select i1 %27, double %28, double %z.sroa.0.0
  br label %bb179

bb91:                                             ; preds = %bb88, %bb85, %bb84
  %s.sroa.0.0 = phi double [ -1.000000e+00, %bb88 ], [ 1.000000e+00, %bb84 ], [ 1.000000e+00, %bb85 ]
  %_86 = icmp ugt i32 %iy, 1105199104
  br i1 %_86, label %bb92, label %bb116

bb85:                                             ; preds = %bb84
  switch i32 %yisint.sroa.0.2, label %bb91 [
    i32 0, label %bb86
    i32 1, label %bb88
  ]

bb86:                                             ; preds = %bb85
  %_84 = fsub double %x, %x
  %29 = fdiv double %_84, %_84
  br label %bb179

bb88:                                             ; preds = %bb85
  br label %bb91

bb116:                                            ; preds = %bb91
  %_125 = icmp ult i32 %0, 1048576
  %30 = fmul double %13, 0x4340000000000000
  %_0.i.i.i = bitcast double %30 to i64
  %_2.i = lshr i64 %_0.i.i.i, 32
  %_0.i = trunc i64 %_2.i to i32
  %ax.sroa.0.0 = select i1 %_125, double %30, double %13
  %ix.sroa.0.0 = select i1 %_125, i32 %_0.i, i32 %0
  %_130 = ashr i32 %ix.sroa.0.0, 20
  %_129 = select i1 %_125, i32 -1076, i32 -1023
  %31 = add nsw i32 %_129, %_130
  %32 = and i32 %ix.sroa.0.0, 1048575
  %33 = or disjoint i32 %32, 1072693248
  %_135 = icmp ult i32 %32, 235663
  br i1 %_135, label %bb126, label %bb122

bb92:                                             ; preds = %bb91
  %_87 = icmp ugt i32 %iy, 1139802112
  br i1 %_87, label %bb93, label %bb104

bb122:                                            ; preds = %bb116
  %_137 = icmp ult i32 %32, 767610
  br i1 %_137, label %bb126, label %bb124

bb124:                                            ; preds = %bb122
  %34 = add nsw i32 %31, 1
  %35 = or disjoint i32 %32, 1071644672
  br label %bb126

bb126:                                            ; preds = %bb124, %bb122, %bb116
  %k1.sroa.0.0 = phi i32 [ 0, %bb124 ], [ 0, %bb116 ], [ 1, %bb122 ]
  %n.sroa.0.1 = phi i32 [ %34, %bb124 ], [ %31, %bb116 ], [ %31, %bb122 ]
  %ix.sroa.0.1 = phi i32 [ %35, %bb124 ], [ %33, %bb116 ], [ %33, %bb122 ]
  %_0.i.i.i114 = bitcast double %ax.sroa.0.0 to i64
  %36 = and i64 %_0.i.i.i114, 4294967295
  %_5.i = zext nneg i32 %ix.sroa.0.1 to i64
  %_4.i = shl nuw nsw i64 %_5.i, 32
  %37 = or disjoint i64 %_4.i, %36
  %_0.i.i3.i = bitcast i64 %37 to double
  %_148 = zext nneg i32 %k1.sroa.0.0 to i64
  %_0.i.i.i115 = getelementptr inbounds double, ptr @alloc_f34115c8000219c79e3a07152ec1328c, i64 %_148
  %_145 = load double, ptr %_0.i.i.i115, align 8, !noundef !48
  %u = fsub double %_0.i.i3.i, %_145
  %_151 = fadd double %_145, %_0.i.i3.i
  %v = fdiv double 1.000000e+00, %_151
  %ss = fmul double %u, %v
  %_0.i.i.i117 = bitcast double %ss to i64
  %38 = and i64 %_0.i.i.i117, -4294967296
  %_0.i.i3.i118 = bitcast i64 %38 to double
  %_164 = lshr i32 %ix.sroa.0.1, 1
  %_163 = or i32 %_164, 536870912
  %_167 = shl nuw nsw i32 %k1.sroa.0.0, 18
  %_162 = or disjoint i32 %_167, 524288
  %_161 = add nuw nsw i32 %_162, %_163
  %_5.i119 = zext nneg i32 %_161 to i64
  %_4.i120 = shl nuw nsw i64 %_5.i119, 32
  %_0.i.i3.i121 = bitcast i64 %_4.i120 to double
  %_172 = fsub double %_0.i.i3.i121, %_145
  %t_l = fsub double %_0.i.i3.i, %_172
  %_181 = fmul double %_0.i.i3.i121, %_0.i.i3.i118
  %_180 = fsub double %u, %_181
  %_182 = fmul double %t_l, %_0.i.i3.i118
  %_179 = fsub double %_180, %_182
  %s_l = fmul double %v, %_179
  %s2 = fmul double %ss, %ss
  %_185 = fmul double %s2, %s2
  %_195 = fmul double %s2, 0x3FCA7E284A454EEF
  %_194 = fadd double %_195, 0x3FCD864A93C9DB65
  %_193 = fmul double %s2, %_194
  %_192 = fadd double %_193, 0x3FD17460A91D4101
  %_191 = fmul double %s2, %_192
  %_190 = fadd double %_191, 0x3FD55555518F264D
  %_189 = fmul double %s2, %_190
  %_188 = fadd double %_189, 0x3FDB6DB6DB6FABFF
  %_187 = fmul double %s2, %_188
  %_186 = fadd double %_187, 0x3FE3333333333303
  %39 = fmul double %_185, %_186
  %_197 = fadd double %ss, %_0.i.i3.i118
  %_196 = fmul double %_197, %s_l
  %40 = fadd double %_196, %39
  %s25 = fmul double %_0.i.i3.i118, %_0.i.i3.i118
  %_201 = fadd double %s25, 3.000000e+00
  %_200 = fadd double %_201, %40
  %_0.i.i.i123 = bitcast double %_200 to i64
  %41 = and i64 %_0.i.i.i123, -4294967296
  %_0.i.i3.i124 = bitcast i64 %41 to double
  %_206 = fadd double %_0.i.i3.i124, -3.000000e+00
  %_205 = fsub double %_206, %s25
  %t_l7 = fsub double %40, %_205
  %u8 = fmul double %_0.i.i3.i118, %_0.i.i3.i124
  %_209 = fmul double %s_l, %_0.i.i3.i124
  %_210 = fmul double %ss, %t_l7
  %v9 = fadd double %_209, %_210
  %_212 = fadd double %u8, %v9
  %_0.i.i.i125 = bitcast double %_212 to i64
  %42 = and i64 %_0.i.i.i125, -4294967296
  %_0.i.i3.i126 = bitcast i64 %42 to double
  %_214 = fsub double %_0.i.i3.i126, %u8
  %p_l = fsub double %v9, %_214
  %z_h = fmul double %_0.i.i3.i126, 0x3FEEC709E0000000
  %_218 = fmul double %_0.i.i3.i126, 0x3E3E2FE0145B01F5
  %_219 = fmul double %p_l, 0x3FEEC709DC3A03FD
  %43 = fsub double %_219, %_218
  %_0.i.i.i127 = getelementptr inbounds double, ptr @alloc_c08bf9bb37a7fff3cea9e5c0ab00dd5a, i64 %_148
  %_220 = load double, ptr %_0.i.i.i127, align 8, !noundef !48
  %z_l = fadd double %_220, %43
  %t = sitofp i32 %n.sroa.0.1 to double
  %_230 = fadd double %z_h, %z_l
  %_0.i.i.i128 = getelementptr inbounds double, ptr @alloc_f249b96e56c3ebba8d8ac884bb573edb, i64 %_148
  %_231 = load double, ptr %_0.i.i.i128, align 8, !noundef !48
  %_229 = fadd double %_231, %_230
  %_228 = fadd double %_229, %t
  %_0.i.i.i129 = bitcast double %_228 to i64
  %44 = and i64 %_0.i.i.i129, -4294967296
  %_0.i.i3.i130 = bitcast i64 %44 to double
  %_238 = fsub double %_0.i.i3.i130, %t
  %_237 = fsub double %_238, %_231
  %_236 = fsub double %_237, %z_h
  %45 = fsub double %z_l, %_236
  br label %bb139

bb139:                                            ; preds = %bb111, %bb126
  %t2.sroa.0.0 = phi double [ %50, %bb111 ], [ %45, %bb126 ]
  %t1.sroa.0.0 = phi double [ %_0.i.i3.i137, %bb111 ], [ %_0.i.i3.i130, %bb126 ]
  %46 = and i64 %_0.i.i112, -4294967296
  %_0.i.i3.i133 = bitcast i64 %46 to double
  %_248 = fsub double %y, %_0.i.i3.i133
  %_247 = fmul double %_248, %t1.sroa.0.0
  %_250 = fmul double %t2.sroa.0.0, %y
  %p_l14 = fadd double %_250, %_247
  %47 = fmul double %t1.sroa.0.0, %_0.i.i3.i133
  %z15 = fadd double %47, %p_l14
  %_0.i.i134 = bitcast double %z15 to i64
  %_257 = lshr i64 %_0.i.i134, 32
  %48 = trunc i64 %_257 to i32
  %i = trunc i64 %_0.i.i134 to i32
  %_261 = icmp sgt i32 %48, 1083179007
  br i1 %_261, label %bb143, label %bb148

bb104:                                            ; preds = %bb92
  %_94 = icmp ult i32 %0, 1072693247
  br i1 %_94, label %bb105, label %bb109

bb93:                                             ; preds = %bb92
  %_88 = icmp ult i32 %0, 1072693248
  br i1 %_88, label %bb94, label %bb99

bb94:                                             ; preds = %bb93
  %_90 = icmp slt i64 %_0.i.i112, 0
  %. = select i1 %_90, double 0x7FF0000000000000, double 0.000000e+00
  br label %bb179

bb99:                                             ; preds = %bb93
  %_93 = icmp sgt i32 %hy, 0
  %.108 = select i1 %_93, double 0x7FF0000000000000, double 0.000000e+00
  br label %bb179

bb109:                                            ; preds = %bb104
  %_101 = icmp ugt i32 %0, 1072693248
  br i1 %_101, label %bb110, label %bb111

bb105:                                            ; preds = %bb104
  %_96 = icmp slt i64 %_0.i.i112, 0
  br i1 %_96, label %bb106, label %bb107

bb111:                                            ; preds = %bb109
  %t11 = fadd double %13, -1.000000e+00
  %_111 = fmul double %t11, %t11
  %_115 = fmul double %t11, 2.500000e-01
  %_114 = fsub double 0x3FD5555555555555, %_115
  %_113 = fmul double %t11, %_114
  %_112 = fsub double 5.000000e-01, %_113
  %w = fmul double %_111, %_112
  %u12 = fmul double %t11, 0x3FF7154760000000
  %_118 = fmul double %t11, 0x3E54AE0BF85DDF44
  %_119 = fmul double %w, 0x3FF71547652B82FE
  %v13 = fsub double %_118, %_119
  %_121 = fadd double %u12, %v13
  %_0.i.i.i136 = bitcast double %_121 to i64
  %49 = and i64 %_0.i.i.i136, -4294967296
  %_0.i.i3.i137 = bitcast i64 %49 to double
  %_122 = fsub double %_0.i.i3.i137, %u12
  %50 = fsub double %v13, %_122
  br label %bb139

bb110:                                            ; preds = %bb109
  %_103 = icmp sgt i32 %hy, 0
  br i1 %_103, label %bb112, label %bb113

bb148:                                            ; preds = %bb139
  %_275 = and i32 %48, 2147482624
  %_274 = icmp ugt i32 %_275, 1083231231
  br i1 %_274, label %bb149, label %bb156

bb143:                                            ; preds = %bb139
  %_264 = add nsw i32 %48, -1083179008
  %_263 = or i32 %_264, %i
  %51 = icmp eq i32 %_263, 0
  br i1 %51, label %bb145, label %bb144

bb149:                                            ; preds = %bb148
  %_278 = add nsw i32 %48, 1064252416
  %_277 = or i32 %_278, %i
  %52 = icmp eq i32 %_277, 0
  br i1 %52, label %bb151, label %bb150

bb151:                                            ; preds = %bb149
  %_285 = fsub double %z15, %47
  %_284 = fcmp ugt double %p_l14, %_285
  br i1 %_284, label %bb156, label %bb152

bb150:                                            ; preds = %bb149
  %_282 = fmul double %s.sroa.0.0, 1.000000e-300
  %53 = fmul double %_282, 1.000000e-300
  br label %bb179

bb152:                                            ; preds = %bb151
  %_287 = fmul double %s.sroa.0.0, 1.000000e-300
  %54 = fmul double %_287, 1.000000e-300
  br label %bb179

bb156:                                            ; preds = %bb145, %bb151, %bb148
  %i16 = and i32 %48, 2147483647
  %_293 = icmp ugt i32 %i16, 1071644672
  br i1 %_293, label %bb157, label %bb162

bb145:                                            ; preds = %bb143
  %_269 = fadd double %p_l14, 0x3C971547652B82FE
  %_270 = fsub double %z15, %47
  %_268 = fcmp ogt double %_269, %_270
  br i1 %_268, label %bb146, label %bb156

bb144:                                            ; preds = %bb143
  %_266 = fmul double %s.sroa.0.0, 1.000000e+300
  %55 = fmul double %_266, 1.000000e+300
  br label %bb179

bb146:                                            ; preds = %bb145
  %_272 = fmul double %s.sroa.0.0, 1.000000e+300
  %56 = fmul double %_272, 1.000000e+300
  br label %bb179

bb162:                                            ; preds = %bb157, %bb156
  %_0.i.i.i138.pre-phi = phi i64 [ %.pre161, %bb157 ], [ %_0.i.i134, %bb156 ]
  %n3.sroa.0.0 = phi i32 [ %spec.select109, %bb157 ], [ 0, %bb156 ]
  %p_h.sroa.0.0 = phi double [ %70, %bb157 ], [ %47, %bb156 ]
  %57 = and i64 %_0.i.i.i138.pre-phi, -4294967296
  %_0.i.i3.i139 = bitcast i64 %57 to double
  %u19 = fmul double %_0.i.i3.i139, 0x3FE62E4300000000
  %_323 = fsub double %_0.i.i3.i139, %p_h.sroa.0.0
  %_322 = fsub double %p_l14, %_323
  %_321 = fmul double %_322, 0x3FE62E42FEFA39EF
  %_325 = fmul double %_0.i.i3.i139, 0x3E205C610CA86C39
  %58 = fsub double %_321, %_325
  %59 = fadd double %u19, %58
  %_328 = fsub double %59, %u19
  %w21 = fsub double %58, %_328
  %t22 = fmul double %59, %59
  %_343 = fmul double %t22, 0x3E66376972BEA4D0
  %_342 = fadd double %_343, 0xBEBBBD41C5D26BF1
  %_341 = fmul double %t22, %_342
  %_340 = fadd double %_341, 0x3F11566AAF25DE2C
  %_339 = fmul double %t22, %_340
  %_338 = fadd double %_339, 0xBF66C16C16BEBD93
  %_337 = fmul double %t22, %_338
  %_336 = fadd double %_337, 0x3FC555555555553E
  %_335 = fmul double %t22, %_336
  %t123 = fsub double %59, %_335
  %_346 = fmul double %59, %t123
  %_348 = fadd double %t123, -2.000000e+00
  %_345 = fdiv double %_346, %_348
  %_350 = fmul double %59, %w21
  %_349 = fadd double %w21, %_350
  %r24 = fsub double %_345, %_349
  %60 = fsub double %59, %r24
  %61 = fadd double %60, 1.000000e+00
  %_0.i.i.i140 = bitcast double %61 to i64
  %_2.i141 = lshr i64 %_0.i.i.i140, 32
  %_0.i142 = trunc i64 %_2.i141 to i32
  %_356 = shl i32 %n3.sroa.0.0, 20
  %62 = add i32 %_356, %_0.i142
  %_358 = icmp slt i32 %62, 1048576
  br i1 %_358, label %bb165, label %bb167

bb157:                                            ; preds = %bb156
  %_291 = lshr i32 %48, 20
  %_296 = add nuw nsw i32 %_291, 2
  %63 = and i32 %_296, 31
  %_295 = lshr i32 1048576, %63
  %64 = add i32 %_295, %48
  %_299 = lshr i32 %64, 20
  %65 = add nuw nsw i32 %_299, 1
  %66 = and i32 %65, 31
  %_305 = ashr i32 -1048576, %66
  %_303 = and i32 %_305, %64
  %_5.i143 = zext i32 %_303 to i64
  %_4.i144 = shl nuw i64 %_5.i143, 32
  %_0.i.i3.i145 = bitcast i64 %_4.i144 to double
  %_309 = and i32 %64, 1048575
  %_308 = or disjoint i32 %_309, 1048576
  %_311 = sub nsw i32 19, %_299
  %67 = and i32 %_311, 31
  %68 = lshr i32 %_308, %67
  %_313 = icmp slt i64 %_0.i.i134, 0
  %69 = sub nsw i32 0, %68
  %spec.select109 = select i1 %_313, i32 %69, i32 %68
  %70 = fsub double %47, %_0.i.i3.i145
  %.pre = fadd double %p_l14, %70
  %.pre161 = bitcast double %.pre to i64
  br label %bb162

bb167:                                            ; preds = %bb162
  %71 = and i64 %_0.i.i.i140, 4294967295
  %_5.i147 = zext nneg i32 %62 to i64
  %_4.i148 = shl nuw nsw i64 %_5.i147, 32
  %72 = or disjoint i64 %_4.i148, %71
  %_0.i.i3.i149 = bitcast i64 %72 to double
  br label %bb169

bb165:                                            ; preds = %bb162
  %_361 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %61, i32 noundef %n3.sroa.0.0) #61
  br label %bb169

bb169:                                            ; preds = %bb165, %bb167
  %z4.sroa.0.0 = phi double [ %_361, %bb165 ], [ %_0.i.i3.i149, %bb167 ]
  %73 = fmul double %s.sroa.0.0, %z4.sroa.0.0
  br label %bb179

bb179:                                            ; preds = %bb106, %bb107, %bb112, %bb113, %bb169, %bb146, %bb144, %bb152, %bb150, %bb99, %bb94, %bb86, %bb77, %bb76, %bb72, %bb41, %bb45, %bb60, %bb57, %bb55, %bb52, %bb38, %bb17, %bb6, %start
  %_0.sroa.0.5 = phi double [ %73, %bb169 ], [ %6, %bb17 ], [ 1.000000e+00, %start ], [ 1.000000e+00, %bb6 ], [ %22, %bb60 ], [ %21, %bb57 ], [ %20, %bb55 ], [ %x, %bb52 ], [ 1.000000e+00, %bb38 ], [ %y., %bb41 ], [ %26, %bb76 ], [ %z.sroa.0.0, %bb72 ], [ %spec.select, %bb77 ], [ %29, %bb86 ], [ %77, %bb106 ], [ %76, %bb107 ], [ %75, %bb112 ], [ %74, %bb113 ], [ %., %bb94 ], [ %.108, %bb99 ], [ %56, %bb146 ], [ %55, %bb144 ], [ %54, %bb152 ], [ %53, %bb150 ], [ %spec.select110, %bb45 ]
  ret double %_0.sroa.0.5

bb113:                                            ; preds = %bb110
  %_106 = fmul double %s.sroa.0.0, 1.000000e-300
  %74 = fmul double %_106, 1.000000e-300
  br label %bb179

bb112:                                            ; preds = %bb110
  %_104 = fmul double %s.sroa.0.0, 1.000000e+300
  %75 = fmul double %_104, 1.000000e+300
  br label %bb179

bb107:                                            ; preds = %bb105
  %_99 = fmul double %s.sroa.0.0, 1.000000e-300
  %76 = fmul double %_99, 1.000000e-300
  br label %bb179

bb106:                                            ; preds = %bb105
  %_97 = fmul double %s.sroa.0.0, 1.000000e+300
  %77 = fmul double %_97, 1.000000e+300
  br label %bb179
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @pow(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3pow17hae154e5c7cb181c1E(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4powf17h39504a32e80ebcf1E(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %x to i32
  %_0.i.i66.i = bitcast float %y to i32
  %0 = tail call float @llvm.fabs.f32(float %x)
  %1 = bitcast float %0 to i32
  %2 = tail call float @llvm.fabs.f32(float %y)
  %iy.i = bitcast float %2 to i32
  %3 = icmp eq i32 %iy.i, 0
  %4 = icmp eq i32 %_0.i.i.i, 1065353216
  %or.cond64.i = or i1 %4, %3
  br i1 %or.cond64.i, label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit, label %bb6.i

bb6.i:                                            ; preds = %start
  %_30.i = icmp ugt i32 %1, 2139095040
  %_32.i = icmp ugt i32 %iy.i, 2139095040
  %or.cond.i = or i1 %_30.i, %_32.i
  br i1 %or.cond.i, label %bb10.i, label %bb9.i

bb9.i:                                            ; preds = %bb6.i
  %_33.i = icmp slt i32 %_0.i.i.i, 0
  br i1 %_33.i, label %bb11.i, label %bb20.i

bb10.i:                                           ; preds = %bb6.i
  %5 = fadd float %x, %y
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb20.i:                                           ; preds = %bb15.i, %bb14.i, %bb13.i, %bb11.i, %bb9.i
  %yisint.sroa.0.0.i = phi i32 [ %8, %bb15.i ], [ 0, %bb14.i ], [ 0, %bb13.i ], [ 0, %bb9.i ], [ 2, %bb11.i ]
  switch i32 %iy.i, label %bb34.i [
    i32 2139095040, label %bb21.i
    i32 1065353216, label %bb33.i
  ]

bb11.i:                                           ; preds = %bb9.i
  %_34.i = icmp ugt i32 %iy.i, 1266679807
  br i1 %_34.i, label %bb20.i, label %bb13.i

bb13.i:                                           ; preds = %bb11.i
  %_35.i = icmp ugt i32 %iy.i, 1065353215
  br i1 %_35.i, label %bb14.i, label %bb20.i

bb14.i:                                           ; preds = %bb13.i
  %_36.i = lshr i32 %_0.i.i66.i, 23
  %_37.i = sub nsw i32 22, %_36.i
  %6 = and i32 %_37.i, 31
  %7 = lshr i32 %iy.i, %6
  %_40.i = shl i32 %7, %6
  %_39.i = icmp eq i32 %_40.i, %iy.i
  br i1 %_39.i, label %bb15.i, label %bb20.i

bb15.i:                                           ; preds = %bb14.i
  %_44.i = and i32 %7, 1
  %8 = sub nuw nsw i32 2, %_44.i
  br label %bb20.i

bb21.i:                                           ; preds = %bb20.i
  %9 = icmp eq i32 %1, 1065353216
  br i1 %9, label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit, label %bb23.i

bb23.i:                                           ; preds = %bb21.i
  %_47.i = icmp ugt i32 %1, 1065353216
  %_49.i = icmp sgt i32 %_0.i.i66.i, -1
  br i1 %_47.i, label %bb24.i, label %bb28.i

bb28.i:                                           ; preds = %bb23.i
  %10 = fneg float %y
  %spec.select65.i = select i1 %_49.i, float 0.000000e+00, float %10
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb24.i:                                           ; preds = %bb23.i
  %y..i = select i1 %_49.i, float %y, float 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb33.i:                                           ; preds = %bb20.i
  %_51.i = icmp sgt i32 %_0.i.i66.i, -1
  br i1 %_51.i, label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit, label %bb36.i

bb34.i:                                           ; preds = %bb20.i
  switch i32 %_0.i.i66.i, label %bb43.i [
    i32 1073741824, label %bb38.i
    i32 1056964608, label %bb40.i
  ]

bb36.i:                                           ; preds = %bb33.i
  %11 = fdiv float 1.000000e+00, %x
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb38.i:                                           ; preds = %bb34.i
  %12 = fmul float %x, %x
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb40.i:                                           ; preds = %bb34.i
  %_52.i = icmp sgt i32 %_0.i.i.i, -1
  br i1 %_52.i, label %bb41.i, label %bb43.i

bb43.i:                                           ; preds = %bb40.i, %bb34.i
  %13 = icmp eq i32 %1, 0
  %14 = and i32 %_0.i.i.i, 1073741823
  %15 = icmp eq i32 %14, 1065353216
  %or.cond2.i = or i1 %15, %13
  br i1 %or.cond2.i, label %bb50.i, label %bb61.i

bb41.i:                                           ; preds = %bb40.i
  %16 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5sqrtf5sqrtf17h09816e7c21ddc755E(float noundef %x) #61
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb50.i:                                           ; preds = %bb43.i
  %_58.i = icmp slt i32 %_0.i.i66.i, 0
  %17 = fdiv float 1.000000e+00, %0
  %z.sroa.0.0.i = select i1 %_58.i, float %17, float %0
  br i1 %_33.i, label %bb53.i, label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb61.i:                                           ; preds = %bb43.i
  br i1 %_33.i, label %bb62.i, label %bb68.i

bb53.i:                                           ; preds = %bb50.i
  %_61.i = add nsw i32 %1, -1065353216
  %_60.i = or i32 %yisint.sroa.0.0.i, %_61.i
  %18 = icmp eq i32 %_60.i, 0
  br i1 %18, label %bb54.i, label %bb55.i

bb54.i:                                           ; preds = %bb53.i
  %_64.i = fsub float %z.sroa.0.0.i, %z.sroa.0.0.i
  %19 = fdiv float %_64.i, %_64.i
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb55.i:                                           ; preds = %bb53.i
  %20 = icmp eq i32 %yisint.sroa.0.0.i, 1
  %21 = fneg float %z.sroa.0.0.i
  %spec.select.i = select i1 %20, float %21, float %z.sroa.0.0.i
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb68.i:                                           ; preds = %bb65.i, %bb62.i, %bb61.i
  %sn.sroa.0.0.i = phi float [ -1.000000e+00, %bb65.i ], [ 1.000000e+00, %bb61.i ], [ 1.000000e+00, %bb62.i ]
  %_75.i = icmp ugt i32 %iy.i, 1291845632
  br i1 %_75.i, label %bb69.i, label %bb82.i

bb62.i:                                           ; preds = %bb61.i
  switch i32 %yisint.sroa.0.0.i, label %bb68.i [
    i32 0, label %bb63.i
    i32 1, label %bb65.i
  ]

bb63.i:                                           ; preds = %bb62.i
  %_73.i = fsub float %x, %x
  %22 = fdiv float %_73.i, %_73.i
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb65.i:                                           ; preds = %bb62.i
  br label %bb68.i

bb82.i:                                           ; preds = %bb68.i
  %_122.i = icmp ult i32 %1, 8388608
  %23 = fmul float %0, 0x4170000000000000
  %_0.i.i67.i = bitcast float %23 to i32
  %ix.sroa.0.0.i = select i1 %_122.i, i32 %_0.i.i67.i, i32 %1
  %_127.i = ashr i32 %ix.sroa.0.0.i, 23
  %_126.i = select i1 %_122.i, i32 -151, i32 -127
  %24 = add nsw i32 %_127.i, %_126.i
  %25 = and i32 %ix.sroa.0.0.i, 8388607
  %26 = or disjoint i32 %25, 1065353216
  %_131.i = icmp ult i32 %25, 1885298
  br i1 %_131.i, label %bb92.i, label %bb88.i

bb69.i:                                           ; preds = %bb68.i
  %_76.i = icmp ult i32 %1, 1065353208
  br i1 %_76.i, label %bb70.i, label %bb74.i

bb88.i:                                           ; preds = %bb82.i
  %_133.i = icmp ult i32 %25, 6140887
  br i1 %_133.i, label %bb92.i, label %bb90.i

bb90.i:                                           ; preds = %bb88.i
  %27 = add nsw i32 %24, 1
  %28 = or disjoint i32 %25, 1056964608
  br label %bb92.i

bb92.i:                                           ; preds = %bb90.i, %bb88.i, %bb82.i
  %ix.sroa.0.1.i = phi i32 [ %28, %bb90.i ], [ %26, %bb82.i ], [ %26, %bb88.i ]
  %n.sroa.0.1.i = phi i32 [ %27, %bb90.i ], [ %24, %bb82.i ], [ %24, %bb88.i ]
  %k.sroa.0.0.i = phi i32 [ 0, %bb90.i ], [ 0, %bb82.i ], [ 1, %bb88.i ]
  %_0.i.i68.i = bitcast i32 %ix.sroa.0.1.i to float
  %_142.i = zext nneg i32 %k.sroa.0.0.i to i64
  %_0.i.i.i.i = getelementptr inbounds float, ptr @alloc_09b8d32f715435a98d5a7b489fa034d9, i64 %_142.i
  %_139.i = load float, ptr %_0.i.i.i.i, align 4, !noundef !48
  %29 = fsub float %_0.i.i68.i, %_139.i
  %_144.i = fadd float %_139.i, %_0.i.i68.i
  %30 = fdiv float 1.000000e+00, %_144.i
  %s.i = fmul float %29, %30
  %_0.i.i70.i = bitcast float %s.i to i32
  %_156.i = and i32 %_0.i.i70.i, -4096
  %_0.i.i71.i = bitcast i32 %_156.i to float
  %_161.i = lshr i32 %ix.sroa.0.1.i, 1
  %_160.i = and i32 %_161.i, 1610608640
  %_166.i = add nuw nsw i32 %_160.i, 541065216
  %_169.i = shl nuw nsw i32 %k.sroa.0.0.i, 21
  %_165.i = add nuw nsw i32 %_166.i, %_169.i
  %_0.i.i72.i = bitcast i32 %_165.i to float
  %_173.i = fsub float %_0.i.i72.i, %_139.i
  %31 = fsub float %_0.i.i68.i, %_173.i
  %_184.i = fmul float %_0.i.i72.i, %_0.i.i71.i
  %_182.i = fsub float %29, %_184.i
  %_187.i = fmul float %31, %_0.i.i71.i
  %_181.i = fsub float %_182.i, %_187.i
  %s_l.i = fmul float %30, %_181.i
  %32 = fmul float %s.i, %s.i
  %_190.i = fmul float %32, %32
  %_206.i = fmul float %32, 0x3FCA7E2840000000
  %_205.i = fadd float %_206.i, 0x3FCD864AA0000000
  %_203.i = fmul float %32, %_205.i
  %_202.i = fadd float %_203.i, 0x3FD17460A0000000
  %_200.i = fmul float %32, %_202.i
  %_199.i = fadd float %_200.i, 0x3FD5555560000000
  %_197.i = fmul float %32, %_199.i
  %_196.i = fadd float %_197.i, 0x3FDB6DB6E0000000
  %_194.i = fmul float %32, %_196.i
  %_193.i = fadd float %_194.i, 0x3FE3333340000000
  %33 = fmul float %_190.i, %_193.i
  %_209.i = fadd float %s.i, %_0.i.i71.i
  %_208.i = fmul float %_209.i, %s_l.i
  %34 = fadd float %_208.i, %33
  %35 = fmul float %_0.i.i71.i, %_0.i.i71.i
  %_213.i = fadd float %35, 3.000000e+00
  %36 = fadd float %_213.i, %34
  %_0.i.i74.i = bitcast float %36 to i32
  %_219.i = and i32 %_0.i.i74.i, -4096
  %_0.i.i75.i = bitcast i32 %_219.i to float
  %_224.i = fadd float %_0.i.i75.i, -3.000000e+00
  %_223.i = fsub float %_224.i, %35
  %37 = fsub float %34, %_223.i
  %38 = fmul float %_0.i.i71.i, %_0.i.i75.i
  %_229.i = fmul float %s_l.i, %_0.i.i75.i
  %_231.i = fmul float %s.i, %37
  %39 = fadd float %_229.i, %_231.i
  %40 = fadd float %38, %39
  %_0.i.i76.i = bitcast float %40 to i32
  %_238.i = and i32 %_0.i.i76.i, -4096
  %_0.i.i77.i = bitcast i32 %_238.i to float
  %_242.i = fsub float %_0.i.i77.i, %38
  %41 = fsub float %39, %_242.i
  %z_h.i = fmul float %_0.i.i77.i, 0x3FEEC80000000000
  %_247.i = fmul float %_0.i.i77.i, 0x3F1EC478C0000000
  %_249.i = fmul float %41, 0x3FEEC709E0000000
  %42 = fsub float %_249.i, %_247.i
  %_0.i.i.i78.i = getelementptr inbounds float, ptr @alloc_035b479d15e713b1489fab191dd65a47, i64 %_142.i
  %_251.i = load float, ptr %_0.i.i.i78.i, align 4, !noundef !48
  %z_l.i = fadd float %_251.i, %42
  %43 = sitofp i32 %n.sroa.0.1.i to float
  %_258.i = fadd float %z_h.i, %z_l.i
  %_0.i.i.i79.i = getelementptr inbounds float, ptr @alloc_9813d71684ecf32f70a92f80f564cbf1, i64 %_142.i
  %_259.i = load float, ptr %_0.i.i.i79.i, align 4, !noundef !48
  %_257.i = fadd float %_259.i, %_258.i
  %44 = fadd float %_257.i, %43
  %_0.i.i80.i = bitcast float %44 to i32
  %_268.i = and i32 %_0.i.i80.i, -4096
  %_0.i.i81.i = bitcast i32 %_268.i to float
  %_273.i = fsub float %_0.i.i81.i, %43
  %_272.i = fsub float %_273.i, %_259.i
  %_271.i = fsub float %_272.i, %z_h.i
  %45 = fsub float %z_l.i, %_271.i
  br label %bb109.i

bb109.i:                                          ; preds = %bb76.i, %bb92.i
  %t2.sroa.0.0.i = phi float [ %54, %bb76.i ], [ %45, %bb92.i ]
  %t1.sroa.0.0.i = phi float [ %_0.i.i87.i, %bb76.i ], [ %_0.i.i81.i, %bb92.i ]
  %_283.i = and i32 %_0.i.i66.i, -4096
  %_0.i.i84.i = bitcast i32 %_283.i to float
  %_287.i = fsub float %y, %_0.i.i84.i
  %_286.i = fmul float %_287.i, %t1.sroa.0.0.i
  %_289.i = fmul float %t2.sroa.0.0.i, %y
  %46 = fadd float %_289.i, %_286.i
  %47 = fmul float %t1.sroa.0.0.i, %_0.i.i84.i
  %48 = fadd float %47, %46
  %_0.i.i85.i = bitcast float %48 to i32
  %_296.i = icmp sgt i32 %_0.i.i85.i, 1124073472
  br i1 %_296.i, label %bb113.i, label %bb114.i

bb74.i:                                           ; preds = %bb69.i
  %_83.i = icmp ugt i32 %1, 1065353223
  br i1 %_83.i, label %bb75.i, label %bb76.i

bb70.i:                                           ; preds = %bb69.i
  %_78.i = icmp slt i32 %_0.i.i66.i, 0
  br i1 %_78.i, label %bb71.i, label %bb72.i

bb76.i:                                           ; preds = %bb74.i
  %49 = fadd float %0, -1.000000e+00
  %_91.i = fmul float %49, %49
  %_98.i = fmul float %49, 2.500000e-01
  %_97.i = fsub float 0x3FD5555560000000, %_98.i
  %_95.i = fmul float %49, %_97.i
  %_94.i = fsub float 5.000000e-01, %_95.i
  %50 = fmul float %_91.i, %_94.i
  %51 = fmul float %49, 0x3FF7154000000000
  %_101.i = fmul float %49, 0x3EDD94AE00000000
  %_103.i = fmul float %50, 0x3FF7154760000000
  %52 = fsub float %_101.i, %_103.i
  %53 = fadd float %51, %52
  %_0.i.i86.i = bitcast float %53 to i32
  %_110.i = and i32 %_0.i.i86.i, -4096
  %_0.i.i87.i = bitcast i32 %_110.i to float
  %_114.i = fsub float %_0.i.i87.i, %51
  %54 = fsub float %52, %_114.i
  br label %bb109.i

bb75.i:                                           ; preds = %bb74.i
  %_85.i = icmp sgt i32 %_0.i.i66.i, 0
  br i1 %_85.i, label %bb77.i, label %bb78.i

bb114.i:                                          ; preds = %bb109.i
  %55 = icmp eq i32 %_0.i.i85.i, 1124073472
  br i1 %55, label %bb115.i, label %bb118.i

bb113.i:                                          ; preds = %bb109.i
  %_298.i = fmul float %sn.sroa.0.0.i, 0x46293E5940000000
  %56 = fmul float %_298.i, 0x46293E5940000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb115.i:                                          ; preds = %bb114.i
  %_302.i = fadd float %46, 0x3E67154780000000
  %_304.i = fsub float %48, %47
  %_301.i = fcmp ogt float %_302.i, %_304.i
  br i1 %_301.i, label %bb116.i, label %bb127.i

bb118.i:                                          ; preds = %bb114.i
  %57 = tail call float @llvm.fabs.f32(float %48)
  %_310.i = bitcast float %57 to i32
  %_309.i = icmp ugt i32 %_310.i, 1125515264
  br i1 %_309.i, label %bb119.i, label %bb120.i

bb116.i:                                          ; preds = %bb115.i
  %_307.i = fmul float %sn.sroa.0.0.i, 0x46293E5940000000
  %58 = fmul float %_307.i, 0x46293E5940000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb126.i:                                          ; preds = %bb120.i
  %_325.i = icmp ugt i32 %_310.i, 1056964608
  br i1 %_325.i, label %bb127.i, label %bb132.i

bb120.i:                                          ; preds = %bb118.i
  %59 = icmp ne i32 %_0.i.i85.i, -1021968384
  %_318.i = fsub float %48, %47
  %_316.i = fcmp ugt float %46, %_318.i
  %or.cond62.i = or i1 %59, %_316.i
  br i1 %or.cond62.i, label %bb126.i, label %bb122.i

bb119.i:                                          ; preds = %bb118.i
  %_312.i = fmul float %sn.sroa.0.0.i, 0x39B4484C00000000
  %60 = fmul float %_312.i, 0x39B4484C00000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb122.i:                                          ; preds = %bb120.i
  %_321.i = fmul float %sn.sroa.0.0.i, 0x39B4484C00000000
  %61 = fmul float %_321.i, 0x39B4484C00000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb132.i:                                          ; preds = %bb127.i, %bb126.i
  %_0.i.i88.pre-phi.i = phi i32 [ %.pre95.i, %bb127.i ], [ %_0.i.i85.i, %bb126.i ]
  %n.sroa.0.2.i = phi i32 [ %spec.select63.i, %bb127.i ], [ 0, %bb126.i ]
  %p_h.sroa.0.0.i = phi float [ %79, %bb127.i ], [ %47, %bb126.i ]
  %_354.i = and i32 %_0.i.i88.pre-phi.i, -32768
  %_0.i.i89.i = bitcast i32 %_354.i to float
  %62 = fmul float %_0.i.i89.i, 0x3FE62E4000000000
  %_361.i = fsub float %_0.i.i89.i, %p_h.sroa.0.0.i
  %_359.i = fsub float %46, %_361.i
  %_358.i = fmul float %_359.i, 0x3FE62E4300000000
  %_364.i = fmul float %_0.i.i89.i, 0x3EB7F7D180000000
  %63 = fadd float %_364.i, %_358.i
  %64 = fadd float %62, %63
  %_369.i = fsub float %64, %62
  %65 = fsub float %63, %_369.i
  %66 = fmul float %64, %64
  %_387.i = fmul float %66, 0x3E66376980000000
  %_386.i = fadd float %_387.i, 0xBEBBBD41C0000000
  %_384.i = fmul float %66, %_386.i
  %_383.i = fadd float %_384.i, 0x3F11566AA0000000
  %_381.i = fmul float %66, %_383.i
  %_380.i = fadd float %_381.i, 0xBF66C16C20000000
  %_378.i = fmul float %66, %_380.i
  %_377.i = fadd float %_378.i, 0x3FC5555560000000
  %_375.i = fmul float %66, %_377.i
  %67 = fsub float %64, %_375.i
  %_390.i = fmul float %64, %67
  %_393.i = fadd float %67, -2.000000e+00
  %_389.i = fdiv float %_390.i, %_393.i
  %_397.i = fmul float %64, %65
  %_395.i = fadd float %65, %_397.i
  %68 = fsub float %_389.i, %_395.i
  %69 = fsub float %64, %68
  %70 = fadd float %69, 1.000000e+00
  %_0.i.i90.i = bitcast float %70 to i32
  %_405.i = shl i32 %n.sroa.0.2.i, 23
  %71 = add i32 %_405.i, %_0.i.i90.i
  %_407.i = icmp slt i32 %71, 8388608
  br i1 %_407.i, label %bb136.i, label %bb138.i

bb127.i:                                          ; preds = %bb126.i, %bb115.i
  %_324.i = lshr i32 %_0.i.i85.i, 23
  %_328.i = add nuw nsw i32 %_324.i, 2
  %72 = and i32 %_328.i, 31
  %_327.i = lshr i32 8388608, %72
  %73 = add nsw i32 %_327.i, %_0.i.i85.i
  %_331.i = lshr i32 %73, 23
  %74 = add nuw nsw i32 %_331.i, 1
  %75 = and i32 %74, 31
  %_337.i = ashr i32 -8388608, %75
  %_334.i = and i32 %_337.i, %73
  %_0.i.i91.i = bitcast i32 %_334.i to float
  %_341.i = and i32 %73, 8388607
  %_340.i = or disjoint i32 %_341.i, 8388608
  %_343.i = sub nsw i32 22, %_331.i
  %76 = and i32 %_343.i, 31
  %77 = lshr i32 %_340.i, %76
  %_345.i = icmp slt i32 %_0.i.i85.i, 0
  %78 = sub nsw i32 0, %77
  %spec.select63.i = select i1 %_345.i, i32 %78, i32 %77
  %79 = fsub float %47, %_0.i.i91.i
  %.pre.i = fadd float %46, %79
  %.pre95.i = bitcast float %.pre.i to i32
  br label %bb132.i

bb138.i:                                          ; preds = %bb132.i
  %_0.i.i92.i = bitcast i32 %71 to float
  br label %bb140.i

bb136.i:                                          ; preds = %bb132.i
  %_410.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm7scalbnf7scalbnf17h884a70490d19ea88E(float noundef %70, i32 noundef %n.sroa.0.2.i) #61
  br label %bb140.i

bb140.i:                                          ; preds = %bb136.i, %bb138.i
  %z.sroa.0.2.i = phi float [ %_410.i, %bb136.i ], [ %_0.i.i92.i, %bb138.i ]
  %80 = fmul float %sn.sroa.0.0.i, %z.sroa.0.2.i
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb78.i:                                           ; preds = %bb75.i
  %_88.i = fmul float %sn.sroa.0.0.i, 0x39B4484C00000000
  %81 = fmul float %_88.i, 0x39B4484C00000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb77.i:                                           ; preds = %bb75.i
  %_86.i = fmul float %sn.sroa.0.0.i, 0x46293E5940000000
  %82 = fmul float %_86.i, 0x46293E5940000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb72.i:                                           ; preds = %bb70.i
  %_81.i = fmul float %sn.sroa.0.0.i, 0x39B4484C00000000
  %83 = fmul float %_81.i, 0x39B4484C00000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

bb71.i:                                           ; preds = %bb70.i
  %_79.i = fmul float %sn.sroa.0.0.i, 0x46293E5940000000
  %84 = fmul float %_79.i, 0x46293E5940000000
  br label %_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit

_ZN17compiler_builtins4math4libm4powf4powf17hdda9853aba860015E.exit: ; preds = %bb71.i, %bb72.i, %bb77.i, %bb78.i, %bb140.i, %bb122.i, %bb119.i, %bb116.i, %bb113.i, %bb63.i, %bb55.i, %bb54.i, %bb50.i, %bb41.i, %bb38.i, %bb36.i, %bb33.i, %bb24.i, %bb28.i, %bb21.i, %bb10.i, %start
  %_0.sroa.0.1.i = phi float [ %80, %bb140.i ], [ %5, %bb10.i ], [ %22, %bb63.i ], [ %84, %bb71.i ], [ %83, %bb72.i ], [ %82, %bb77.i ], [ %81, %bb78.i ], [ %56, %bb113.i ], [ %58, %bb116.i ], [ %60, %bb119.i ], [ %61, %bb122.i ], [ %16, %bb41.i ], [ %12, %bb38.i ], [ %11, %bb36.i ], [ 1.000000e+00, %start ], [ 1.000000e+00, %bb21.i ], [ %y..i, %bb24.i ], [ %x, %bb33.i ], [ %19, %bb54.i ], [ %z.sroa.0.0.i, %bb50.i ], [ %spec.select.i, %bb55.i ], [ %spec.select65.i, %bb28.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm5sqrtf5sqrtf17h09816e7c21ddc755E(float noundef %x) unnamed_addr #50 {
start:
  %_0.i.i = bitcast float %x to i32
  %_11 = and i32 %_0.i.i, 2139095040
  %0 = icmp eq i32 %_11, 2139095040
  br i1 %0, label %bb2, label %bb3

bb2:                                              ; preds = %start
  %_14 = fmul float %x, %x
  %1 = fadd float %_14, %x
  br label %bb38

bb3:                                              ; preds = %start
  %_15 = icmp slt i32 %_0.i.i, 1
  br i1 %_15, label %bb4, label %bb10

bb4:                                              ; preds = %bb3
  %2 = tail call float @llvm.fabs.f32(float %x)
  %_17 = bitcast float %2 to i32
  %3 = icmp eq i32 %_17, 0
  br i1 %3, label %bb38, label %bb8

bb10:                                             ; preds = %bb3
  %4 = lshr i32 %_0.i.i, 23
  %5 = icmp ult i32 %_0.i.i, 8388608
  br i1 %5, label %bb12, label %bb16

bb8:                                              ; preds = %bb4
  %_21 = fsub float %x, %x
  %6 = fdiv float %_21, %_21
  br label %bb38

bb12:                                             ; preds = %bb13, %bb10
  %i.sroa.0.0 = phi i32 [ %9, %bb13 ], [ 0, %bb10 ]
  %ix.sroa.0.0 = phi i32 [ %8, %bb13 ], [ %_0.i.i, %bb10 ]
  %_24 = and i32 %ix.sroa.0.0, 8388608
  %7 = icmp eq i32 %_24, 0
  br i1 %7, label %bb13, label %bb14

bb13:                                             ; preds = %bb12
  %8 = shl i32 %ix.sroa.0.0, 1
  %9 = add i32 %i.sroa.0.0, 1
  br label %bb12

bb14:                                             ; preds = %bb12
  %10 = sub i32 1, %i.sroa.0.0
  br label %bb16

bb16:                                             ; preds = %bb14, %bb10
  %m.sroa.0.0 = phi i32 [ %10, %bb14 ], [ %4, %bb10 ]
  %ix.sroa.0.1 = phi i32 [ %ix.sroa.0.0, %bb14 ], [ %_0.i.i, %bb10 ]
  %11 = add i32 %m.sroa.0.0, -127
  %_29 = and i32 %ix.sroa.0.1, 8388607
  %12 = or disjoint i32 %_29, 8388608
  %_31 = and i32 %11, 1
  %spec.select = shl nuw nsw i32 %12, %_31
  br label %bb20

bb20:                                             ; preds = %bb21, %bb16
  %r.sroa.0.0 = phi i32 [ 16777216, %bb16 ], [ %22, %bb21 ]
  %q.sroa.0.0 = phi i32 [ 0, %bb16 ], [ %q.sroa.0.2, %bb21 ]
  %s.sroa.0.0 = phi i32 [ 0, %bb16 ], [ %s.sroa.0.1, %bb21 ]
  %ix.sroa.0.3.in = phi i32 [ %spec.select, %bb16 ], [ %ix.sroa.0.4, %bb21 ]
  %ix.sroa.0.3 = shl i32 %ix.sroa.0.3.in, 1
  %13 = icmp eq i32 %r.sroa.0.0, 0
  br i1 %13, label %bb25, label %bb21

bb25:                                             ; preds = %bb20
  %14 = icmp eq i32 %ix.sroa.0.3, 0
  %_51 = and i32 %q.sroa.0.0, 1
  %15 = select i1 %14, i32 0, i32 %_51
  %q.sroa.0.1 = add i32 %15, %q.sroa.0.0
  %_53 = ashr i32 %q.sroa.0.1, 1
  %16 = shl i32 %11, 22
  %_55 = and i32 %16, -8388608
  %17 = add i32 %_55, 1056964608
  %18 = add i32 %17, %_53
  %_0.i.i33 = bitcast i32 %18 to float
  br label %bb38

bb21:                                             ; preds = %bb20
  %t = add i32 %s.sroa.0.0, %r.sroa.0.0
  %_39.not = icmp sgt i32 %t, %ix.sroa.0.3
  %19 = add i32 %t, %r.sroa.0.0
  %20 = select i1 %_39.not, i32 0, i32 %r.sroa.0.0
  %q.sroa.0.2 = add i32 %20, %q.sroa.0.0
  %s.sroa.0.1 = select i1 %_39.not, i32 %s.sroa.0.0, i32 %19
  %21 = select i1 %_39.not, i32 0, i32 %t
  %ix.sroa.0.4 = sub i32 %ix.sroa.0.3, %21
  %22 = lshr i32 %r.sroa.0.0, 1
  br label %bb20

bb38:                                             ; preds = %bb25, %bb8, %bb4, %bb2
  %_0.sroa.0.1 = phi float [ %_0.i.i33, %bb25 ], [ %1, %bb2 ], [ %6, %bb8 ], [ %x, %bb4 ]
  ret float %_0.sroa.0.1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @powf(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4powf17h39504a32e80ebcf1E(float noundef %x, float noundef %y) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5acosf17h62c2f3bac1ec3f56E(float noundef %n) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %n to i32
  %0 = tail call float @llvm.fabs.f32(float %n)
  %ix.i = bitcast float %0 to i32
  %_9.i = icmp ugt i32 %ix.i, 1065353215
  br i1 %_9.i, label %bb3.i, label %bb8.i

bb8.i:                                            ; preds = %start
  %_13.i = icmp ult i32 %ix.i, 1056964608
  br i1 %_13.i, label %bb9.i, label %bb10.i

bb3.i:                                            ; preds = %start
  %1 = icmp eq i32 %ix.i, 1065353216
  br i1 %1, label %bb4.i, label %bb7.i

bb10.i:                                           ; preds = %bb8.i
  %2 = icmp sgt i32 %_0.i.i.i, -1
  br i1 %2, label %bb15.i, label %bb14.i

bb9.i:                                            ; preds = %bb8.i
  %_14.i = icmp ult i32 %ix.i, 847249409
  br i1 %_14.i, label %_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit, label %bb12.i

bb15.i:                                           ; preds = %bb10.i
  %_33.i = fsub float 1.000000e+00, %n
  %3 = fmul float %_33.i, 5.000000e-01
  %_34.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5sqrtf5sqrtf17h09816e7c21ddc755E(float noundef %3) #61
  %_0.i.i4.i = bitcast float %_34.i to i32
  %_39.i = and i32 %_0.i.i4.i, -4096
  %_0.i.i5.i = bitcast i32 %_39.i to float
  %_44.i = fmul float %_0.i.i5.i, %_0.i.i5.i
  %_42.i = fsub float %3, %_44.i
  %_45.i = fadd float %_34.i, %_0.i.i5.i
  %c.i = fdiv float %_42.i, %_45.i
  %_48.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5acosf1r17hdebf60f7629da5fcE(float noundef %3) #61
  %_47.i = fmul float %_34.i, %_48.i
  %4 = fadd float %_47.i, %c.i
  %_51.i = fadd float %4, %_0.i.i5.i
  %5 = fmul float %_51.i, 2.000000e+00
  br label %_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit

bb14.i:                                           ; preds = %bb10.i
  %_22.i = fadd float %n, 1.000000e+00
  %6 = fmul float %_22.i, 5.000000e-01
  %_23.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5sqrtf5sqrtf17h09816e7c21ddc755E(float noundef %6) #61
  %_26.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5acosf1r17hdebf60f7629da5fcE(float noundef %6) #61
  %_25.i = fmul float %_23.i, %_26.i
  %7 = fadd float %_25.i, 0xBE74442D00000000
  %_30.i = fadd float %_23.i, %7
  %_29.i = fsub float 0x3FF921FB40000000, %_30.i
  %8 = fmul float %_29.i, 2.000000e+00
  br label %_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit

bb12.i:                                           ; preds = %bb9.i
  %_19.i = fmul float %n, %n
  %_18.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5acosf1r17hdebf60f7629da5fcE(float noundef %_19.i) #61
  %_17.i = fmul float %_18.i, %n
  %_16.i = fsub float 0x3E74442D00000000, %_17.i
  %9 = fsub float %_16.i, %n
  %10 = fadd float %9, 0x3FF921FB40000000
  br label %_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit

bb4.i:                                            ; preds = %bb3.i
  %11 = icmp sgt i32 %_0.i.i.i, -1
  %spec.select.i = select i1 %11, float 0.000000e+00, float 0x400921FB40000000
  br label %_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit

bb7.i:                                            ; preds = %bb3.i
  %_12.i = fsub float %n, %n
  %12 = fdiv float 0.000000e+00, %_12.i
  br label %_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit

_ZN17compiler_builtins4math4libm5acosf5acosf17hf5794d0e93b9573aE.exit: ; preds = %bb7.i, %bb4.i, %bb12.i, %bb14.i, %bb15.i, %bb9.i
  %_0.sroa.0.0.i = phi float [ %5, %bb15.i ], [ %12, %bb7.i ], [ %10, %bb12.i ], [ %8, %bb14.i ], [ %spec.select.i, %bb4.i ], [ 0x3FF921FB40000000, %bb9.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm5acosf1r17hdebf60f7629da5fcE(float noundef %z) unnamed_addr #49 {
start:
  %_6 = fmul float %z, 0x3F81BA6D60000000
  %0 = fsub float 0xBFA5E27740000000, %_6
  %_4 = fmul float %0, %z
  %_3 = fadd float %_4, 0x3FC5554EA0000000
  %p = fmul float %_3, %z
  %_8 = fmul float %z, 0x3FE69CB5C0000000
  %1 = fsub float 1.000000e+00, %_8
  %_0 = fdiv float %p, %1
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @acosf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5acosf17h62c2f3bac1ec3f56E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6atan2f17h260bca485a680845E(float noundef %a, float noundef %b) unnamed_addr #53 {
start:
  %or.cond19.i = fcmp uno float %b, %a
  br i1 %or.cond19.i, label %bb4.i, label %bb5.i

bb4.i:                                            ; preds = %start
  %0 = fadd float %a, %b
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb5.i:                                            ; preds = %start
  %_0.i.i.i = bitcast float %b to i32
  %1 = icmp eq i32 %_0.i.i.i, 1065353216
  br i1 %1, label %bb8.i, label %bb10.i

bb8.i:                                            ; preds = %bb5.i
  %2 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5atanf5atanf17h1763cacf0149c00eE(float noundef %a) #61
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb10.i:                                           ; preds = %bb5.i
  %_0.i.i18.i = bitcast float %a to i32
  %_10.i = lshr i32 %_0.i.i18.i, 31
  %_13.i = lshr i32 %_0.i.i.i, 30
  %_12.i = and i32 %_13.i, 2
  %m.i = or disjoint i32 %_12.i, %_10.i
  %3 = tail call float @llvm.fabs.f32(float %b)
  %4 = bitcast float %3 to i32
  %5 = tail call float @llvm.fabs.f32(float %a)
  %6 = bitcast float %5 to i32
  %7 = icmp eq i32 %6, 0
  br i1 %7, label %bb11.i, label %bb12.i

bb11.i:                                           ; preds = %bb10.i
  switch i32 %m.i, label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit [
    i32 0, label %bb14.i
    i32 1, label %bb14.i
    i32 2, label %bb15.i
  ]

bb12.i:                                           ; preds = %bb10.i
  switch i32 %4, label %bb22.i [
    i32 0, label %bb16.i
    i32 2139095040, label %bb21.i
  ]

bb14.i:                                           ; preds = %bb11.i, %bb11.i
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb15.i:                                           ; preds = %bb11.i
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb16.i:                                           ; preds = %bb12.i
  %..i = tail call float @llvm.copysign.f32(float 0x3FF921FB60000000, float %a)
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb21.i:                                           ; preds = %bb12.i
  %8 = icmp eq i32 %6, 2139095040
  %.not = icmp eq i32 %m.i, 3
  br i1 %8, label %bb23.i, label %bb28.i

bb22.i:                                           ; preds = %bb12.i
  %_21.i = add nuw i32 %4, 218103808
  %_20.i = icmp ult i32 %_21.i, %6
  %9 = icmp eq i32 %6, 2139095040
  %or.cond.i = or i1 %9, %_20.i
  br i1 %or.cond.i, label %bb38.i, label %bb37.i

bb23.i:                                           ; preds = %bb21.i
  br i1 %.not, label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit, label %switch.lookup

bb28.i:                                           ; preds = %bb21.i
  br i1 %.not, label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit, label %switch.lookup1

bb37.i:                                           ; preds = %bb22.i
  %10 = icmp ne i32 %_12.i, 0
  %_29.i = add nuw i32 %6, 218103808
  %_28.i = icmp ult i32 %_29.i, %4
  %or.cond16.i = select i1 %10, i1 %_28.i, i1 false
  br i1 %or.cond16.i, label %bb49.i, label %bb46.i

bb38.i:                                           ; preds = %bb22.i
  %.15.i = tail call float @llvm.copysign.f32(float 0x3FF921FB60000000, float %a)
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb46.i:                                           ; preds = %bb37.i
  %_33.i = fdiv float %a, %b
  %11 = tail call noundef float @llvm.fabs.f32(float %_33.i)
  %12 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5atanf5atanf17h1763cacf0149c00eE(float noundef %11) #61
  br label %bb49.i

bb49.i:                                           ; preds = %bb46.i, %bb37.i
  %z.sroa.0.0.i = phi float [ %12, %bb46.i ], [ 0.000000e+00, %bb37.i ]
  switch i32 %m.i, label %bb50.i [
    i32 0, label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit
    i32 1, label %bb52.i
    i32 2, label %bb53.i
  ]

bb50.i:                                           ; preds = %bb49.i
  %_37.i = fadd float %z.sroa.0.0.i, 0x3E7777A5C0000000
  %13 = fadd float %_37.i, 0xC00921FB60000000
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb52.i:                                           ; preds = %bb49.i
  %14 = fneg float %z.sroa.0.0.i
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

bb53.i:                                           ; preds = %bb49.i
  %_35.i = fadd float %z.sroa.0.0.i, 0x3E7777A5C0000000
  %15 = fsub float 0x400921FB60000000, %_35.i
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

switch.lookup:                                    ; preds = %bb23.i
  %16 = zext nneg i32 %m.i to i64
  %switch.gep = getelementptr inbounds [3 x float], ptr @switch.table._ZN17compiler_builtins4math6atan2f17h260bca485a680845E, i64 0, i64 %16
  %switch.load = load float, ptr %switch.gep, align 4
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

switch.lookup1:                                   ; preds = %bb28.i
  %17 = zext nneg i32 %m.i to i64
  %switch.gep2 = getelementptr inbounds [3 x float], ptr @switch.table._ZN17compiler_builtins4math6atan2f17h260bca485a680845E.1, i64 0, i64 %17
  %switch.load3 = load float, ptr %switch.gep2, align 4
  br label %_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit

_ZN17compiler_builtins4math4libm6atan2f6atan2f17hb26ae0b2f2b2cdadE.exit: ; preds = %switch.lookup1, %switch.lookup, %bb53.i, %bb52.i, %bb50.i, %bb49.i, %bb38.i, %bb28.i, %bb23.i, %bb16.i, %bb15.i, %bb14.i, %bb11.i, %bb8.i, %bb4.i
  %_0.sroa.0.2.i = phi float [ %0, %bb4.i ], [ %2, %bb8.i ], [ 0x400921FB60000000, %bb15.i ], [ %a, %bb14.i ], [ 0xC00921FB60000000, %bb11.i ], [ %..i, %bb16.i ], [ 0xC002D97C80000000, %bb23.i ], [ 0xC00921FB60000000, %bb28.i ], [ %.15.i, %bb38.i ], [ %13, %bb50.i ], [ %15, %bb53.i ], [ %14, %bb52.i ], [ %z.sroa.0.0.i, %bb49.i ], [ %switch.load, %switch.lookup ], [ %switch.load3, %switch.lookup1 ]
  ret float %_0.sroa.0.2.i
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm5atanf5atanf17h1763cacf0149c00eE(float noundef %0) unnamed_addr #54 {
start:
  %_26.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast float %0 to i32
  %sign.not = icmp sgt i32 %_0.i.i, -1
  %1 = tail call float @llvm.fabs.f32(float %0)
  %2 = bitcast float %1 to i32
  %_9 = icmp ugt i32 %2, 1283457023
  br i1 %_9, label %bb3, label %bb10

bb10:                                             ; preds = %start
  %_18 = icmp ugt i32 %2, 1054867455
  br i1 %_18, label %bb12, label %bb11

bb3:                                              ; preds = %start
  %_0.i = fcmp uno float %0, 0.000000e+00
  br i1 %_0.i, label %bb45, label %bb6

bb12:                                             ; preds = %bb10
  %_31 = icmp ult i32 %2, 1066926080
  br i1 %_31, label %bb20, label %bb24

bb11:                                             ; preds = %bb10
  %_20 = icmp ult i32 %2, 964689920
  br i1 %_20, label %bb13, label %bb29

bb24:                                             ; preds = %bb12
  %_44 = icmp ult i32 %2, 1075576832
  br i1 %_44, label %bb25, label %bb26

bb20:                                             ; preds = %bb12
  %_33 = icmp ult i32 %2, 1060110336
  br i1 %_33, label %bb21, label %bb22

bb26:                                             ; preds = %bb24
  %3 = fdiv float -1.000000e+00, %1
  br label %bb29

bb25:                                             ; preds = %bb24
  %_46 = fadd float %1, -1.500000e+00
  %_49 = fmul float %1, 1.500000e+00
  %_48 = fadd float %_49, 1.000000e+00
  %4 = fdiv float %_46, %_48
  br label %bb29

bb22:                                             ; preds = %bb20
  %_40 = fadd float %1, -1.000000e+00
  %_42 = fadd float %1, 1.000000e+00
  %5 = fdiv float %_40, %_42
  br label %bb29

bb21:                                             ; preds = %bb20
  %_36 = fmul float %1, 2.000000e+00
  %_35 = fadd float %_36, -1.000000e+00
  %_38 = fadd float %1, 2.000000e+00
  %6 = fdiv float %_35, %_38
  br label %bb29

bb29:                                             ; preds = %bb21, %bb22, %bb25, %bb26, %bb11
  %id.sroa.0.0 = phi i64 [ 0, %bb21 ], [ 1, %bb22 ], [ 2, %bb25 ], [ 3, %bb26 ], [ 4294967295, %bb11 ]
  %x.sroa.0.0 = phi float [ %6, %bb21 ], [ %5, %bb22 ], [ %4, %bb25 ], [ %3, %bb26 ], [ %0, %bb11 ]
  %7 = fmul float %x.sroa.0.0, %x.sroa.0.0
  %w = fmul float %7, %7
  %_68 = fmul float %w, 0x3FAF9584A0000000
  %_64 = fadd float %_68, 0x3FC23EA1A0000000
  %_63 = fmul float %w, %_64
  %_59 = fadd float %_63, 0x3FD5555520000000
  %s1 = fmul float %7, %_59
  %_77 = fmul float %w, 0x3FBB4248E0000000
  %8 = fsub float 0xBFC9995300000000, %_77
  %s2 = fmul float %w, %8
  br i1 %_18, label %bb36, label %bb35

bb13:                                             ; preds = %bb11
  %_22 = icmp ult i32 %2, 8388608
  br i1 %_22, label %bb14, label %bb45

bb36:                                             ; preds = %bb29
  %_0.i.i.i = getelementptr inbounds float, ptr @alloc_6efd9db1aaac216de6b31460f8fe4708, i64 %id.sroa.0.0
  %_90 = load float, ptr %_0.i.i.i, align 4, !noundef !48
  %_97 = fadd float %s2, %s1
  %_95 = fmul float %x.sroa.0.0, %_97
  %_0.i.i.i14 = getelementptr inbounds float, ptr @alloc_e271bcdea847325e9fa5c91bf1d12f18, i64 %id.sroa.0.0
  %_98 = load float, ptr %_0.i.i.i14, align 4, !noundef !48
  %_94 = fsub float %_95, %_98
  %_93 = fsub float %_94, %x.sroa.0.0
  %z2 = fsub float %_90, %_93
  %9 = fneg float %z2
  %_0.sroa.0.0 = select i1 %sign.not, float %z2, float %9
  br label %bb45

bb35:                                             ; preds = %bb29
  %_86 = fadd float %s2, %s1
  %_84 = fmul float %x.sroa.0.0, %_86
  %10 = fsub float %x.sroa.0.0, %_84
  br label %bb45

bb45:                                             ; preds = %bb6, %bb14, %bb35, %bb36, %bb13, %bb3
  %_0.sroa.0.1 = phi float [ %_0.sroa.0.0, %bb36 ], [ %10, %bb35 ], [ %0, %bb13 ], [ %0, %bb14 ], [ %0, %bb3 ], [ %spec.select, %bb6 ]
  ret float %_0.sroa.0.1

bb14:                                             ; preds = %bb13
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_26.sroa.0)
  %11 = fmul float %0, %0
  store float %11, ptr %_26.sroa.0, align 4
  %_26.sroa.0.0._26.sroa.0.0._26.sroa.0.0._26.sroa.0.0. = load volatile float, ptr %_26.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_26.sroa.0)
  br label %bb45

bb6:                                              ; preds = %bb3
  %spec.select = select i1 %sign.not, float 0x3FF921FB40000000, float 0xBFF921FB40000000
  br label %bb45
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.copysign.f32(float, float) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @atan2f(float noundef %a, float noundef %b) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6atan2f17h260bca485a680845E(float noundef %a, float noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5atanf17hd93b47d6487ce09cE(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5atanf5atanf17h1763cacf0149c00eE(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @atanf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5atanf17hd93b47d6487ce09cE(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5coshf17hbedd2987842f7b9aE(float noundef %n) unnamed_addr #53 {
start:
  %_12.sroa.0.i = alloca float, align 4
  %0 = tail call float @llvm.fabs.f32(float %n)
  %1 = bitcast float %0 to i32
  %_8.i = icmp ult i32 %1, 1060205079
  br i1 %_8.i, label %bb4.i, label %bb9.i

bb9.i:                                            ; preds = %start
  %_20.i = icmp ult i32 %1, 1118925335
  br i1 %_20.i, label %bb10.i, label %bb11.i

bb4.i:                                            ; preds = %start
  %_9.i = icmp ult i32 %1, 964689920
  br i1 %_9.i, label %bb5.i, label %bb7.i

bb11.i:                                           ; preds = %bb9.i
  %2 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm8k_expo2f8k_expo2f17h497c0b9334c9c93fE(float noundef %0) #61
  br label %_ZN17compiler_builtins4math4libm5coshf5coshf17h3b09d2585c8311e3E.exit

bb10.i:                                           ; preds = %bb9.i
  %t.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4expf4expf17h1872f590d2de658cE(float noundef %0) #61
  %_24.i = fdiv float 1.000000e+00, %t.i
  %_23.i = fadd float %t.i, %_24.i
  %3 = fmul float %_23.i, 5.000000e-01
  br label %_ZN17compiler_builtins4math4libm5coshf5coshf17h3b09d2585c8311e3E.exit

bb7.i:                                            ; preds = %bb4.i
  %t1.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %0) #61
  %_17.i = fmul float %t1.i, %t1.i
  %_19.i = fadd float %t1.i, 1.000000e+00
  %_18.i = fmul float %_19.i, 2.000000e+00
  %_16.i = fdiv float %_17.i, %_18.i
  %4 = fadd float %_16.i, 1.000000e+00
  br label %_ZN17compiler_builtins4math4libm5coshf5coshf17h3b09d2585c8311e3E.exit

bb5.i:                                            ; preds = %bb4.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_12.sroa.0.i)
  %5 = fadd float %0, 0x4770000000000000
  store float %5, ptr %_12.sroa.0.i, align 4
  %_12.sroa.0.i.0._12.sroa.0.i.0._12.sroa.0.i.0._12.sroa.0.0._12.sroa.0.0._12.sroa.0.0..i = load volatile float, ptr %_12.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_12.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm5coshf5coshf17h3b09d2585c8311e3E.exit

_ZN17compiler_builtins4math4libm5coshf5coshf17h3b09d2585c8311e3E.exit: ; preds = %bb5.i, %bb7.i, %bb10.i, %bb11.i
  %_0.sroa.0.0.i = phi float [ %2, %bb11.i ], [ 1.000000e+00, %bb5.i ], [ %4, %bb7.i ], [ %3, %bb10.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm8k_expo2f8k_expo2f17h497c0b9334c9c93fE(float noundef %x) unnamed_addr #54 {
start:
  %_6 = fadd float %x, 0xC0645C7780000000
  %_5 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4expf4expf17h1872f590d2de658cE(float noundef %_6) #61
  %_4 = fmul float %_5, 0x4740000000000000
  %_0 = fmul float %_4, 0x4740000000000000
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %0) unnamed_addr #54 {
start:
  %_44.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast float %0 to i32
  %sign.not = icmp slt i32 %_0.i.i, 0
  %1 = tail call float @llvm.fabs.f32(float %0)
  %2 = bitcast float %1 to i32
  %_8 = icmp ugt i32 %2, 1100331075
  br i1 %_8, label %bb3, label %bb10

bb10:                                             ; preds = %start
  %3 = icmp ugt i32 %2, 1051816472
  br i1 %3, label %bb11, label %bb20

bb3:                                              ; preds = %start
  %_10 = icmp ugt i32 %2, 2139095040
  %brmerge = or i1 %sign.not, %_10
  %.mux = select i1 %_10, float %0, float -1.000000e+00
  br i1 %brmerge, label %bb53, label %bb7

bb20:                                             ; preds = %bb10
  %_38 = icmp ult i32 %2, 855638016
  br i1 %_38, label %bb21, label %bb26

bb11:                                             ; preds = %bb10
  %4 = icmp ult i32 %2, 1065686418
  br i1 %4, label %bb12, label %bb15

bb15:                                             ; preds = %bb11
  %spec.select = select i1 %sign.not, float -5.000000e-01, float 5.000000e-01
  br label %bb18

bb12:                                             ; preds = %bb11
  br i1 %sign.not, label %bb14, label %bb13

bb18:                                             ; preds = %bb7, %bb15
  %_27.sroa.0.0 = phi float [ %spec.select, %bb15 ], [ 5.000000e-01, %bb7 ]
  %_25.sroa.0.1 = fmul float %0, 0x3FF7154760000000
  %_24 = fadd float %_25.sroa.0.1, %_27.sroa.0.0
  %5 = tail call i32 @llvm.fptosi.sat.i32.f32(float %_24)
  %t1 = sitofp i32 %5 to float
  %_31 = fmul float %t1, 0x3FE62E3000000000
  %6 = fsub float %0, %_31
  %7 = fmul float %t1, 0x3EE2FEFA20000000
  br label %bb19

bb13:                                             ; preds = %bb12
  %8 = fadd float %0, 0xBFE62E3000000000
  br label %bb19

bb14:                                             ; preds = %bb12
  %9 = fadd float %0, 0x3FE62E3000000000
  br label %bb19

bb19:                                             ; preds = %bb14, %bb13, %bb18
  %lo.sroa.0.0 = phi float [ 0x3EE2FEFA20000000, %bb13 ], [ %7, %bb18 ], [ 0xBEE2FEFA20000000, %bb14 ]
  %hi.sroa.0.0 = phi float [ %8, %bb13 ], [ %6, %bb18 ], [ %9, %bb14 ]
  %k.sroa.0.0 = phi i32 [ 1, %bb13 ], [ %5, %bb18 ], [ -1, %bb14 ]
  %10 = fsub float %hi.sroa.0.0, %lo.sroa.0.0
  %11 = fmul float %10, 5.000000e-01
  %12 = fmul float %10, %11
  %13 = fmul float %12, 0x3F59E60200000000
  %14 = fadd float %13, 0xBFA1110D00000000
  %15 = fmul float %12, %14
  %16 = fadd float %15, 1.000000e+00
  %17 = fmul float %11, %16
  %18 = fsub float 3.000000e+00, %17
  %19 = fsub float %16, %18
  %20 = fmul float %10, %18
  %21 = fsub float 6.000000e+00, %20
  %22 = fdiv float %19, %21
  %23 = fmul float %12, %22
  %24 = icmp eq i32 %k.sroa.0.0, 0
  br i1 %24, label %bb27, label %bb28

bb7:                                              ; preds = %bb3
  %_12 = fcmp ogt float %0, 0x40562E3000000000
  br i1 %_12, label %bb8, label %bb18

bb8:                                              ; preds = %bb7
  %25 = fmul float %0, 0x47E0000000000000
  br label %bb53

bb26:                                             ; preds = %bb20
  %26 = fmul float %0, 5.000000e-01
  %27 = fmul float %26, %0
  %28 = fmul float %27, 0x3F59E60200000000
  %29 = fadd float %28, 0xBFA1110D00000000
  %30 = fmul float %27, %29
  %31 = fadd float %30, 1.000000e+00
  %32 = fmul float %26, %31
  %33 = fsub float 3.000000e+00, %32
  %34 = fsub float %31, %33
  %35 = fmul float %33, %0
  %36 = fsub float 6.000000e+00, %35
  %37 = fdiv float %34, %36
  %38 = fmul float %27, %37
  br label %bb27

bb21:                                             ; preds = %bb20
  %_40 = icmp ult i32 %2, 8388608
  br i1 %_40, label %bb22, label %bb53

bb27:                                             ; preds = %bb26, %bb19
  %e.sroa.0.0 = phi float [ %23, %bb19 ], [ %38, %bb26 ]
  %hxs.sroa.0.0 = phi float [ %12, %bb19 ], [ %27, %bb26 ]
  %x.sroa.0.0 = phi float [ %10, %bb19 ], [ %0, %bb26 ]
  %_66 = fmul float %e.sroa.0.0, %x.sroa.0.0
  %_65 = fsub float %_66, %hxs.sroa.0.0
  %39 = fsub float %x.sroa.0.0, %_65
  br label %bb53

bb22:                                             ; preds = %bb21
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_44.sroa.0)
  %40 = fmul float %0, %0
  store float %40, ptr %_44.sroa.0, align 4
  %_44.sroa.0.0._44.sroa.0.0._44.sroa.0.0._44.sroa.0.0. = load volatile float, ptr %_44.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_44.sroa.0)
  br label %bb53

bb28:                                             ; preds = %bb19
  %_34 = fsub float %hi.sroa.0.0, %10
  %41 = fsub float %_34, %lo.sroa.0.0
  %_71 = fsub float %23, %41
  %_69 = fmul float %10, %_71
  %42 = fsub float %_69, %41
  %43 = fsub float %42, %12
  switch i32 %k.sroa.0.0, label %bb32 [
    i32 -1, label %bb29
    i32 1, label %bb31
  ]

bb29:                                             ; preds = %bb28
  %_77 = fsub float %10, %43
  %_76 = fmul float %_77, 5.000000e-01
  %44 = fadd float %_76, -5.000000e-01
  br label %bb53

bb31:                                             ; preds = %bb28
  %_81 = fcmp olt float %10, -2.500000e-01
  br i1 %_81, label %bb33, label %bb34

bb32:                                             ; preds = %bb28
  %_94 = shl i32 %k.sroa.0.0, 23
  %_93 = add i32 %_94, 1065353216
  %_0.i.i66 = bitcast i32 %_93 to float
  %or.cond = icmp ugt i32 %k.sroa.0.0, 56
  br i1 %or.cond, label %bb39, label %bb43

bb34:                                             ; preds = %bb31
  %_88 = fsub float %10, %43
  %_87 = fmul float %_88, 2.000000e+00
  %45 = fadd float %_87, 1.000000e+00
  br label %bb53

bb33:                                             ; preds = %bb31
  %_85 = fadd float %10, 5.000000e-01
  %_83 = fsub float %43, %_85
  %46 = fmul float %_83, -2.000000e+00
  br label %bb53

bb43:                                             ; preds = %bb32
  %_111 = xor i32 %_94, 1065353216
  %_0.i.i67 = bitcast i32 %_111 to float
  %_114 = icmp ult i32 %k.sroa.0.0, 23
  br i1 %_114, label %bb45, label %bb46

bb46:                                             ; preds = %bb43
  %_124 = fadd float %43, %_0.i.i67
  %_122 = fsub float %10, %_124
  %_121 = fadd float %_122, 1.000000e+00
  br label %bb47

bb45:                                             ; preds = %bb43
  %_117 = fsub float %10, %43
  %_120 = fsub float 1.000000e+00, %_0.i.i67
  %_116 = fadd float %_120, %_117
  br label %bb47

bb47:                                             ; preds = %bb45, %bb46
  %_116.pn = phi float [ %_116, %bb45 ], [ %_121, %bb46 ]
  %_0.sroa.0.2 = fmul float %_116.pn, %_0.i.i66
  br label %bb53

bb53:                                             ; preds = %bb39, %bb47, %bb33, %bb34, %bb29, %bb22, %bb27, %bb21, %bb8, %bb3
  %_0.sroa.0.3 = phi float [ %_0.sroa.0.2, %bb47 ], [ %25, %bb8 ], [ %.mux, %bb3 ], [ %0, %bb21 ], [ %0, %bb22 ], [ %39, %bb27 ], [ %44, %bb29 ], [ %46, %bb33 ], [ %45, %bb34 ], [ %51, %bb39 ]
  ret float %_0.sroa.0.3

bb39:                                             ; preds = %bb32
  %_101 = fsub float %10, %43
  %47 = fadd float %_101, 1.000000e+00
  %48 = icmp eq i32 %k.sroa.0.0, 128
  %_105 = fmul float %47, 2.000000e+00
  %49 = fmul float %_105, 0x47E0000000000000
  %50 = fmul float %47, %_0.i.i66
  %y.sroa.0.0 = select i1 %48, float %49, float %50
  %51 = fadd float %y.sroa.0.0, -1.000000e+00
  br label %bb53
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @coshf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5coshf17hbedd2987842f7b9aE(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6expm1f17h3c2058f521a5e54cE(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @expm1f(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6expm1f17h3c2058f521a5e54cE(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4fdim17h6deffe43d2fffc77E(double noundef %a, double noundef %b) unnamed_addr #53 {
start:
  %_0.i.i = fcmp uno double %a, 0.000000e+00
  br i1 %_0.i.i, label %_ZN17compiler_builtins4math4libm4fdim4fdim17hb20416ff93ea6f20E.exit, label %bb3.i

bb3.i:                                            ; preds = %start
  %_0.i1.i = fcmp uno double %b, 0.000000e+00
  br i1 %_0.i1.i, label %_ZN17compiler_builtins4math4libm4fdim4fdim17hb20416ff93ea6f20E.exit, label %bb6.i

bb6.i:                                            ; preds = %bb3.i
  %_5.i = fcmp ogt double %a, %b
  br i1 %_5.i, label %bb7.i, label %_ZN17compiler_builtins4math4libm4fdim4fdim17hb20416ff93ea6f20E.exit

bb7.i:                                            ; preds = %bb6.i
  %0 = fsub double %a, %b
  br label %_ZN17compiler_builtins4math4libm4fdim4fdim17hb20416ff93ea6f20E.exit

_ZN17compiler_builtins4math4libm4fdim4fdim17hb20416ff93ea6f20E.exit: ; preds = %bb7.i, %bb6.i, %bb3.i, %start
  %_0.sroa.0.0.i = phi double [ %0, %bb7.i ], [ %a, %start ], [ %b, %bb3.i ], [ 0.000000e+00, %bb6.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @fdim(double noundef %a, double noundef %b) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4fdim17h6deffe43d2fffc77E(double noundef %a, double noundef %b) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5fdimf17h0d47e52536c1f49fE(float noundef %a, float noundef %b) unnamed_addr #53 {
start:
  %_0.i.i = fcmp uno float %a, 0.000000e+00
  br i1 %_0.i.i, label %_ZN17compiler_builtins4math4libm5fdimf5fdimf17h5705a61fc17e6b1bE.exit, label %bb3.i

bb3.i:                                            ; preds = %start
  %_0.i1.i = fcmp uno float %b, 0.000000e+00
  br i1 %_0.i1.i, label %_ZN17compiler_builtins4math4libm5fdimf5fdimf17h5705a61fc17e6b1bE.exit, label %bb6.i

bb6.i:                                            ; preds = %bb3.i
  %_5.i = fcmp ogt float %a, %b
  br i1 %_5.i, label %bb7.i, label %_ZN17compiler_builtins4math4libm5fdimf5fdimf17h5705a61fc17e6b1bE.exit

bb7.i:                                            ; preds = %bb6.i
  %0 = fsub float %a, %b
  br label %_ZN17compiler_builtins4math4libm5fdimf5fdimf17h5705a61fc17e6b1bE.exit

_ZN17compiler_builtins4math4libm5fdimf5fdimf17h5705a61fc17e6b1bE.exit: ; preds = %bb7.i, %bb6.i, %bb3.i, %start
  %_0.sroa.0.0.i = phi float [ %0, %bb7.i ], [ %a, %start ], [ %b, %bb3.i ], [ 0.000000e+00, %bb6.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @fdimf(float noundef %a, float noundef %b) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5fdimf17h0d47e52536c1f49fE(float noundef %a, float noundef %b) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6log1pf17h9aa052673946c871E(float noundef %n) unnamed_addr #53 {
start:
  %_27.sroa.0.i = alloca float, align 4
  %_0.i.i.i = bitcast float %n to i32
  %or.cond.i = icmp slt i32 %_0.i.i.i, 1054086096
  br i1 %or.cond.i, label %bb4.i, label %bb17.i

bb4.i:                                            ; preds = %start
  %_19.i = icmp ugt i32 %_0.i.i.i, -1082130433
  br i1 %_19.i, label %bb5.i, label %bb8.i

bb17.i:                                           ; preds = %start
  %_29.i = icmp ugt i32 %_0.i.i.i, 2139095039
  br i1 %_29.i, label %_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit, label %bb21.i

bb20.i:                                           ; preds = %bb8.i
  %_28.i = icmp ugt i32 %_0.i.i.i, -1097468391
  br i1 %_28.i, label %bb21.i, label %bb34.i

bb8.i:                                            ; preds = %bb4.i
  %_23.i = shl i32 %_0.i.i.i, 1
  %_22.i = icmp ult i32 %_23.i, 1728053248
  br i1 %_22.i, label %bb9.i, label %bb20.i

bb5.i:                                            ; preds = %bb4.i
  %_20.i = fcmp oeq float %n, -1.000000e+00
  br i1 %_20.i, label %_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit, label %bb7.i

bb9.i:                                            ; preds = %bb8.i
  %_24.i = and i32 %_0.i.i.i, 2139095040
  %0 = icmp eq i32 %_24.i, 0
  br i1 %0, label %bb11.i, label %_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit

bb21.i:                                           ; preds = %bb20.i, %bb17.i
  %_33.i = fadd float %n, 1.000000e+00
  %_0.i.i14.i = bitcast float %_33.i to i32
  %1 = add i32 %_0.i.i14.i, 4913933
  %_36.i = lshr i32 %1, 23
  %2 = add nsw i32 %_36.i, -127
  %_38.i = icmp ult i32 %1, 1275068416
  br i1 %_38.i, label %bb23.i, label %bb31.i

bb34.i:                                           ; preds = %bb31.i, %bb20.i
  %k.sroa.0.1.i = phi float [ %10, %bb31.i ], [ 0.000000e+00, %bb20.i ]
  %c.sroa.0.1.i = phi float [ %c.sroa.0.2.i, %bb31.i ], [ 0.000000e+00, %bb20.i ]
  %f.sroa.0.1.i = phi float [ %9, %bb31.i ], [ %n, %bb20.i ]
  %_57.i = fadd float %f.sroa.0.1.i, 2.000000e+00
  %s.i = fdiv float %f.sroa.0.1.i, %_57.i
  %z.i = fmul float %s.i, %s.i
  %w.i = fmul float %z.i, %z.i
  %_60.i = fmul float %w.i, 0x3FCF13C4C0000000
  %_59.i = fadd float %_60.i, 0x3FD999C260000000
  %t1.i = fmul float %w.i, %_59.i
  %_62.i = fmul float %w.i, 0x3FD23D3DC0000000
  %_61.i = fadd float %_62.i, 0x3FE5555540000000
  %t2.i = fmul float %z.i, %_61.i
  %r.i = fadd float %t2.i, %t1.i
  %_63.i = fmul float %f.sroa.0.1.i, 5.000000e-01
  %hfsq.i = fmul float %f.sroa.0.1.i, %_63.i
  %_71.i = fadd float %hfsq.i, %r.i
  %_70.i = fmul float %s.i, %_71.i
  %_73.i = fmul float %k.sroa.0.1.i, 0x3EE2FEFA20000000
  %_72.i = fadd float %_73.i, %c.sroa.0.1.i
  %_69.i = fadd float %_72.i, %_70.i
  %_68.i = fsub float %_69.i, %hfsq.i
  %_67.i = fadd float %f.sroa.0.1.i, %_68.i
  %_76.i = fmul float %k.sroa.0.1.i, 0x3FE62E3000000000
  %3 = fadd float %_76.i, %_67.i
  br label %_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit

bb23.i:                                           ; preds = %bb21.i
  %_41.i = icmp ugt i32 %1, 1082130431
  %4 = fsub float %n, %_33.i
  %5 = fadd float %4, 1.000000e+00
  %_46.i = fadd float %_33.i, -1.000000e+00
  %6 = fsub float %n, %_46.i
  %_40.sroa.0.0.i = select i1 %_41.i, float %5, float %6
  %7 = fdiv float %_40.sroa.0.0.i, %_33.i
  br label %bb31.i

bb31.i:                                           ; preds = %bb23.i, %bb21.i
  %c.sroa.0.2.i = phi float [ %7, %bb23.i ], [ 0.000000e+00, %bb21.i ]
  %_51.i = and i32 %1, 8388607
  %8 = add nuw nsw i32 %_51.i, 1060439283
  %_0.i.i15.i = bitcast i32 %8 to float
  %9 = fadd float %_0.i.i15.i, -1.000000e+00
  %10 = sitofp i32 %2 to float
  br label %bb34.i

bb11.i:                                           ; preds = %bb9.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_27.sroa.0.i)
  %11 = fmul float %n, %n
  store float %11, ptr %_27.sroa.0.i, align 4
  %_27.sroa.0.i.0._27.sroa.0.i.0._27.sroa.0.i.0._27.sroa.0.0._27.sroa.0.0._27.sroa.0.0..i = load volatile float, ptr %_27.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_27.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit

bb7.i:                                            ; preds = %bb5.i
  %_21.i = fsub float %n, %n
  %12 = fdiv float %_21.i, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit

_ZN17compiler_builtins4math4libm6log1pf6log1pf17h777c9031352bd69eE.exit: ; preds = %bb7.i, %bb11.i, %bb34.i, %bb9.i, %bb5.i, %bb17.i
  %_0.sroa.0.1.i = phi float [ %3, %bb34.i ], [ %12, %bb7.i ], [ %n, %bb17.i ], [ %n, %bb9.i ], [ %n, %bb11.i ], [ 0xFFF0000000000000, %bb5.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @log1pf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6log1pf17h9aa052673946c871E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5sinhf17h7c39e425ee8d9f46E(float noundef %n) unnamed_addr #53 {
start:
  %spec.select.i = tail call float @llvm.copysign.f32(float 5.000000e-01, float %n)
  %0 = tail call float @llvm.fabs.f32(float %n)
  %1 = bitcast float %0 to i32
  %_10.i = icmp ult i32 %1, 1118925335
  br i1 %_10.i, label %bb6.i, label %bb12.i

bb12.i:                                           ; preds = %start
  %_24.i = fmul float %spec.select.i, 2.000000e+00
  %_26.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm8k_expo2f8k_expo2f17h497c0b9334c9c93fE(float noundef %0) #61
  %2 = fmul float %_24.i, %_26.i
  br label %_ZN17compiler_builtins4math4libm5sinhf5sinhf17h46d61f541f757193E.exit

bb6.i:                                            ; preds = %start
  %t.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %0) #61
  %_12.i = icmp ult i32 %1, 1065353216
  br i1 %_12.i, label %bb8.i, label %bb11.i

bb11.i:                                           ; preds = %bb6.i
  %_23.i = fadd float %t.i, 1.000000e+00
  %_22.i = fdiv float %t.i, %_23.i
  %_21.i = fadd float %t.i, %_22.i
  %3 = fmul float %spec.select.i, %_21.i
  br label %_ZN17compiler_builtins4math4libm5sinhf5sinhf17h46d61f541f757193E.exit

bb8.i:                                            ; preds = %bb6.i
  %_13.i = icmp ult i32 %1, 964689920
  br i1 %_13.i, label %_ZN17compiler_builtins4math4libm5sinhf5sinhf17h46d61f541f757193E.exit, label %bb10.i

bb10.i:                                           ; preds = %bb8.i
  %_16.i = fmul float %t.i, 2.000000e+00
  %_18.i = fmul float %t.i, %t.i
  %_19.i = fadd float %t.i, 1.000000e+00
  %_17.i = fdiv float %_18.i, %_19.i
  %_15.i = fsub float %_16.i, %_17.i
  %4 = fmul float %spec.select.i, %_15.i
  br label %_ZN17compiler_builtins4math4libm5sinhf5sinhf17h46d61f541f757193E.exit

_ZN17compiler_builtins4math4libm5sinhf5sinhf17h46d61f541f757193E.exit: ; preds = %bb10.i, %bb8.i, %bb11.i, %bb12.i
  %_0.sroa.0.0.i = phi float [ %2, %bb12.i ], [ %4, %bb10.i ], [ %3, %bb11.i ], [ %n, %bb8.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @sinhf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5sinhf17h7c39e425ee8d9f46E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5tanhf17h03e57c3f6d279dc3E(float noundef %n) unnamed_addr #53 {
start:
  %_33.sroa.0.i = alloca float, align 4
  %0 = tail call float @llvm.fabs.f32(float %n)
  %1 = bitcast float %0 to i32
  %_11.i = icmp ugt i32 %1, 1057791828
  br i1 %_11.i, label %bb3.i, label %bb8.i

bb8.i:                                            ; preds = %start
  %_20.i = icmp ugt i32 %1, 1048757624
  br i1 %_20.i, label %bb9.i, label %bb11.i

bb3.i:                                            ; preds = %start
  %_12.i = icmp ugt i32 %1, 1092616192
  br i1 %_12.i, label %bb4.i, label %bb5.i

bb11.i:                                           ; preds = %bb8.i
  %_25.i = icmp ugt i32 %1, 8388607
  br i1 %_25.i, label %bb12.i, label %bb14.i

bb9.i:                                            ; preds = %bb8.i
  %_22.i = fmul float %0, 2.000000e+00
  %t1.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %_22.i) #61
  %_24.i = fadd float %t1.i, 2.000000e+00
  %2 = fdiv float %t1.i, %_24.i
  br label %_ZN17compiler_builtins4math4libm5tanhf5tanhf17h280875af26c99c35E.exit

bb14.i:                                           ; preds = %bb11.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_33.sroa.0.i)
  %3 = fmul float %n, %n
  store float %3, ptr %_33.sroa.0.i, align 4
  %_33.sroa.0.i.0._33.sroa.0.i.0._33.sroa.0.i.0._33.sroa.0.0._33.sroa.0.0._33.sroa.0.0..i = load volatile float, ptr %_33.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_33.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm5tanhf5tanhf17h280875af26c99c35E.exit

bb12.i:                                           ; preds = %bb11.i
  %_27.i = fmul float %0, -2.000000e+00
  %t.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %_27.i) #61
  %_29.i = fneg float %t.i
  %_30.i = fadd float %t.i, 2.000000e+00
  %4 = fdiv float %_29.i, %_30.i
  br label %_ZN17compiler_builtins4math4libm5tanhf5tanhf17h280875af26c99c35E.exit

bb5.i:                                            ; preds = %bb3.i
  %_16.i = fmul float %0, 2.000000e+00
  %t2.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6expm1f6expm1f17h52ce0a0fe017e631E(float noundef %_16.i) #61
  %_19.i = fadd float %t2.i, 2.000000e+00
  %_18.i = fdiv float 2.000000e+00, %_19.i
  %5 = fsub float 1.000000e+00, %_18.i
  br label %_ZN17compiler_builtins4math4libm5tanhf5tanhf17h280875af26c99c35E.exit

bb4.i:                                            ; preds = %bb3.i
  %_13.i = fdiv float 0.000000e+00, %0
  %6 = fadd float %_13.i, 1.000000e+00
  br label %_ZN17compiler_builtins4math4libm5tanhf5tanhf17h280875af26c99c35E.exit

_ZN17compiler_builtins4math4libm5tanhf5tanhf17h280875af26c99c35E.exit: ; preds = %bb4.i, %bb5.i, %bb12.i, %bb14.i, %bb9.i
  %tt.sroa.0.0.i = phi float [ %6, %bb4.i ], [ %5, %bb5.i ], [ %2, %bb9.i ], [ %4, %bb12.i ], [ %0, %bb14.i ]
  %_0.i.i.i = bitcast float %n to i32
  %7 = fneg float %tt.sroa.0.0.i
  %sign.not7.i = icmp slt i32 %_0.i.i.i, 0
  %_0.sroa.0.0.i = select i1 %sign.not7.i, float %7, float %tt.sroa.0.0.i
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @tanhf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5tanhf17h03e57c3f6d279dc3E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5ldexp17h9a04201c1ff830adE(double noundef %f, i32 noundef %n) unnamed_addr #53 {
start:
  %_0.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %f, i32 noundef %n) #61
  ret double %_0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @ldexp(double noundef %f, i32 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5ldexp17h9a04201c1ff830adE(double noundef %f, i32 noundef %n) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6ldexpf17h7a767c0f63934c55E(float noundef %f, i32 noundef %n) unnamed_addr #53 {
start:
  %_0.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm7scalbnf7scalbnf17h884a70490d19ea88E(float noundef %f, i32 noundef %n) #61
  ret float %_0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @ldexpf(float noundef %f, i32 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6ldexpf17h7a767c0f63934c55E(float noundef %f, i32 noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math6tgamma17h9d38e753776358edE(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6tgamma6tgamma17h5fab1fa46ffcf4f3E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nofree norecurse nounwind optsize memory(inaccessiblemem: readwrite)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm6tgamma6tgamma17h5fab1fa46ffcf4f3E(double noundef %0) unnamed_addr #58 {
start:
  %iter1.i = alloca [24 x i8], align 8
  %iter.i = alloca [24 x i8], align 8
  %_33.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast double %0 to i64
  %_11 = lshr i64 %_0.i.i, 32
  %_10 = trunc i64 %_11 to i32
  %ix = and i32 %_10, 2147483647
  %sign.not = icmp sgt i64 %_0.i.i, -1
  %_14 = icmp ugt i32 %ix, 2146435071
  br i1 %_14, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %_16 = icmp ult i32 %ix, 1016070144
  br i1 %_16, label %bb4, label %bb5

bb2:                                              ; preds = %start
  %1 = fadd double %0, 0x7FF0000000000000
  br label %bb41

bb5:                                              ; preds = %bb3
  %_20 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %0) #61
  %_18 = fcmp oeq double %_20, %0
  br i1 %_18, label %bb7, label %bb13

bb4:                                              ; preds = %bb3
  %2 = fdiv double 1.000000e+00, %0
  br label %bb41

bb13:                                             ; preds = %bb5
  %3 = icmp ugt i32 %ix, 1080492031
  br i1 %3, label %bb14, label %bb24

bb7:                                              ; preds = %bb5
  br i1 %sign.not, label %bb9, label %bb41

bb24:                                             ; preds = %bb13
  %4 = fneg double %0
  %spec.select = select i1 %sign.not, double %0, double %4
  br label %bb27

bb14:                                             ; preds = %bb13
  br i1 %sign.not, label %bb22, label %bb15

bb27:                                             ; preds = %bb12, %bb24
  %_44.sroa.0.0 = phi double [ %0, %bb12 ], [ %spec.select, %bb24 ]
  %5 = fadd double %_44.sroa.0.0, 0x40161945B9800000
  %_46 = fcmp ogt double %_44.sroa.0.0, 0x40161945B9800000
  %6 = fsub double %5, %_44.sroa.0.0
  %7 = fadd double %6, 0xC0161945B9800000
  %8 = fadd double %5, 0xC0161945B9800000
  %9 = fsub double %8, %_44.sroa.0.0
  %dy.sroa.0.0 = select i1 %_46, double %7, double %9
  %10 = fadd double %_44.sroa.0.0, -5.000000e-01
  %_4.i = fcmp olt double %_44.sroa.0.0, 8.000000e+00
  br i1 %_4.i, label %bb1.i, label %bb12.i

bb12.i:                                           ; preds = %bb27
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter1.i)
  store i64 0, ptr %iter1.i, align 8
  %_23.sroa.4.0.iter1.sroa_idx.i = getelementptr inbounds i8, ptr %iter1.i, i64 8
  store i64 12, ptr %_23.sroa.4.0.iter1.sroa_idx.i, align 8
  %_23.sroa.5.0.iter1.sroa_idx.i = getelementptr inbounds i8, ptr %iter1.i, i64 16
  store i8 0, ptr %_23.sroa.5.0.iter1.sroa_idx.i, align 8
  br label %bb15.i

bb1.i:                                            ; preds = %bb27
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %iter.i)
  store i64 0, ptr %iter.i, align 8
  %_5.sroa.4.0.iter.sroa_idx.i = getelementptr inbounds i8, ptr %iter.i, i64 8
  store i64 12, ptr %_5.sroa.4.0.iter.sroa_idx.i, align 8
  %_5.sroa.5.0.iter.sroa_idx.i = getelementptr inbounds i8, ptr %iter.i, i64 16
  store i8 0, ptr %_5.sroa.5.0.iter.sroa_idx.i, align 8
  br label %bb5.i

bb15.i:                                           ; preds = %bb17.i, %bb12.i
  %den.sroa.0.0.i = phi double [ 0.000000e+00, %bb12.i ], [ %15, %bb17.i ]
  %num.sroa.0.0.i = phi double [ 0.000000e+00, %bb12.i ], [ %14, %bb17.i ]
  %11 = call fastcc { i64, i64 } @"_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17ha0bcfe19b9ef19f8E"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter1.i) #61
  %12 = extractvalue { i64, i64 } %11, 0
  %switch.i = icmp eq i64 %12, 0
  br i1 %switch.i, label %bb18.i, label %bb17.i

bb18.i:                                           ; preds = %bb15.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter1.i)
  br label %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit

bb17.i:                                           ; preds = %bb15.i
  %13 = extractvalue { i64, i64 } %11, 1
  %_30.i = fdiv double %num.sroa.0.0.i, %_44.sroa.0.0
  %_0.i.i.i.i = getelementptr inbounds double, ptr @alloc_050d47a4b6735da5bc9cb8d89c6a0633, i64 %13
  %_32.i = load double, ptr %_0.i.i.i.i, align 8, !noundef !48
  %14 = fadd double %_30.i, %_32.i
  %_35.i = fdiv double %den.sroa.0.0.i, %_44.sroa.0.0
  %_6.i.i4.i = icmp ult i64 %13, 13
  tail call void @llvm.assume(i1 %_6.i.i4.i)
  %_0.i.i.i5.i = getelementptr inbounds double, ptr @alloc_9f44bb3f90e896fc99e94377d7fb6be3, i64 %13
  %_37.i = load double, ptr %_0.i.i.i5.i, align 8, !noundef !48
  %15 = fadd double %_35.i, %_37.i
  br label %bb15.i

bb5.i:                                            ; preds = %bb8.i, %bb1.i
  %den.sroa.0.2.i = phi double [ 0.000000e+00, %bb1.i ], [ %20, %bb8.i ]
  %num.sroa.0.2.i = phi double [ 0.000000e+00, %bb1.i ], [ %19, %bb8.i ]
  %16 = call fastcc { i64, i64 } @"_ZN98_$LT$core..iter..adapters..rev..Rev$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4209a239bed1fbaaE"(ptr noalias noundef nonnull align 8 dereferenceable(24) %iter.i) #61
  %17 = extractvalue { i64, i64 } %16, 0
  %switch3.i = icmp eq i64 %17, 0
  br i1 %switch3.i, label %bb9.i, label %bb8.i

bb9.i:                                            ; preds = %bb5.i
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %iter.i)
  br label %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit

bb8.i:                                            ; preds = %bb5.i
  %18 = extractvalue { i64, i64 } %16, 1
  %_13.i = fmul double %_44.sroa.0.0, %num.sroa.0.2.i
  %_0.i.i.i7.i = getelementptr inbounds double, ptr @alloc_050d47a4b6735da5bc9cb8d89c6a0633, i64 %18
  %_15.i = load double, ptr %_0.i.i.i7.i, align 8, !noundef !48
  %19 = fadd double %_13.i, %_15.i
  %_18.i = fmul double %_44.sroa.0.0, %den.sroa.0.2.i
  %_6.i.i8.i = icmp ult i64 %18, 13
  tail call void @llvm.assume(i1 %_6.i.i8.i)
  %_0.i.i.i9.i = getelementptr inbounds double, ptr @alloc_9f44bb3f90e896fc99e94377d7fb6be3, i64 %18
  %_20.i = load double, ptr %_0.i.i.i9.i, align 8, !noundef !48
  %20 = fadd double %_18.i, %_20.i
  br label %bb5.i

_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit: ; preds = %bb9.i, %bb18.i
  %den.sroa.0.1.i = phi double [ %den.sroa.0.2.i, %bb9.i ], [ %den.sroa.0.0.i, %bb18.i ]
  %num.sroa.0.1.i = phi double [ %num.sroa.0.2.i, %bb9.i ], [ %num.sroa.0.0.i, %bb18.i ]
  %_0.i = fdiv double %num.sroa.0.1.i, %den.sroa.0.1.i
  %_51 = fneg double %5
  %_50 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3exp3exp17h9e3404173365e609E(double noundef %_51) #61
  %21 = fmul double %_0.i, %_50
  %_53 = fcmp olt double %0, 0.000000e+00
  br i1 %_53, label %bb33, label %bb36

bb22:                                             ; preds = %bb12, %bb14
  %22 = fmul double %0, 0x7FE0000000000000
  br label %bb41

bb15:                                             ; preds = %bb14
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_33.sroa.0)
  %_34 = fdiv double 0x3810000000000000, %0
  %23 = fptrunc double %_34 to float
  store float %23, ptr %_33.sroa.0, align 4
  %_33.sroa.0.0._33.sroa.0.0._33.sroa.0.0._33.sroa.0.0. = load volatile float, ptr %_33.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_33.sroa.0)
  %_38 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %0) #61
  %_37 = fmul double %_38, 5.000000e-01
  %_41 = fmul double %0, 5.000000e-01
  %_40 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %_41) #61
  %_36 = fcmp oeq double %_37, %_40
  %. = select i1 %_36, double 0.000000e+00, double -0.000000e+00
  br label %bb41

bb9:                                              ; preds = %bb7
  %_22 = fcmp ugt double %0, 2.300000e+01
  br i1 %_22, label %bb12, label %bb10

bb12:                                             ; preds = %bb9
  %24 = icmp ugt i32 %ix, 1080492031
  br i1 %24, label %bb22, label %bb27

bb10:                                             ; preds = %bb9
  %_27 = tail call i64 @llvm.fptoui.sat.i64.f64(double %0)
  %25 = getelementptr double, ptr @alloc_1372ba745c99ad998c43e6438c956797, i64 %_27
  %_0.i.i.i = getelementptr double, ptr %25, i64 -1
  %26 = load double, ptr %_0.i.i.i, align 8, !noundef !48
  br label %bb41

bb33:                                             ; preds = %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit
  %27 = fmul double %_44.sroa.0.0, 5.000000e-01
  %_6.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %27) #61
  %_4.i5 = fsub double %27, %_6.i
  %28 = fmul double %_4.i5, 2.000000e+00
  %_8.i = fmul double %28, 4.000000e+00
  %29 = tail call i64 @llvm.fptosi.sat.i64.f64(double %_8.i)
  %_11.i = add i64 %29, 1
  %_10.i = sdiv i64 %_11.i, 2
  %_14.i = sitofp i64 %_10.i to double
  %_13.i6 = fmul double %_14.i, 5.000000e-01
  %30 = fsub double %28, %_13.i6
  %31 = fmul double %30, 0x400921FB54442D18
  switch i64 %_10.i, label %bb2.i [
    i64 1, label %bb3.i
    i64 2, label %bb5.i7
    i64 3, label %bb7.i
  ]

bb2.i:                                            ; preds = %bb33
  %32 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %31, double noundef 0.000000e+00, i32 noundef 0) #61
  br label %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit

bb3.i:                                            ; preds = %bb33
  %33 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %31, double noundef 0.000000e+00) #61
  br label %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit

bb5.i7:                                           ; preds = %bb33
  %_17.i = fneg double %31
  %34 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %_17.i, double noundef 0.000000e+00, i32 noundef 0) #61
  br label %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit

bb7.i:                                            ; preds = %bb33
  %_19.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %31, double noundef 0.000000e+00) #61
  %35 = fneg double %_19.i
  br label %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit

_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit: ; preds = %bb7.i, %bb5.i7, %bb3.i, %bb2.i
  %_0.sroa.0.0.i = phi double [ %32, %bb2.i ], [ %35, %bb7.i ], [ %34, %bb5.i7 ], [ %33, %bb3.i ]
  %_56 = fmul double %_44.sroa.0.0, %_0.sroa.0.0.i
  %_55 = fmul double %21, %_56
  %36 = fdiv double 0xC00921FB54442D18, %_55
  %37 = fneg double %dy.sroa.0.0
  %38 = fneg double %10
  br label %bb36

bb36:                                             ; preds = %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit, %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit
  %r.sroa.0.0 = phi double [ %36, %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit ], [ %21, %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit ]
  %z.sroa.0.0 = phi double [ %38, %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit ], [ %10, %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit ]
  %dy.sroa.0.1 = phi double [ %37, %_ZN17compiler_builtins4math4libm6tgamma5sinpi17hbcef31ad57d817aaE.exit ], [ %dy.sroa.0.0, %_ZN17compiler_builtins4math4libm6tgamma1s17hd29cb90c1dfcbbb7E.exit ]
  %_63 = fmul double %dy.sroa.0.1, 0x40181945B9800000
  %_62 = fmul double %r.sroa.0.0, %_63
  %_61 = fdiv double %_62, %5
  %39 = fadd double %r.sroa.0.0, %_61
  %_69 = fmul double %z.sroa.0.0, 5.000000e-01
  %_67 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3pow3pow17h8261003be79c3bfdE(double noundef %5, double noundef %_69) #61
  %_71 = fmul double %_67, %39
  %40 = fmul double %_67, %_71
  br label %bb41

bb41:                                             ; preds = %bb36, %bb10, %bb15, %bb22, %bb7, %bb4, %bb2
  %_0.sroa.0.1 = phi double [ %1, %bb2 ], [ %2, %bb4 ], [ %26, %bb10 ], [ %40, %bb36 ], [ %22, %bb22 ], [ %., %bb15 ], [ 0x7FF8000000000000, %bb7 ]
  ret double %_0.sroa.0.1
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm3exp3exp17h9e3404173365e609E(double noundef %0) unnamed_addr #54 {
start:
  %_58.sroa.0 = alloca double, align 8
  %_27.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast double %0 to i64
  %_12 = lshr i64 %_0.i.i, 32
  %1 = trunc i64 %_12 to i32
  %_15 = lshr i32 %1, 31
  %2 = and i32 %1, 2147483647
  %_17 = icmp ugt i32 %2, 1082532650
  br i1 %_17, label %bb4, label %bb17

bb4:                                              ; preds = %start
  %_0.i = fcmp uno double %0, 0.000000e+00
  br i1 %_0.i, label %bb34, label %bb7

bb17:                                             ; preds = %start
  %_33 = icmp ugt i32 %2, 1071001154
  br i1 %_33, label %bb18, label %bb23

bb7:                                              ; preds = %bb4
  %_21 = fcmp ogt double %0, 0x40862E42FEFA39EF
  br i1 %_21, label %bb8, label %bb9

bb9:                                              ; preds = %bb7
  %_23 = fcmp olt double %0, 0xC086232BDD7ABCD2
  br i1 %_23, label %bb10, label %bb19

bb8:                                              ; preds = %bb7
  %3 = fmul double %0, 0x7FE0000000000000
  br label %bb34

bb10:                                             ; preds = %bb9
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_27.sroa.0)
  %_28 = fdiv double 0xB6A0000000000000, %0
  %4 = fptrunc double %_28 to float
  store float %4, ptr %_27.sroa.0, align 4
  %_27.sroa.0.0._27.sroa.0.0._27.sroa.0.0._27.sroa.0.0. = load volatile float, ptr %_27.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_27.sroa.0)
  %_31 = fcmp olt double %0, 0xC0874910D52D3051
  br i1 %_31, label %bb34, label %bb19

bb23:                                             ; preds = %bb17
  %_53 = icmp ugt i32 %2, 1043333120
  br i1 %_53, label %bb27, label %bb25

bb18:                                             ; preds = %bb17
  %_35 = icmp ugt i32 %2, 1072734897
  br i1 %_35, label %bb19, label %bb21

bb25:                                             ; preds = %bb23
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_58.sroa.0)
  %5 = fadd double %0, 0x7FE0000000000000
  store double %5, ptr %_58.sroa.0, align 8
  %_58.sroa.0.0._58.sroa.0.0._58.sroa.0.0._58.sroa.0.0. = load volatile double, ptr %_58.sroa.0, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_58.sroa.0)
  %6 = fadd double %0, 1.000000e+00
  br label %bb34

bb27:                                             ; preds = %bb22, %bb23
  %k.sroa.0.0 = phi i32 [ %k.sroa.0.1, %bb22 ], [ 0, %bb23 ]
  %lo.sroa.0.0 = phi double [ %11, %bb22 ], [ 0.000000e+00, %bb23 ]
  %hi.sroa.0.0 = phi double [ %10, %bb22 ], [ %0, %bb23 ]
  %x.sroa.0.0 = phi double [ %12, %bb22 ], [ %0, %bb23 ]
  %xx = fmul double %x.sroa.0.0, %x.sroa.0.0
  %_72 = fmul double %xx, 0x3E66376972BEA4D0
  %_71 = fadd double %_72, 0xBEBBBD41C5D26BF1
  %_70 = fmul double %xx, %_71
  %_69 = fadd double %_70, 0x3F11566AAF25DE2C
  %_68 = fmul double %xx, %_69
  %_67 = fadd double %_68, 0xBF66C16C16BEBD93
  %_66 = fmul double %xx, %_67
  %_65 = fadd double %_66, 0x3FC555555555553E
  %_64 = fmul double %xx, %_65
  %c = fsub double %x.sroa.0.0, %_64
  %_76 = fmul double %x.sroa.0.0, %c
  %_78 = fsub double 2.000000e+00, %c
  %_75 = fdiv double %_76, %_78
  %_74 = fsub double %_75, %lo.sroa.0.0
  %_73 = fadd double %hi.sroa.0.0, %_74
  %y = fadd double %_73, 1.000000e+00
  %7 = icmp eq i32 %k.sroa.0.0, 0
  br i1 %7, label %bb34, label %bb29

bb21:                                             ; preds = %bb18
  %_44 = xor i32 %_15, 1
  %8 = sub nsw i32 %_44, %_15
  br label %bb22

bb19:                                             ; preds = %bb18, %bb10, %bb9
  %_38 = fmul double %0, 0x3FF71547652B82FE
  %_43 = zext nneg i32 %_15 to i64
  %_0.i.i.i = getelementptr inbounds double, ptr @alloc_502fb86acdd7d62cac477f1bbb81a753, i64 %_43
  %_40 = load double, ptr %_0.i.i.i, align 8, !noundef !48
  %_37 = fadd double %_38, %_40
  %9 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_37)
  br label %bb22

bb22:                                             ; preds = %bb19, %bb21
  %k.sroa.0.1 = phi i32 [ %9, %bb19 ], [ %8, %bb21 ]
  %_47 = sitofp i32 %k.sroa.0.1 to double
  %_46 = fmul double %_47, 0x3FE62E42FEE00000
  %10 = fsub double %0, %_46
  %11 = fmul double %_47, 0x3DEA39EF35793C76
  %12 = fsub double %10, %11
  br label %bb27

bb29:                                             ; preds = %bb27
  %13 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %y, i32 noundef %k.sroa.0.0) #61
  br label %bb34

bb34:                                             ; preds = %bb29, %bb27, %bb25, %bb10, %bb8, %bb4
  %_0.sroa.0.2 = phi double [ %3, %bb8 ], [ %6, %bb25 ], [ %0, %bb4 ], [ 0.000000e+00, %bb10 ], [ %13, %bb29 ], [ %y, %bb27 ]
  ret double %_0.sroa.0.2
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.fptoui.sat.i64.f64(double) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.fptosi.sat.i64.f64(double) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @tgamma(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math6tgamma17h9d38e753776358edE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math7tgammaf17h9671b68d26fc0a0fE(float noundef %x) unnamed_addr #53 {
start:
  %_3.i = fpext float %x to double
  %_2.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6tgamma6tgamma17h5fab1fa46ffcf4f3E(double noundef %_3.i) #61
  %_0.i = fptrunc double %_2.i to float
  ret float %_0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @tgammaf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math7tgammaf17h9671b68d26fc0a0fE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4atan17hf0746b71e0aae564E(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4atan4atan17hfbeb34e9dd769f0dE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef double @_ZN17compiler_builtins4math4libm4atan4atan17hfbeb34e9dd769f0dE(double noundef %x) unnamed_addr #54 {
start:
  %_24.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast double %x to i64
  %_4 = lshr i64 %_0.i.i, 32
  %0 = trunc i64 %_4 to i32
  %1 = and i32 %0, 2147483647
  %_9 = icmp ugt i32 %1, 1141899263
  br i1 %_9, label %bb2, label %bb10

bb10:                                             ; preds = %start
  %_16 = icmp ugt i32 %1, 1071382527
  br i1 %_16, label %bb12, label %bb11

bb2:                                              ; preds = %start
  %_0.i = fcmp uno double %x, 0.000000e+00
  br i1 %_0.i, label %bb40, label %bb5

bb12:                                             ; preds = %bb10
  %2 = tail call noundef double @llvm.fabs.f64(double %x)
  %_28 = icmp ult i32 %1, 1072889856
  br i1 %_28, label %bb20, label %bb24

bb11:                                             ; preds = %bb10
  %_18 = icmp ult i32 %1, 1044381696
  br i1 %_18, label %bb13, label %bb29

bb24:                                             ; preds = %bb12
  %_41 = icmp ult i32 %1, 1073971200
  br i1 %_41, label %bb25, label %bb26

bb20:                                             ; preds = %bb12
  %_30 = icmp ult i32 %1, 1072037888
  br i1 %_30, label %bb21, label %bb22

bb26:                                             ; preds = %bb24
  %3 = fdiv double -1.000000e+00, %2
  br label %bb29

bb25:                                             ; preds = %bb24
  %_43 = fadd double %2, -1.500000e+00
  %_46 = fmul double %2, 1.500000e+00
  %_45 = fadd double %_46, 1.000000e+00
  %4 = fdiv double %_43, %_45
  br label %bb29

bb22:                                             ; preds = %bb20
  %_37 = fadd double %2, -1.000000e+00
  %_39 = fadd double %2, 1.000000e+00
  %5 = fdiv double %_37, %_39
  br label %bb29

bb21:                                             ; preds = %bb20
  %_33 = fmul double %2, 2.000000e+00
  %_32 = fadd double %_33, -1.000000e+00
  %_35 = fadd double %2, 2.000000e+00
  %6 = fdiv double %_32, %_35
  br label %bb29

bb29:                                             ; preds = %bb21, %bb22, %bb25, %bb26, %bb11
  %id.sroa.0.0 = phi i64 [ 0, %bb21 ], [ 1, %bb22 ], [ 2, %bb25 ], [ 3, %bb26 ], [ 4294967295, %bb11 ]
  %x1.sroa.0.0 = phi double [ %6, %bb21 ], [ %5, %bb22 ], [ %4, %bb25 ], [ %3, %bb26 ], [ %x, %bb11 ]
  %z = fmul double %x1.sroa.0.0, %x1.sroa.0.0
  %w = fmul double %z, %z
  %_63 = fmul double %w, 0x3F90AD3AE322DA11
  %_62 = fadd double %_63, 0x3FA97B4B24760DEB
  %_61 = fmul double %w, %_62
  %_60 = fadd double %_61, 0x3FB10D66A0D03D51
  %_59 = fmul double %w, %_60
  %_58 = fadd double %_59, 0x3FB745CDC54C206E
  %_57 = fmul double %w, %_58
  %_56 = fadd double %_57, 0x3FC24924920083FF
  %_55 = fmul double %w, %_56
  %_54 = fadd double %_55, 0x3FD555555555550D
  %s1 = fmul double %z, %_54
  %_72 = fmul double %w, 0x3FA2B4442C6A6C2F
  %7 = fsub double 0xBFADDE2D52DEFD9A, %_72
  %_70 = fmul double %w, %7
  %_69 = fadd double %_70, 0xBFB3B0F2AF749A6D
  %_68 = fmul double %w, %_69
  %_67 = fadd double %_68, 0xBFBC71C6FE231671
  %_66 = fmul double %w, %_67
  %_65 = fadd double %_66, 0xBFC999999998EBC4
  %s2 = fmul double %w, %_65
  br i1 %_16, label %bb31, label %bb30

bb13:                                             ; preds = %bb11
  %_20 = icmp ult i32 %1, 1048576
  br i1 %_20, label %bb14, label %bb40

bb31:                                             ; preds = %bb29
  %_0.i.i.i = getelementptr inbounds double, ptr @alloc_3a9bd06444ee7bc5b199537ed6c86f09, i64 %id.sroa.0.0
  %_80 = load double, ptr %_0.i.i.i, align 8, !noundef !48
  %_89 = fadd double %s2, %s1
  %_87 = fmul double %x1.sroa.0.0, %_89
  %_0.i.i.i16 = getelementptr inbounds double, ptr @alloc_90af0d7b5f438a04b3df1a3aec176a90, i64 %id.sroa.0.0
  %_90 = load double, ptr %_0.i.i.i16, align 8, !noundef !48
  %_86 = fsub double %_87, %_90
  %_85 = fsub double %_86, %x1.sroa.0.0
  %z2 = fsub double %_80, %_85
  %8 = fneg double %z2
  %9 = icmp slt i64 %_0.i.i, 0
  %_0.sroa.0.0 = select i1 %9, double %8, double %z2
  br label %bb40

bb30:                                             ; preds = %bb29
  %_78 = fadd double %s2, %s1
  %_76 = fmul double %x1.sroa.0.0, %_78
  %10 = fsub double %x1.sroa.0.0, %_76
  br label %bb40

bb40:                                             ; preds = %bb5, %bb14, %bb30, %bb31, %bb13, %bb2
  %_0.sroa.0.1 = phi double [ %_0.sroa.0.0, %bb31 ], [ %10, %bb30 ], [ %x, %bb13 ], [ %x, %bb14 ], [ %x, %bb2 ], [ %spec.select, %bb5 ]
  ret double %_0.sroa.0.1

bb14:                                             ; preds = %bb13
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_24.sroa.0)
  %11 = fptrunc double %x to float
  store float %11, ptr %_24.sroa.0, align 4
  %_24.sroa.0.0._24.sroa.0.0._24.sroa.0.0._24.sroa.0.0. = load volatile float, ptr %_24.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_24.sroa.0)
  br label %bb40

bb5:                                              ; preds = %bb2
  %spec.select = tail call double @llvm.copysign.f64(double 0x3FF921FB54442D18, double %x)
  br label %bb40
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @atan(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4atan17hf0746b71e0aae564E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5atan217hfd2cecf56060d305E(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %or.cond22.i = fcmp uno double %y, %x
  br i1 %or.cond22.i, label %bb4.i, label %bb5.i

bb4.i:                                            ; preds = %start
  %0 = fadd double %x, %y
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb5.i:                                            ; preds = %start
  %_0.i.i.i = bitcast double %y to i64
  %_6.i = lshr i64 %_0.i.i.i, 32
  %1 = trunc i64 %_6.i to i32
  %lx.i = trunc i64 %_0.i.i.i to i32
  %_0.i16.i = add i32 %1, -1072693248
  %_15.i = or i32 %_0.i16.i, %lx.i
  %2 = icmp eq i32 %_15.i, 0
  br i1 %2, label %bb11.i, label %bb13.i

bb11.i:                                           ; preds = %bb5.i
  %3 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4atan4atan17hfbeb34e9dd769f0dE(double noundef %x) #61
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb13.i:                                           ; preds = %bb5.i
  %_0.i.i20.i = bitcast double %x to i64
  %ly.i = trunc i64 %_0.i.i20.i to i32
  %_11.i = lshr i64 %_0.i.i20.i, 32
  %4 = trunc i64 %_11.i to i32
  %_20.i = lshr i32 %4, 31
  %_23.i = lshr i32 %1, 30
  %_22.i = and i32 %_23.i, 2
  %m.i = or disjoint i32 %_22.i, %_20.i
  %5 = and i32 %1, 2147483647
  %6 = and i32 %4, 2147483647
  %_25.i = or i32 %6, %ly.i
  %7 = icmp eq i32 %_25.i, 0
  br i1 %7, label %bb14.i, label %bb15.i

bb14.i:                                           ; preds = %bb13.i
  switch i32 %m.i, label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit [
    i32 0, label %bb17.i
    i32 1, label %bb17.i
    i32 2, label %bb18.i
  ]

bb15.i:                                           ; preds = %bb13.i
  %_27.i = or i32 %5, %lx.i
  %8 = icmp eq i32 %_27.i, 0
  br i1 %8, label %bb19.i, label %bb20.i

bb17.i:                                           ; preds = %bb14.i, %bb14.i
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb18.i:                                           ; preds = %bb14.i
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb19.i:                                           ; preds = %bb15.i
  %..i = tail call double @llvm.copysign.f64(double 0x3FF921FB54442D18, double %x)
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb20.i:                                           ; preds = %bb15.i
  %9 = icmp eq i32 %5, 2146435072
  br i1 %9, label %bb24.i, label %bb25.i

bb24.i:                                           ; preds = %bb20.i
  %10 = icmp eq i32 %6, 2146435072
  %.not = icmp eq i32 %m.i, 3
  br i1 %10, label %bb26.i, label %bb31.i

bb25.i:                                           ; preds = %bb20.i
  %_0.i15.i = add nuw i32 %5, 67108864
  %_32.i = icmp ult i32 %_0.i15.i, %6
  %11 = icmp eq i32 %6, 2146435072
  %or.cond.i = or i1 %11, %_32.i
  br i1 %or.cond.i, label %bb40.i, label %bb44.i

bb26.i:                                           ; preds = %bb24.i
  br i1 %.not, label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit, label %switch.lookup

bb31.i:                                           ; preds = %bb24.i
  br i1 %.not, label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit, label %switch.lookup1

bb44.i:                                           ; preds = %bb25.i
  %12 = icmp ne i32 %_22.i, 0
  %_0.i.i = add nuw i32 %6, 67108864
  %_40.i = icmp ult i32 %_0.i.i, %5
  %or.cond23.i = select i1 %12, i1 %_40.i, i1 false
  br i1 %or.cond23.i, label %bb53.i, label %bb50.i

bb40.i:                                           ; preds = %bb25.i
  %.14.i = tail call double @llvm.copysign.f64(double 0x3FF921FB54442D18, double %x)
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb50.i:                                           ; preds = %bb44.i
  %_45.i = fdiv double %x, %y
  %13 = tail call noundef double @llvm.fabs.f64(double %_45.i)
  %14 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4atan4atan17hfbeb34e9dd769f0dE(double noundef %13) #61
  br label %bb53.i

bb53.i:                                           ; preds = %bb50.i, %bb44.i
  %z.sroa.0.0.i = phi double [ %14, %bb50.i ], [ 0.000000e+00, %bb44.i ]
  switch i32 %m.i, label %bb54.i [
    i32 0, label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit
    i32 1, label %bb56.i
    i32 2, label %bb57.i
  ]

bb54.i:                                           ; preds = %bb53.i
  %_49.i = fadd double %z.sroa.0.0.i, 0xBCA1A62633145C07
  %15 = fadd double %_49.i, 0xC00921FB54442D18
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb56.i:                                           ; preds = %bb53.i
  %16 = fneg double %z.sroa.0.0.i
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

bb57.i:                                           ; preds = %bb53.i
  %_47.i = fadd double %z.sroa.0.0.i, 0xBCA1A62633145C07
  %17 = fsub double 0x400921FB54442D18, %_47.i
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

switch.lookup:                                    ; preds = %bb26.i
  %18 = zext nneg i32 %m.i to i64
  %switch.gep = getelementptr inbounds [3 x double], ptr @switch.table._ZN17compiler_builtins4math5atan217hfd2cecf56060d305E, i64 0, i64 %18
  %switch.load = load double, ptr %switch.gep, align 8
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

switch.lookup1:                                   ; preds = %bb31.i
  %19 = zext nneg i32 %m.i to i64
  %switch.gep2 = getelementptr inbounds [3 x double], ptr @switch.table._ZN17compiler_builtins4math5atan217hfd2cecf56060d305E.2, i64 0, i64 %19
  %switch.load3 = load double, ptr %switch.gep2, align 8
  br label %_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit

_ZN17compiler_builtins4math4libm5atan25atan217h89f026f013f4e1beE.exit: ; preds = %switch.lookup1, %switch.lookup, %bb57.i, %bb56.i, %bb54.i, %bb53.i, %bb40.i, %bb31.i, %bb26.i, %bb19.i, %bb18.i, %bb17.i, %bb14.i, %bb11.i, %bb4.i
  %_0.sroa.0.2.i = phi double [ %0, %bb4.i ], [ %3, %bb11.i ], [ 0x400921FB54442D18, %bb18.i ], [ %x, %bb17.i ], [ 0xC00921FB54442D18, %bb14.i ], [ %..i, %bb19.i ], [ 0xC002D97C7F3321D2, %bb26.i ], [ 0xC00921FB54442D18, %bb31.i ], [ %.14.i, %bb40.i ], [ %15, %bb54.i ], [ %17, %bb57.i ], [ %16, %bb56.i ], [ %z.sroa.0.0.i, %bb53.i ], [ %switch.load, %switch.lookup ], [ %switch.load3, %switch.lookup1 ]
  ret double %_0.sroa.0.2.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @atan2(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5atan217hfd2cecf56060d305E(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4cosh17h1c3026c3bd51c4bcE(double noundef %x) unnamed_addr #53 {
start:
  %_13.sroa.0.i = alloca double, align 8
  %0 = tail call double @llvm.fabs.f64(double %x)
  %1 = bitcast double %0 to i64
  %_8.i = icmp ult i64 %1, 4604418530035630080
  br i1 %_8.i, label %bb3.i, label %bb9.i

bb9.i:                                            ; preds = %start
  %_21.i = icmp ult i64 %1, 4649454526309335040
  br i1 %_21.i, label %bb10.i, label %bb11.i

bb3.i:                                            ; preds = %start
  %_9.i = icmp ult i64 %1, 4490088828488384512
  br i1 %_9.i, label %bb4.i, label %bb7.i

bb11.i:                                           ; preds = %bb9.i
  %_6.i.i = fadd double %0, 0xC0962066151ADD8B
  %_5.i.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3exp3exp17h9e3404173365e609E(double noundef %_6.i.i) #61
  %_4.i.i = fmul double %_5.i.i, 0x7FC0000000000000
  %_0.i.i = fmul double %_4.i.i, 0x7FC0000000000000
  br label %_ZN17compiler_builtins4math4libm4cosh4cosh17hb3fc31d09941b4c6E.exit

bb10.i:                                           ; preds = %bb9.i
  %t.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3exp3exp17h9e3404173365e609E(double noundef %0) #61
  %_25.i = fdiv double 1.000000e+00, %t.i
  %_24.i = fadd double %t.i, %_25.i
  %2 = fmul double %_24.i, 5.000000e-01
  br label %_ZN17compiler_builtins4math4libm4cosh4cosh17hb3fc31d09941b4c6E.exit

bb7.i:                                            ; preds = %bb3.i
  %t1.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %0) #61
  %_18.i = fmul double %t1.i, %t1.i
  %_20.i = fadd double %t1.i, 1.000000e+00
  %_19.i = fmul double %_20.i, 2.000000e+00
  %_17.i = fdiv double %_18.i, %_19.i
  %3 = fadd double %_17.i, 1.000000e+00
  br label %_ZN17compiler_builtins4math4libm4cosh4cosh17hb3fc31d09941b4c6E.exit

bb4.i:                                            ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %_13.sroa.0.i)
  %4 = fadd double %0, 0x4770000000000000
  store double %4, ptr %_13.sroa.0.i, align 8
  %_13.sroa.0.i.0._13.sroa.0.i.0._13.sroa.0.i.0._13.sroa.0.0._13.sroa.0.0._13.sroa.0.0..i = load volatile double, ptr %_13.sroa.0.i, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %_13.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4cosh4cosh17hb3fc31d09941b4c6E.exit

_ZN17compiler_builtins4math4libm4cosh4cosh17hb3fc31d09941b4c6E.exit: ; preds = %bb4.i, %bb7.i, %bb10.i, %bb11.i
  %_0.sroa.0.0.i = phi double [ %_0.i.i, %bb11.i ], [ 1.000000e+00, %bb4.i ], [ %3, %bb7.i ], [ %2, %bb10.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @cosh(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4cosh17h1c3026c3bd51c4bcE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5log1p17hf32124ae04abe46eE(double noundef %x) unnamed_addr #53 {
start:
  %_29.sroa.0.i = alloca float, align 4
  %_0.i.i.i = bitcast double %x to i64
  %_16.i = lshr i64 %_0.i.i.i, 32
  %hx.i = trunc i64 %_16.i to i32
  %_18.i = icmp ult i32 %hx.i, 1071284858
  %_19.i = icmp slt i64 %_0.i.i.i, 0
  %or.cond.i = or i1 %_19.i, %_18.i
  br i1 %or.cond.i, label %bb4.i, label %bb17.i

bb4.i:                                            ; preds = %start
  %_21.i = icmp ugt i32 %hx.i, -1074790401
  br i1 %_21.i, label %bb5.i, label %bb8.i

bb17.i:                                           ; preds = %start
  %_31.i = icmp ugt i32 %hx.i, 2146435071
  br i1 %_31.i, label %_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit, label %bb21.i

bb20.i:                                           ; preds = %bb8.i
  %_30.i = icmp ugt i32 %hx.i, -1076707644
  br i1 %_30.i, label %bb21.i, label %bb34.i

bb8.i:                                            ; preds = %bb4.i
  %_25.i = shl i32 %hx.i, 1
  %_24.i = icmp ult i32 %_25.i, 2034237440
  br i1 %_24.i, label %bb9.i, label %bb20.i

bb5.i:                                            ; preds = %bb4.i
  %_22.i = fcmp oeq double %x, -1.000000e+00
  br i1 %_22.i, label %_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit, label %bb7.i

bb9.i:                                            ; preds = %bb8.i
  %_26.i = and i32 %hx.i, 2146435072
  %0 = icmp eq i32 %_26.i, 0
  br i1 %0, label %bb11.i, label %_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit

bb21.i:                                           ; preds = %bb20.i, %bb17.i
  %_35.i = fadd double %x, 1.000000e+00
  %_0.i.i14.i = bitcast double %_35.i to i64
  %_36.i = lshr i64 %_0.i.i14.i, 32
  %1 = trunc i64 %_36.i to i32
  %2 = add i32 %1, 614242
  %_39.i = lshr i32 %2, 20
  %3 = add nsw i32 %_39.i, -1023
  %_41.i = icmp ult i32 %2, 1129316352
  br i1 %_41.i, label %bb23.i, label %bb31.i

bb34.i:                                           ; preds = %bb31.i, %bb20.i
  %k.sroa.0.1.i = phi double [ %12, %bb31.i ], [ 0.000000e+00, %bb20.i ]
  %c.sroa.0.1.i = phi double [ %c.sroa.0.2.i, %bb31.i ], [ 0.000000e+00, %bb20.i ]
  %f.sroa.0.1.i = phi double [ %11, %bb31.i ], [ %x, %bb20.i ]
  %_63.i = fmul double %f.sroa.0.1.i, 5.000000e-01
  %hfsq.i = fmul double %f.sroa.0.1.i, %_63.i
  %_67.i = fadd double %f.sroa.0.1.i, 2.000000e+00
  %s.i = fdiv double %f.sroa.0.1.i, %_67.i
  %z.i = fmul double %s.i, %s.i
  %w.i = fmul double %z.i, %z.i
  %_72.i = fmul double %w.i, 0x3FC39A09D078C69F
  %_71.i = fadd double %_72.i, 0x3FCC71C51D8E78AF
  %_70.i = fmul double %w.i, %_71.i
  %_69.i = fadd double %_70.i, 0x3FD999999997FA04
  %t1.i = fmul double %w.i, %_69.i
  %_78.i = fmul double %w.i, 0x3FC2F112DF3E5244
  %_77.i = fadd double %_78.i, 0x3FC7466496CB03DE
  %_76.i = fmul double %w.i, %_77.i
  %_75.i = fadd double %_76.i, 0x3FD2492494229359
  %_74.i = fmul double %w.i, %_75.i
  %_73.i = fadd double %_74.i, 0x3FE5555555555593
  %t2.i = fmul double %z.i, %_73.i
  %r.i = fadd double %t1.i, %t2.i
  %_84.i = fadd double %hfsq.i, %r.i
  %_83.i = fmul double %s.i, %_84.i
  %_86.i = fmul double %k.sroa.0.1.i, 0x3DEA39EF35793C76
  %_85.i = fadd double %_86.i, %c.sroa.0.1.i
  %_82.i = fadd double %_85.i, %_83.i
  %_81.i = fsub double %_82.i, %hfsq.i
  %_80.i = fadd double %f.sroa.0.1.i, %_81.i
  %_89.i = fmul double %k.sroa.0.1.i, 0x3FE62E42FEE00000
  %4 = fadd double %_89.i, %_80.i
  br label %_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit

bb23.i:                                           ; preds = %bb21.i
  %_44.i = icmp ugt i32 %2, 1074790399
  %5 = fsub double %x, %_35.i
  %6 = fadd double %5, 1.000000e+00
  %_49.i = fadd double %_35.i, -1.000000e+00
  %7 = fsub double %x, %_49.i
  %_43.sroa.0.0.i = select i1 %_44.i, double %6, double %7
  %8 = fdiv double %_43.sroa.0.0.i, %_35.i
  br label %bb31.i

bb31.i:                                           ; preds = %bb23.i, %bb21.i
  %c.sroa.0.2.i = phi double [ %8, %bb23.i ], [ 0.000000e+00, %bb21.i ]
  %_54.i = and i32 %2, 1048575
  %9 = add nuw nsw i32 %_54.i, 1072079006
  %_57.i = zext nneg i32 %9 to i64
  %_56.i = shl nuw nsw i64 %_57.i, 32
  %_59.i = and i64 %_0.i.i14.i, 4294967295
  %10 = or disjoint i64 %_56.i, %_59.i
  %_0.i.i15.i = bitcast i64 %10 to double
  %11 = fadd double %_0.i.i15.i, -1.000000e+00
  %12 = sitofp i32 %3 to double
  br label %bb34.i

bb11.i:                                           ; preds = %bb9.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_29.sroa.0.i)
  %13 = fptrunc double %x to float
  store float %13, ptr %_29.sroa.0.i, align 4
  %_29.sroa.0.i.0._29.sroa.0.i.0._29.sroa.0.i.0._29.sroa.0.0._29.sroa.0.0._29.sroa.0.0..i = load volatile float, ptr %_29.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_29.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit

bb7.i:                                            ; preds = %bb5.i
  %_23.i = fsub double %x, %x
  %14 = fdiv double %_23.i, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit

_ZN17compiler_builtins4math4libm5log1p5log1p17h5fc3694c4b4d5abbE.exit: ; preds = %bb7.i, %bb11.i, %bb34.i, %bb9.i, %bb5.i, %bb17.i
  %_0.sroa.0.1.i = phi double [ %4, %bb34.i ], [ %14, %bb7.i ], [ %x, %bb17.i ], [ %x, %bb9.i ], [ %x, %bb11.i ], [ 0xFFF0000000000000, %bb5.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @log1p(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5log1p17hf32124ae04abe46eE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4sinh17h02556edbbcad7c61E(double noundef %x) unnamed_addr #53 {
start:
  %spec.select.i = tail call double @llvm.copysign.f64(double 5.000000e-01, double %x)
  %0 = tail call double @llvm.fabs.f64(double %x)
  %1 = bitcast double %0 to i64
  %_14.i = lshr i64 %1, 32
  %w.i = trunc i64 %_14.i to i32
  %_16.i = icmp ult i32 %w.i, 1082535490
  br i1 %_16.i, label %bb6.i, label %bb12.i

bb12.i:                                           ; preds = %start
  %_37.i = fmul double %spec.select.i, 2.000000e+00
  %_6.i.i = fadd double %0, 0xC0962066151ADD8B
  %_5.i.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3exp3exp17h9e3404173365e609E(double noundef %_6.i.i) #61
  %_4.i.i = fmul double %_5.i.i, 0x7FC0000000000000
  %_0.i.i = fmul double %_4.i.i, 0x7FC0000000000000
  %2 = fmul double %_37.i, %_0.i.i
  br label %_ZN17compiler_builtins4math4libm4sinh4sinh17hd5db6f6e43aad9f1E.exit

bb6.i:                                            ; preds = %start
  %_17.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %0) #61
  %_18.i = icmp ult i32 %w.i, 1072693248
  br i1 %_18.i, label %bb8.i, label %bb11.i

bb11.i:                                           ; preds = %bb6.i
  %_35.i = fadd double %_17.i, 1.000000e+00
  %_33.i = fdiv double %_17.i, %_35.i
  %_31.i = fadd double %_17.i, %_33.i
  %3 = fmul double %spec.select.i, %_31.i
  br label %_ZN17compiler_builtins4math4libm4sinh4sinh17hd5db6f6e43aad9f1E.exit

bb8.i:                                            ; preds = %bb6.i
  %_19.i = icmp ult i32 %w.i, 1045430272
  br i1 %_19.i, label %_ZN17compiler_builtins4math4libm4sinh4sinh17hd5db6f6e43aad9f1E.exit, label %bb10.i

bb10.i:                                           ; preds = %bb8.i
  %_22.i = fmul double %_17.i, 2.000000e+00
  %_25.i = fmul double %_17.i, %_17.i
  %_28.i = fadd double %_17.i, 1.000000e+00
  %_24.i = fdiv double %_25.i, %_28.i
  %_21.i = fsub double %_22.i, %_24.i
  %4 = fmul double %spec.select.i, %_21.i
  br label %_ZN17compiler_builtins4math4libm4sinh4sinh17hd5db6f6e43aad9f1E.exit

_ZN17compiler_builtins4math4libm4sinh4sinh17hd5db6f6e43aad9f1E.exit: ; preds = %bb10.i, %bb8.i, %bb11.i, %bb12.i
  %_0.sroa.0.0.i = phi double [ %2, %bb12.i ], [ %4, %bb10.i ], [ %3, %bb11.i ], [ %x, %bb8.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @sinh(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4sinh17h02556edbbcad7c61E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4tanh17h6673133e720a8da3E(double noundef %x) unnamed_addr #53 {
start:
  %_42.sroa.0.i = alloca float, align 4
  %0 = tail call double @llvm.fabs.f64(double %x)
  %1 = bitcast double %0 to i64
  %_13.i = lshr i64 %1, 32
  %w.i = trunc i64 %_13.i to i32
  %_15.i = icmp ugt i32 %w.i, 1071748074
  br i1 %_15.i, label %bb3.i, label %bb8.i

bb8.i:                                            ; preds = %start
  %_25.i = icmp ugt i32 %w.i, 1070618798
  br i1 %_25.i, label %bb9.i, label %bb11.i

bb3.i:                                            ; preds = %start
  %_16.i = icmp ugt i32 %w.i, 1077149696
  br i1 %_16.i, label %bb4.i, label %bb5.i

bb11.i:                                           ; preds = %bb8.i
  %_32.i = icmp ugt i32 %w.i, 1048575
  br i1 %_32.i, label %bb12.i, label %bb14.i

bb9.i:                                            ; preds = %bb8.i
  %_27.i = fmul double %0, 2.000000e+00
  %_26.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %_27.i) #61
  %_30.i = fadd double %_26.i, 2.000000e+00
  %2 = fdiv double %_26.i, %_30.i
  br label %_ZN17compiler_builtins4math4libm4tanh4tanh17h5c48fb5c43006890E.exit

bb14.i:                                           ; preds = %bb11.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_42.sroa.0.i)
  %3 = fptrunc double %0 to float
  store float %3, ptr %_42.sroa.0.i, align 4
  %_42.sroa.0.i.0._42.sroa.0.i.0._42.sroa.0.i.0._42.sroa.0.0._42.sroa.0.0._42.sroa.0.0..i = load volatile float, ptr %_42.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_42.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4tanh4tanh17h5c48fb5c43006890E.exit

bb12.i:                                           ; preds = %bb11.i
  %_34.i = fmul double %0, -2.000000e+00
  %_33.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %_34.i) #61
  %_36.i = fneg double %_33.i
  %_38.i = fadd double %_33.i, 2.000000e+00
  %4 = fdiv double %_36.i, %_38.i
  br label %_ZN17compiler_builtins4math4libm4tanh4tanh17h5c48fb5c43006890E.exit

bb5.i:                                            ; preds = %bb3.i
  %_20.i = fmul double %0, 2.000000e+00
  %_19.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5expm15expm117hef58b68d4ef68ab0E(double noundef %_20.i) #61
  %_23.i = fadd double %_19.i, 2.000000e+00
  %_22.i = fdiv double 2.000000e+00, %_23.i
  %5 = fsub double 1.000000e+00, %_22.i
  br label %_ZN17compiler_builtins4math4libm4tanh4tanh17h5c48fb5c43006890E.exit

bb4.i:                                            ; preds = %bb3.i
  %_17.i = fdiv double 0.000000e+00, %0
  %6 = fsub double 1.000000e+00, %_17.i
  br label %_ZN17compiler_builtins4math4libm4tanh4tanh17h5c48fb5c43006890E.exit

_ZN17compiler_builtins4math4libm4tanh4tanh17h5c48fb5c43006890E.exit: ; preds = %bb4.i, %bb5.i, %bb12.i, %bb14.i, %bb9.i
  %t.sroa.0.0.i = phi double [ %6, %bb4.i ], [ %5, %bb5.i ], [ %2, %bb9.i ], [ %4, %bb12.i ], [ %0, %bb14.i ]
  %_0.i.i.i = bitcast double %x to i64
  %7 = fneg double %t.sroa.0.0.i
  %sign.not5.i = icmp slt i64 %_0.i.i.i, 0
  %_0.sroa.0.0.i = select i1 %sign.not5.i, double %7, double %t.sroa.0.0.i
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @tanh(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4tanh17h6673133e720a8da3E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4cosf17h9a1bd85ed3e38fc2E(float noundef %x) unnamed_addr #53 {
start:
  %_14.sroa.0.i = alloca float, align 4
  %x64.i = fpext float %x to double
  %_0.i.i.i = bitcast float %x to i32
  %sign.not.i = icmp sgt i32 %_0.i.i.i, -1
  %0 = tail call float @llvm.fabs.f32(float %x)
  %1 = bitcast float %0 to i32
  %_8.i = icmp ult i32 %1, 1061752795
  br i1 %_8.i, label %bb3.i, label %bb7.i

bb7.i:                                            ; preds = %start
  %_15.i = icmp ult i32 %1, 1081824210
  br i1 %_15.i, label %bb8.i, label %bb9.i

bb3.i:                                            ; preds = %start
  %_10.i = icmp ult i32 %1, 964689920
  br i1 %_10.i, label %bb4.i, label %bb6.i

bb9.i:                                            ; preds = %bb7.i
  %_23.i = icmp ult i32 %1, 1088565718
  br i1 %_23.i, label %bb20.i, label %bb21.i

bb8.i:                                            ; preds = %bb7.i
  %_17.i = icmp ugt i32 %1, 1075235811
  br i1 %_17.i, label %bb10.i, label %bb15.i

bb21.i:                                           ; preds = %bb9.i
  %_31.i = icmp ugt i32 %1, 2139095039
  br i1 %_31.i, label %bb32.i, label %bb33.i

bb20.i:                                           ; preds = %bb9.i
  %_25.i = icmp ugt i32 %1, 1085271519
  br i1 %_25.i, label %bb22.i, label %bb27.i

bb33.i:                                           ; preds = %bb21.i
  %2 = tail call fastcc { i32, double } @_ZN17compiler_builtins4math4libm9rem_pio2f9rem_pio2f17h23b57a7ee1416022E(float noundef %x) #61
  %_35.0.i = extractvalue { i32, double } %2, 0
  %_35.1.i = extractvalue { i32, double } %2, 1
  %_36.i = and i32 %_35.0.i, 3
  switch i32 %_36.i, label %bb35.i [
    i32 0, label %bb36.i
    i32 1, label %bb37.i
    i32 2, label %bb39.i
  ]

bb32.i:                                           ; preds = %bb21.i
  %3 = fsub float %x, %x
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb35.i:                                           ; preds = %bb33.i
  %4 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_35.1.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb36.i:                                           ; preds = %bb33.i
  %5 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_35.1.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb37.i:                                           ; preds = %bb33.i
  %_37.i = fneg double %_35.1.i
  %6 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_37.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb39.i:                                           ; preds = %bb33.i
  %_38.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_35.1.i) #61
  %7 = fneg float %_38.i
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb27.i:                                           ; preds = %bb20.i
  br i1 %sign.not.i, label %bb30.i, label %bb28.i

bb22.i:                                           ; preds = %bb20.i
  %_27.sroa.0.0.v.i = select i1 %sign.not.i, double 0xC01921FB54442D18, double 0x401921FB54442D18
  %_27.sroa.0.0.i = fadd double %_27.sroa.0.0.v.i, %x64.i
  %8 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_27.sroa.0.0.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb30.i:                                           ; preds = %bb27.i
  %_30.i = fadd double %x64.i, 0xC012D97C7F3321D2
  %9 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_30.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb28.i:                                           ; preds = %bb27.i
  %_28.i = fsub double 0xC012D97C7F3321D2, %x64.i
  %10 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_28.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb15.i:                                           ; preds = %bb8.i
  br i1 %sign.not.i, label %bb18.i, label %bb16.i

bb10.i:                                           ; preds = %bb8.i
  %_20.sroa.0.0.v.i = select i1 %sign.not.i, double 0xC00921FB54442D18, double 0x400921FB54442D18
  %_20.sroa.0.0.i = fadd double %_20.sroa.0.0.v.i, %x64.i
  %_19.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_20.sroa.0.0.i) #61
  %11 = fneg float %_19.i
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb18.i:                                           ; preds = %bb15.i
  %_22.i = fsub double 0x3FF921FB54442D18, %x64.i
  %12 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_22.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb16.i:                                           ; preds = %bb15.i
  %_21.i = fadd double %x64.i, 0x3FF921FB54442D18
  %13 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_21.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb6.i:                                            ; preds = %bb3.i
  %14 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %x64.i) #61
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

bb4.i:                                            ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_14.sroa.0.i)
  %15 = fadd float %x, 0x4770000000000000
  store float %15, ptr %_14.sroa.0.i, align 4
  %_14.sroa.0.i.0._14.sroa.0.i.0._14.sroa.0.i.0._14.sroa.0.0._14.sroa.0.0._14.sroa.0.0..i = load volatile float, ptr %_14.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_14.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit

_ZN17compiler_builtins4math4libm4cosf4cosf17h7b59d5b6ccc545a6E.exit: ; preds = %bb4.i, %bb6.i, %bb16.i, %bb18.i, %bb10.i, %bb28.i, %bb30.i, %bb22.i, %bb39.i, %bb37.i, %bb36.i, %bb35.i, %bb32.i
  %_0.sroa.0.1.i = phi float [ %4, %bb35.i ], [ %7, %bb39.i ], [ %6, %bb37.i ], [ %5, %bb36.i ], [ 1.000000e+00, %bb4.i ], [ %14, %bb6.i ], [ %11, %bb10.i ], [ %13, %bb16.i ], [ %12, %bb18.i ], [ %8, %bb22.i ], [ %10, %bb28.i ], [ %9, %bb30.i ], [ %3, %bb32.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nofree norecurse nounwind optsize memory(inaccessiblemem: readwrite)
define internal fastcc { i32, double } @_ZN17compiler_builtins4math4libm9rem_pio2f9rem_pio2f17h23b57a7ee1416022E(float noundef %x) unnamed_addr #58 {
start:
  %ty = alloca [8 x i8], align 8
  %tx = alloca [8 x i8], align 8
  %x64 = fpext float %x to double
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %tx)
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %ty)
  store double 0.000000e+00, ptr %ty, align 8
  %_0.i.i = bitcast float %x to i32
  %0 = tail call float @llvm.fabs.f32(float %x)
  %ix = bitcast float %0 to i32
  %_7 = icmp ult i32 %ix, 1305022427
  br i1 %_7, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %_16 = icmp ugt i32 %ix, 2139095039
  br i1 %_16, label %bb4, label %bb5

bb2:                                              ; preds = %start
  %_9 = fmul double %x64, 0x3FE45F306DC9C883
  %tmp = fadd double %_9, 0x4338000000000000
  %f_n = fadd double %tmp, 0xC338000000000000
  %_11 = tail call i32 @llvm.fptosi.sat.i32.f64(double %f_n)
  %_14 = fmul double %f_n, 0x3FF921FB50000000
  %_13 = fsub double %x64, %_14
  %_15 = fmul double %f_n, 0x3E5110B4611A6263
  %_12 = fsub double %_13, %_15
  br label %bb11

bb5:                                              ; preds = %bb3
  %sign.not = icmp sgt i32 %_0.i.i, -1
  %_23 = lshr i32 %ix, 23
  %_22 = add nsw i32 %_23, -150
  %_27 = shl nuw nsw i32 %_22, 23
  %_25 = sub nuw nsw i32 %ix, %_27
  %_0.i.i2 = bitcast i32 %_25 to float
  %1 = fpext float %_0.i.i2 to double
  store double %1, ptr %tx, align 8
  %n = call fastcc noundef i32 @_ZN17compiler_builtins4math4libm14rem_pio2_large14rem_pio2_large17hb014adeefd122e32E(ptr noalias noundef nonnull readonly align 8 %tx, i64 noundef 1, ptr noalias noundef nonnull align 8 %ty, i32 noundef %_22, i64 noundef 0) #61
  br i1 %sign.not, label %bb10, label %bb9

bb4:                                              ; preds = %bb3
  %_17 = fsub double %x64, %x64
  br label %bb11

bb10:                                             ; preds = %bb5
  %_36 = load double, ptr %ty, align 8, !noundef !48
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %ty)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %tx)
  br label %bb12

bb9:                                              ; preds = %bb5
  %_33 = sub nsw i32 0, %n
  %_35 = load double, ptr %ty, align 8, !noundef !48
  %_34 = fneg double %_35
  br label %bb11

bb12:                                             ; preds = %bb11, %bb10
  %_0.sroa.5.0 = phi double [ %_0.sroa.5.1, %bb11 ], [ %_36, %bb10 ]
  %_0.sroa.0.0 = phi i32 [ %_0.sroa.0.1, %bb11 ], [ %n, %bb10 ]
  %2 = insertvalue { i32, double } poison, i32 %_0.sroa.0.0, 0
  %3 = insertvalue { i32, double } %2, double %_0.sroa.5.0, 1
  ret { i32, double } %3

bb11:                                             ; preds = %bb9, %bb4, %bb2
  %_0.sroa.5.1 = phi double [ %_12, %bb2 ], [ %_17, %bb4 ], [ %_34, %bb9 ]
  %_0.sroa.0.1 = phi i32 [ %_11, %bb2 ], [ 0, %bb4 ], [ %_33, %bb9 ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %ty)
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %tx)
  br label %bb12
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %x) unnamed_addr #49 {
start:
  %z = fmul double %x, %x
  %w = fmul double %z, %z
  %_5 = fmul double %z, 0x3EC6CD878C3B46A7
  %r = fadd double %_5, 0xBF2A00F9E2CAE774
  %s = fmul double %z, %x
  %_11 = fmul double %z, 0x3F811110896EFBB2
  %_10 = fadd double %_11, 0xBFC5555554CBAC77
  %_9 = fmul double %s, %_10
  %_8 = fadd double %_9, %x
  %_13 = fmul double %s, %w
  %_12 = fmul double %_13, %r
  %_7 = fadd double %_12, %_8
  %_0 = fptrunc double %_7 to float
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %x) unnamed_addr #49 {
start:
  %z = fmul double %x, %x
  %w = fmul double %z, %z
  %_5 = fmul double %z, 0x3EF99342E0EE5069
  %r = fadd double %_5, 0xBF56C087E80F1E27
  %_9 = fmul double %z, 0x3FDFFFFFFD0C5E81
  %0 = fsub double 1.000000e+00, %_9
  %_10 = fmul double %w, 0x3FA55553E1053A42
  %_7 = fadd double %0, %_10
  %_12 = fmul double %z, %w
  %_11 = fmul double %_12, %r
  %_6 = fadd double %_7, %_11
  %_0 = fptrunc double %_6 to float
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @cosf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4cosf17h9a1bd85ed3e38fc2E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3exp17h8900fa1b7f99de4fE(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3exp3exp17h9e3404173365e609E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @exp(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3exp17h8900fa1b7f99de4fE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4sinf17h7187b525c16fa72fE(float noundef %x) unnamed_addr #53 {
start:
  %_14.sroa.0.i = alloca float, align 4
  %x64.i = fpext float %x to double
  %_0.i.i.i = bitcast float %x to i32
  %sign.not.i = icmp sgt i32 %_0.i.i.i, -1
  %0 = tail call float @llvm.fabs.f32(float %x)
  %1 = bitcast float %0 to i32
  %_8.i = icmp ult i32 %1, 1061752795
  br i1 %_8.i, label %bb3.i, label %bb10.i

bb10.i:                                           ; preds = %start
  %_17.i = icmp ult i32 %1, 1081824210
  br i1 %_17.i, label %bb11.i, label %bb12.i

bb3.i:                                            ; preds = %start
  %_10.i = icmp ult i32 %1, 964689920
  br i1 %_10.i, label %bb4.i, label %bb9.i

bb12.i:                                           ; preds = %bb10.i
  %_27.i = icmp ult i32 %1, 1088565718
  br i1 %_27.i, label %bb23.i, label %bb24.i

bb11.i:                                           ; preds = %bb10.i
  %_19.i = icmp ult i32 %1, 1075235812
  br i1 %_19.i, label %bb13.i, label %bb18.i

bb24.i:                                           ; preds = %bb12.i
  %_35.i = icmp ugt i32 %1, 2139095039
  br i1 %_35.i, label %bb35.i, label %bb36.i

bb23.i:                                           ; preds = %bb12.i
  %_29.i = icmp ult i32 %1, 1085271520
  br i1 %_29.i, label %bb25.i, label %bb30.i

bb36.i:                                           ; preds = %bb24.i
  %2 = tail call fastcc { i32, double } @_ZN17compiler_builtins4math4libm9rem_pio2f9rem_pio2f17h23b57a7ee1416022E(float noundef %x) #61
  %_39.0.i = extractvalue { i32, double } %2, 0
  %_39.1.i = extractvalue { i32, double } %2, 1
  %_40.i = and i32 %_39.0.i, 3
  switch i32 %_40.i, label %bb38.i [
    i32 0, label %bb39.i
    i32 1, label %bb40.i
    i32 2, label %bb41.i
  ]

bb35.i:                                           ; preds = %bb24.i
  %3 = fsub float %x, %x
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb38.i:                                           ; preds = %bb36.i
  %_42.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_39.1.i) #61
  %4 = fneg float %_42.i
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb39.i:                                           ; preds = %bb36.i
  %5 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_39.1.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb40.i:                                           ; preds = %bb36.i
  %6 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_39.1.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb41.i:                                           ; preds = %bb36.i
  %_41.i = fneg double %_39.1.i
  %7 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_41.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb30.i:                                           ; preds = %bb23.i
  %_34.sroa.0.0.v.i = select i1 %sign.not.i, double 0xC01921FB54442D18, double 0x401921FB54442D18
  %_34.sroa.0.0.i = fadd double %_34.sroa.0.0.v.i, %x64.i
  %8 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_34.sroa.0.0.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb25.i:                                           ; preds = %bb23.i
  br i1 %sign.not.i, label %bb28.i, label %bb26.i

bb28.i:                                           ; preds = %bb25.i
  %_33.i = fadd double %x64.i, 0xC012D97C7F3321D2
  %_32.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_33.i) #61
  %9 = fneg float %_32.i
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb26.i:                                           ; preds = %bb25.i
  %_31.i = fadd double %x64.i, 0x4012D97C7F3321D2
  %10 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_31.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb18.i:                                           ; preds = %bb11.i
  %_24.sroa.0.0.v.v.i = select i1 %sign.not.i, double 0xC00921FB54442D18, double 0x400921FB54442D18
  %_24.sroa.0.0.v.i = fadd double %_24.sroa.0.0.v.v.i, %x64.i
  %_24.sroa.0.0.i = fneg double %_24.sroa.0.0.v.i
  %11 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_24.sroa.0.0.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb13.i:                                           ; preds = %bb11.i
  br i1 %sign.not.i, label %bb16.i, label %bb14.i

bb16.i:                                           ; preds = %bb13.i
  %_23.i = fadd double %x64.i, 0xBFF921FB54442D18
  %12 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_23.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb14.i:                                           ; preds = %bb13.i
  %_22.i = fadd double %x64.i, 0x3FF921FB54442D18
  %_21.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %_22.i) #61
  %13 = fneg float %_21.i
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb9.i:                                            ; preds = %bb3.i
  %14 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %x64.i) #61
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

bb4.i:                                            ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_14.sroa.0.i)
  %_15.i = icmp ult i32 %1, 8388608
  %15 = fadd float %x, 0x4770000000000000
  %16 = fmul float %x, 0x3870000000000000
  %storemerge.i = select i1 %_15.i, float %16, float %15
  store float %storemerge.i, ptr %_14.sroa.0.i, align 4
  %_14.sroa.0.i.0._14.sroa.0.i.0._14.sroa.0.i.0._14.sroa.0.0._14.sroa.0.0._14.sroa.0.0..i = load volatile float, ptr %_14.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_14.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit

_ZN17compiler_builtins4math4libm4sinf4sinf17hf1418870c2c11457E.exit: ; preds = %bb4.i, %bb9.i, %bb14.i, %bb16.i, %bb18.i, %bb26.i, %bb28.i, %bb30.i, %bb41.i, %bb40.i, %bb39.i, %bb38.i, %bb35.i
  %_0.sroa.0.1.i = phi float [ %4, %bb38.i ], [ %7, %bb41.i ], [ %6, %bb40.i ], [ %5, %bb39.i ], [ %x, %bb4.i ], [ %14, %bb9.i ], [ %13, %bb14.i ], [ %12, %bb16.i ], [ %11, %bb18.i ], [ %10, %bb26.i ], [ %9, %bb28.i ], [ %8, %bb30.i ], [ %3, %bb35.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @sinf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4sinf17h7187b525c16fa72fE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4exp217h3e9d98219b634b71E(double noundef %x) unnamed_addr #53 {
start:
  %_31.sroa.0.i = alloca float, align 4
  %_0.i.i.i = bitcast double %x to i64
  %_15.i = lshr i64 %_0.i.i.i, 32
  %ix.i = and i64 %_15.i, 2147483647
  %_16.i = icmp ugt i64 %ix.i, 1083174911
  br i1 %_16.i, label %bb11.i, label %bb30.i

bb30.i:                                           ; preds = %start
  %_36.i = icmp ult i64 %ix.i, 1016070144
  br i1 %_36.i, label %bb31.i, label %bb33.i

bb11.i:                                           ; preds = %start
  %_17.i = icmp ugt i64 %ix.i, 1083179007
  %0 = icmp sgt i64 %_0.i.i.i, -1
  %or.cond.i = and i1 %0, %_17.i
  br i1 %or.cond.i, label %bb13.i, label %bb15.i

bb31.i:                                           ; preds = %bb30.i
  %1 = fadd double %x, 1.000000e+00
  br label %_ZN17compiler_builtins4math4libm4exp24exp217h7ed95c14d5ee208fE.exit

bb33.i:                                           ; preds = %bb26.i, %bb21.i, %bb17.i, %bb30.i
  %_39.i = fadd double %x, 0x42B8000000000000
  %_0.i.i8.i = bitcast double %_39.i to i64
  %2 = trunc i64 %_0.i.i8.i to i32
  %_0.i.i = add i32 %2, 128
  %ki.i = ashr i32 %_0.i.i, 8
  %uf.i = fadd double %_39.i, 0xC2B8000000000000
  %3 = fsub double %x, %uf.i
  %4 = shl i32 %_0.i.i, 1
  %5 = and i32 %4, 510
  %_57.i = zext nneg i32 %5 to i64
  %_0.i.i.i.i = getelementptr inbounds i64, ptr @_ZN17compiler_builtins4math4libm4exp23TBL17h99c071e3f03d62e5E, i64 %_57.i
  %_5412.i = load double, ptr %_0.i.i.i.i, align 8, !noundef !48
  %_63.i = or disjoint i64 %_57.i, 1
  %_0.i.i.i10.i = getelementptr inbounds i64, ptr @_ZN17compiler_builtins4math4libm4exp23TBL17h99c071e3f03d62e5E, i64 %_63.i
  %_6113.i = load double, ptr %_0.i.i.i10.i, align 8, !noundef !48
  %6 = fsub double %3, %_6113.i
  %_69.i = fmul double %_5412.i, %6
  %_81.i = fmul double %6, 0x3F55D88003875C74
  %_80.i = fadd double %_81.i, 0x3F83B2AB88F70400
  %_78.i = fmul double %6, %_80.i
  %_77.i = fadd double %_78.i, 0x3FAC6B08D704A0A6
  %_75.i = fmul double %6, %_77.i
  %_74.i = fadd double %_75.i, 0x3FCEBFBDFF82C575
  %_72.i = fmul double %6, %_74.i
  %_71.i = fadd double %_72.i, 0x3FE62E42FEFA39EF
  %_68.i = fmul double %_69.i, %_71.i
  %r.i = fadd double %_5412.i, %_68.i
  %7 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %r.i, i32 noundef %ki.i) #61
  br label %_ZN17compiler_builtins4math4libm4exp24exp217h7ed95c14d5ee208fE.exit

bb15.i:                                           ; preds = %bb11.i
  %_19.i = icmp ugt i64 %ix.i, 2146435071
  br i1 %_19.i, label %bb16.i, label %bb17.i

bb13.i:                                           ; preds = %bb11.i
  %8 = fmul double %x, 0x7FE0000000000000
  br label %_ZN17compiler_builtins4math4libm4exp24exp217h7ed95c14d5ee208fE.exit

bb17.i:                                           ; preds = %bb15.i
  br i1 %0, label %bb33.i, label %bb18.i

bb16.i:                                           ; preds = %bb15.i
  %9 = fdiv double -1.000000e+00, %x
  br label %_ZN17compiler_builtins4math4libm4exp24exp217h7ed95c14d5ee208fE.exit

bb18.i:                                           ; preds = %bb17.i
  %_22.i = fcmp ugt double %x, -1.075000e+03
  br i1 %_22.i, label %bb21.i, label %bb43.critedge.i

bb21.i:                                           ; preds = %bb18.i
  %_26.i = fadd double %x, 0xC330000000000000
  %_25.i = fadd double %_26.i, 0x4330000000000000
  %_24.i = fcmp une double %_25.i, %x
  br i1 %_24.i, label %bb26.i, label %bb33.i

bb26.i:                                           ; preds = %bb21.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_31.sroa.0.i)
  %_32.i = fdiv double 0xB6A0000000000000, %x
  %10 = fptrunc double %_32.i to float
  store float %10, ptr %_31.sroa.0.i, align 4
  %_31.sroa.0.i.0._31.sroa.0.i.0._31.sroa.0.i.0._31.sroa.0.0._31.sroa.0.0._31.sroa.0.0..i = load volatile float, ptr %_31.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_31.sroa.0.i)
  br label %bb33.i

bb43.critedge.i:                                  ; preds = %bb18.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_31.sroa.0.i)
  %_32.c.i = fdiv double 0xB6A0000000000000, %x
  %11 = fptrunc double %_32.c.i to float
  store float %11, ptr %_31.sroa.0.i, align 4
  %_31.sroa.0.i.0._31.sroa.0.i.0._31.sroa.0.i.0._31.sroa.0.0._31.sroa.0.0._31.sroa.0.0..c.i = load volatile float, ptr %_31.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_31.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4exp24exp217h7ed95c14d5ee208fE.exit

_ZN17compiler_builtins4math4libm4exp24exp217h7ed95c14d5ee208fE.exit: ; preds = %bb43.critedge.i, %bb16.i, %bb13.i, %bb33.i, %bb31.i
  %_0.sroa.0.0.i = phi double [ %8, %bb13.i ], [ %9, %bb16.i ], [ %7, %bb33.i ], [ %1, %bb31.i ], [ 0.000000e+00, %bb43.critedge.i ]
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @exp2(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4exp217h3e9d98219b634b71E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5exp2f17h431a50e01de9bc59E(float noundef %x) unnamed_addr #53 {
start:
  %_21.sroa.0.i = alloca float, align 4
  %_0.i.i.i = bitcast float %x to i32
  %0 = tail call float @llvm.fabs.f32(float %x)
  %ix.i = bitcast float %0 to i32
  %_12.i = icmp ugt i32 %ix.i, 1123811328
  br i1 %_12.i, label %bb8.i, label %bb22.i

bb22.i:                                           ; preds = %start
  %_24.i = icmp ult i32 %ix.i, 855638017
  br i1 %_24.i, label %bb23.i, label %bb25.i

bb8.i:                                            ; preds = %start
  %_13.i = icmp ugt i32 %ix.i, 2139095040
  br i1 %_13.i, label %_ZN17compiler_builtins4math4libm5exp2f5exp2f17he264f458b72a536aE.exit, label %bb10.i

bb23.i:                                           ; preds = %bb22.i
  %1 = fadd float %x, 1.000000e+00
  br label %_ZN17compiler_builtins4math4libm5exp2f5exp2f17he264f458b72a536aE.exit

bb25.i:                                           ; preds = %bb16.i, %bb15.i, %bb13.i, %bb22.i
  %_27.i = fadd float %x, 7.864320e+05
  %_0.i.i14.i = bitcast float %_27.i to i32
  %2 = add i32 %_0.i.i14.i, 8
  %k13.i = lshr i32 %2, 4
  %_35.i = add nuw nsw i32 %k13.i, 1023
  %_34.i = zext nneg i32 %_35.i to i64
  %_33.i = shl i64 %_34.i, 52
  %_0.i.i15.i = bitcast i64 %_33.i to double
  %3 = and i32 %2, 15
  %4 = fadd float %_27.i, -7.864320e+05
  %_38.i = fsub float %x, %4
  %z.i = fpext float %_38.i to double
  %_45.i = zext nneg i32 %3 to i64
  %_0.i.i.i.i = getelementptr inbounds i64, ptr @_ZN17compiler_builtins4math4libm5exp2f6EXP2FT17h5cb95a0cbf3877bfE, i64 %_45.i
  %_4218.i = load double, ptr %_0.i.i.i.i, align 8, !noundef !48
  %t.i = fmul double %_4218.i, %z.i
  %_53.i = fmul double %z.i, 0x3FCEBFBE00000000
  %_51.i = fadd double %_53.i, 0x3FE62E4300000000
  %_50.i = fmul double %_51.i, %t.i
  %_49.i = fadd double %_4218.i, %_50.i
  %_57.i = fmul double %z.i, %z.i
  %_56.i = fmul double %_57.i, %t.i
  %_60.i = fmul double %z.i, 0x3F83B2C9C0000000
  %_58.i = fadd double %_60.i, 0x3FAC6B3480000000
  %_55.i = fmul double %_58.i, %_56.i
  %r2.i = fadd double %_49.i, %_55.i
  %_62.i = fmul double %r2.i, %_0.i.i15.i
  %5 = fptrunc double %_62.i to float
  br label %_ZN17compiler_builtins4math4libm5exp2f5exp2f17he264f458b72a536aE.exit

bb10.i:                                           ; preds = %bb8.i
  %or.cond.i = icmp sgt i32 %_0.i.i.i, 1124073471
  br i1 %or.cond.i, label %bb12.i, label %bb13.i

bb13.i:                                           ; preds = %bb10.i
  %_16.i = icmp slt i32 %_0.i.i.i, 0
  br i1 %_16.i, label %bb14.i, label %bb25.i

bb12.i:                                           ; preds = %bb10.i
  %6 = fmul float %x, 0x47E0000000000000
  br label %_ZN17compiler_builtins4math4libm5exp2f5exp2f17he264f458b72a536aE.exit

bb14.i:                                           ; preds = %bb13.i
  %_17.i = icmp ugt i32 %_0.i.i.i, -1021968385
  br i1 %_17.i, label %bb33.i, label %bb15.i

bb15.i:                                           ; preds = %bb14.i
  %_18.i = and i32 %_0.i.i.i, 65535
  %7 = icmp eq i32 %_18.i, 0
  br i1 %7, label %bb25.i, label %bb16.i

bb33.i:                                           ; preds = %bb14.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_21.sroa.0.i)
  %8 = fdiv float 0xB6A0000000000000, %x
  store float %8, ptr %_21.sroa.0.i, align 4
  %_21.sroa.0.i.0._21.sroa.0.i.0._21.sroa.0.i.0._21.sroa.0.0._21.sroa.0.0._21.sroa.0.0..i = load volatile float, ptr %_21.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_21.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm5exp2f5exp2f17he264f458b72a536aE.exit

bb16.i:                                           ; preds = %bb15.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_21.sroa.0.i)
  %9 = fdiv float 0xB6A0000000000000, %x
  store float %9, ptr %_21.sroa.0.i, align 4
  %_21.sroa.0.i.0._21.sroa.0.i.0._21.sroa.0.i.0._21.sroa.0.0._21.sroa.0.0._21.sroa.0.0.17.i = load volatile float, ptr %_21.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_21.sroa.0.i)
  br label %bb25.i

_ZN17compiler_builtins4math4libm5exp2f5exp2f17he264f458b72a536aE.exit: ; preds = %bb33.i, %bb12.i, %bb25.i, %bb23.i, %bb8.i
  %_0.sroa.0.0.i = phi float [ %6, %bb12.i ], [ 0.000000e+00, %bb33.i ], [ %5, %bb25.i ], [ %1, %bb23.i ], [ %x, %bb8.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @exp2f(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5exp2f17h431a50e01de9bc59E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math3fma17hebe2bc220e0ab8e8E(double noundef %x, double noundef %y, double noundef %z) unnamed_addr #53 {
start:
  %nz.i = alloca [16 x i8], align 8
  %ny.i = alloca [16 x i8], align 8
  %nx.i = alloca [16 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %nx.i)
  call fastcc void @_ZN17compiler_builtins4math4libm3fma9normalize17h191a68015c722ff1E(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %nx.i, double noundef %x) #61
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %ny.i)
  call fastcc void @_ZN17compiler_builtins4math4libm3fma9normalize17h191a68015c722ff1E(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %ny.i, double noundef %y) #61
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %nz.i)
  call fastcc void @_ZN17compiler_builtins4math4libm3fma9normalize17h191a68015c722ff1E(ptr noalias nocapture noundef nonnull sret([16 x i8]) align 8 dereferenceable(16) %nz.i, double noundef %z) #61
  %0 = getelementptr inbounds i8, ptr %nx.i, i64 8
  %_10.i = load i32, ptr %0, align 8, !noundef !48
  %_9.i = icmp sgt i32 %_10.i, 970
  br i1 %_9.i, label %bb7.i, label %bb6.i

bb6.i:                                            ; preds = %start
  %1 = getelementptr inbounds i8, ptr %ny.i, i64 8
  %_12.i = load i32, ptr %1, align 8, !noundef !48
  %_11.i = icmp sgt i32 %_12.i, 970
  br i1 %_11.i, label %bb7.i, label %bb8.i

bb7.i:                                            ; preds = %bb6.i, %start
  %_13.i = fmul double %x, %y
  %2 = fadd double %_13.i, %z
  br label %bb79.i

bb8.i:                                            ; preds = %bb6.i
  %3 = getelementptr inbounds i8, ptr %nz.i, i64 8
  %_15.i = load i32, ptr %3, align 8, !noundef !48
  %_14.i = icmp sgt i32 %_15.i, 970
  br i1 %_14.i, label %bb9.i, label %bb10.i

bb10.i:                                           ; preds = %bb8.i
  %_23.i = load i64, ptr %nx.i, align 8, !noundef !48
  %_24.i = load i64, ptr %ny.i, align 8, !noundef !48
  %_4.i.i = zext i64 %_23.i to i128
  %_5.i.i = zext i64 %_24.i to i128
  %_0.i.i.i = mul nuw i128 %_5.i.i, %_4.i.i
  %_7.i.i = lshr i128 %_0.i.i.i, 64
  %_6.i.i = trunc i128 %_7.i.i to i64
  %_8.i.i = trunc i128 %_0.i.i.i to i64
  %4 = add i32 %_12.i, %_10.i
  %5 = sub i32 %_15.i, %4
  %_28.i = icmp sgt i32 %5, 0
  br i1 %_28.i, label %bb14.i, label %bb24.i

bb9.i:                                            ; preds = %bb8.i
  %_16.not.i = icmp eq i32 %_15.i, 971
  br i1 %_16.not.i, label %bb79.i, label %bb11.i

bb24.i:                                           ; preds = %bb10.i
  %6 = sub i32 0, %5
  %7 = icmp eq i32 %_15.i, %4
  br i1 %7, label %bb25.i, label %bb26.i

bb14.i:                                           ; preds = %bb10.i
  %_30.i = icmp ult i32 %5, 64
  %_32.i = load i64, ptr %nz.i, align 8, !noundef !48
  br i1 %_30.i, label %bb15.i, label %bb16.i

bb25.i:                                           ; preds = %bb24.i
  %_58.i = load i64, ptr %nz.i, align 8, !noundef !48
  br label %bb31.i

bb26.i:                                           ; preds = %bb24.i
  %_59.i = icmp slt i32 %6, 64
  br i1 %_59.i, label %bb27.i, label %bb31.i

bb27.i:                                           ; preds = %bb26.i
  %_62.i = load i64, ptr %nz.i, align 8, !noundef !48
  %8 = and i32 %6, 63
  %9 = zext nneg i32 %8 to i64
  %_61.i = lshr i64 %_62.i, %9
  %10 = and i32 %5, 63
  %11 = zext nneg i32 %10 to i64
  %_66.i = shl i64 %_62.i, %11
  %_65.i = icmp ne i64 %_66.i, 0
  %_64.i = zext i1 %_65.i to i64
  %12 = or i64 %_61.i, %_64.i
  br label %bb31.i

bb31.i:                                           ; preds = %bb19.i, %bb18.i, %bb15.i, %bb16.i, %bb27.i, %bb26.i, %bb25.i
  %e.sroa.0.0.i = phi i32 [ %4, %bb15.i ], [ %18, %bb16.i ], [ %18, %bb19.i ], [ %_15.i, %bb25.i ], [ %4, %bb27.i ], [ %4, %bb26.i ], [ %18, %bb18.i ]
  %rlo.sroa.0.0.i = phi i64 [ %_8.i.i, %bb15.i ], [ %_8.i.i, %bb16.i ], [ %29, %bb19.i ], [ %_8.i.i, %bb25.i ], [ %_8.i.i, %bb27.i ], [ %_8.i.i, %bb26.i ], [ 1, %bb18.i ]
  %rhi.sroa.0.0.i = phi i64 [ %_6.i.i, %bb15.i ], [ %_6.i.i, %bb16.i ], [ %30, %bb19.i ], [ %_6.i.i, %bb25.i ], [ %_6.i.i, %bb27.i ], [ %_6.i.i, %bb26.i ], [ 0, %bb18.i ]
  %zlo.sroa.0.0.i = phi i64 [ %21, %bb15.i ], [ 0, %bb16.i ], [ 0, %bb19.i ], [ %_58.i, %bb25.i ], [ %12, %bb27.i ], [ 1, %bb26.i ], [ 0, %bb18.i ]
  %zhi.sroa.0.0.i = phi i64 [ %24, %bb15.i ], [ %_32.i, %bb16.i ], [ %_32.i, %bb19.i ], [ 0, %bb25.i ], [ 0, %bb27.i ], [ 0, %bb26.i ], [ %_32.i, %bb18.i ]
  %13 = getelementptr inbounds i8, ptr %nx.i, i64 12
  %_70.i = load i32, ptr %13, align 4, !noundef !48
  %14 = getelementptr inbounds i8, ptr %ny.i, i64 12
  %_71.i = load i32, ptr %14, align 4, !noundef !48
  %15 = xor i32 %_71.i, %_70.i
  %16 = getelementptr inbounds i8, ptr %nz.i, i64 12
  %_75.i = load i32, ptr %16, align 4, !noundef !48
  %17 = icmp eq i32 %15, %_75.i
  br i1 %17, label %bb32.i, label %bb34.i

bb16.i:                                           ; preds = %bb14.i
  %18 = add i32 %_15.i, -64
  %19 = icmp eq i32 %5, 64
  br i1 %19, label %bb31.i, label %bb18.i

bb15.i:                                           ; preds = %bb14.i
  %20 = zext nneg i32 %5 to i64
  %21 = shl i64 %_32.i, %20
  %_34.i = sub nsw i32 0, %5
  %22 = and i32 %_34.i, 63
  %23 = zext nneg i32 %22 to i64
  %24 = lshr i64 %_32.i, %23
  br label %bb31.i

bb18.i:                                           ; preds = %bb16.i
  %_38.i = icmp ult i32 %5, 128
  br i1 %_38.i, label %bb19.i, label %bb31.i

bb19.i:                                           ; preds = %bb18.i
  %_43.i = sub nsw i32 0, %5
  %25 = and i32 %_43.i, 63
  %26 = zext nneg i32 %25 to i64
  %_41.i = shl i64 %_6.i.i, %26
  %27 = and i32 %5, 63
  %28 = zext nneg i32 %27 to i64
  %_45.i = lshr i64 %_8.i.i, %28
  %_40.i = or i64 %_41.i, %_45.i
  %_50.i = shl i64 %_8.i.i, %26
  %_49.i = icmp ne i64 %_50.i, 0
  %_48.i = zext i1 %_49.i to i64
  %29 = or i64 %_40.i, %_48.i
  %30 = lshr i64 %_6.i.i, %28
  br label %bb31.i

bb32.i:                                           ; preds = %bb31.i
  %_0.i84.i = add i64 %zlo.sroa.0.0.i, %rlo.sroa.0.0.i
  %_83.i = icmp ult i64 %_0.i84.i, %zlo.sroa.0.0.i
  %_82.i = zext i1 %_83.i to i64
  %_80.i = add i64 %zhi.sroa.0.0.i, %rhi.sroa.0.0.i
  %31 = add i64 %_80.i, %_82.i
  br label %bb43.i

bb34.i:                                           ; preds = %bb31.i
  %_5.0.i.i = sub i64 %rlo.sroa.0.0.i, %zlo.sroa.0.0.i
  %_5.1.i.i = icmp ult i64 %rlo.sroa.0.0.i, %zlo.sroa.0.0.i
  %_95.neg86.i = sext i1 %_5.1.i.i to i64
  %_0.i.neg.i = sub i64 %rhi.sroa.0.0.i, %zhi.sroa.0.0.i
  %_0.i85.i = add i64 %_0.i.neg.i, %_95.neg86.i
  %32 = icmp sgt i64 %_0.i85.i, -1
  br i1 %32, label %bb42.i, label %bb38.i

bb43.i:                                           ; preds = %bb42.i, %bb32.i
  %sign.sroa.0.0.i = phi i32 [ %15, %bb32.i ], [ %sign.sroa.0.1.i, %bb42.i ]
  %rlo.sroa.0.1.i = phi i64 [ %_0.i84.i, %bb32.i ], [ %rlo.sroa.0.2.i, %bb42.i ]
  %rhi.sroa.0.1.i = phi i64 [ %31, %bb32.i ], [ %rhi.sroa.0.2.i, %bb42.i ]
  %33 = add i32 %e.sroa.0.0.i, 64
  %34 = tail call i64 @llvm.ctlz.i64(i64 %rhi.sroa.0.1.i, i1 false), !range !144
  %35 = trunc i64 %34 to i32
  %36 = add nsw i32 %35, -1
  %37 = and i32 %36, 63
  %38 = zext nneg i32 %37 to i64
  %_117.i = shl i64 %rhi.sroa.0.1.i, %38
  %_122.i = sub nsw i64 1, %34
  %39 = and i64 %_122.i, 63
  %_120.i = lshr i64 %rlo.sroa.0.1.i, %39
  %_116.i = or i64 %_117.i, %_120.i
  %_126.i = shl i64 %rlo.sroa.0.1.i, %38
  %_125.i = icmp ne i64 %_126.i, 0
  %_124.i = zext i1 %_125.i to i64
  %40 = or i64 %_116.i, %_124.i
  br label %bb52.i

bb38.i:                                           ; preds = %bb34.i
  %_0.i82.i = sub i64 0, %_5.0.i.i
  %_106.i = icmp ne i64 %_5.0.i.i, 0
  %_105.neg.i = sext i1 %_106.i to i64
  %41 = sub i64 %_105.neg.i, %_0.i85.i
  %_108.i = icmp eq i32 %15, 0
  %42 = zext i1 %_108.i to i32
  br label %bb42.i

bb42.i:                                           ; preds = %bb38.i, %bb34.i
  %sign.sroa.0.1.i = phi i32 [ %15, %bb34.i ], [ %42, %bb38.i ]
  %rlo.sroa.0.2.i = phi i64 [ %_5.0.i.i, %bb34.i ], [ %_0.i82.i, %bb38.i ]
  %rhi.sroa.0.2.i = phi i64 [ %_0.i85.i, %bb34.i ], [ %41, %bb38.i ]
  %_110.not.i = icmp eq i64 %rhi.sroa.0.2.i, 0
  br i1 %_110.not.i, label %bb45.i, label %bb43.i

bb45.i:                                           ; preds = %bb42.i
  %43 = icmp eq i64 %rlo.sroa.0.2.i, 0
  br i1 %43, label %bb51.i, label %bb46.i

bb51.i:                                           ; preds = %bb45.i
  %_141.i = fmul double %x, %y
  %44 = fadd double %_141.i, %z
  br label %bb79.i

bb46.i:                                           ; preds = %bb45.i
  %45 = tail call i64 @llvm.ctlz.i64(i64 %rlo.sroa.0.2.i, i1 true), !range !144
  %46 = trunc i64 %45 to i32
  %_133.i = icmp eq i32 %46, 0
  br i1 %_133.i, label %bb48.i, label %bb49.i

bb49.i:                                           ; preds = %bb46.i
  %47 = add nsw i32 %46, -1
  %48 = zext nneg i32 %47 to i64
  %49 = shl i64 %rlo.sroa.0.2.i, %48
  br label %bb52.i

bb48.i:                                           ; preds = %bb46.i
  %_135.i = lshr i64 %rlo.sroa.0.2.i, 1
  %_137.i = and i64 %rlo.sroa.0.2.i, 1
  %50 = or i64 %_135.i, %_137.i
  br label %bb52.i

bb52.i:                                           ; preds = %bb48.i, %bb49.i, %bb43.i
  %sign.sroa.0.2.i = phi i32 [ %sign.sroa.0.0.i, %bb43.i ], [ %sign.sroa.0.1.i, %bb48.i ], [ %sign.sroa.0.1.i, %bb49.i ]
  %d.sroa.0.0.i = phi i32 [ %36, %bb43.i ], [ -1, %bb48.i ], [ %47, %bb49.i ]
  %e.sroa.0.1.i = phi i32 [ %33, %bb43.i ], [ %e.sroa.0.0.i, %bb48.i ], [ %e.sroa.0.0.i, %bb49.i ]
  %rhi.sroa.0.3.i = phi i64 [ %40, %bb43.i ], [ %50, %bb48.i ], [ %49, %bb49.i ]
  %51 = sub i32 %e.sroa.0.1.i, %d.sroa.0.0.i
  %52 = icmp eq i32 %sign.sroa.0.2.i, 0
  %53 = sub i64 0, %rhi.sroa.0.3.i
  %spec.select.i = select i1 %52, i64 %rhi.sroa.0.3.i, i64 %53
  %54 = sitofp i64 %spec.select.i to double
  %_149.i = icmp slt i32 %51, -1084
  br i1 %_149.i, label %bb56.i, label %bb75.i

bb56.i:                                           ; preds = %bb52.i
  %55 = icmp eq i32 %51, -1085
  br i1 %55, label %bb57.i, label %bb69.i

bb75.i:                                           ; preds = %bb63.i, %bb62.i, %bb69.i, %bb52.i
  %r.sroa.0.0.i = phi double [ %58, %bb69.i ], [ %54, %bb52.i ], [ %54, %bb62.i ], [ %64, %bb63.i ]
  %56 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm6scalbn6scalbn17h1a6d9c4866db27cdE(double noundef %r.sroa.0.0.i, i32 noundef %51) #61
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %nz.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %ny.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %nx.i)
  br label %_ZN17compiler_builtins4math4libm3fma3fma17h5162576dbe292b7fE.exit

bb57.i:                                           ; preds = %bb56.i
  %spec.select78.i = select i1 %52, double 0x43E0000000000000, double 0xC3E0000000000000
  %_155.i = fcmp oeq double %spec.select78.i, %54
  br i1 %_155.i, label %bb61.i, label %bb62.i

bb69.i:                                           ; preds = %bb56.i
  %_191.mask.i = and i64 %rhi.sroa.0.3.i, 1023
  %_190.not.i = icmp eq i64 %_191.mask.i, 0
  %_18576.i = select i1 %_190.not.i, i64 0, i64 1024
  %rhi.sroa.0.3.masked.i = and i64 %rhi.sroa.0.3.i, -1024
  %_184.i = or i64 %_18576.i, %rhi.sroa.0.3.masked.i
  %57 = sub i64 0, %_184.i
  %spec.select79.i = select i1 %52, i64 %_184.i, i64 %57
  %58 = sitofp i64 %spec.select79.i to double
  br label %bb75.i

bb62.i:                                           ; preds = %bb57.i
  %_163.mask.i = and i64 %rhi.sroa.0.3.i, 2047
  %59 = icmp eq i64 %_163.mask.i, 0
  br i1 %59, label %bb75.i, label %bb63.i

bb61.i:                                           ; preds = %bb57.i
  %_159.i = fmul double %54, 0x341FFFFFF0000000
  %fltmin.i = fptrunc double %_159.i to float
  %_162.i = fpext float %fltmin.i to double
  %60 = fmul double %_162.i, 0x7F0000000000000
  br label %bb79.i

bb63.i:                                           ; preds = %bb62.i
  %_167.i = lshr i64 %rhi.sroa.0.3.i, 1
  %_169.i = and i64 %rhi.sroa.0.3.i, 1
  %_166.i = or i64 %_167.i, %_169.i
  %_165.i = or i64 %_166.i, 4611686018427387904
  %61 = sub nsw i64 0, %_165.i
  %spec.select80.i = select i1 %52, i64 %_165.i, i64 %61
  %62 = sitofp i64 %spec.select80.i to double
  %_174.i = fmul double %62, 2.000000e+00
  %63 = fsub double %_174.i, %spec.select78.i
  %tiny.i = fmul double %63, 0x7F0000000000000
  %_180.i = fmul double %tiny.i, %tiny.i
  %_181.i = fsub double %63, %63
  %_179.i = fmul double %_181.i, %_180.i
  %64 = fadd double %63, %_179.i
  br label %bb75.i

bb79.i:                                           ; preds = %bb11.i, %bb61.i, %bb51.i, %bb9.i, %bb7.i
  %_0.sroa.0.1.i = phi double [ %2, %bb7.i ], [ %65, %bb11.i ], [ %60, %bb61.i ], [ %44, %bb51.i ], [ %z, %bb9.i ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %nz.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %ny.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %nx.i)
  br label %_ZN17compiler_builtins4math4libm3fma3fma17h5162576dbe292b7fE.exit

bb11.i:                                           ; preds = %bb9.i
  %_17.i = fmul double %x, %y
  %65 = fadd double %_17.i, %z
  br label %bb79.i

_ZN17compiler_builtins4math4libm3fma3fma17h5162576dbe292b7fE.exit: ; preds = %bb79.i, %bb75.i
  %_0.sroa.0.2.i = phi double [ %_0.sroa.0.1.i, %bb79.i ], [ %56, %bb75.i ]
  ret double %_0.sroa.0.2.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write)
define internal fastcc void @_ZN17compiler_builtins4math4libm3fma9normalize17h191a68015c722ff1E(ptr dead_on_unwind noalias nocapture noundef writable writeonly sret([16 x i8]) align 8 dereferenceable(16) %_0, double noundef %x) unnamed_addr #51 {
start:
  %_0.i.i = bitcast double %x to i64
  %_5 = lshr i64 %_0.i.i, 52
  %0 = trunc i64 %_5 to i32
  %1 = and i32 %0, 2047
  %2 = icmp eq i32 %1, 0
  br i1 %2, label %bb3, label %bb9

bb3:                                              ; preds = %start
  %_11 = fmul double %x, 0x43E0000000000000
  %_0.i.i13 = bitcast double %_11 to i64
  %_13 = lshr i64 %_0.i.i13, 52
  %_12 = trunc i64 %_13 to i32
  %3 = and i32 %_12, 2047
  %4 = icmp eq i32 %3, 0
  %5 = add nsw i32 %3, -63
  %_15.sroa.0.0 = select i1 %4, i32 2048, i32 %5
  br label %bb9

bb9:                                              ; preds = %bb3, %start
  %e.sroa.0.0 = phi i32 [ %_15.sroa.0.0, %bb3 ], [ %1, %start ]
  %ix.sroa.0.0 = phi i64 [ %_0.i.i13, %bb3 ], [ %_0.i.i, %start ]
  %sign = and i32 %0, 2048
  %6 = shl i64 %ix.sroa.0.0, 1
  %7 = and i64 %6, 9007199254740990
  %8 = or disjoint i64 %7, 9007199254740992
  %9 = add nsw i32 %e.sroa.0.0, -1076
  store i64 %8, ptr %_0, align 8
  %10 = getelementptr inbounds i8, ptr %_0, i64 8
  store i32 %9, ptr %10, align 8
  %11 = getelementptr inbounds i8, ptr %_0, i64 12
  store i32 %sign, ptr %11, align 4
  ret void
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @fma(double noundef %x, double noundef %y, double noundef %z) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math3fma17hebe2bc220e0ab8e8E(double noundef %x, double noundef %y, double noundef %z) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4fmaf17hb2a7314ac6bf8b79E(float noundef %x, float noundef %y, float noundef %z) unnamed_addr #53 {
start:
  %_8.i = fpext float %x to double
  %_9.i = fpext float %y to double
  %xy.i = fmul double %_8.i, %_9.i
  %_10.i = fpext float %z to double
  %0 = fadd double %xy.i, %_10.i
  %_0.i.i.i = bitcast double %0 to i64
  %_17.i = and i64 %_0.i.i.i, 536870911
  %1 = icmp ne i64 %_17.i, 268435456
  %2 = and i64 %_0.i.i.i, 9218868437227405312
  %3 = icmp eq i64 %2, 9218868437227405312
  %or.cond1.i = or i1 %1, %3
  br i1 %or.cond1.i, label %_ZN17compiler_builtins4math4libm4fmaf4fmaf17h126c82e170c62692E.exit, label %bb4.i

bb4.i:                                            ; preds = %start
  %_20.i = fsub double %0, %xy.i
  %_19.i = fcmp oeq double %_20.i, %_10.i
  %_25.i = fsub double %0, %_10.i
  %_24.i = fcmp oeq double %_25.i, %xy.i
  %or.cond7.i = and i1 %_19.i, %_24.i
  br i1 %or.cond7.i, label %_ZN17compiler_builtins4math4libm4fmaf4fmaf17h126c82e170c62692E.exit, label %bb9.i

bb9.i:                                            ; preds = %bb4.i
  %neg.i = icmp slt i64 %_0.i.i.i, 0
  %4 = fcmp uge double %xy.i, %_10.i
  %_46.i = xor i1 %4, %neg.i
  %_50.i = fsub double %xy.i, %0
  %5 = fadd double %_50.i, %_10.i
  %_54.i = fsub double %_10.i, %0
  %6 = fadd double %xy.i, %_54.i
  %err.sroa.0.0.i = select i1 %_46.i, double %5, double %6
  %7 = fcmp uge double %err.sroa.0.0.i, 0.000000e+00
  %_58.i = xor i1 %neg.i, %7
  %ui.sroa.0.0.v.i = select i1 %_58.i, i64 1, i64 -1
  %ui.sroa.0.0.i = add i64 %ui.sroa.0.0.v.i, %_0.i.i.i
  %_0.i.i8.i = bitcast i64 %ui.sroa.0.0.i to double
  br label %_ZN17compiler_builtins4math4libm4fmaf4fmaf17h126c82e170c62692E.exit

_ZN17compiler_builtins4math4libm4fmaf4fmaf17h126c82e170c62692E.exit: ; preds = %bb9.i, %bb4.i, %start
  %_0.sroa.0.0.in.i = phi double [ %_0.i.i8.i, %bb9.i ], [ %0, %start ], [ %0, %bb4.i ]
  %_0.sroa.0.0.i = fptrunc double %_0.sroa.0.0.in.i to float
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @fmaf(float noundef %x, float noundef %y, float noundef %z) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4fmaf17hb2a7314ac6bf8b79E(float noundef %x, float noundef %y, float noundef %z) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5asinf17hffc13b9a85f52f56E(float noundef %n) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %n to i32
  %0 = tail call float @llvm.fabs.f32(float %n)
  %ix.i = bitcast float %0 to i32
  %_6.i = icmp ugt i32 %ix.i, 1065353215
  br i1 %_6.i, label %bb3.i, label %bb6.i

bb6.i:                                            ; preds = %start
  %_14.i = icmp ult i32 %ix.i, 1056964608
  br i1 %_14.i, label %bb7.i, label %bb8.i

bb3.i:                                            ; preds = %start
  %1 = icmp eq i32 %ix.i, 1065353216
  br i1 %1, label %bb4.i, label %bb5.i

bb8.i:                                            ; preds = %bb6.i
  %_25.i = fsub float 1.000000e+00, %0
  %z.i = fmul float %_25.i, 5.000000e-01
  %_29.i = fpext float %z.i to double
  %s.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %_29.i) #61
  %_35.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5acosf1r17hdebf60f7629da5fcE(float noundef %z.i) #61
  %_34.i = fpext float %_35.i to double
  %_33.i = fmul double %s.i, %_34.i
  %_32.i = fadd double %s.i, %_33.i
  %_31.i = fmul double %_32.i, 2.000000e+00
  %_30.i = fsub double 0x3FF921FB54442D18, %_31.i
  %2 = fptrunc double %_30.i to float
  %3 = fneg float %2
  %4 = icmp slt i32 %_0.i.i.i, 0
  %spec.select.i = select i1 %4, float %3, float %2
  br label %_ZN17compiler_builtins4math4libm5asinf5asinf17h74671cf2b6abadaeE.exit

bb7.i:                                            ; preds = %bb6.i
  %5 = add nsw i32 %ix.i, -8388608
  %or.cond.i = icmp ult i32 %5, 956301312
  br i1 %or.cond.i, label %_ZN17compiler_builtins4math4libm5asinf5asinf17h74671cf2b6abadaeE.exit, label %bb11.i

bb11.i:                                           ; preds = %bb7.i
  %_21.i = fmul float %n, %n
  %_20.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5acosf1r17hdebf60f7629da5fcE(float noundef %_21.i) #61
  %_18.i = fmul float %_20.i, %n
  %6 = fadd float %_18.i, %n
  br label %_ZN17compiler_builtins4math4libm5asinf5asinf17h74671cf2b6abadaeE.exit

bb4.i:                                            ; preds = %bb3.i
  %_9.i = fpext float %n to double
  %_8.i = fmul double %_9.i, 0x3FF921FB54442D18
  %_7.i = fadd double %_8.i, 0x3870000000000000
  %7 = fptrunc double %_7.i to float
  br label %_ZN17compiler_builtins4math4libm5asinf5asinf17h74671cf2b6abadaeE.exit

bb5.i:                                            ; preds = %bb3.i
  %_11.i = fsub float %n, %n
  %8 = fdiv float 0.000000e+00, %_11.i
  br label %_ZN17compiler_builtins4math4libm5asinf5asinf17h74671cf2b6abadaeE.exit

_ZN17compiler_builtins4math4libm5asinf5asinf17h74671cf2b6abadaeE.exit: ; preds = %bb5.i, %bb4.i, %bb11.i, %bb7.i, %bb8.i
  %_0.sroa.0.0.i = phi float [ %7, %bb4.i ], [ %8, %bb5.i ], [ %6, %bb11.i ], [ %n, %bb7.i ], [ %spec.select.i, %bb8.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @asinf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5asinf17hffc13b9a85f52f56E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5cbrtf17h16a4c500e9fc59d1E(float noundef %n) unnamed_addr #53 {
start:
  %0 = tail call float @llvm.fabs.f32(float %n)
  %1 = bitcast float %0 to i32
  %_8.i = icmp ugt i32 %1, 2139095039
  br i1 %_8.i, label %bb3.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %_10.i = icmp ult i32 %1, 8388608
  br i1 %_10.i, label %bb5.i, label %bb10.i

bb3.i:                                            ; preds = %start
  %2 = fadd float %n, %n
  br label %_ZN17compiler_builtins4math4libm5cbrtf5cbrtf17hf7d231eae73c63dfE.exit

bb5.i:                                            ; preds = %bb4.i
  %3 = icmp eq i32 %1, 0
  br i1 %3, label %_ZN17compiler_builtins4math4libm5cbrtf5cbrtf17hf7d231eae73c63dfE.exit, label %bb8.i

bb10.i:                                           ; preds = %bb8.i, %bb4.i
  %.sink12.i = phi i32 [ %14, %bb8.i ], [ %1, %bb4.i ]
  %.sink.i = phi i32 [ 642849266, %bb8.i ], [ 709958130, %bb4.i ]
  %ui.sroa.0.0.in.i = phi float [ %_14.i, %bb8.i ], [ %n, %bb4.i ]
  %_16.i = udiv i32 %.sink12.i, 3
  %4 = add nuw nsw i32 %_16.i, %.sink.i
  %ui.sroa.0.0.i = bitcast float %ui.sroa.0.0.in.i to i32
  %5 = and i32 %ui.sroa.0.0.i, -2147483648
  %6 = or disjoint i32 %5, %4
  %_0.i.i10.i = bitcast i32 %6 to float
  %7 = fpext float %_0.i.i10.i to double
  %_23.i = fmul double %7, %7
  %8 = fmul double %_23.i, %7
  %_31.i = fpext float %n to double
  %_30.i = fadd double %_31.i, %_31.i
  %_29.i = fadd double %_30.i, %8
  %_27.i = fmul double %_29.i, %7
  %_34.i = fadd double %8, %_31.i
  %_33.i = fadd double %8, %_34.i
  %9 = fdiv double %_27.i, %_33.i
  %_37.i = fmul double %9, %9
  %10 = fmul double %9, %_37.i
  %_43.i = fadd double %_30.i, %10
  %_41.i = fmul double %9, %_43.i
  %_46.i = fadd double %10, %_31.i
  %_45.i = fadd double %10, %_46.i
  %11 = fdiv double %_41.i, %_45.i
  %12 = fptrunc double %11 to float
  br label %_ZN17compiler_builtins4math4libm5cbrtf5cbrtf17hf7d231eae73c63dfE.exit

bb8.i:                                            ; preds = %bb5.i
  %_14.i = fmul float %n, 0x4170000000000000
  %13 = tail call float @llvm.fabs.f32(float %_14.i)
  %14 = bitcast float %13 to i32
  br label %bb10.i

_ZN17compiler_builtins4math4libm5cbrtf5cbrtf17hf7d231eae73c63dfE.exit: ; preds = %bb10.i, %bb5.i, %bb3.i
  %_0.sroa.0.1.i = phi float [ %12, %bb10.i ], [ %2, %bb3.i ], [ %n, %bb5.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @cbrtf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5cbrtf17h16a4c500e9fc59d1E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6hypotf17h9af91ab85935c4b9E(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %0 = tail call float @llvm.fabs.f32(float %x)
  %1 = bitcast float %0 to i32
  %2 = tail call float @llvm.fabs.f32(float %y)
  %3 = bitcast float %2 to i32
  %spec.select.i = tail call i32 @llvm.umin.i32(i32 %1, i32 %3)
  %spec.select19.i = tail call i32 @llvm.umax.i32(i32 %1, i32 %3)
  %_0.i.i22.i = bitcast i32 %spec.select19.i to float
  %_0.i.i23.i = bitcast i32 %spec.select.i to float
  %4 = icmp eq i32 %spec.select.i, 2139095040
  br i1 %4, label %_ZN17compiler_builtins4math4libm6hypotf6hypotf17h7c5d6612968fcb72E.exit, label %bb11.i

bb11.i:                                           ; preds = %start
  %_20.i = icmp ugt i32 %spec.select19.i, 2139095039
  %5 = icmp eq i32 %spec.select.i, 0
  %or.cond.i = or i1 %_20.i, %5
  %_24.i = sub nsw i32 %spec.select19.i, %spec.select.i
  %_23.i = icmp ugt i32 %_24.i, 209715199
  %or.cond20.i = select i1 %or.cond.i, i1 true, i1 %_23.i
  br i1 %or.cond20.i, label %bb18.i, label %bb17.i

bb18.i:                                           ; preds = %bb11.i
  %6 = fadd float %_0.i.i22.i, %_0.i.i23.i
  br label %_ZN17compiler_builtins4math4libm6hypotf6hypotf17h7c5d6612968fcb72E.exit

bb17.i:                                           ; preds = %bb11.i
  %_29.i = icmp ugt i32 %spec.select19.i, 1568669695
  br i1 %_29.i, label %bb19.i, label %bb20.i

bb20.i:                                           ; preds = %bb17.i
  %_31.i = icmp ult i32 %spec.select.i, 562036736
  br i1 %_31.i, label %bb21.i, label %bb24.i

bb19.i:                                           ; preds = %bb17.i
  %7 = fmul float %_0.i.i22.i, 0x3A50000000000000
  %8 = fmul float %_0.i.i23.i, 0x3A50000000000000
  br label %bb24.i

bb21.i:                                           ; preds = %bb20.i
  %9 = fmul float %_0.i.i22.i, 0x4590000000000000
  %10 = fmul float %_0.i.i23.i, 0x4590000000000000
  br label %bb24.i

bb24.i:                                           ; preds = %bb21.i, %bb19.i, %bb20.i
  %z.sroa.0.0.i = phi float [ 0x4590000000000000, %bb19.i ], [ 0x3A50000000000000, %bb21.i ], [ 1.000000e+00, %bb20.i ]
  %y.sroa.0.0.i = phi float [ %8, %bb19.i ], [ %10, %bb21.i ], [ %_0.i.i23.i, %bb20.i ]
  %x.sroa.0.0.i = phi float [ %7, %bb19.i ], [ %9, %bb21.i ], [ %_0.i.i22.i, %bb20.i ]
  %_38.i = fpext float %x.sroa.0.0.i to double
  %_37.i = fmul double %_38.i, %_38.i
  %_43.i = fpext float %y.sroa.0.0.i to double
  %_42.i = fmul double %_43.i, %_43.i
  %_36.i = fadd double %_42.i, %_37.i
  %_35.i = fptrunc double %_36.i to float
  %_34.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5sqrtf5sqrtf17h09816e7c21ddc755E(float noundef %_35.i) #61
  %11 = fmul float %z.sroa.0.0.i, %_34.i
  br label %_ZN17compiler_builtins4math4libm6hypotf6hypotf17h7c5d6612968fcb72E.exit

_ZN17compiler_builtins4math4libm6hypotf6hypotf17h7c5d6612968fcb72E.exit: ; preds = %bb24.i, %bb18.i, %start
  %_0.sroa.0.1.i = phi float [ %11, %bb24.i ], [ %6, %bb18.i ], [ %_0.i.i23.i, %start ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.umax.i32(i32, i32) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @hypotf(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6hypotf17h9af91ab85935c4b9E(float noundef %x, float noundef %y) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math4tanf17h00d3fff569f657b7E(float noundef %n) unnamed_addr #53 {
start:
  %_14.sroa.0.i = alloca float, align 4
  %x64.i = fpext float %n to double
  %_0.i.i.i = bitcast float %n to i32
  %sign.not.i = icmp sgt i32 %_0.i.i.i, -1
  %0 = tail call float @llvm.fabs.f32(float %n)
  %1 = bitcast float %0 to i32
  %_8.i = icmp ult i32 %1, 1061752795
  br i1 %_8.i, label %bb3.i, label %bb10.i

bb10.i:                                           ; preds = %start
  %_17.i = icmp ult i32 %1, 1081824210
  br i1 %_17.i, label %bb11.i, label %bb12.i

bb3.i:                                            ; preds = %start
  %_10.i = icmp ult i32 %1, 964689920
  br i1 %_10.i, label %bb4.i, label %bb9.i

bb12.i:                                           ; preds = %bb10.i
  %_23.i = icmp ult i32 %1, 1088565718
  br i1 %_23.i, label %bb23.i, label %bb24.i

bb11.i:                                           ; preds = %bb10.i
  %_19.i = icmp ult i32 %1, 1075235812
  br i1 %_19.i, label %bb13.i, label %bb18.i

bb24.i:                                           ; preds = %bb12.i
  %_29.i = icmp ugt i32 %1, 2139095039
  br i1 %_29.i, label %bb35.i, label %bb36.i

bb23.i:                                           ; preds = %bb12.i
  %_25.i = icmp ult i32 %1, 1085271520
  br i1 %_25.i, label %bb25.i, label %bb30.i

bb36.i:                                           ; preds = %bb24.i
  %2 = tail call fastcc { i32, double } @_ZN17compiler_builtins4math4libm9rem_pio2f9rem_pio2f17h23b57a7ee1416022E(float noundef %n) #61
  %_33.0.i = extractvalue { i32, double } %2, 0
  %_33.1.i = extractvalue { i32, double } %2, 1
  %_35.i = and i32 %_33.0.i, 1
  %_34.i = icmp ne i32 %_35.i, 0
  %3 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %_33.1.i, i1 noundef zeroext %_34.i) #61
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb35.i:                                           ; preds = %bb24.i
  %4 = fsub float %n, %n
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb30.i:                                           ; preds = %bb23.i
  %_28.sroa.0.0.v.i = select i1 %sign.not.i, double 0xC01921FB54442D18, double 0x401921FB54442D18
  %_28.sroa.0.0.i = fadd double %_28.sroa.0.0.v.i, %x64.i
  %5 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %_28.sroa.0.0.i, i1 noundef zeroext false) #61
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb25.i:                                           ; preds = %bb23.i
  %_27.sroa.0.0.v.i = select i1 %sign.not.i, double 0xC012D97C7F3321D2, double 0x4012D97C7F3321D2
  %_27.sroa.0.0.i = fadd double %_27.sroa.0.0.v.i, %x64.i
  %6 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %_27.sroa.0.0.i, i1 noundef zeroext true) #61
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb18.i:                                           ; preds = %bb11.i
  %_22.sroa.0.0.v.i = select i1 %sign.not.i, double 0xC00921FB54442D18, double 0x400921FB54442D18
  %_22.sroa.0.0.i = fadd double %_22.sroa.0.0.v.i, %x64.i
  %7 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %_22.sroa.0.0.i, i1 noundef zeroext false) #61
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb13.i:                                           ; preds = %bb11.i
  %_21.sroa.0.0.v.i = select i1 %sign.not.i, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18
  %_21.sroa.0.0.i = fadd double %_21.sroa.0.0.v.i, %x64.i
  %8 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %_21.sroa.0.0.i, i1 noundef zeroext true) #61
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb9.i:                                            ; preds = %bb3.i
  %9 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %x64.i, i1 noundef zeroext false) #61
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

bb4.i:                                            ; preds = %bb3.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_14.sroa.0.i)
  %_15.i = icmp ult i32 %1, 8388608
  %10 = fadd float %n, 0x4770000000000000
  %11 = fmul float %n, 0x3870000000000000
  %storemerge.i = select i1 %_15.i, float %11, float %10
  store float %storemerge.i, ptr %_14.sroa.0.i, align 4
  %_14.sroa.0.i.0._14.sroa.0.i.0._14.sroa.0.i.0._14.sroa.0.0._14.sroa.0.0._14.sroa.0.0..i = load volatile float, ptr %_14.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_14.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit

_ZN17compiler_builtins4math4libm4tanf4tanf17h3f3d5ad7111717ecE.exit: ; preds = %bb4.i, %bb9.i, %bb13.i, %bb18.i, %bb25.i, %bb30.i, %bb35.i, %bb36.i
  %_0.sroa.0.0.i = phi float [ %3, %bb36.i ], [ %n, %bb4.i ], [ %9, %bb9.i ], [ %8, %bb13.i ], [ %7, %bb18.i ], [ %6, %bb25.i ], [ %5, %bb30.i ], [ %4, %bb35.i ]
  ret float %_0.sroa.0.0.i
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm6k_tanf6k_tanf17h0356b2af8b58bf0bE(double noundef %x, i1 noundef zeroext %odd) unnamed_addr #49 {
start:
  %z = fmul double %x, %x
  %_5 = fmul double %z, 0x3F8362B9BF971BCD
  %0 = fadd double %_5, 0x3F685DADFCECF44E
  %_7 = fmul double %z, 0x3F991DF3908C33CE
  %t = fadd double %_7, 0x3FAB54C91D865AFE
  %w = fmul double %z, %z
  %s = fmul double %z, %x
  %_11 = fmul double %z, 0x3FC112FD38999F72
  %u = fadd double %_11, 0x3FD5554D3418C99F
  %_13 = fmul double %s, %u
  %_12 = fadd double %_13, %x
  %_15 = fmul double %s, %w
  %_17 = fmul double %w, %0
  %_16 = fadd double %t, %_17
  %_14 = fmul double %_15, %_16
  %1 = fadd double %_12, %_14
  %2 = fdiv double -1.000000e+00, %1
  %_19.sroa.0.0 = select i1 %odd, double %2, double %1
  %_0 = fptrunc double %_19.sroa.0.0 to float
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @tanf(float noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math4tanf17h00d3fff569f657b7E(float noundef %n) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5sqrtf17h4fcec10265ba398fE(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm5sqrtf5sqrtf17h09816e7c21ddc755E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @sqrtf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5sqrtf17h4fcec10265ba398fE(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4sqrt17hfe8344ef6d37dc2eE(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm4sqrt4sqrt17h87a41dede95e5fc5E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @sqrt(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4sqrt17hfe8344ef6d37dc2eE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4ceil17h5fbff8323648e963E(double noundef %x) unnamed_addr #53 {
start:
  %y.sroa.0.i = alloca double, align 8
  %_0.i.i.i = bitcast double %x to i64
  %_5.i = lshr i64 %_0.i.i.i, 52
  %_4.i = and i64 %_5.i, 2047
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %y.sroa.0.i)
  %_7.i = icmp ugt i64 %_4.i, 1074
  %_8.i = fcmp oeq double %x, 0.000000e+00
  %or.cond.i = or i1 %_8.i, %_7.i
  br i1 %or.cond.i, label %bb14.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %0 = icmp sgt i64 %_0.i.i.i, -1
  %1 = icmp ult i64 %_4.i, 1023
  br i1 %0, label %bb6.i, label %bb5.i

bb6.i:                                            ; preds = %bb4.i
  %_14.i = fadd double %x, 0x4330000000000000
  %_13.i = fadd double %_14.i, 0xC330000000000000
  %2 = fsub double %_13.i, %x
  store double %2, ptr %y.sroa.0.i, align 8
  br i1 %1, label %bb7.i, label %bb10.i

bb5.i:                                            ; preds = %bb4.i
  %_12.i = fadd double %x, 0xC330000000000000
  %_11.i = fadd double %_12.i, 0x4330000000000000
  %3 = fsub double %_11.i, %x
  store double %3, ptr %y.sroa.0.i, align 8
  br i1 %1, label %bb16.i, label %bb10.i

bb10.i:                                           ; preds = %bb5.i, %bb6.i
  %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0._19.i = phi double [ %3, %bb5.i ], [ %2, %bb6.i ]
  %_18.i = fcmp olt double %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0._19.i, 0.000000e+00
  %_20.i = fadd double %y.sroa.0.0.y.sroa.0.0.y.sroa.0.0._19.i, %x
  %4 = fadd double %_20.i, 1.000000e+00
  %_0.sroa.0.1.i = select i1 %_18.i, double %4, double %_20.i
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %y.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4ceil4ceil17h6bb867206dcab9f0E.exit

bb7.i:                                            ; preds = %bb6.i
  %y.sroa.0.i.0.y.sroa.0.i.0.y.sroa.0.i.0.y.sroa.0.0.y.sroa.0.0.y.sroa.0.0..i = load volatile double, ptr %y.sroa.0.i, align 8
  br label %bb14.i

bb16.i:                                           ; preds = %bb5.i
  %y.sroa.0.i.0.y.sroa.0.i.0.y.sroa.0.i.0.y.sroa.0.0.y.sroa.0.0.y.sroa.0.0.4.i = load volatile double, ptr %y.sroa.0.i, align 8
  br label %bb14.i

bb14.i:                                           ; preds = %bb16.i, %bb7.i, %start
  %_0.sroa.0.3.i = phi double [ %x, %start ], [ 1.000000e+00, %bb7.i ], [ -0.000000e+00, %bb16.i ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %y.sroa.0.i)
  br label %_ZN17compiler_builtins4math4libm4ceil4ceil17h6bb867206dcab9f0E.exit

_ZN17compiler_builtins4math4libm4ceil4ceil17h6bb867206dcab9f0E.exit: ; preds = %bb14.i, %bb10.i
  %_0.sroa.0.2.i = phi double [ %_0.sroa.0.3.i, %bb14.i ], [ %_0.sroa.0.1.i, %bb10.i ]
  ret double %_0.sroa.0.2.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @ceil(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4ceil17h5fbff8323648e963E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5ceilf17ha8d9eb2f72affc41E(float noundef %x) unnamed_addr #53 {
start:
  %_22.sroa.0.i = alloca float, align 4
  %_15.sroa.0.i = alloca float, align 4
  %_0.i.i.i = bitcast float %x to i32
  %_6.i = lshr i32 %_0.i.i.i, 23
  %_5.i = and i32 %_6.i, 255
  %_0.i.i = add nsw i32 %_5.i, -127
  %_8.i = icmp ugt i32 %_5.i, 149
  br i1 %_8.i, label %_ZN17compiler_builtins4math4libm5ceilf5ceilf17h7bd0bbff37f96e26E.exit, label %bb4.i

bb4.i:                                            ; preds = %start
  %_9.i = icmp ugt i32 %_5.i, 126
  br i1 %_9.i, label %bb5.i, label %bb6.i

bb6.i:                                            ; preds = %bb4.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_22.sroa.0.i)
  %0 = fadd float %x, 0x4770000000000000
  store float %0, ptr %_22.sroa.0.i, align 4
  %_22.sroa.0.i.0._22.sroa.0.i.0._22.sroa.0.i.0._22.sroa.0.0._22.sroa.0.0._22.sroa.0.0..i = load volatile float, ptr %_22.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_22.sroa.0.i)
  %1 = icmp sgt i32 %_0.i.i.i, -1
  br i1 %1, label %bb17.i, label %_ZN17compiler_builtins4math4libm5ceilf5ceilf17h7bd0bbff37f96e26E.exit

bb5.i:                                            ; preds = %bb4.i
  %m.i = lshr i32 8388607, %_0.i.i
  %_11.i = and i32 %m.i, %_0.i.i.i
  %2 = icmp eq i32 %_11.i, 0
  br i1 %2, label %_ZN17compiler_builtins4math4libm5ceilf5ceilf17h7bd0bbff37f96e26E.exit, label %bb8.i

bb17.i:                                           ; preds = %bb6.i
  %3 = icmp eq i32 %_0.i.i.i, 0
  %spec.select9.i = select i1 %3, float 0.000000e+00, float 1.000000e+00
  br label %_ZN17compiler_builtins4math4libm5ceilf5ceilf17h7bd0bbff37f96e26E.exit

bb8.i:                                            ; preds = %bb5.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_15.sroa.0.i)
  %4 = fadd float %x, 0x4770000000000000
  store float %4, ptr %_15.sroa.0.i, align 4
  %_15.sroa.0.i.0._15.sroa.0.i.0._15.sroa.0.i.0._15.sroa.0.0._15.sroa.0.0._15.sroa.0.0..i = load volatile float, ptr %_15.sroa.0.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_15.sroa.0.i)
  %5 = icmp slt i32 %_0.i.i.i, 0
  %6 = select i1 %5, i32 0, i32 %m.i
  %spec.select.i = add nuw i32 %6, %_0.i.i.i
  %_19.i = ashr i32 -8388608, %_0.i.i
  %7 = and i32 %spec.select.i, %_19.i
  %8 = bitcast i32 %7 to float
  br label %_ZN17compiler_builtins4math4libm5ceilf5ceilf17h7bd0bbff37f96e26E.exit

_ZN17compiler_builtins4math4libm5ceilf5ceilf17h7bd0bbff37f96e26E.exit: ; preds = %bb8.i, %bb17.i, %bb5.i, %bb6.i, %start
  %_0.sroa.0.1.i = phi float [ %x, %start ], [ -0.000000e+00, %bb6.i ], [ %x, %bb5.i ], [ %8, %bb8.i ], [ %spec.select9.i, %bb17.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @ceilf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5ceilf17ha8d9eb2f72affc41E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5floor17h8c18c6045a17f01bE(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @floor(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5floor17h8c18c6045a17f01bE(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6floorf17hcf29ad68acf00ce2E(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6floorf6floorf17h956a0db7687a3838E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite)
define internal fastcc noundef float @_ZN17compiler_builtins4math4libm6floorf6floorf17h956a0db7687a3838E(float noundef %x) unnamed_addr #54 {
start:
  %_22.sroa.0 = alloca float, align 4
  %_15.sroa.0 = alloca float, align 4
  %_0.i.i = bitcast float %x to i32
  %_6 = lshr i32 %_0.i.i, 23
  %_4 = and i32 %_6, 255
  %e = add nuw nsw i32 %_6, 1
  %_8 = icmp ugt i32 %_4, 149
  br i1 %_8, label %bb24, label %bb3

bb3:                                              ; preds = %start
  %_9 = icmp ugt i32 %_4, 126
  br i1 %_9, label %bb4, label %bb5

bb5:                                              ; preds = %bb3
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_22.sroa.0)
  %0 = fadd float %x, 0x4770000000000000
  store float %0, ptr %_22.sroa.0, align 4
  %_22.sroa.0.0._22.sroa.0.0._22.sroa.0.0._22.sroa.0.0. = load volatile float, ptr %_22.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_22.sroa.0)
  %1 = icmp sgt i32 %_0.i.i, -1
  br i1 %1, label %bb24, label %bb16

bb4:                                              ; preds = %bb3
  %2 = and i32 %e, 31
  %m = lshr i32 8388607, %2
  %_11 = and i32 %m, %_0.i.i
  %3 = icmp eq i32 %_11, 0
  br i1 %3, label %bb24, label %bb7

bb16:                                             ; preds = %bb5
  %4 = tail call float @llvm.fabs.f32(float %x)
  %_26.mask = bitcast float %4 to i32
  %5 = icmp eq i32 %_26.mask, 0
  %spec.select9 = select i1 %5, float -0.000000e+00, float -1.000000e+00
  br label %bb24

bb7:                                              ; preds = %bb4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %_15.sroa.0)
  %6 = fadd float %x, 0x4770000000000000
  store float %6, ptr %_15.sroa.0, align 4
  %_15.sroa.0.0._15.sroa.0.0._15.sroa.0.0._15.sroa.0.0. = load volatile float, ptr %_15.sroa.0, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %_15.sroa.0)
  %7 = icmp slt i32 %_0.i.i, 0
  %8 = select i1 %7, i32 %m, i32 0
  %spec.select = add nsw i32 %8, %_0.i.i
  %_19 = ashr i32 -8388608, %2
  %9 = and i32 %spec.select, %_19
  %10 = bitcast i32 %9 to float
  br label %bb24

bb24:                                             ; preds = %bb7, %bb16, %bb4, %bb5, %start
  %_0.sroa.0.1 = phi float [ %x, %start ], [ %x, %bb4 ], [ %10, %bb7 ], [ 0.000000e+00, %bb5 ], [ %spec.select9, %bb16 ]
  ret float %_0.sroa.0.1
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @floorf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6floorf17hcf29ad68acf00ce2E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math5trunc17ha8712267634a2073E(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5trunc5trunc17heed05a1d433f56c0E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @trunc(double noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math5trunc17ha8712267634a2073E(double noundef %x) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math6truncf17hbc0a0bfe35872072E(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6truncf6truncf17ha79d442949c91ef5E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @truncf(float noundef %x) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math6truncf17hbc0a0bfe35872072E(float noundef %x) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4fmin17hfc5808f58a684f71E(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0.i.i = fcmp uno double %y, 0.000000e+00
  %_5.i = fcmp olt double %x, %y
  %or.cond.i = or i1 %_0.i.i, %_5.i
  %x.y.i = select i1 %or.cond.i, double %x, double %y
  ret double %x.y.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @fmin(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4fmin17hfc5808f58a684f71E(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5fminf17hb25a406c2024afe9E(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0.i.i = fcmp uno float %y, 0.000000e+00
  %_5.i = fcmp olt float %x, %y
  %or.cond.i = or i1 %_0.i.i, %_5.i
  %x.y.i = select i1 %or.cond.i, float %x, float %y
  ret float %x.y.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @fminf(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5fminf17hb25a406c2024afe9E(float noundef %x, float noundef %y) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4fmax17hf1e87a89024068baE(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0.i.i = fcmp uno double %x, 0.000000e+00
  %_5.i = fcmp olt double %x, %y
  %or.cond.i = or i1 %_0.i.i, %_5.i
  %y.x.i = select i1 %or.cond.i, double %y, double %x
  ret double %y.x.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @fmax(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4fmax17hf1e87a89024068baE(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5fmaxf17h59840c5ec792ba39E(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0.i.i = fcmp uno float %x, 0.000000e+00
  %_5.i = fcmp olt float %x, %y
  %or.cond.i = or i1 %_0.i.i, %_5.i
  %y.x.i = select i1 %or.cond.i, float %y, float %x
  ret float %y.x.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @fmaxf(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5fmaxf17h59840c5ec792ba39E(float noundef %x, float noundef %y) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math4fmod17h7a039c7329b8d8c1E(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %_0.i.i49.i = bitcast double %y to i64
  %_7.i = lshr i64 %_0.i.i.i, 52
  %_6.i = and i64 %_7.i, 2047
  %_11.i = lshr i64 %_0.i.i49.i, 52
  %_10.i = and i64 %_11.i, 2047
  %sx.i = and i64 %_0.i.i.i, -9223372036854775808
  %_16.i = shl i64 %_0.i.i49.i, 1
  %0 = icmp eq i64 %_16.i, 0
  br i1 %0, label %bb8.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %_0.i50.i = fcmp uno double %y, 0.000000e+00
  %1 = icmp eq i64 %_6.i, 2047
  %or.cond.i = or i1 %_0.i50.i, %1
  br i1 %or.cond.i, label %bb8.i, label %bb9.i

bb8.i:                                            ; preds = %bb4.i, %start
  %_20.i = fmul double %x, %y
  %2 = fdiv double %_20.i, %_20.i
  br label %_ZN17compiler_builtins4math4libm4fmod4fmod17h0030f82eebdf36f5E.exit

bb9.i:                                            ; preds = %bb4.i
  %_22.i = shl i64 %_0.i.i.i, 1
  %_21.not.i = icmp ugt i64 %_22.i, %_16.i
  br i1 %_21.not.i, label %bb11.i, label %bb10.i

bb11.i:                                           ; preds = %bb9.i
  %3 = icmp eq i64 %_6.i, 0
  br i1 %3, label %bb14.i, label %bb15.i

bb10.i:                                           ; preds = %bb9.i
  %_26.i = icmp eq i64 %_22.i, %_16.i
  %4 = fmul double %x, 0.000000e+00
  %spec.select.i = select i1 %_26.i, double %4, double %x
  br label %_ZN17compiler_builtins4math4libm4fmod4fmod17h0030f82eebdf36f5E.exit

bb14.i:                                           ; preds = %bb11.i
  %5 = shl i64 %_0.i.i.i, 12
  br label %bb16.i

bb15.i:                                           ; preds = %bb11.i
  %6 = and i64 %_0.i.i.i, 4503599627370495
  %7 = or disjoint i64 %6, 4503599627370496
  br label %bb19.i

bb16.i:                                           ; preds = %bb17.i, %bb14.i
  %i.sroa.0.0.i = phi i64 [ %5, %bb14.i ], [ %10, %bb17.i ]
  %ex.sroa.0.0.i = phi i64 [ 0, %bb14.i ], [ %9, %bb17.i ]
  %8 = icmp sgt i64 %i.sroa.0.0.i, -1
  br i1 %8, label %bb17.i, label %bb18.i

bb17.i:                                           ; preds = %bb16.i
  %9 = add i64 %ex.sroa.0.0.i, -1
  %10 = shl nuw i64 %i.sroa.0.0.i, 1
  br label %bb16.i

bb18.i:                                           ; preds = %bb16.i
  %_35.i = sub i64 1, %ex.sroa.0.0.i
  %11 = and i64 %_35.i, 63
  %12 = shl i64 %_0.i.i.i, %11
  br label %bb19.i

bb19.i:                                           ; preds = %bb18.i, %bb15.i
  %ex.sroa.0.1.i = phi i64 [ %ex.sroa.0.0.i, %bb18.i ], [ %_6.i, %bb15.i ]
  %uxi.sroa.0.0.i = phi i64 [ %12, %bb18.i ], [ %7, %bb15.i ]
  %13 = icmp eq i64 %_10.i, 0
  br i1 %13, label %bb20.i, label %bb24.i

bb20.i:                                           ; preds = %bb19.i
  %14 = shl i64 %_0.i.i49.i, 12
  br label %bb21.i

bb24.i:                                           ; preds = %bb19.i
  %15 = and i64 %_0.i.i49.i, 4503599627370495
  %16 = or disjoint i64 %15, 4503599627370496
  br label %bb25.i

bb21.i:                                           ; preds = %bb22.i, %bb20.i
  %i.sroa.0.1.i = phi i64 [ %14, %bb20.i ], [ %19, %bb22.i ]
  %ey.sroa.0.0.i = phi i64 [ 0, %bb20.i ], [ %18, %bb22.i ]
  %17 = icmp sgt i64 %i.sroa.0.1.i, -1
  br i1 %17, label %bb22.i, label %bb23.i

bb22.i:                                           ; preds = %bb21.i
  %18 = add i64 %ey.sroa.0.0.i, -1
  %19 = shl nuw i64 %i.sroa.0.1.i, 1
  br label %bb21.i

bb23.i:                                           ; preds = %bb21.i
  %_42.i = sub i64 1, %ey.sroa.0.0.i
  %20 = and i64 %_42.i, 63
  %21 = shl i64 %_0.i.i49.i, %20
  br label %bb25.i

bb25.i:                                           ; preds = %bb23.i, %bb24.i
  %ey.sroa.0.1.i = phi i64 [ %ey.sroa.0.0.i, %bb23.i ], [ %_10.i, %bb24.i ]
  %uyi.sroa.0.0.i = phi i64 [ %21, %bb23.i ], [ %16, %bb24.i ]
  %smin.i = tail call i64 @llvm.smin.i64(i64 %ex.sroa.0.1.i, i64 %ey.sroa.0.1.i)
  br label %bb26.i

bb26.i:                                           ; preds = %bb33.i, %bb25.i
  %ex.sroa.0.2.i = phi i64 [ %ex.sroa.0.1.i, %bb25.i ], [ %36, %bb33.i ]
  %uxi.sroa.0.1.i = phi i64 [ %uxi.sroa.0.0.i, %bb25.i ], [ %35, %bb33.i ]
  %_45.i = icmp sgt i64 %ex.sroa.0.2.i, %ey.sroa.0.1.i
  %_0.i.i = sub i64 %uxi.sroa.0.1.i, %uyi.sroa.0.0.i
  %22 = icmp sgt i64 %_0.i.i, -1
  br i1 %_45.i, label %bb27.i, label %bb34.i

bb34.i:                                           ; preds = %bb26.i
  br i1 %22, label %bb36.i, label %bb41.i.preheader

bb41.i.preheader:                                 ; preds = %bb36.i, %bb34.i
  %uxi.sroa.0.3.i.ph = phi i64 [ %uxi.sroa.0.1.i, %bb34.i ], [ %_0.i.i, %bb36.i ]
  br label %bb41.i

bb27.i:                                           ; preds = %bb26.i
  br i1 %22, label %bb29.i, label %bb33.i

bb36.i:                                           ; preds = %bb34.i
  %23 = icmp eq i64 %_0.i.i, 0
  br i1 %23, label %bb37.i, label %bb41.i.preheader

bb37.i:                                           ; preds = %bb36.i
  %24 = fmul double %x, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm4fmod4fmod17h0030f82eebdf36f5E.exit

bb41.i:                                           ; preds = %bb42.i, %bb41.i.preheader
  %ex.sroa.0.3.i = phi i64 [ %27, %bb42.i ], [ %smin.i, %bb41.i.preheader ]
  %uxi.sroa.0.3.i = phi i64 [ %26, %bb42.i ], [ %uxi.sroa.0.3.i.ph, %bb41.i.preheader ]
  %25 = icmp ult i64 %uxi.sroa.0.3.i, 4503599627370496
  br i1 %25, label %bb42.i, label %bb43.i

bb42.i:                                           ; preds = %bb41.i
  %26 = shl nuw nsw i64 %uxi.sroa.0.3.i, 1
  %27 = add i64 %ex.sroa.0.3.i, -1
  br label %bb41.i

bb43.i:                                           ; preds = %bb41.i
  %_64.i = icmp sgt i64 %ex.sroa.0.3.i, 0
  br i1 %_64.i, label %bb44.i, label %bb45.i

bb45.i:                                           ; preds = %bb43.i
  %_69.i = sub i64 1, %ex.sroa.0.3.i
  %28 = and i64 %_69.i, 63
  %29 = lshr i64 %uxi.sroa.0.3.i, %28
  br label %bb46.i

bb44.i:                                           ; preds = %bb43.i
  %30 = add i64 %uxi.sroa.0.3.i, -4503599627370496
  %_66.i = shl i64 %ex.sroa.0.3.i, 52
  %31 = or i64 %30, %_66.i
  br label %bb46.i

bb46.i:                                           ; preds = %bb44.i, %bb45.i
  %uxi.sroa.0.4.i = phi i64 [ %31, %bb44.i ], [ %29, %bb45.i ]
  %32 = or i64 %uxi.sroa.0.4.i, %sx.i
  %_0.i.i51.i = bitcast i64 %32 to double
  br label %_ZN17compiler_builtins4math4libm4fmod4fmod17h0030f82eebdf36f5E.exit

bb29.i:                                           ; preds = %bb27.i
  %33 = icmp eq i64 %_0.i.i, 0
  br i1 %33, label %bb30.i, label %bb33.i

bb30.i:                                           ; preds = %bb29.i
  %34 = fmul double %x, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm4fmod4fmod17h0030f82eebdf36f5E.exit

bb33.i:                                           ; preds = %bb29.i, %bb27.i
  %uxi.sroa.0.5.i = phi i64 [ %uxi.sroa.0.1.i, %bb27.i ], [ %_0.i.i, %bb29.i ]
  %35 = shl i64 %uxi.sroa.0.5.i, 1
  %36 = add nsw i64 %ex.sroa.0.2.i, -1
  br label %bb26.i

_ZN17compiler_builtins4math4libm4fmod4fmod17h0030f82eebdf36f5E.exit: ; preds = %bb30.i, %bb46.i, %bb37.i, %bb10.i, %bb8.i
  %_0.sroa.0.1.i = phi double [ %_0.i.i51.i, %bb46.i ], [ %2, %bb8.i ], [ %34, %bb30.i ], [ %24, %bb37.i ], [ %spec.select.i, %bb10.i ]
  ret double %_0.sroa.0.1.i
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.smin.i64(i64, i64) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @fmod(double noundef %x, double noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math4fmod17h7a039c7329b8d8c1E(double noundef %x, double noundef %y) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math5fmodf17h57f8a0a919865a17E(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %x to i32
  %_0.i.i49.i = bitcast float %y to i32
  %_7.i = lshr i32 %_0.i.i.i, 23
  %_6.i = and i32 %_7.i, 255
  %_11.i = lshr i32 %_0.i.i49.i, 23
  %_10.i = and i32 %_11.i, 255
  %sx.i = and i32 %_0.i.i.i, -2147483648
  %_16.i = shl i32 %_0.i.i49.i, 1
  %0 = icmp eq i32 %_16.i, 0
  br i1 %0, label %bb8.i, label %bb4.i

bb4.i:                                            ; preds = %start
  %_0.i50.i = fcmp uno float %y, 0.000000e+00
  %1 = icmp eq i32 %_6.i, 255
  %or.cond.i = or i1 %_0.i50.i, %1
  br i1 %or.cond.i, label %bb8.i, label %bb9.i

bb8.i:                                            ; preds = %bb4.i, %start
  %_20.i = fmul float %x, %y
  %2 = fdiv float %_20.i, %_20.i
  br label %_ZN17compiler_builtins4math4libm5fmodf5fmodf17ha1b44663080d0d50E.exit

bb9.i:                                            ; preds = %bb4.i
  %_22.i = shl i32 %_0.i.i.i, 1
  %_21.not.i = icmp ugt i32 %_22.i, %_16.i
  br i1 %_21.not.i, label %bb11.i, label %bb10.i

bb11.i:                                           ; preds = %bb9.i
  %3 = icmp eq i32 %_6.i, 0
  br i1 %3, label %bb14.i, label %bb15.i

bb10.i:                                           ; preds = %bb9.i
  %_26.i = icmp eq i32 %_22.i, %_16.i
  %4 = fmul float %x, 0.000000e+00
  %spec.select.i = select i1 %_26.i, float %4, float %x
  br label %_ZN17compiler_builtins4math4libm5fmodf5fmodf17ha1b44663080d0d50E.exit

bb14.i:                                           ; preds = %bb11.i
  %5 = shl i32 %_0.i.i.i, 9
  br label %bb16.i

bb15.i:                                           ; preds = %bb11.i
  %6 = and i32 %_0.i.i.i, 8388607
  %7 = or disjoint i32 %6, 8388608
  br label %bb19.i

bb16.i:                                           ; preds = %bb17.i, %bb14.i
  %i.sroa.0.0.i = phi i32 [ %5, %bb14.i ], [ %10, %bb17.i ]
  %ex.sroa.0.0.i = phi i32 [ 0, %bb14.i ], [ %9, %bb17.i ]
  %8 = icmp sgt i32 %i.sroa.0.0.i, -1
  br i1 %8, label %bb17.i, label %bb18.i

bb17.i:                                           ; preds = %bb16.i
  %9 = add i32 %ex.sroa.0.0.i, -1
  %10 = shl nuw i32 %i.sroa.0.0.i, 1
  br label %bb16.i

bb18.i:                                           ; preds = %bb16.i
  %_35.i = sub i32 1, %ex.sroa.0.0.i
  %11 = and i32 %_35.i, 31
  %12 = shl i32 %_0.i.i.i, %11
  br label %bb19.i

bb19.i:                                           ; preds = %bb18.i, %bb15.i
  %ex.sroa.0.1.i = phi i32 [ %ex.sroa.0.0.i, %bb18.i ], [ %_6.i, %bb15.i ]
  %uxi.sroa.0.0.i = phi i32 [ %12, %bb18.i ], [ %7, %bb15.i ]
  %13 = icmp eq i32 %_10.i, 0
  br i1 %13, label %bb20.i, label %bb24.i

bb20.i:                                           ; preds = %bb19.i
  %14 = shl i32 %_0.i.i49.i, 9
  br label %bb21.i

bb24.i:                                           ; preds = %bb19.i
  %15 = and i32 %_0.i.i49.i, 8388607
  %16 = or disjoint i32 %15, 8388608
  br label %bb25.i

bb21.i:                                           ; preds = %bb22.i, %bb20.i
  %i.sroa.0.1.i = phi i32 [ %14, %bb20.i ], [ %19, %bb22.i ]
  %ey.sroa.0.0.i = phi i32 [ 0, %bb20.i ], [ %18, %bb22.i ]
  %17 = icmp sgt i32 %i.sroa.0.1.i, -1
  br i1 %17, label %bb22.i, label %bb23.i

bb22.i:                                           ; preds = %bb21.i
  %18 = add i32 %ey.sroa.0.0.i, -1
  %19 = shl nuw i32 %i.sroa.0.1.i, 1
  br label %bb21.i

bb23.i:                                           ; preds = %bb21.i
  %_42.i = sub i32 1, %ey.sroa.0.0.i
  %20 = and i32 %_42.i, 31
  %21 = shl i32 %_0.i.i49.i, %20
  br label %bb25.i

bb25.i:                                           ; preds = %bb23.i, %bb24.i
  %ey.sroa.0.1.i = phi i32 [ %ey.sroa.0.0.i, %bb23.i ], [ %_10.i, %bb24.i ]
  %uyi.sroa.0.0.i = phi i32 [ %21, %bb23.i ], [ %16, %bb24.i ]
  %smin.i = tail call i32 @llvm.smin.i32(i32 %ex.sroa.0.1.i, i32 %ey.sroa.0.1.i)
  br label %bb26.i

bb26.i:                                           ; preds = %bb33.i, %bb25.i
  %ex.sroa.0.2.i = phi i32 [ %ex.sroa.0.1.i, %bb25.i ], [ %36, %bb33.i ]
  %uxi.sroa.0.1.i = phi i32 [ %uxi.sroa.0.0.i, %bb25.i ], [ %35, %bb33.i ]
  %_45.i = icmp sgt i32 %ex.sroa.0.2.i, %ey.sroa.0.1.i
  %_0.i.i = sub i32 %uxi.sroa.0.1.i, %uyi.sroa.0.0.i
  %22 = icmp sgt i32 %_0.i.i, -1
  br i1 %_45.i, label %bb27.i, label %bb34.i

bb34.i:                                           ; preds = %bb26.i
  br i1 %22, label %bb36.i, label %bb41.i.preheader

bb41.i.preheader:                                 ; preds = %bb36.i, %bb34.i
  %uxi.sroa.0.3.i.ph = phi i32 [ %uxi.sroa.0.1.i, %bb34.i ], [ %_0.i.i, %bb36.i ]
  br label %bb41.i

bb27.i:                                           ; preds = %bb26.i
  br i1 %22, label %bb29.i, label %bb33.i

bb36.i:                                           ; preds = %bb34.i
  %23 = icmp eq i32 %_0.i.i, 0
  br i1 %23, label %bb37.i, label %bb41.i.preheader

bb37.i:                                           ; preds = %bb36.i
  %24 = fmul float %x, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm5fmodf5fmodf17ha1b44663080d0d50E.exit

bb41.i:                                           ; preds = %bb42.i, %bb41.i.preheader
  %ex.sroa.0.3.i = phi i32 [ %27, %bb42.i ], [ %smin.i, %bb41.i.preheader ]
  %uxi.sroa.0.3.i = phi i32 [ %26, %bb42.i ], [ %uxi.sroa.0.3.i.ph, %bb41.i.preheader ]
  %25 = icmp ult i32 %uxi.sroa.0.3.i, 8388608
  br i1 %25, label %bb42.i, label %bb43.i

bb42.i:                                           ; preds = %bb41.i
  %26 = shl nuw nsw i32 %uxi.sroa.0.3.i, 1
  %27 = add i32 %ex.sroa.0.3.i, -1
  br label %bb41.i

bb43.i:                                           ; preds = %bb41.i
  %_64.i = icmp sgt i32 %ex.sroa.0.3.i, 0
  br i1 %_64.i, label %bb44.i, label %bb45.i

bb45.i:                                           ; preds = %bb43.i
  %_69.i = sub i32 1, %ex.sroa.0.3.i
  %28 = and i32 %_69.i, 31
  %29 = lshr i32 %uxi.sroa.0.3.i, %28
  br label %bb46.i

bb44.i:                                           ; preds = %bb43.i
  %30 = add i32 %uxi.sroa.0.3.i, -8388608
  %_66.i = shl i32 %ex.sroa.0.3.i, 23
  %31 = or i32 %30, %_66.i
  br label %bb46.i

bb46.i:                                           ; preds = %bb44.i, %bb45.i
  %uxi.sroa.0.4.i = phi i32 [ %31, %bb44.i ], [ %29, %bb45.i ]
  %32 = or i32 %uxi.sroa.0.4.i, %sx.i
  %_0.i.i51.i = bitcast i32 %32 to float
  br label %_ZN17compiler_builtins4math4libm5fmodf5fmodf17ha1b44663080d0d50E.exit

bb29.i:                                           ; preds = %bb27.i
  %33 = icmp eq i32 %_0.i.i, 0
  br i1 %33, label %bb30.i, label %bb33.i

bb30.i:                                           ; preds = %bb29.i
  %34 = fmul float %x, 0.000000e+00
  br label %_ZN17compiler_builtins4math4libm5fmodf5fmodf17ha1b44663080d0d50E.exit

bb33.i:                                           ; preds = %bb29.i, %bb27.i
  %uxi.sroa.0.5.i = phi i32 [ %uxi.sroa.0.1.i, %bb27.i ], [ %_0.i.i, %bb29.i ]
  %35 = shl i32 %uxi.sroa.0.5.i, 1
  %36 = add nsw i32 %ex.sroa.0.2.i, -1
  br label %bb26.i

_ZN17compiler_builtins4math4libm5fmodf5fmodf17ha1b44663080d0d50E.exit: ; preds = %bb30.i, %bb46.i, %bb37.i, %bb10.i, %bb8.i
  %_0.sroa.0.1.i = phi float [ %_0.i.i51.i, %bb46.i ], [ %2, %bb8.i ], [ %34, %bb30.i ], [ %24, %bb37.i ], [ %spec.select.i, %bb10.i ]
  ret float %_0.sroa.0.1.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @fmodf(float noundef %x, float noundef %y) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math5fmodf17h57f8a0a919865a17E(float noundef %x, float noundef %y) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @_ZN17compiler_builtins4math8lgamma_r17h2872758529d06abdE(double noundef %x, ptr noalias noundef align 4 dereferenceable(4) %s) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast double %x to i64
  %sign.not.i = icmp sgt i64 %_0.i.i.i, -1
  %_21.i = lshr i64 %_0.i.i.i, 32
  %_20.i = trunc i64 %_21.i to i32
  %ix.i = and i32 %_20.i, 2147483647
  %_22.i = icmp ugt i32 %ix.i, 2146435071
  br i1 %_22.i, label %bb2.i, label %bb3.i

bb3.i:                                            ; preds = %start
  %_27.i = icmp ult i32 %ix.i, 999292928
  br i1 %_27.i, label %bb4.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %_23.i = fmul double %x, %x
  br label %_ZN17compiler_builtins4math4libm8lgamma_r8lgamma_r17hc06f470a25ddcd48E.exit

bb5.i:                                            ; preds = %bb3.i
  br i1 %sign.not.i, label %bb18.i, label %bb9.i

bb4.i:                                            ; preds = %bb3.i
  %0 = fneg double %x
  %spec.select.i = select i1 %sign.not.i, i32 1, i32 -1
  %spec.select16.i = select i1 %sign.not.i, double %x, double %0
  %_30.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %spec.select16.i) #61
  %_29.i = fneg double %_30.i
  br label %_ZN17compiler_builtins4math4libm8lgamma_r8lgamma_r17hc06f470a25ddcd48E.exit

bb9.i:                                            ; preds = %bb5.i
  %1 = fneg double %x
  %_4.i.i = fmul double %x, -5.000000e-01
  %_6.i.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5floor5floor17hce4f1dbb5f368289E(double noundef %_4.i.i) #61
  %_3.i.i = fsub double %_4.i.i, %_6.i.i
  %2 = fmul double %_3.i.i, 2.000000e+00
  %_9.i.i = fmul double %2, 4.000000e+00
  %3 = tail call i32 @llvm.fptosi.sat.i32.f64(double %_9.i.i)
  %_12.i.i = add i32 %3, 1
  %_11.i.i = sdiv i32 %_12.i.i, 2
  %_15.i.i = sitofp i32 %_11.i.i to double
  %_14.i.i = fmul double %_15.i.i, 5.000000e-01
  %4 = fsub double %2, %_14.i.i
  %5 = fmul double %4, 0x400921FB54442D18
  switch i32 %_11.i.i, label %bb2.i.i [
    i32 1, label %bb3.i.i
    i32 2, label %bb5.i.i
    i32 3, label %bb7.i.i
  ]

bb2.i.i:                                          ; preds = %bb9.i
  %6 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %5, double noundef 0.000000e+00, i32 noundef 0) #61
  br label %_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i

bb3.i.i:                                          ; preds = %bb9.i
  %7 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %5, double noundef 0.000000e+00) #61
  br label %_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i

bb5.i.i:                                          ; preds = %bb9.i
  %_18.i.i = fneg double %5
  %8 = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_sin5k_sin17h375a6ddd9ef66b35E(double noundef %_18.i.i, double noundef 0.000000e+00, i32 noundef 0) #61
  br label %_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i

bb7.i.i:                                          ; preds = %bb9.i
  %_20.i.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm5k_cos5k_cos17h3903b22d08b99623E(double noundef %5, double noundef 0.000000e+00) #61
  %9 = fneg double %_20.i.i
  br label %_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i

_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i: ; preds = %bb7.i.i, %bb5.i.i, %bb3.i.i, %bb2.i.i
  %_0.sroa.0.0.i.i = phi double [ %6, %bb2.i.i ], [ %9, %bb7.i.i ], [ %8, %bb5.i.i ], [ %7, %bb3.i.i ]
  %_36.i = fcmp oeq double %_0.sroa.0.0.i.i, 0.000000e+00
  br i1 %_36.i, label %bb12.i, label %bb13.i

bb18.i:                                           ; preds = %bb13.i, %bb5.i
  %signgam.sroa.0.0.i = phi i32 [ %signgam.sroa.0.1.i, %bb13.i ], [ 1, %bb5.i ]
  %nadj.sroa.0.0.i = phi double [ %_46.i, %bb13.i ], [ 0.000000e+00, %bb5.i ]
  %x.sroa.0.0.i = phi double [ %1, %bb13.i ], [ %x, %bb5.i ]
  switch i32 %ix.i, label %bb23.i [
    i32 1072693248, label %bb20.i
    i32 1073741824, label %bb20.i
  ]

bb13.i:                                           ; preds = %_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i
  %_43.i = fcmp ogt double %_0.sroa.0.0.i.i, 0.000000e+00
  %10 = fneg double %_0.sroa.0.0.i.i
  %signgam.sroa.0.1.i = select i1 %_43.i, i32 -1, i32 1
  %t.sroa.0.0.i = select i1 %_43.i, double %_0.sroa.0.0.i.i, double %10
  %_48.i = fmul double %t.sroa.0.0.i, %1
  %_47.i = fdiv double 0x400921FB54442D18, %_48.i
  %_46.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %_47.i) #61
  br label %bb18.i

bb12.i:                                           ; preds = %_ZN17compiler_builtins4math4libm8lgamma_r6sin_pi17h0219b1af1755970bE.exit.i
  %_39.i = fsub double %x, %x
  %_38.i = fdiv double 1.000000e+00, %_39.i
  br label %_ZN17compiler_builtins4math4libm8lgamma_r8lgamma_r17hc06f470a25ddcd48E.exit

bb20.i:                                           ; preds = %bb18.i, %bb18.i
  %_51.i = and i64 %_0.i.i.i, 4294967295
  %11 = icmp eq i64 %_51.i, 0
  br i1 %11, label %bb65.i, label %bb23.i

bb23.i:                                           ; preds = %bb20.i, %bb18.i
  %_52.i = icmp ult i32 %ix.i, 1073741824
  br i1 %_52.i, label %bb24.i, label %bb39.i

bb65.i:                                           ; preds = %bb36.i, %bb37.i, %bb38.i, %bb53.i, %bb58.i, %bb60.i, %bb40.i, %bb20.i
  %r.sroa.0.0.i = phi double [ %46, %bb36.i ], [ %41, %bb37.i ], [ %33, %bb38.i ], [ %27, %bb53.i ], [ %16, %bb40.i ], [ %22, %bb58.i ], [ %17, %bb60.i ], [ 0.000000e+00, %bb20.i ]
  %12 = fsub double %nadj.sroa.0.0.i, %r.sroa.0.0.i
  %spec.select17.i = select i1 %sign.not.i, double %r.sroa.0.0.i, double %12
  br label %_ZN17compiler_builtins4math4libm8lgamma_r8lgamma_r17hc06f470a25ddcd48E.exit

bb39.i:                                           ; preds = %bb23.i
  %_191.i = icmp ult i32 %ix.i, 1075838976
  br i1 %_191.i, label %bb40.i, label %bb57.i

bb24.i:                                           ; preds = %bb23.i
  %_53.i = icmp ult i32 %ix.i, 1072483533
  br i1 %_53.i, label %bb25.i, label %bb31.i

bb57.i:                                           ; preds = %bb39.i
  %_258.i = icmp ult i32 %ix.i, 1133510656
  %_259.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %x.sroa.0.0.i) #61
  br i1 %_258.i, label %bb58.i, label %bb60.i

bb40.i:                                           ; preds = %bb39.i
  %13 = tail call i32 @llvm.fptosi.sat.i32.f64(double %x.sroa.0.0.i)
  %_194.i = sitofp i32 %13 to double
  %14 = fsub double %x.sroa.0.0.i, %_194.i
  %_213.i = fmul double %14, 0x3F00BFECDD17E945
  %_212.i = fadd double %_213.i, 0x3F5E26B67368F239
  %_210.i = fmul double %14, %_212.i
  %_209.i = fadd double %_210.i, 0x3F9B481C7E939961
  %_207.i = fmul double %14, %_209.i
  %_206.i = fadd double %_207.i, 0x3FC2BB9CBEE5F2F7
  %_204.i = fmul double %14, %_206.i
  %_203.i = fadd double %_204.i, 0x3FD4D98F4F139F59
  %_201.i = fmul double %14, %_203.i
  %_200.i = fadd double %_201.i, 0x3FCB848B36E20878
  %_198.i = fmul double %14, %_200.i
  %_197.i = fadd double %_198.i, 0xBFB3C467E37DB0C8
  %15 = fmul double %14, %_197.i
  %_230.i = fmul double %14, 0x3EDEBAF7A5B38140
  %_229.i = fadd double %_230.i, 0x3F497DDACA41A95B
  %_227.i = fmul double %14, %_229.i
  %_226.i = fadd double %_227.i, 0x3F9317EA742ED475
  %_224.i = fmul double %14, %_226.i
  %_223.i = fadd double %_224.i, 0x3FC601EDCCFBDF27
  %_221.i = fmul double %14, %_223.i
  %_220.i = fadd double %_221.i, 0x3FE71A1893D3DCDC
  %_218.i = fmul double %14, %_220.i
  %_217.i = fadd double %_218.i, 0x3FF645A762C4AB74
  %_215.i = fmul double %14, %_217.i
  %q.i = fadd double %_215.i, 1.000000e+00
  %_232.i = fmul double %14, 5.000000e-01
  %_234.i = fdiv double %15, %q.i
  %16 = fadd double %_232.i, %_234.i
  %_252.i = icmp sgt i32 %13, 2
  br i1 %_252.i, label %bb53.i, label %bb65.i

bb60.i:                                           ; preds = %bb57.i
  %_288.i = fadd double %_259.i, -1.000000e+00
  %17 = fmul double %x.sroa.0.0.i, %_288.i
  br label %bb65.i

bb58.i:                                           ; preds = %bb57.i
  %18 = fdiv double 1.000000e+00, %x.sroa.0.0.i
  %19 = fmul double %18, %18
  %_279.i = fmul double %19, 0x3F5AB89D0B9E43E4
  %20 = fsub double 0x3F4B67BA4CDAD5D1, %_279.i
  %_276.i = fmul double %19, %20
  %_275.i = fadd double %_276.i, 0xBF4380CB8C0FE741
  %_273.i = fmul double %19, %_275.i
  %_272.i = fadd double %_273.i, 0x3F4A019F98CF38B6
  %_270.i = fmul double %19, %_272.i
  %_269.i = fadd double %_270.i, 0xBF66C16C16B02E5C
  %_267.i = fmul double %19, %_269.i
  %_266.i = fadd double %_267.i, 0x3FB555555555553B
  %_264.i = fmul double %18, %_266.i
  %21 = fadd double %_264.i, 0x3FDACFE390C97D69
  %_282.i = fadd double %x.sroa.0.0.i, -5.000000e-01
  %_284.i = fadd double %_259.i, -1.000000e+00
  %_281.i = fmul double %_282.i, %_284.i
  %22 = fadd double %21, %_281.i
  br label %bb65.i

bb53.i:                                           ; preds = %bb40.i
  %_248.not.i = icmp eq i32 %13, 3
  %_236.i = icmp ugt i32 %13, 6
  %_238.i = fadd double %14, 6.000000e+00
  %spec.select18.i = select i1 %_236.i, double %_238.i, double 1.000000e+00
  %_240.i = icmp ugt i32 %13, 5
  %_242.i = fadd double %14, 5.000000e+00
  %23 = select i1 %_240.i, double %_242.i, double 1.000000e+00
  %z.sroa.0.1.i = fmul double %spec.select18.i, %23
  %_244.i = icmp ugt i32 %13, 4
  %_246.i = fadd double %14, 4.000000e+00
  %24 = select i1 %_244.i, double %_246.i, double 1.000000e+00
  %z.sroa.0.2.i = fmul double %24, %z.sroa.0.1.i
  %_250.i = fadd double %14, 3.000000e+00
  %25 = select i1 %_248.not.i, double 1.000000e+00, double %_250.i
  %z.sroa.0.3.i = fmul double %25, %z.sroa.0.2.i
  %_254.i = fadd double %14, 2.000000e+00
  %26 = fmul double %_254.i, %z.sroa.0.3.i
  %_256.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %26) #61
  %27 = fadd double %16, %_256.i
  br label %bb65.i

bb31.i:                                           ; preds = %bb24.i
  %_61.i = icmp ugt i32 %ix.i, 1073460418
  br i1 %_61.i, label %bb36.i, label %bb33.i

bb25.i:                                           ; preds = %bb24.i
  %_54.i = tail call fastcc noundef double @_ZN17compiler_builtins4math4libm3log3log17h3d9d70bdde7cc387E(double noundef %x.sroa.0.0.i) #61
  %28 = fneg double %_54.i
  %_56.i = icmp ugt i32 %ix.i, 1072130371
  br i1 %_56.i, label %bb36.i, label %bb28.i

bb33.i:                                           ; preds = %bb31.i
  %_63.i = icmp ugt i32 %ix.i, 1072936131
  br i1 %_63.i, label %bb37.i, label %bb35.i

bb35.i:                                           ; preds = %bb33.i
  %29 = fadd double %x.sroa.0.0.i, -1.000000e+00
  br label %bb38.i

bb38.i:                                           ; preds = %bb28.i, %bb35.i
  %r.sroa.0.1.i = phi double [ 0.000000e+00, %bb35.i ], [ %28, %bb28.i ]
  %y.sroa.0.0.i = phi double [ %29, %bb35.i ], [ %x.sroa.0.0.i, %bb28.i ]
  %_169.i = fmul double %y.sroa.0.0.i, 0x3F8B678BBF2BAB09
  %_168.i = fadd double %_169.i, 0x3FCD4EAEF6010924
  %_166.i = fmul double %y.sroa.0.0.i, %_168.i
  %_165.i = fadd double %_166.i, 0x3FEF497644EA8450
  %_163.i = fmul double %y.sroa.0.0.i, %_165.i
  %_162.i = fadd double %_163.i, 0x3FF7475CD119BD6F
  %_160.i = fmul double %y.sroa.0.0.i, %_162.i
  %_159.i = fadd double %_160.i, 0x3FE4401E8B005DFF
  %_157.i = fmul double %y.sroa.0.0.i, %_159.i
  %_156.i = fadd double %_157.i, 0xBFB3C467E37DB0C8
  %30 = fmul double %y.sroa.0.0.i, %_156.i
  %_183.i = fmul double %y.sroa.0.0.i, 0x3F6A5ABB57D0CF61
  %_182.i = fadd double %_183.i, 0x3FBAAE55D6537C88
  %_180.i = fmul double %y.sroa.0.0.i, %_182.i
  %_179.i = fadd double %_180.i, 0x3FE89DFBE45050AF
  %_177.i = fmul double %y.sroa.0.0.i, %_179.i
  %_176.i = fadd double %_177.i, 0x40010725A42B18F5
  %_174.i = fmul double %y.sroa.0.0.i, %_176.i
  %_173.i = fadd double %_174.i, 0x4003A5D7C2BD619C
  %_171.i = fmul double %y.sroa.0.0.i, %_173.i
  %31 = fadd double %_171.i, 1.000000e+00
  %_186.i = fmul double %y.sroa.0.0.i, 5.000000e-01
  %_188.i = fdiv double %30, %31
  %32 = fsub double %_188.i, %_186.i
  %33 = fadd double %r.sroa.0.1.i, %32
  br label %bb65.i

bb37.i:                                           ; preds = %bb28.i, %bb33.i
  %.sink.i = phi double [ 0xBFDD8B618D5AF8FC, %bb28.i ], [ 0xBFF762D86356BE3F, %bb33.i ]
  %r.sroa.0.2.i = phi double [ %28, %bb28.i ], [ 0.000000e+00, %bb33.i ]
  %34 = fadd double %x.sroa.0.0.i, %.sink.i
  %35 = fmul double %34, %34
  %36 = fmul double %34, %35
  %_119.i = fmul double %36, 0x3F34AF6D6C0EBBF7
  %_118.i = fadd double %_119.i, 0xBF56FE8EBF2D1AF1
  %_116.i = fmul double %36, %_118.i
  %_115.i = fadd double %_116.i, 0x3F78FCE0E370E344
  %_113.i = fmul double %36, %_115.i
  %_112.i = fadd double %_113.i, 0xBFA0C9A8DF35B713
  %_110.i = fmul double %36, %_112.i
  %37 = fadd double %_110.i, 0x3FDEF72BC8EE38A2
  %_130.i = fmul double %36, 0x3F347F24ECC38C38
  %38 = fsub double 0x3F4CDF0CEF61A8E9, %_130.i
  %_127.i = fmul double %36, %38
  %_126.i = fadd double %_127.i, 0xBF6E2EFFB3E914D7
  %_124.i = fmul double %36, %_126.i
  %_123.i = fadd double %_124.i, 0x3F9266E7970AF9EC
  %_121.i = fmul double %36, %_123.i
  %39 = fadd double %_121.i, 0xBFC2E4278DC6C509
  %_141.i = fmul double %36, 0x3F35FD3EE8C2D3F4
  %_140.i = fadd double %_141.i, 0xBF41A6109C73E0EC
  %_138.i = fmul double %36, %_140.i
  %_137.i = fadd double %_138.i, 0x3F6282D32E15C915
  %_135.i = fmul double %36, %_137.i
  %_134.i = fadd double %_135.i, 0xBF851F9FBA91EC6A
  %_132.i = fmul double %36, %_134.i
  %p3.i = fadd double %_132.i, 0x3FB08B4294D5419B
  %_143.i = fmul double %35, %37
  %_151.i = fmul double %34, %p3.i
  %_149.i = fadd double %39, %_151.i
  %_147.i = fmul double %36, %_149.i
  %_146.i = fsub double 0xBC50C7CAA48A971F, %_147.i
  %40 = fsub double %_143.i, %_146.i
  %_153.i = fadd double %40, 0xBFBF19B9BCC38A42
  %41 = fadd double %r.sroa.0.2.i, %_153.i
  br label %bb65.i

bb36.i:                                           ; preds = %bb25.i, %bb31.i
  %r.sroa.0.3.i = phi double [ 0.000000e+00, %bb31.i ], [ %28, %bb25.i ]
  %.pn.i = phi double [ 2.000000e+00, %bb31.i ], [ 1.000000e+00, %bb25.i ]
  %y.sroa.0.2.i = fsub double %.pn.i, %x.sroa.0.0.i
  %42 = fmul double %y.sroa.0.2.i, %y.sroa.0.2.i
  %_80.i = fmul double %42, 0x3EFA7074428CFA52
  %_79.i = fadd double %_80.i, 0x3F2CF2ECED10E54D
  %_77.i = fmul double %42, %_79.i
  %_76.i = fadd double %_77.i, 0x3F538A94116F3F5D
  %_74.i = fmul double %42, %_76.i
  %_73.i = fadd double %_74.i, 0x3F7E404FB68FEFE8
  %_71.i = fmul double %42, %_73.i
  %_70.i = fadd double %_71.i, 0x3FB13E001A5562A7
  %_68.i = fmul double %42, %_70.i
  %43 = fadd double %_68.i, 0x3FB3C467E37DB0C8
  %_96.i = fmul double %42, 0x3F07858E90A45837
  %_95.i = fadd double %_96.i, 0x3F1C5088987DFB07
  %_93.i = fmul double %42, %_95.i
  %_92.i = fadd double %_93.i, 0x3F40B6C689B99C00
  %_90.i = fmul double %42, %_92.i
  %_89.i = fadd double %_90.i, 0x3F67ADD8CCB7926B
  %_87.i = fmul double %42, %_89.i
  %_86.i = fadd double %_87.i, 0x3F951322AC92547B
  %_84.i = fmul double %42, %_86.i
  %_83.i = fadd double %_84.i, 0x3FD4A34CC4A60FAD
  %44 = fmul double %42, %_83.i
  %_98.i = fmul double %y.sroa.0.2.i, %43
  %45 = fadd double %_98.i, %44
  %_104.i = fmul double %y.sroa.0.2.i, 5.000000e-01
  %_102.i = fsub double %45, %_104.i
  %46 = fadd double %r.sroa.0.3.i, %_102.i
  br label %bb65.i

bb28.i:                                           ; preds = %bb25.i
  %_58.i = icmp ugt i32 %ix.i, 1070442080
  br i1 %_58.i, label %bb37.i, label %bb38.i

_ZN17compiler_builtins4math4libm8lgamma_r8lgamma_r17hc06f470a25ddcd48E.exit: ; preds = %bb65.i, %bb12.i, %bb4.i, %bb2.i
  %_0.sroa.5.0.i = phi i32 [ 1, %bb2.i ], [ %spec.select.i, %bb4.i ], [ 1, %bb12.i ], [ %signgam.sroa.0.0.i, %bb65.i ]
  %_0.sroa.0.0.i = phi double [ %_23.i, %bb2.i ], [ %_29.i, %bb4.i ], [ %_38.i, %bb12.i ], [ %spec.select17.i, %bb65.i ]
  store i32 %_0.sroa.5.0.i, ptr %s, align 4
  ret double %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef double @lgamma_r(double noundef %x, ptr noalias noundef align 4 dereferenceable(4) %s) unnamed_addr #53 {
start:
  %_0 = tail call noundef double @_ZN17compiler_builtins4math8lgamma_r17h2872758529d06abdE(double noundef %x, ptr noalias noundef nonnull align 4 dereferenceable(4) %s) #61
  ret double %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @_ZN17compiler_builtins4math9lgammaf_r17h834194d270b8c708E(float noundef %x, ptr noalias noundef align 4 dereferenceable(4) %s) unnamed_addr #53 {
start:
  %_0.i.i.i = bitcast float %x to i32
  %sign.not.i = icmp sgt i32 %_0.i.i.i, -1
  %0 = tail call float @llvm.fabs.f32(float %x)
  %ix.i = bitcast float %0 to i32
  %_20.i = icmp ugt i32 %ix.i, 2139095039
  br i1 %_20.i, label %bb2.i, label %bb3.i

bb3.i:                                            ; preds = %start
  %_25.i = icmp ult i32 %ix.i, 889192448
  br i1 %_25.i, label %bb4.i, label %bb5.i

bb2.i:                                            ; preds = %start
  %_21.i = fmul float %x, %x
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit

bb5.i:                                            ; preds = %bb3.i
  br i1 %sign.not.i, label %bb10.i, label %bb9.i

bb4.i:                                            ; preds = %bb3.i
  %1 = fneg float %x
  %spec.select.i = select i1 %sign.not.i, i32 1, i32 -1
  %spec.select16.i = select i1 %sign.not.i, float %x, float %1
  %_28.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %spec.select16.i) #61
  %_27.i = fneg float %_28.i
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit

bb10.i:                                           ; preds = %bb5.i
  switch i32 %ix.i, label %bb20.i [
    i32 1065353216, label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit
    i32 1073741824, label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit
  ]

bb9.i:                                            ; preds = %bb5.i
  %2 = fneg float %x
  %_5.i.i = fmul float %x, -5.000000e-01
  %_7.i.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6floorf6floorf17h956a0db7687a3838E(float noundef %_5.i.i) #61
  %_4.i.i = fsub float %_5.i.i, %_7.i.i
  %3 = fmul float %_4.i.i, 2.000000e+00
  %_10.i.i = fmul float %3, 4.000000e+00
  %4 = tail call i64 @llvm.fptosi.sat.i64.f32(float %_10.i.i)
  %_13.i.i = add i64 %4, 1
  %_12.i.i = sdiv i64 %_13.i.i, 2
  %_15.i.i = fpext float %3 to double
  %_18.i.i = sitofp i64 %_12.i.i to double
  %_17.i.i = fmul double %_18.i.i, 5.000000e-01
  %5 = fsub double %_15.i.i, %_17.i.i
  %6 = fmul double %5, 0x400921FB54442D18
  switch i64 %_12.i.i, label %bb2.i.i [
    i64 1, label %bb3.i.i
    i64 2, label %bb5.i.i
    i64 3, label %bb7.i.i
  ]

bb2.i.i:                                          ; preds = %bb9.i
  %7 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %6) #61
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i

bb3.i.i:                                          ; preds = %bb9.i
  %8 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %6) #61
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i

bb5.i.i:                                          ; preds = %bb9.i
  %_21.i.i = fneg double %6
  %9 = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_sinf6k_sinf17h7f6317b91913d901E(double noundef %_21.i.i) #61
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i

bb7.i.i:                                          ; preds = %bb9.i
  %_23.i.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm6k_cosf6k_cosf17h469d86088dbc8d8dE(double noundef %6) #61
  %10 = fneg float %_23.i.i
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i

_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i: ; preds = %bb7.i.i, %bb5.i.i, %bb3.i.i, %bb2.i.i
  %_0.sroa.0.0.i.i = phi float [ %7, %bb2.i.i ], [ %10, %bb7.i.i ], [ %9, %bb5.i.i ], [ %8, %bb3.i.i ]
  %_34.i = fcmp oeq float %_0.sroa.0.0.i.i, 0.000000e+00
  br i1 %_34.i, label %bb12.i, label %bb13.i

bb13.i:                                           ; preds = %_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i
  %_41.i = fcmp ogt float %_0.sroa.0.0.i.i, 0.000000e+00
  %11 = fneg float %_0.sroa.0.0.i.i
  %signgam.sroa.0.1.i = select i1 %_41.i, i32 -1, i32 1
  %t.sroa.0.0.i = select i1 %_41.i, float %_0.sroa.0.0.i.i, float %11
  %_46.i = fmul float %t.sroa.0.0.i, %2
  %_45.i = fdiv float 0x400921FB60000000, %_46.i
  %_44.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %_45.i) #61
  switch i32 %ix.i, label %bb20.i [
    i32 1065353216, label %bb63.i
    i32 1073741824, label %bb63.i
  ]

bb12.i:                                           ; preds = %_ZN17compiler_builtins4math4libm9lgammaf_r6sin_pi17h12fcf74122d213e9E.exit.i
  %_37.i = fsub float %x, %x
  %_36.i = fdiv float 1.000000e+00, %_37.i
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit

bb20.i:                                           ; preds = %bb13.i, %bb10.i
  %signgam.sroa.0.3.i = phi i32 [ %signgam.sroa.0.1.i, %bb13.i ], [ 1, %bb10.i ]
  %nadj.sroa.0.1.i = phi float [ %_44.i, %bb13.i ], [ 0.000000e+00, %bb10.i ]
  %x.sroa.0.0.i = phi float [ %2, %bb13.i ], [ %x, %bb10.i ]
  %_49.i = icmp ult i32 %ix.i, 1073741824
  br i1 %_49.i, label %bb21.i, label %bb36.i

bb62.i:                                           ; preds = %bb33.i, %bb34.i, %bb35.i, %bb50.i, %bb55.i, %bb57.i, %bb37.i
  %r.sroa.0.1.i = phi float [ %45, %bb33.i ], [ %40, %bb34.i ], [ %32, %bb35.i ], [ %26, %bb50.i ], [ %15, %bb37.i ], [ %21, %bb55.i ], [ %16, %bb57.i ]
  br i1 %sign.not.i, label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit, label %bb63.i

bb36.i:                                           ; preds = %bb20.i
  %_188.i = icmp ult i32 %ix.i, 1090519040
  br i1 %_188.i, label %bb37.i, label %bb54.i

bb21.i:                                           ; preds = %bb20.i
  %_50.i = icmp ult i32 %ix.i, 1063675495
  br i1 %_50.i, label %bb22.i, label %bb28.i

bb54.i:                                           ; preds = %bb36.i
  %_255.i = icmp ult i32 %ix.i, 1551892480
  %_256.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %x.sroa.0.0.i) #61
  br i1 %_255.i, label %bb55.i, label %bb57.i

bb37.i:                                           ; preds = %bb36.i
  %12 = tail call i32 @llvm.fptosi.sat.i32.f32(float %x.sroa.0.0.i)
  %_191.i = sitofp i32 %12 to float
  %13 = fsub float %x.sroa.0.0.i, %_191.i
  %_210.i = fmul float %13, 0x3F00BFECE0000000
  %_209.i = fadd float %_210.i, 0x3F5E26B680000000
  %_207.i = fmul float %13, %_209.i
  %_206.i = fadd float %_207.i, 0x3F9B481C80000000
  %_204.i = fmul float %13, %_206.i
  %_203.i = fadd float %_204.i, 0x3FC2BB9CC0000000
  %_201.i = fmul float %13, %_203.i
  %_200.i = fadd float %_201.i, 0x3FD4D98F40000000
  %_198.i = fmul float %13, %_200.i
  %_197.i = fadd float %_198.i, 0x3FCB848B40000000
  %_195.i = fmul float %13, %_197.i
  %_194.i = fadd float %_195.i, 0xBFB3C467E0000000
  %14 = fmul float %13, %_194.i
  %_227.i = fmul float %13, 0x3EDEBAF7A0000000
  %_226.i = fadd float %_227.i, 0x3F497DDAC0000000
  %_224.i = fmul float %13, %_226.i
  %_223.i = fadd float %_224.i, 0x3F9317EA80000000
  %_221.i = fmul float %13, %_223.i
  %_220.i = fadd float %_221.i, 0x3FC601EDC0000000
  %_218.i = fmul float %13, %_220.i
  %_217.i = fadd float %_218.i, 0x3FE71A18A0000000
  %_215.i = fmul float %13, %_217.i
  %_214.i = fadd float %_215.i, 0x3FF645A760000000
  %_212.i = fmul float %13, %_214.i
  %q.i = fadd float %_212.i, 1.000000e+00
  %_229.i = fmul float %13, 5.000000e-01
  %_231.i = fdiv float %14, %q.i
  %15 = fadd float %_229.i, %_231.i
  %_249.i = icmp sgt i32 %12, 2
  br i1 %_249.i, label %bb50.i, label %bb62.i

bb57.i:                                           ; preds = %bb54.i
  %_285.i = fadd float %_256.i, -1.000000e+00
  %16 = fmul float %x.sroa.0.0.i, %_285.i
  br label %bb62.i

bb55.i:                                           ; preds = %bb54.i
  %17 = fdiv float 1.000000e+00, %x.sroa.0.0.i
  %18 = fmul float %17, %17
  %_276.i = fmul float %18, 0x3F5AB89D00000000
  %19 = fsub float 0x3F4B67BA40000000, %_276.i
  %_273.i = fmul float %18, %19
  %_272.i = fadd float %_273.i, 0xBF4380CB80000000
  %_270.i = fmul float %18, %_272.i
  %_269.i = fadd float %_270.i, 0x3F4A019FA0000000
  %_267.i = fmul float %18, %_269.i
  %_266.i = fadd float %_267.i, 0xBF66C16C20000000
  %_264.i = fmul float %18, %_266.i
  %_263.i = fadd float %_264.i, 0x3FB5555560000000
  %_261.i = fmul float %17, %_263.i
  %20 = fadd float %_261.i, 0x3FDACFE3A0000000
  %_279.i = fadd float %x.sroa.0.0.i, -5.000000e-01
  %_281.i = fadd float %_256.i, -1.000000e+00
  %_278.i = fmul float %_279.i, %_281.i
  %21 = fadd float %20, %_278.i
  br label %bb62.i

bb50.i:                                           ; preds = %bb37.i
  %_245.not.i = icmp eq i32 %12, 3
  %_233.i = icmp ugt i32 %12, 6
  %_235.i = fadd float %13, 6.000000e+00
  %spec.select17.i = select i1 %_233.i, float %_235.i, float 1.000000e+00
  %_237.i = icmp ugt i32 %12, 5
  %_239.i = fadd float %13, 5.000000e+00
  %22 = select i1 %_237.i, float %_239.i, float 1.000000e+00
  %z.sroa.0.1.i = fmul float %spec.select17.i, %22
  %_241.i = icmp ugt i32 %12, 4
  %_243.i = fadd float %13, 4.000000e+00
  %23 = select i1 %_241.i, float %_243.i, float 1.000000e+00
  %z.sroa.0.2.i = fmul float %23, %z.sroa.0.1.i
  %_247.i = fadd float %13, 3.000000e+00
  %24 = select i1 %_245.not.i, float 1.000000e+00, float %_247.i
  %z.sroa.0.3.i = fmul float %24, %z.sroa.0.2.i
  %_251.i = fadd float %13, 2.000000e+00
  %25 = fmul float %_251.i, %z.sroa.0.3.i
  %_253.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %25) #61
  %26 = fadd float %15, %_253.i
  br label %bb62.i

bb28.i:                                           ; preds = %bb21.i
  %_58.i = icmp ugt i32 %ix.i, 1071490583
  br i1 %_58.i, label %bb33.i, label %bb30.i

bb22.i:                                           ; preds = %bb21.i
  %_51.i = tail call fastcc noundef float @_ZN17compiler_builtins4math4libm4logf4logf17h8b434881d64d93f0E(float noundef %x.sroa.0.0.i) #61
  %27 = fneg float %_51.i
  %_53.i = icmp ugt i32 %ix.i, 1060850207
  br i1 %_53.i, label %bb33.i, label %bb25.i

bb30.i:                                           ; preds = %bb28.i
  %_60.i = icmp ugt i32 %ix.i, 1067296287
  br i1 %_60.i, label %bb34.i, label %bb32.i

bb32.i:                                           ; preds = %bb30.i
  %28 = fadd float %x.sroa.0.0.i, -1.000000e+00
  br label %bb35.i

bb35.i:                                           ; preds = %bb25.i, %bb32.i
  %r.sroa.0.2.i = phi float [ 0.000000e+00, %bb32.i ], [ %27, %bb25.i ]
  %y.sroa.0.0.i = phi float [ %28, %bb32.i ], [ %x.sroa.0.0.i, %bb25.i ]
  %_166.i = fmul float %y.sroa.0.0.i, 0x3F8B678BC0000000
  %_165.i = fadd float %_166.i, 0x3FCD4EAF00000000
  %_163.i = fmul float %y.sroa.0.0.i, %_165.i
  %_162.i = fadd float %_163.i, 0x3FEF497640000000
  %_160.i = fmul float %y.sroa.0.0.i, %_162.i
  %_159.i = fadd float %_160.i, 0x3FF7475CE0000000
  %_157.i = fmul float %y.sroa.0.0.i, %_159.i
  %_156.i = fadd float %_157.i, 0x3FE4401E80000000
  %_154.i = fmul float %y.sroa.0.0.i, %_156.i
  %_153.i = fadd float %_154.i, 0xBFB3C467E0000000
  %29 = fmul float %y.sroa.0.0.i, %_153.i
  %_180.i = fmul float %y.sroa.0.0.i, 0x3F6A5ABB60000000
  %_179.i = fadd float %_180.i, 0x3FBAAE55E0000000
  %_177.i = fmul float %y.sroa.0.0.i, %_179.i
  %_176.i = fadd float %_177.i, 0x3FE89DFBE0000000
  %_174.i = fmul float %y.sroa.0.0.i, %_176.i
  %_173.i = fadd float %_174.i, 0x40010725A0000000
  %_171.i = fmul float %y.sroa.0.0.i, %_173.i
  %_170.i = fadd float %_171.i, 0x4003A5D7C0000000
  %_168.i = fmul float %y.sroa.0.0.i, %_170.i
  %30 = fadd float %_168.i, 1.000000e+00
  %_183.i = fmul float %y.sroa.0.0.i, 5.000000e-01
  %_185.i = fdiv float %29, %30
  %31 = fsub float %_185.i, %_183.i
  %32 = fadd float %r.sroa.0.2.i, %31
  br label %bb62.i

bb34.i:                                           ; preds = %bb25.i, %bb30.i
  %.sink.i = phi float [ 0xBFDD8B6180000000, %bb25.i ], [ 0xBFF762D860000000, %bb30.i ]
  %r.sroa.0.3.i = phi float [ %27, %bb25.i ], [ 0.000000e+00, %bb30.i ]
  %33 = fadd float %x.sroa.0.0.i, %.sink.i
  %34 = fmul float %33, %33
  %35 = fmul float %33, %34
  %_116.i = fmul float %35, 0x3F34AF6D60000000
  %_115.i = fadd float %_116.i, 0xBF56FE8EC0000000
  %_113.i = fmul float %35, %_115.i
  %_112.i = fadd float %_113.i, 0x3F78FCE0E0000000
  %_110.i = fmul float %35, %_112.i
  %_109.i = fadd float %_110.i, 0xBFA0C9A8E0000000
  %_107.i = fmul float %35, %_109.i
  %36 = fadd float %_107.i, 0x3FDEF72BC0000000
  %_127.i = fmul float %35, 0x3F347F24E0000000
  %37 = fsub float 0x3F4CDF0CE0000000, %_127.i
  %_124.i = fmul float %35, %37
  %_123.i = fadd float %_124.i, 0xBF6E2EFFC0000000
  %_121.i = fmul float %35, %_123.i
  %_120.i = fadd float %_121.i, 0x3F9266E7A0000000
  %_118.i = fmul float %35, %_120.i
  %38 = fadd float %_118.i, 0xBFC2E42780000000
  %_138.i = fmul float %35, 0x3F35FD3EE0000000
  %_137.i = fadd float %_138.i, 0xBF41A610A0000000
  %_135.i = fmul float %35, %_137.i
  %_134.i = fadd float %_135.i, 0x3F6282D320000000
  %_132.i = fmul float %35, %_134.i
  %_131.i = fadd float %_132.i, 0xBF851F9FC0000000
  %_129.i = fmul float %35, %_131.i
  %p3.i = fadd float %_129.i, 0x3FB08B42A0000000
  %_140.i = fmul float %34, %36
  %_148.i = fmul float %33, %p3.i
  %_146.i = fadd float %38, %_148.i
  %_144.i = fmul float %35, %_146.i
  %_143.i = fsub float 0x3E3CC38A40000000, %_144.i
  %39 = fsub float %_140.i, %_143.i
  %_150.i = fadd float %39, 0xBFBF19B9A0000000
  %40 = fadd float %r.sroa.0.3.i, %_150.i
  br label %bb62.i

bb33.i:                                           ; preds = %bb22.i, %bb28.i
  %r.sroa.0.4.i = phi float [ 0.000000e+00, %bb28.i ], [ %27, %bb22.i ]
  %.pn.i = phi float [ 2.000000e+00, %bb28.i ], [ 1.000000e+00, %bb22.i ]
  %y.sroa.0.2.i = fsub float %.pn.i, %x.sroa.0.0.i
  %41 = fmul float %y.sroa.0.2.i, %y.sroa.0.2.i
  %_77.i = fmul float %41, 0x3EFA707440000000
  %_76.i = fadd float %_77.i, 0x3F2CF2ECE0000000
  %_74.i = fmul float %41, %_76.i
  %_73.i = fadd float %_74.i, 0x3F538A9420000000
  %_71.i = fmul float %41, %_73.i
  %_70.i = fadd float %_71.i, 0x3F7E404FC0000000
  %_68.i = fmul float %41, %_70.i
  %_67.i = fadd float %_68.i, 0x3FB13E0020000000
  %_65.i = fmul float %41, %_67.i
  %42 = fadd float %_65.i, 0x3FB3C467E0000000
  %_93.i = fmul float %41, 0x3F07858EA0000000
  %_92.i = fadd float %_93.i, 0x3F1C5088A0000000
  %_90.i = fmul float %41, %_92.i
  %_89.i = fadd float %_90.i, 0x3F40B6C680000000
  %_87.i = fmul float %41, %_89.i
  %_86.i = fadd float %_87.i, 0x3F67ADD8C0000000
  %_84.i = fmul float %41, %_86.i
  %_83.i = fadd float %_84.i, 0x3F951322A0000000
  %_81.i = fmul float %41, %_83.i
  %_80.i = fadd float %_81.i, 0x3FD4A34CC0000000
  %43 = fmul float %41, %_80.i
  %_95.i = fmul float %y.sroa.0.2.i, %42
  %44 = fadd float %_95.i, %43
  %_101.i = fmul float %y.sroa.0.2.i, 5.000000e-01
  %_99.i = fsub float %44, %_101.i
  %45 = fadd float %r.sroa.0.4.i, %_99.i
  br label %bb62.i

bb25.i:                                           ; preds = %bb22.i
  %_55.i = icmp ugt i32 %ix.i, 1047343879
  br i1 %_55.i, label %bb34.i, label %bb35.i

bb63.i:                                           ; preds = %bb62.i, %bb13.i, %bb13.i
  %nadj.sroa.0.227.i = phi float [ %nadj.sroa.0.1.i, %bb62.i ], [ %_44.i, %bb13.i ], [ %_44.i, %bb13.i ]
  %r.sroa.0.126.i = phi float [ %r.sroa.0.1.i, %bb62.i ], [ 0.000000e+00, %bb13.i ], [ 0.000000e+00, %bb13.i ]
  %signgam.sroa.0.425.i = phi i32 [ %signgam.sroa.0.3.i, %bb62.i ], [ %signgam.sroa.0.1.i, %bb13.i ], [ %signgam.sroa.0.1.i, %bb13.i ]
  %46 = fsub float %nadj.sroa.0.227.i, %r.sroa.0.126.i
  br label %_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit

_ZN17compiler_builtins4math4libm9lgammaf_r9lgammaf_r17hab325de1fef48bacE.exit: ; preds = %bb63.i, %bb62.i, %bb12.i, %bb10.i, %bb10.i, %bb4.i, %bb2.i
  %_0.sroa.5.0.i = phi i32 [ 1, %bb2.i ], [ %spec.select.i, %bb4.i ], [ 1, %bb12.i ], [ %signgam.sroa.0.425.i, %bb63.i ], [ %signgam.sroa.0.3.i, %bb62.i ], [ 1, %bb10.i ], [ 1, %bb10.i ]
  %_0.sroa.0.0.i = phi float [ %_21.i, %bb2.i ], [ %_27.i, %bb4.i ], [ %_36.i, %bb12.i ], [ %46, %bb63.i ], [ %r.sroa.0.1.i, %bb62.i ], [ 0.000000e+00, %bb10.i ], [ 0.000000e+00, %bb10.i ]
  store i32 %_0.sroa.5.0.i, ptr %s, align 4
  ret float %_0.sroa.0.0.i
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.fptosi.sat.i64.f32(float) #1

; Function Attrs: minsize nounwind optsize
define weak hidden noundef float @lgammaf_r(float noundef %x, ptr noalias noundef align 4 dereferenceable(4) %s) unnamed_addr #53 {
start:
  %_0 = tail call noundef float @_ZN17compiler_builtins4math9lgammaf_r17h834194d270b8c708E(float noundef %x, ptr noalias noundef nonnull align 4 dereferenceable(4) %s) #61
  ret float %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef ptr @_ZN17compiler_builtins3mem6memcpy17h761acbcf02c4a202E(ptr noundef %dest, ptr noundef %src, i64 noundef %n) unnamed_addr #53 {
start:
  %_4.i = icmp ugt i64 %n, 15
  br i1 %_4.i, label %bb1.i, label %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit

bb1.i:                                            ; preds = %start
  %_8.i = ptrtoint ptr %dest to i64
  %_0.i5.i = sub i64 0, %_8.i
  %dest_misalignment.i = and i64 %_0.i5.i, 7
  %_0.i1.i = getelementptr inbounds i8, ptr %dest, i64 %dest_misalignment.i
  br label %bb2.i

bb2.i:                                            ; preds = %bb3.i, %bb1.i
  %src.sroa.0.0.i1 = phi ptr [ %src, %bb1.i ], [ %_0.i2.i, %bb3.i ]
  %dest.sroa.0.0.i2 = phi ptr [ %dest, %bb1.i ], [ %_0.i.i4, %bb3.i ]
  %_6.i = icmp ult ptr %dest.sroa.0.0.i2, %_0.i1.i
  br i1 %_6.i, label %bb3.i, label %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit

bb3.i:                                            ; preds = %bb2.i
  %_8.i3 = load i8, ptr %src.sroa.0.0.i1, align 1, !noundef !48
  store i8 %_8.i3, ptr %dest.sroa.0.0.i2, align 1
  %_0.i.i4 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i2, i64 1
  %_0.i2.i = getelementptr inbounds i8, ptr %src.sroa.0.0.i1, i64 1
  br label %bb2.i

_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit: ; preds = %bb2.i
  %_0.i8.i = getelementptr inbounds i8, ptr %src, i64 %dest_misalignment.i
  %0 = sub nuw i64 %n, %dest_misalignment.i
  %n_words.i = and i64 %0, -8
  %_20.i = ptrtoint ptr %_0.i8.i to i64
  %src_misalignment.i = and i64 %_20.i, 7
  %_23.i = icmp eq i64 %src_misalignment.i, 0
  %_0.i.i15 = getelementptr inbounds i8, ptr %_0.i1.i, i64 %n_words.i
  br i1 %_23.i, label %bb2.i16, label %bb9.i

bb9.i:                                            ; preds = %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit
  %offset.i = shl i64 %_20.i, 3
  %shift.i = and i64 %offset.i, 56
  %_11.i = and i64 %_20.i, -8
  %1 = inttoptr i64 %_11.i to ptr
  %2 = load atomic i64, ptr %1 unordered, align 8
  %_24.i = sub i64 0, %offset.i
  %3 = and i64 %_24.i, 56
  br label %bb3.i23

bb3.i23:                                          ; preds = %bb4.i, %bb9.i
  %prev_word.sroa.0.0.i = phi i64 [ %2, %bb9.i ], [ %cur_word.i, %bb4.i ]
  %src_aligned.sroa.0.0.i = phi ptr [ %1, %bb9.i ], [ %_0.i2.i26, %bb4.i ]
  %dest_usize.sroa.0.0.i24 = phi ptr [ %_0.i1.i, %bb9.i ], [ %_0.i1.i28, %bb4.i ]
  %_15.i = icmp ult ptr %dest_usize.sroa.0.0.i24, %_0.i.i15
  br i1 %_15.i, label %bb4.i, label %bb11.i

bb4.i:                                            ; preds = %bb3.i23
  %_0.i2.i26 = getelementptr inbounds i64, ptr %src_aligned.sroa.0.0.i, i64 1
  %cur_word.i = load i64, ptr %_0.i2.i26, align 8, !noundef !48
  %_21.i = lshr i64 %prev_word.sroa.0.0.i, %shift.i
  %_23.i27 = shl i64 %cur_word.i, %3
  %resembled.i = or i64 %_23.i27, %_21.i
  store i64 %resembled.i, ptr %dest_usize.sroa.0.0.i24, align 8
  %_0.i1.i28 = getelementptr inbounds i64, ptr %dest_usize.sroa.0.0.i24, i64 1
  br label %bb3.i23

bb2.i16:                                          ; preds = %bb3.i18, %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit
  %src_usize.sroa.0.0.i = phi ptr [ %_0.i1.i20, %bb3.i18 ], [ %_0.i8.i, %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit ]
  %dest_usize.sroa.0.0.i = phi ptr [ %_0.i2.i19, %bb3.i18 ], [ %_0.i1.i, %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit ]
  %_8.i17 = icmp ult ptr %dest_usize.sroa.0.0.i, %_0.i.i15
  br i1 %_8.i17, label %bb3.i18, label %bb11.i

bb3.i18:                                          ; preds = %bb2.i16
  %_10.i = load i64, ptr %src_usize.sroa.0.0.i, align 8, !noundef !48
  store i64 %_10.i, ptr %dest_usize.sroa.0.0.i, align 8
  %_0.i2.i19 = getelementptr inbounds i64, ptr %dest_usize.sroa.0.0.i, i64 1
  %_0.i1.i20 = getelementptr inbounds i64, ptr %src_usize.sroa.0.0.i, i64 1
  br label %bb2.i16

bb11.i:                                           ; preds = %bb2.i16, %bb3.i23
  %_0.i.i = getelementptr inbounds i8, ptr %_0.i1.i, i64 %n_words.i
  %_0.i7.i = getelementptr inbounds i8, ptr %_0.i8.i, i64 %n_words.i
  %4 = and i64 %0, 7
  br label %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit

_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit: ; preds = %bb11.i, %start
  %n.sroa.0.0.i = phi i64 [ %4, %bb11.i ], [ %n, %start ]
  %src.sroa.0.0.i = phi ptr [ %_0.i7.i, %bb11.i ], [ %src, %start ]
  %dest.sroa.0.0.i = phi ptr [ %_0.i.i, %bb11.i ], [ %dest, %start ]
  %_0.i1.i5 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i, i64 %n.sroa.0.0.i
  br label %bb2.i6

bb2.i6:                                           ; preds = %bb3.i10, %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit
  %src.sroa.0.0.i7 = phi ptr [ %src.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit ], [ %_0.i2.i13, %bb3.i10 ]
  %dest.sroa.0.0.i8 = phi ptr [ %dest.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit ], [ %_0.i.i12, %bb3.i10 ]
  %_6.i9 = icmp ult ptr %dest.sroa.0.0.i8, %_0.i1.i5
  br i1 %_6.i9, label %bb3.i10, label %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit14

bb3.i10:                                          ; preds = %bb2.i6
  %_8.i11 = load i8, ptr %src.sroa.0.0.i7, align 1, !noundef !48
  store i8 %_8.i11, ptr %dest.sroa.0.0.i8, align 1
  %_0.i.i12 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i8, i64 1
  %_0.i2.i13 = getelementptr inbounds i8, ptr %src.sroa.0.0.i7, i64 1
  br label %bb2.i6

_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit14: ; preds = %bb2.i6
  ret ptr %dest
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef ptr @memcpy(ptr noundef %dest, ptr noundef %src, i64 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef ptr @_ZN17compiler_builtins3mem6memcpy17h761acbcf02c4a202E(ptr noundef %dest, ptr noundef %src, i64 noundef %n) #61
  ret ptr %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef ptr @_ZN17compiler_builtins3mem7memmove17hc7d50e2595c766ceE(ptr noundef %dest, ptr noundef %src, i64 noundef %n) unnamed_addr #53 {
start:
  %_5 = ptrtoint ptr %dest to i64
  %_6 = ptrtoint ptr %src to i64
  %_0.i = sub i64 %_5, %_6
  %_7.not = icmp ult i64 %_0.i, %n
  br i1 %_7.not, label %bb3, label %bb2

bb3:                                              ; preds = %start
  %_0.i.i29 = getelementptr inbounds i8, ptr %dest, i64 %n
  %_0.i12.i = getelementptr inbounds i8, ptr %src, i64 %n
  %_8.i30 = icmp ugt i64 %n, 15
  br i1 %_8.i30, label %bb3.i32, label %_ZN17compiler_builtins3mem5impls13copy_backward17h07a897fc02f2a4e2E.exit

bb3.i32:                                          ; preds = %bb3
  %_11.i33 = ptrtoint ptr %_0.i.i29 to i64
  %dest_misalignment.i34 = and i64 %_11.i33, 7
  %_4.i.i38 = sub nsw i64 0, %dest_misalignment.i34
  %_0.i.i39 = getelementptr inbounds i8, ptr %_0.i.i29, i64 %_4.i.i38
  br label %bb2.i40

bb2.i40:                                          ; preds = %bb3.i44, %bb3.i32
  %src.sroa.0.0.i41 = phi ptr [ %_0.i12.i, %bb3.i32 ], [ %_0.i2.i46, %bb3.i44 ]
  %dest.sroa.0.0.i42 = phi ptr [ %_0.i.i29, %bb3.i32 ], [ %_0.i1.i45, %bb3.i44 ]
  %_6.i43 = icmp ult ptr %_0.i.i39, %dest.sroa.0.0.i42
  br i1 %_6.i43, label %bb3.i44, label %_ZN17compiler_builtins3mem5impls13copy_backward19copy_backward_bytes17hfb7d8c0b1b40abbcE.exit

bb3.i44:                                          ; preds = %bb2.i40
  %_0.i1.i45 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i42, i64 -1
  %_0.i2.i46 = getelementptr inbounds i8, ptr %src.sroa.0.0.i41, i64 -1
  %_12.i = load i8, ptr %_0.i2.i46, align 1, !noundef !48
  store i8 %_12.i, ptr %_0.i1.i45, align 1
  br label %bb2.i40

_ZN17compiler_builtins3mem5impls13copy_backward19copy_backward_bytes17hfb7d8c0b1b40abbcE.exit: ; preds = %bb2.i40
  %_0.i15.i = getelementptr inbounds i8, ptr %_0.i12.i, i64 %_4.i.i38
  %0 = sub nuw i64 %n, %dest_misalignment.i34
  %n_words.i35 = and i64 %0, -8
  %_23.i36 = ptrtoint ptr %_0.i15.i to i64
  %src_misalignment.i37 = and i64 %_23.i36, 7
  %_26.i = icmp eq i64 %src_misalignment.i37, 0
  %_4.i.i58 = sub nsw i64 0, %n_words.i35
  %_0.i2.i59 = getelementptr inbounds i8, ptr %_0.i.i39, i64 %_4.i.i58
  br i1 %_26.i, label %bb2.i60, label %bb10.i

bb10.i:                                           ; preds = %_ZN17compiler_builtins3mem5impls13copy_backward19copy_backward_bytes17hfb7d8c0b1b40abbcE.exit
  %offset.i70 = shl i64 %_23.i36, 3
  %shift.i71 = and i64 %offset.i70, 56
  %_11.i72 = and i64 %_23.i36, -8
  %1 = inttoptr i64 %_11.i72 to ptr
  %2 = load atomic i64, ptr %1 unordered, align 8
  %_23.i82 = sub i64 0, %offset.i70
  %3 = and i64 %_23.i82, 56
  br label %bb3.i73

bb3.i73:                                          ; preds = %bb4.i79, %bb10.i
  %prev_word.sroa.0.0.i74 = phi i64 [ %2, %bb10.i ], [ %cur_word.i81, %bb4.i79 ]
  %src_aligned.sroa.0.0.i75 = phi ptr [ %1, %bb10.i ], [ %_0.i.i80, %bb4.i79 ]
  %dest_usize.sroa.0.0.i76 = phi ptr [ %_0.i.i39, %bb10.i ], [ %_0.i1.i86, %bb4.i79 ]
  %_15.i77 = icmp ult ptr %_0.i2.i59, %dest_usize.sroa.0.0.i76
  br i1 %_15.i77, label %bb4.i79, label %bb12.i

bb4.i79:                                          ; preds = %bb3.i73
  %_0.i.i80 = getelementptr inbounds i64, ptr %src_aligned.sroa.0.0.i75, i64 -1
  %cur_word.i81 = load i64, ptr %_0.i.i80, align 8, !noundef !48
  %_21.i83 = shl i64 %prev_word.sroa.0.0.i74, %3
  %_24.i84 = lshr i64 %cur_word.i81, %shift.i71
  %resembled.i85 = or i64 %_24.i84, %_21.i83
  %_0.i1.i86 = getelementptr inbounds i64, ptr %dest_usize.sroa.0.0.i76, i64 -1
  store i64 %resembled.i85, ptr %_0.i1.i86, align 8
  br label %bb3.i73

bb2.i60:                                          ; preds = %bb3.i64, %_ZN17compiler_builtins3mem5impls13copy_backward19copy_backward_bytes17hfb7d8c0b1b40abbcE.exit
  %src_usize.sroa.0.0.i61 = phi ptr [ %_0.i1.i66, %bb3.i64 ], [ %_0.i15.i, %_ZN17compiler_builtins3mem5impls13copy_backward19copy_backward_bytes17hfb7d8c0b1b40abbcE.exit ]
  %dest_usize.sroa.0.0.i62 = phi ptr [ %_0.i.i65, %bb3.i64 ], [ %_0.i.i39, %_ZN17compiler_builtins3mem5impls13copy_backward19copy_backward_bytes17hfb7d8c0b1b40abbcE.exit ]
  %_8.i63 = icmp ult ptr %_0.i2.i59, %dest_usize.sroa.0.0.i62
  br i1 %_8.i63, label %bb3.i64, label %bb12.i

bb3.i64:                                          ; preds = %bb2.i60
  %_0.i.i65 = getelementptr inbounds i64, ptr %dest_usize.sroa.0.0.i62, i64 -1
  %_0.i1.i66 = getelementptr inbounds i64, ptr %src_usize.sroa.0.0.i61, i64 -1
  %_14.i = load i64, ptr %_0.i1.i66, align 8, !noundef !48
  store i64 %_14.i, ptr %_0.i.i65, align 8
  br label %bb2.i60

bb12.i:                                           ; preds = %bb2.i60, %bb3.i73
  %_0.i11.i = getelementptr inbounds i8, ptr %_0.i.i39, i64 %_4.i.i58
  %_0.i16.i = getelementptr inbounds i8, ptr %_0.i15.i, i64 %_4.i.i58
  %4 = and i64 %0, 7
  br label %_ZN17compiler_builtins3mem5impls13copy_backward17h07a897fc02f2a4e2E.exit

_ZN17compiler_builtins3mem5impls13copy_backward17h07a897fc02f2a4e2E.exit: ; preds = %bb12.i, %bb3
  %src2.sroa.0.0.i = phi ptr [ %_0.i16.i, %bb12.i ], [ %_0.i12.i, %bb3 ]
  %dest1.sroa.0.0.i = phi ptr [ %_0.i11.i, %bb12.i ], [ %_0.i.i29, %bb3 ]
  %n.sroa.0.0.i31 = phi i64 [ %4, %bb12.i ], [ %n, %bb3 ]
  %_4.i.i47 = sub nsw i64 0, %n.sroa.0.0.i31
  %_0.i.i48 = getelementptr inbounds i8, ptr %dest1.sroa.0.0.i, i64 %_4.i.i47
  br label %bb2.i49

bb2.i49:                                          ; preds = %bb3.i53, %_ZN17compiler_builtins3mem5impls13copy_backward17h07a897fc02f2a4e2E.exit
  %src.sroa.0.0.i50 = phi ptr [ %src2.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls13copy_backward17h07a897fc02f2a4e2E.exit ], [ %_0.i2.i55, %bb3.i53 ]
  %dest.sroa.0.0.i51 = phi ptr [ %dest1.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls13copy_backward17h07a897fc02f2a4e2E.exit ], [ %_0.i1.i54, %bb3.i53 ]
  %_6.i52 = icmp ult ptr %_0.i.i48, %dest.sroa.0.0.i51
  br i1 %_6.i52, label %bb3.i53, label %bb4

bb3.i53:                                          ; preds = %bb2.i49
  %_0.i1.i54 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i51, i64 -1
  %_0.i2.i55 = getelementptr inbounds i8, ptr %src.sroa.0.0.i50, i64 -1
  %_12.i56 = load i8, ptr %_0.i2.i55, align 1, !noundef !48
  store i8 %_12.i56, ptr %_0.i1.i54, align 1
  br label %bb2.i49

bb2:                                              ; preds = %start
  %_4.i = icmp ugt i64 %n, 15
  br i1 %_4.i, label %bb1.i, label %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit

bb1.i:                                            ; preds = %bb2
  %_0.i5.i = sub i64 0, %_5
  %dest_misalignment.i = and i64 %_0.i5.i, 7
  %_0.i1.i = getelementptr inbounds i8, ptr %dest, i64 %dest_misalignment.i
  br label %bb2.i

bb2.i:                                            ; preds = %bb3.i, %bb1.i
  %src.sroa.0.0.i1 = phi ptr [ %src, %bb1.i ], [ %_0.i2.i, %bb3.i ]
  %dest.sroa.0.0.i2 = phi ptr [ %dest, %bb1.i ], [ %_0.i.i4, %bb3.i ]
  %_6.i = icmp ult ptr %dest.sroa.0.0.i2, %_0.i1.i
  br i1 %_6.i, label %bb3.i, label %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit

bb3.i:                                            ; preds = %bb2.i
  %_8.i3 = load i8, ptr %src.sroa.0.0.i1, align 1, !noundef !48
  store i8 %_8.i3, ptr %dest.sroa.0.0.i2, align 1
  %_0.i.i4 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i2, i64 1
  %_0.i2.i = getelementptr inbounds i8, ptr %src.sroa.0.0.i1, i64 1
  br label %bb2.i

_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit: ; preds = %bb2.i
  %_0.i8.i = getelementptr inbounds i8, ptr %src, i64 %dest_misalignment.i
  %5 = sub nuw i64 %n, %dest_misalignment.i
  %n_words.i = and i64 %5, -8
  %_20.i = ptrtoint ptr %_0.i8.i to i64
  %src_misalignment.i = and i64 %_20.i, 7
  %_23.i = icmp eq i64 %src_misalignment.i, 0
  %_0.i.i15 = getelementptr inbounds i8, ptr %_0.i1.i, i64 %n_words.i
  br i1 %_23.i, label %bb2.i16, label %bb9.i

bb9.i:                                            ; preds = %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit
  %offset.i = shl i64 %_20.i, 3
  %shift.i = and i64 %offset.i, 56
  %_11.i = and i64 %_20.i, -8
  %6 = inttoptr i64 %_11.i to ptr
  %7 = load atomic i64, ptr %6 unordered, align 8
  %_24.i = sub i64 0, %offset.i
  %8 = and i64 %_24.i, 56
  br label %bb3.i23

bb3.i23:                                          ; preds = %bb4.i, %bb9.i
  %prev_word.sroa.0.0.i = phi i64 [ %7, %bb9.i ], [ %cur_word.i, %bb4.i ]
  %src_aligned.sroa.0.0.i = phi ptr [ %6, %bb9.i ], [ %_0.i2.i26, %bb4.i ]
  %dest_usize.sroa.0.0.i24 = phi ptr [ %_0.i1.i, %bb9.i ], [ %_0.i1.i28, %bb4.i ]
  %_15.i = icmp ult ptr %dest_usize.sroa.0.0.i24, %_0.i.i15
  br i1 %_15.i, label %bb4.i, label %bb11.i

bb4.i:                                            ; preds = %bb3.i23
  %_0.i2.i26 = getelementptr inbounds i64, ptr %src_aligned.sroa.0.0.i, i64 1
  %cur_word.i = load i64, ptr %_0.i2.i26, align 8, !noundef !48
  %_21.i = lshr i64 %prev_word.sroa.0.0.i, %shift.i
  %_23.i27 = shl i64 %cur_word.i, %8
  %resembled.i = or i64 %_23.i27, %_21.i
  store i64 %resembled.i, ptr %dest_usize.sroa.0.0.i24, align 8
  %_0.i1.i28 = getelementptr inbounds i64, ptr %dest_usize.sroa.0.0.i24, i64 1
  br label %bb3.i23

bb2.i16:                                          ; preds = %bb3.i18, %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit
  %src_usize.sroa.0.0.i = phi ptr [ %_0.i1.i20, %bb3.i18 ], [ %_0.i8.i, %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit ]
  %dest_usize.sroa.0.0.i = phi ptr [ %_0.i2.i19, %bb3.i18 ], [ %_0.i1.i, %_ZN17compiler_builtins3mem5impls12copy_forward18copy_forward_bytes17h199cfe37551648a9E.exit ]
  %_8.i17 = icmp ult ptr %dest_usize.sroa.0.0.i, %_0.i.i15
  br i1 %_8.i17, label %bb3.i18, label %bb11.i

bb3.i18:                                          ; preds = %bb2.i16
  %_10.i = load i64, ptr %src_usize.sroa.0.0.i, align 8, !noundef !48
  store i64 %_10.i, ptr %dest_usize.sroa.0.0.i, align 8
  %_0.i2.i19 = getelementptr inbounds i64, ptr %dest_usize.sroa.0.0.i, i64 1
  %_0.i1.i20 = getelementptr inbounds i64, ptr %src_usize.sroa.0.0.i, i64 1
  br label %bb2.i16

bb11.i:                                           ; preds = %bb2.i16, %bb3.i23
  %_0.i.i = getelementptr inbounds i8, ptr %_0.i1.i, i64 %n_words.i
  %_0.i7.i = getelementptr inbounds i8, ptr %_0.i8.i, i64 %n_words.i
  %9 = and i64 %5, 7
  br label %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit

_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit: ; preds = %bb11.i, %bb2
  %n.sroa.0.0.i = phi i64 [ %9, %bb11.i ], [ %n, %bb2 ]
  %src.sroa.0.0.i = phi ptr [ %_0.i7.i, %bb11.i ], [ %src, %bb2 ]
  %dest.sroa.0.0.i = phi ptr [ %_0.i.i, %bb11.i ], [ %dest, %bb2 ]
  %_0.i1.i5 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i, i64 %n.sroa.0.0.i
  br label %bb2.i6

bb2.i6:                                           ; preds = %bb3.i10, %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit
  %src.sroa.0.0.i7 = phi ptr [ %src.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit ], [ %_0.i2.i13, %bb3.i10 ]
  %dest.sroa.0.0.i8 = phi ptr [ %dest.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls12copy_forward17h70cde85350e24a65E.exit ], [ %_0.i.i12, %bb3.i10 ]
  %_6.i9 = icmp ult ptr %dest.sroa.0.0.i8, %_0.i1.i5
  br i1 %_6.i9, label %bb3.i10, label %bb4

bb3.i10:                                          ; preds = %bb2.i6
  %_8.i11 = load i8, ptr %src.sroa.0.0.i7, align 1, !noundef !48
  store i8 %_8.i11, ptr %dest.sroa.0.0.i8, align 1
  %_0.i.i12 = getelementptr inbounds i8, ptr %dest.sroa.0.0.i8, i64 1
  %_0.i2.i13 = getelementptr inbounds i8, ptr %src.sroa.0.0.i7, i64 1
  br label %bb2.i6

bb4:                                              ; preds = %bb2.i6, %bb2.i49
  ret ptr %dest
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef ptr @memmove(ptr noundef %dest, ptr noundef %src, i64 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef ptr @_ZN17compiler_builtins3mem7memmove17hc7d50e2595c766ceE(ptr noundef %dest, ptr noundef %src, i64 noundef %n) #61
  ret ptr %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef ptr @_ZN17compiler_builtins3mem6memset17h2ebc646e77da9771E(ptr noundef %s, i32 noundef %c, i64 noundef %n) unnamed_addr #53 {
start:
  %_5 = trunc i32 %c to i8
  %_5.i = icmp ugt i64 %n, 15
  br i1 %_5.i, label %bb2.i, label %_ZN17compiler_builtins3mem5impls9set_bytes17hce81429a355ddcbcE.exit

bb2.i:                                            ; preds = %start
  %_9.i = ptrtoint ptr %s to i64
  %_0.i5.i = sub i64 0, %_9.i
  %misalignment.i = and i64 %_0.i5.i, 7
  %_0.i1.i = getelementptr inbounds i8, ptr %s, i64 %misalignment.i
  br label %bb2.i1

bb2.i1:                                           ; preds = %bb3.i, %bb2.i
  %s.sroa.0.0.i2 = phi ptr [ %s, %bb2.i ], [ %_0.i.i3, %bb3.i ]
  %_6.i = icmp ult ptr %s.sroa.0.0.i2, %_0.i1.i
  br i1 %_6.i, label %bb3.i, label %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit

bb3.i:                                            ; preds = %bb2.i1
  store i8 %_5, ptr %s.sroa.0.0.i2, align 1
  %_0.i.i3 = getelementptr inbounds i8, ptr %s.sroa.0.0.i2, i64 1
  br label %bb2.i1

_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit: ; preds = %bb2.i1
  %0 = sub nuw i64 %n, %misalignment.i
  %_5.mask = and i32 %c, 255
  %1 = zext nneg i32 %_5.mask to i64
  br label %bb1.i

bb1.i:                                            ; preds = %bb2.i15, %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit
  %bits.sroa.0.0.i = phi i64 [ 8, %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit ], [ %3, %bb2.i15 ]
  %broadcast.sroa.0.0.i = phi i64 [ %1, %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit ], [ %2, %bb2.i15 ]
  %_6.i11 = icmp ult i64 %bits.sroa.0.0.i, 64
  br i1 %_6.i11, label %bb2.i15, label %bb3.i12

bb3.i12:                                          ; preds = %bb1.i
  %n_words.i = and i64 %0, -8
  %_0.i.i13 = getelementptr inbounds i8, ptr %_0.i1.i, i64 %n_words.i
  br label %bb5.i

bb2.i15:                                          ; preds = %bb1.i
  %_8.i = shl i64 %broadcast.sroa.0.0.i, %bits.sroa.0.0.i
  %2 = or i64 %_8.i, %broadcast.sroa.0.0.i
  %3 = shl nuw nsw i64 %bits.sroa.0.0.i, 1
  br label %bb1.i

bb5.i:                                            ; preds = %bb6.i, %bb3.i12
  %s_usize.sroa.0.0.i = phi ptr [ %_0.i1.i, %bb3.i12 ], [ %_0.i5.i14, %bb6.i ]
  %_14.i = icmp ult ptr %s_usize.sroa.0.0.i, %_0.i.i13
  br i1 %_14.i, label %bb6.i, label %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_words17h6a093232e59c97bcE.exit

bb6.i:                                            ; preds = %bb5.i
  store i64 %broadcast.sroa.0.0.i, ptr %s_usize.sroa.0.0.i, align 8
  %_0.i5.i14 = getelementptr inbounds i64, ptr %s_usize.sroa.0.0.i, i64 1
  br label %bb5.i

_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_words17h6a093232e59c97bcE.exit: ; preds = %bb5.i
  %4 = and i64 %0, 7
  br label %_ZN17compiler_builtins3mem5impls9set_bytes17hce81429a355ddcbcE.exit

_ZN17compiler_builtins3mem5impls9set_bytes17hce81429a355ddcbcE.exit: ; preds = %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_words17h6a093232e59c97bcE.exit, %start
  %n.sroa.0.0.i = phi i64 [ %4, %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_words17h6a093232e59c97bcE.exit ], [ %n, %start ]
  %s.sroa.0.0.i = phi ptr [ %_0.i.i13, %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_words17h6a093232e59c97bcE.exit ], [ %s, %start ]
  %_0.i1.i4 = getelementptr inbounds i8, ptr %s.sroa.0.0.i, i64 %n.sroa.0.0.i
  br label %bb2.i5

bb2.i5:                                           ; preds = %bb3.i8, %_ZN17compiler_builtins3mem5impls9set_bytes17hce81429a355ddcbcE.exit
  %s.sroa.0.0.i6 = phi ptr [ %s.sroa.0.0.i, %_ZN17compiler_builtins3mem5impls9set_bytes17hce81429a355ddcbcE.exit ], [ %_0.i.i9, %bb3.i8 ]
  %_6.i7 = icmp ult ptr %s.sroa.0.0.i6, %_0.i1.i4
  br i1 %_6.i7, label %bb3.i8, label %_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit10

bb3.i8:                                           ; preds = %bb2.i5
  store i8 %_5, ptr %s.sroa.0.0.i6, align 1
  %_0.i.i9 = getelementptr inbounds i8, ptr %s.sroa.0.0.i6, i64 1
  br label %bb2.i5

_ZN17compiler_builtins3mem5impls9set_bytes15set_bytes_bytes17h393c3617f397985cE.exit10: ; preds = %bb2.i5
  ret ptr %s
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef ptr @memset(ptr noundef %s, i32 noundef %c, i64 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef ptr @_ZN17compiler_builtins3mem6memset17h2ebc646e77da9771E(ptr noundef %s, i32 noundef %c, i64 noundef %n) #61
  ret ptr %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef i32 @_ZN17compiler_builtins3mem6memcmp17ha986673686fb60dbE(ptr noundef %s1, ptr noundef %s2, i64 noundef %n) unnamed_addr #53 {
start:
  br label %bb1.i

bb1.i:                                            ; preds = %bb2.i, %start
  %i.sroa.0.0.i = phi i64 [ 0, %start ], [ %0, %bb2.i ]
  %exitcond.not = icmp eq i64 %i.sroa.0.0.i, %n
  br i1 %exitcond.not, label %_ZN17compiler_builtins3mem5impls13compare_bytes17h3dd45925eed0ee27E.exit, label %bb2.i

bb2.i:                                            ; preds = %bb1.i
  %_0.i4.i = getelementptr inbounds i8, ptr %s1, i64 %i.sroa.0.0.i
  %a.i = load i8, ptr %_0.i4.i, align 1, !noundef !48
  %_0.i.i = getelementptr inbounds i8, ptr %s2, i64 %i.sroa.0.0.i
  %b.i = load i8, ptr %_0.i.i, align 1, !noundef !48
  %_13.not.i = icmp eq i8 %a.i, %b.i
  %0 = add i64 %i.sroa.0.0.i, 1
  br i1 %_13.not.i, label %bb1.i, label %bb5.i

bb5.i:                                            ; preds = %bb2.i
  %_14.i = zext i8 %a.i to i32
  %_15.i = zext i8 %b.i to i32
  %1 = sub nsw i32 %_14.i, %_15.i
  br label %_ZN17compiler_builtins3mem5impls13compare_bytes17h3dd45925eed0ee27E.exit

_ZN17compiler_builtins3mem5impls13compare_bytes17h3dd45925eed0ee27E.exit: ; preds = %bb5.i, %bb1.i
  %_0.sroa.0.0.i = phi i32 [ %1, %bb5.i ], [ 0, %bb1.i ]
  ret i32 %_0.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef i32 @bcmp(ptr noundef %s1, ptr noundef %s2, i64 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3mem4bcmp17hbf0fda43baa5613aE(ptr noundef %s1, ptr noundef %s2, i64 noundef %n) #61
  ret i32 %_0
}

; Function Attrs: minsize nounwind optsize
define private noundef i32 @7(ptr noundef %s1, ptr noundef %s2, i64 noundef %n) unnamed_addr #53 {
start:
  %_0 = tail call noundef i32 @_ZN17compiler_builtins3mem6memcmp17ha986673686fb60dbE(ptr noundef %s1, ptr noundef %s2, i64 noundef %n) #61
  ret i32 %_0
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef i64 @_ZN17compiler_builtins3mem6strlen17ha2a08e787f1d1019E(ptr noundef %s) unnamed_addr #53 {
start:
  br label %bb1.i

bb1.i:                                            ; preds = %bb2.i, %start
  %n.sroa.0.0.i = phi i64 [ 0, %start ], [ %1, %bb2.i ]
  %s.sroa.0.0.i = phi ptr [ %s, %start ], [ %_0.i.i, %bb2.i ]
  %_3.i = load i8, ptr %s.sroa.0.0.i, align 1, !noundef !48
  %0 = icmp eq i8 %_3.i, 0
  br i1 %0, label %_ZN17compiler_builtins3mem5impls15c_string_length17h06becf7ee388adb2E.exit, label %bb2.i

bb2.i:                                            ; preds = %bb1.i
  %1 = add i64 %n.sroa.0.0.i, 1
  %_0.i.i = getelementptr inbounds i8, ptr %s.sroa.0.0.i, i64 1
  br label %bb1.i

_ZN17compiler_builtins3mem5impls15c_string_length17h06becf7ee388adb2E.exit: ; preds = %bb1.i
  ret i64 %n.sroa.0.0.i
}

; Function Attrs: minsize nounwind optsize
define weak hidden noundef i64 @strlen(ptr noundef %s) unnamed_addr #53 {
start:
  %_0 = tail call noundef i64 @_ZN17compiler_builtins3mem6strlen17ha2a08e787f1d1019E(ptr noundef %s) #61
  ret i64 %_0
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_117h1036b946b4133120E(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  br label %bb3.i

bb3.i:                                            ; preds = %bb4.i, %start
  %i.sroa.0.0.i = phi i64 [ 0, %start ], [ %1, %bb4.i ]
  %exitcond.not.i = icmp eq i64 %i.sroa.0.0.i, %bytes
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17hb7c72c9089d239fbE.exit, label %bb4.i

bb4.i:                                            ; preds = %bb3.i
  %_0.i.i = getelementptr inbounds i8, ptr %dest, i64 %i.sroa.0.0.i
  %_0.i5.i = getelementptr inbounds i8, ptr %src, i64 %i.sroa.0.0.i
  %0 = load atomic i8, ptr %_0.i5.i unordered, align 1
  store atomic i8 %0, ptr %_0.i.i unordered, align 1
  %1 = add i64 %i.sroa.0.0.i, 1
  br label %bb3.i

_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17hb7c72c9089d239fbE.exit: ; preds = %bb3.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memcpy_element_unordered_atomic_1(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_117h1036b946b4133120E(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_217h26b86dda3a7b6027E(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %0 = lshr exact i64 %bytes, 1
  br label %bb3.i

bb3.i:                                            ; preds = %bb4.i, %start
  %i.sroa.0.0.i = phi i64 [ 0, %start ], [ %2, %bb4.i ]
  %exitcond.not.i = icmp eq i64 %i.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17h9e9a5565a7542074E.exit, label %bb4.i

bb4.i:                                            ; preds = %bb3.i
  %_0.i.i = getelementptr inbounds i16, ptr %dest, i64 %i.sroa.0.0.i
  %_0.i5.i = getelementptr inbounds i16, ptr %src, i64 %i.sroa.0.0.i
  %1 = load atomic i16, ptr %_0.i5.i unordered, align 2
  store atomic i16 %1, ptr %_0.i.i unordered, align 2
  %2 = add nuw i64 %i.sroa.0.0.i, 1
  br label %bb3.i

_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17h9e9a5565a7542074E.exit: ; preds = %bb3.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memcpy_element_unordered_atomic_2(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_217h26b86dda3a7b6027E(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_417h2d21d4371efc388fE(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %0 = lshr exact i64 %bytes, 2
  br label %bb3.i

bb3.i:                                            ; preds = %bb4.i, %start
  %i.sroa.0.0.i = phi i64 [ 0, %start ], [ %2, %bb4.i ]
  %exitcond.not.i = icmp eq i64 %i.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17h12d102b61649c353E.exit, label %bb4.i

bb4.i:                                            ; preds = %bb3.i
  %_0.i.i = getelementptr inbounds i32, ptr %dest, i64 %i.sroa.0.0.i
  %_0.i5.i = getelementptr inbounds i32, ptr %src, i64 %i.sroa.0.0.i
  %1 = load atomic i32, ptr %_0.i5.i unordered, align 4
  store atomic i32 %1, ptr %_0.i.i unordered, align 4
  %2 = add nuw nsw i64 %i.sroa.0.0.i, 1
  br label %bb3.i

_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17h12d102b61649c353E.exit: ; preds = %bb3.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memcpy_element_unordered_atomic_4(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_417h2d21d4371efc388fE(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_817ha680a21830d048aaE(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %0 = lshr exact i64 %bytes, 3
  br label %bb3.i

bb3.i:                                            ; preds = %bb4.i, %start
  %i.sroa.0.0.i = phi i64 [ 0, %start ], [ %2, %bb4.i ]
  %exitcond.not.i = icmp eq i64 %i.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17h9f9db4bb210a1b77E.exit, label %bb4.i

bb4.i:                                            ; preds = %bb3.i
  %_0.i.i = getelementptr inbounds i64, ptr %dest, i64 %i.sroa.0.0.i
  %_0.i5.i = getelementptr inbounds i64, ptr %src, i64 %i.sroa.0.0.i
  %1 = load atomic i64, ptr %_0.i5.i unordered, align 8
  store atomic i64 %1, ptr %_0.i.i unordered, align 8
  %2 = add nuw nsw i64 %i.sroa.0.0.i, 1
  br label %bb3.i

_ZN17compiler_builtins3mem31memcpy_element_unordered_atomic17h9f9db4bb210a1b77E.exit: ; preds = %bb3.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memcpy_element_unordered_atomic_8(ptr nocapture noundef writeonly %dest, ptr nocapture noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memcpy_element_unordered_atomic_817ha680a21830d048aaE(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_117h162e49ae68413968E(ptr noundef writeonly %dest, ptr noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %_6.i = icmp ult ptr %src, %dest
  br i1 %_6.i, label %bb4.i, label %bb12.i

bb12.i:                                           ; preds = %bb13.i, %start
  %i1.sroa.0.0.i = phi i64 [ %1, %bb13.i ], [ 0, %start ]
  %exitcond.not.i = icmp eq i64 %i1.sroa.0.0.i, %bytes
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hee569c26e8ced087E.exit, label %bb13.i

bb13.i:                                           ; preds = %bb12.i
  %_0.i10.i = getelementptr inbounds i8, ptr %dest, i64 %i1.sroa.0.0.i
  %_0.i12.i = getelementptr inbounds i8, ptr %src, i64 %i1.sroa.0.0.i
  %0 = load atomic i8, ptr %_0.i12.i unordered, align 1
  store atomic i8 %0, ptr %_0.i10.i unordered, align 1
  %1 = add i64 %i1.sroa.0.0.i, 1
  br label %bb12.i

bb4.i:                                            ; preds = %bb5.i, %start
  %i.sroa.0.0.i = phi i64 [ %3, %bb5.i ], [ %bytes, %start ]
  %2 = icmp eq i64 %i.sroa.0.0.i, 0
  br i1 %2, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hee569c26e8ced087E.exit, label %bb5.i

bb5.i:                                            ; preds = %bb4.i
  %3 = add i64 %i.sroa.0.0.i, -1
  %_0.i.i = getelementptr inbounds i8, ptr %dest, i64 %3
  %_0.i11.i = getelementptr inbounds i8, ptr %src, i64 %3
  %4 = load atomic i8, ptr %_0.i11.i unordered, align 1
  store atomic i8 %4, ptr %_0.i.i unordered, align 1
  br label %bb4.i

_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hee569c26e8ced087E.exit: ; preds = %bb4.i, %bb12.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memmove_element_unordered_atomic_1(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_117h162e49ae68413968E(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_217h74cf82cb286d51c3E(ptr noundef writeonly %dest, ptr noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %0 = lshr i64 %bytes, 1
  %_6.i = icmp ult ptr %src, %dest
  br i1 %_6.i, label %bb4.i, label %bb12.i

bb12.i:                                           ; preds = %bb13.i, %start
  %i1.sroa.0.0.i = phi i64 [ %2, %bb13.i ], [ 0, %start ]
  %exitcond.not.i = icmp eq i64 %i1.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hc6ad410788ef7ae2E.exit, label %bb13.i

bb13.i:                                           ; preds = %bb12.i
  %_0.i10.i = getelementptr inbounds i16, ptr %dest, i64 %i1.sroa.0.0.i
  %_0.i12.i = getelementptr inbounds i16, ptr %src, i64 %i1.sroa.0.0.i
  %1 = load atomic i16, ptr %_0.i12.i unordered, align 2
  store atomic i16 %1, ptr %_0.i10.i unordered, align 2
  %2 = add nuw i64 %i1.sroa.0.0.i, 1
  br label %bb12.i

bb4.i:                                            ; preds = %bb5.i, %start
  %i.sroa.0.0.i = phi i64 [ %4, %bb5.i ], [ %0, %start ]
  %3 = icmp eq i64 %i.sroa.0.0.i, 0
  br i1 %3, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hc6ad410788ef7ae2E.exit, label %bb5.i

bb5.i:                                            ; preds = %bb4.i
  %4 = add nsw i64 %i.sroa.0.0.i, -1
  %_0.i.i = getelementptr inbounds i16, ptr %dest, i64 %4
  %_0.i11.i = getelementptr inbounds i16, ptr %src, i64 %4
  %5 = load atomic i16, ptr %_0.i11.i unordered, align 2
  store atomic i16 %5, ptr %_0.i.i unordered, align 2
  br label %bb4.i

_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hc6ad410788ef7ae2E.exit: ; preds = %bb4.i, %bb12.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memmove_element_unordered_atomic_2(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_217h74cf82cb286d51c3E(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_417hab0a0145025c4b70E(ptr noundef writeonly %dest, ptr noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %0 = lshr i64 %bytes, 2
  %_6.i = icmp ult ptr %src, %dest
  br i1 %_6.i, label %bb4.i, label %bb12.i

bb12.i:                                           ; preds = %bb13.i, %start
  %i1.sroa.0.0.i = phi i64 [ %2, %bb13.i ], [ 0, %start ]
  %exitcond.not.i = icmp eq i64 %i1.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hca4c2e7c54269115E.exit, label %bb13.i

bb13.i:                                           ; preds = %bb12.i
  %_0.i10.i = getelementptr inbounds i32, ptr %dest, i64 %i1.sroa.0.0.i
  %_0.i12.i = getelementptr inbounds i32, ptr %src, i64 %i1.sroa.0.0.i
  %1 = load atomic i32, ptr %_0.i12.i unordered, align 4
  store atomic i32 %1, ptr %_0.i10.i unordered, align 4
  %2 = add nuw nsw i64 %i1.sroa.0.0.i, 1
  br label %bb12.i

bb4.i:                                            ; preds = %bb5.i, %start
  %i.sroa.0.0.i = phi i64 [ %4, %bb5.i ], [ %0, %start ]
  %3 = icmp eq i64 %i.sroa.0.0.i, 0
  br i1 %3, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hca4c2e7c54269115E.exit, label %bb5.i

bb5.i:                                            ; preds = %bb4.i
  %4 = add nsw i64 %i.sroa.0.0.i, -1
  %_0.i.i = getelementptr inbounds i32, ptr %dest, i64 %4
  %_0.i11.i = getelementptr inbounds i32, ptr %src, i64 %4
  %5 = load atomic i32, ptr %_0.i11.i unordered, align 4
  store atomic i32 %5, ptr %_0.i.i unordered, align 4
  br label %bb4.i

_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17hca4c2e7c54269115E.exit: ; preds = %bb4.i, %bb12.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memmove_element_unordered_atomic_4(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_417hab0a0145025c4b70E(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_817h32988ae523ae9ac4E(ptr noundef writeonly %dest, ptr noundef readonly %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  %0 = lshr i64 %bytes, 3
  %_6.i = icmp ult ptr %src, %dest
  br i1 %_6.i, label %bb4.i, label %bb12.i

bb12.i:                                           ; preds = %bb13.i, %start
  %i1.sroa.0.0.i = phi i64 [ %2, %bb13.i ], [ 0, %start ]
  %exitcond.not.i = icmp eq i64 %i1.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17h085c98fd46ad8da8E.exit, label %bb13.i

bb13.i:                                           ; preds = %bb12.i
  %_0.i10.i = getelementptr inbounds i64, ptr %dest, i64 %i1.sroa.0.0.i
  %_0.i12.i = getelementptr inbounds i64, ptr %src, i64 %i1.sroa.0.0.i
  %1 = load atomic i64, ptr %_0.i12.i unordered, align 8
  store atomic i64 %1, ptr %_0.i10.i unordered, align 8
  %2 = add nuw nsw i64 %i1.sroa.0.0.i, 1
  br label %bb12.i

bb4.i:                                            ; preds = %bb5.i, %start
  %i.sroa.0.0.i = phi i64 [ %4, %bb5.i ], [ %0, %start ]
  %3 = icmp eq i64 %i.sroa.0.0.i, 0
  br i1 %3, label %_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17h085c98fd46ad8da8E.exit, label %bb5.i

bb5.i:                                            ; preds = %bb4.i
  %4 = add nsw i64 %i.sroa.0.0.i, -1
  %_0.i.i = getelementptr inbounds i64, ptr %dest, i64 %4
  %_0.i11.i = getelementptr inbounds i64, ptr %src, i64 %4
  %5 = load atomic i64, ptr %_0.i11.i unordered, align 8
  store atomic i64 %5, ptr %_0.i.i unordered, align 8
  br label %bb4.i

_ZN17compiler_builtins3mem32memmove_element_unordered_atomic17h085c98fd46ad8da8E.exit: ; preds = %bb4.i, %bb12.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite)
define hidden void @__llvm_memmove_element_unordered_atomic_8(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) unnamed_addr #59 {
start:
  tail call void @_ZN17compiler_builtins3mem41__llvm_memmove_element_unordered_atomic_817h32988ae523ae9ac4E(ptr noundef %dest, ptr noundef %src, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_117ha6f0f809173287f6E(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  br label %bb11.i

bb11.i:                                           ; preds = %bb12.i, %start
  %i1.sroa.0.0.i = phi i64 [ 0, %start ], [ %0, %bb12.i ]
  %exitcond.not.i = icmp eq i64 %i1.sroa.0.0.i, %bytes
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem31memset_element_unordered_atomic17h5914023fc9450de9E.exit, label %bb12.i

bb12.i:                                           ; preds = %bb11.i
  %_0.i.i = getelementptr inbounds i8, ptr %s, i64 %i1.sroa.0.0.i
  store atomic i8 %c, ptr %_0.i.i unordered, align 1
  %0 = add i64 %i1.sroa.0.0.i, 1
  br label %bb11.i

_ZN17compiler_builtins3mem31memset_element_unordered_atomic17h5914023fc9450de9E.exit: ; preds = %bb11.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @__llvm_memset_element_unordered_atomic_1(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_117ha6f0f809173287f6E(ptr noundef %s, i8 noundef zeroext %c, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_217hd19c7fed692aae36E(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  %_0.i7.i = zext i8 %c to i16
  br label %bb4.i

bb4.i:                                            ; preds = %bb6.i, %start
  %_8.i = phi i1 [ true, %start ], [ false, %bb6.i ]
  %x.sroa.0.0.i = phi i16 [ %_0.i7.i, %start ], [ %_0.i9.i, %bb6.i ]
  br i1 %_8.i, label %bb6.i, label %bb11.preheader.i

bb11.preheader.i:                                 ; preds = %bb4.i
  %0 = lshr exact i64 %bytes, 1
  br label %bb11.i

bb6.i:                                            ; preds = %bb4.i
  %_0.i8.i = shl i16 %x.sroa.0.0.i, 8
  %_0.i9.i = or disjoint i16 %_0.i8.i, %_0.i7.i
  br label %bb4.i

bb11.i:                                           ; preds = %bb12.i, %bb11.preheader.i
  %i1.sroa.0.0.i = phi i64 [ %1, %bb12.i ], [ 0, %bb11.preheader.i ]
  %exitcond.not.i = icmp eq i64 %i1.sroa.0.0.i, %0
  br i1 %exitcond.not.i, label %_ZN17compiler_builtins3mem31memset_element_unordered_atomic17h7b2c8e417a097f83E.exit, label %bb12.i

bb12.i:                                           ; preds = %bb11.i
  %_0.i.i = getelementptr inbounds i16, ptr %s, i64 %i1.sroa.0.0.i
  store atomic i16 %x.sroa.0.0.i, ptr %_0.i.i unordered, align 2
  %1 = add nuw i64 %i1.sroa.0.0.i, 1
  br label %bb11.i

_ZN17compiler_builtins3mem31memset_element_unordered_atomic17h7b2c8e417a097f83E.exit: ; preds = %bb11.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @__llvm_memset_element_unordered_atomic_2(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_217hd19c7fed692aae36E(ptr noundef %s, i8 noundef zeroext %c, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_417h768d67564c55dbd1E(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  %_0.i7.i = zext i8 %c to i32
  br label %bb4.i

bb4.i:                                            ; preds = %bb6.i, %start
  %i.sroa.0.0.i = phi i64 [ 1, %start ], [ %1, %bb6.i ]
  %x.sroa.0.0.i = phi i32 [ %_0.i7.i, %start ], [ %_0.i9.i, %bb6.i ]
  %exitcond.not.i = icmp eq i64 %i.sroa.0.0.i, 4
  br i1 %exitcond.not.i, label %bb11.preheader.i, label %bb6.i

bb11.preheader.i:                                 ; preds = %bb4.i
  %0 = lshr exact i64 %bytes, 2
  br label %bb11.i

bb6.i:                                            ; preds = %bb4.i
  %_0.i8.i = shl i32 %x.sroa.0.0.i, 8
  %_0.i9.i = or disjoint i32 %_0.i8.i, %_0.i7.i
  %1 = add nuw nsw i64 %i.sroa.0.0.i, 1
  br label %bb4.i

bb11.i:                                           ; preds = %bb12.i, %bb11.preheader.i
  %i1.sroa.0.0.i = phi i64 [ %2, %bb12.i ], [ 0, %bb11.preheader.i ]
  %exitcond10.not.i = icmp eq i64 %i1.sroa.0.0.i, %0
  br i1 %exitcond10.not.i, label %_ZN17compiler_builtins3mem31memset_element_unordered_atomic17hdbadd6229904764eE.exit, label %bb12.i

bb12.i:                                           ; preds = %bb11.i
  %_0.i.i = getelementptr inbounds i32, ptr %s, i64 %i1.sroa.0.0.i
  store atomic i32 %x.sroa.0.0.i, ptr %_0.i.i unordered, align 4
  %2 = add nuw nsw i64 %i1.sroa.0.0.i, 1
  br label %bb11.i

_ZN17compiler_builtins3mem31memset_element_unordered_atomic17hdbadd6229904764eE.exit: ; preds = %bb11.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @__llvm_memset_element_unordered_atomic_4(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_417h768d67564c55dbd1E(ptr noundef %s, i8 noundef zeroext %c, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_817h06c5aa59a7cd03f9E(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  %_0.i7.i = zext i8 %c to i64
  br label %bb4.i

bb4.i:                                            ; preds = %bb6.i, %start
  %i.sroa.0.0.i = phi i64 [ 1, %start ], [ %1, %bb6.i ]
  %x.sroa.0.0.i = phi i64 [ %_0.i7.i, %start ], [ %_0.i9.i, %bb6.i ]
  %exitcond.not.i = icmp eq i64 %i.sroa.0.0.i, 8
  br i1 %exitcond.not.i, label %bb11.preheader.i, label %bb6.i

bb11.preheader.i:                                 ; preds = %bb4.i
  %0 = lshr exact i64 %bytes, 3
  br label %bb11.i

bb6.i:                                            ; preds = %bb4.i
  %_0.i8.i = shl i64 %x.sroa.0.0.i, 8
  %_0.i9.i = or disjoint i64 %_0.i8.i, %_0.i7.i
  %1 = add nuw nsw i64 %i.sroa.0.0.i, 1
  br label %bb4.i

bb11.i:                                           ; preds = %bb12.i, %bb11.preheader.i
  %i1.sroa.0.0.i = phi i64 [ %2, %bb12.i ], [ 0, %bb11.preheader.i ]
  %exitcond10.not.i = icmp eq i64 %i1.sroa.0.0.i, %0
  br i1 %exitcond10.not.i, label %_ZN17compiler_builtins3mem31memset_element_unordered_atomic17hdc75698d3cbfc2fcE.exit, label %bb12.i

bb12.i:                                           ; preds = %bb11.i
  %_0.i.i = getelementptr inbounds i64, ptr %s, i64 %i1.sroa.0.0.i
  store atomic i64 %x.sroa.0.0.i, ptr %_0.i.i unordered, align 8
  %2 = add nuw nsw i64 %i1.sroa.0.0.i, 1
  br label %bb11.i

_ZN17compiler_builtins3mem31memset_element_unordered_atomic17hdc75698d3cbfc2fcE.exit: ; preds = %bb11.i
  ret void
}

; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(argmem: write)
define hidden void @__llvm_memset_element_unordered_atomic_8(ptr nocapture noundef writeonly %s, i8 noundef zeroext %c, i64 noundef %bytes) unnamed_addr #52 {
start:
  tail call void @_ZN17compiler_builtins3mem40__llvm_memset_element_unordered_atomic_817h06c5aa59a7cd03f9E(ptr noundef %s, i8 noundef zeroext %c, i64 noundef %bytes) #61
  ret void
}

; Function Attrs: minsize nofree norecurse noreturn nosync nounwind optsize memory(none)
define hidden void @rust_begin_unwind(ptr noalias nocapture noundef readonly align 8 dereferenceable(40) %_info) unnamed_addr #60 {
start:
  br label %bb1

bb1:                                              ; preds = %bb1, %start
  br label %bb1
}

; Function Attrs: minsize nounwind optsize
define dso_local void @bug_repro() unnamed_addr #2 {
start:
  %e.i = alloca [0 x i8], align 1
  %_9 = alloca [16 x i8], align 8
  %_5 = alloca [48 x i8], align 8
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %_5)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_9)
  store ptr @alloc_53973d2fe29b4adba8bb7390b5678745, ptr %_9, align 8
  %_10.sroa.4.0._9.sroa_idx = getelementptr inbounds i8, ptr %_9, i64 8
  store ptr @"_ZN4core3fmt5float52_$LT$impl$u20$core..fmt..Display$u20$for$u20$f64$GT$3fmt17h5ddc206ceda9c53aE", ptr %_10.sroa.4.0._9.sroa_idx, align 8
  store ptr @alloc_b99730e73100e73a81f4fbfe74b3821d.5, ptr %_5, align 8, !alias.scope !4192, !noalias !4195
  %0 = getelementptr inbounds i8, ptr %_5, i64 8
  store i64 1, ptr %0, align 8, !alias.scope !4192, !noalias !4195
  %1 = getelementptr inbounds i8, ptr %_5, i64 32
  store ptr null, ptr %1, align 8, !alias.scope !4192, !noalias !4195
  %2 = getelementptr inbounds i8, ptr %_5, i64 16
  store ptr %_9, ptr %2, align 8, !alias.scope !4192, !noalias !4195
  %3 = getelementptr inbounds i8, ptr %_5, i64 24
  store i64 1, ptr %3, align 8, !alias.scope !4192, !noalias !4195
  %_3 = call noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hb553bb9f083ce319E(ptr noalias noundef nonnull align 1 %e.i, ptr noalias nocapture noundef nonnull align 8 dereferenceable(48) %_5) #61
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %_5)
  call void @llvm.lifetime.start.p0(i64 0, ptr nonnull %e.i)
  br i1 %_3, label %bb2.i, label %"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17ha032e569bcb17555E.exit"

bb2.i:                                            ; preds = %start
  call void @_ZN4core6result13unwrap_failed17h2409a90f1a5cbc71E(ptr noalias noundef nonnull readonly align 1 @alloc_00ae4b301f7fab8ac9617c03fcbd7274.6, i64 noundef 43, ptr noundef nonnull align 1 %e.i, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.0.7, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @alloc_b2c36ecd0b2ba566916e7faeaae9daa3) #62
  unreachable

"_ZN4core6result19Result$LT$T$C$E$GT$6unwrap17ha032e569bcb17555E.exit": ; preds = %start
  call void @llvm.lifetime.end.p0(i64 0, ptr nonnull %e.i)
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_9)
  ret void
}

; Function Attrs: minsize nounwind optsize
define internal noundef zeroext i1 @_ZN4core3fmt5Write9write_fmt17hb553bb9f083ce319E(ptr noalias noundef nonnull align 1 %self, ptr noalias nocapture noundef readonly align 8 dereferenceable(48) %args) unnamed_addr #2 {
start:
  %0 = tail call noundef zeroext i1 @_ZN4core3fmt5write17h226782e17bac321dE(ptr noundef nonnull align 1 %self, ptr noalias noundef nonnull readonly align 8 dereferenceable(24) @vtable.1.10, ptr noalias nocapture noundef nonnull readonly align 8 dereferenceable(48) %args) #61
  ret i1 %0
}

; Function Attrs: inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal void @"_ZN4core3ptr37drop_in_place$LT$core..fmt..Error$GT$17h724ca4a6ca415d55E"(ptr noalias nocapture nonnull readnone align 1 %_1) unnamed_addr #5 {
start:
  ret void
}

; Function Attrs: inlinehint minsize nounwind optsize
define internal noundef zeroext i1 @"_ZN53_$LT$core..fmt..Error$u20$as$u20$core..fmt..Debug$GT$3fmt17h64199e53e78c0bceE.8"(ptr noalias nocapture nonnull readonly align 1 %self, ptr noalias noundef align 8 dereferenceable(64) %f) unnamed_addr #8 {
start:
  %_0 = tail call noundef zeroext i1 @_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE(ptr noalias noundef nonnull align 8 dereferenceable(64) %f, ptr noalias noundef nonnull readonly align 1 @alloc_99ac8a81a24cac863217ce4a5cbfabea.9, i64 noundef 5) #61
  ret i1 %_0
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal noundef zeroext i1 @"_ZN65_$LT$wasm_ld_repro..TestFormatter$u20$as$u20$core..fmt..Write$GT$9write_str17h77802b90e1389266E"(ptr noalias nocapture nonnull readnone align 1 %self, ptr noalias nocapture nonnull readonly align 1 %_s.0, i64 %_s.1) unnamed_addr #0 {
start:
  ret i1 false
}

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none)
define internal noundef zeroext i1 @_ZN4core3fmt5Write10write_char17h77bc1ba33aad0a7bE(ptr noalias nocapture nonnull readnone align 1 %self, i32 %c) unnamed_addr #0 {
start:
  ret i1 false
}

attributes #0 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { minsize nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #3 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #4 = { cold minsize noinline noreturn nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #5 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #6 = { minsize nofree norecurse nosync nounwind optsize memory(argmem: read) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #7 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #8 = { inlinehint minsize nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #9 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write) }
attributes #10 = { minsize noinline nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #11 = { minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #12 = { inlinehint minsize noreturn nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #13 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #14 = { inlinehint minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #15 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #16 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #17 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #18 = { minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #19 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #20 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #21 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: read, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #22 = { minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #23 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #24 = { minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #25 = { minsize nofree norecurse nosync nounwind optsize memory(read, argmem: readwrite, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #26 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #27 = { minsize nofree norecurse nosync nounwind optsize memory(read, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #28 = { cold minsize noreturn nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #29 = { minsize noreturn nounwind optsize "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #30 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #31 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #32 = { inlinehint minsize nofree norecurse nosync nounwind optsize memory(argmem: read, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #33 = { inlinehint minsize mustprogress nofree nounwind optsize willreturn memory(read, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #34 = { minsize mustprogress nofree nounwind optsize willreturn memory(argmem: read) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #35 = { inlinehint minsize nofree norecurse nosync nounwind optsize memory(argmem: read) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #36 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #37 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #38 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #39 = { minsize nofree norecurse nosync nounwind optsize memory(readwrite, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #40 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #41 = { minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #42 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: write) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #43 = { inlinehint minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: readwrite, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #44 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #45 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, inaccessiblemem: none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #46 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(read, argmem: readwrite, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #47 = { minsize nofree norecurse nosync nounwind optsize memory(none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #48 = { minsize nofree norecurse nosync nounwind optsize memory(argmem: write, inaccessiblemem: readwrite) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #49 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(none) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #50 = { minsize nofree norecurse nosync nounwind optsize memory(none) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #51 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn memory(argmem: write) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #52 = { minsize nofree norecurse nosync nounwind optsize memory(argmem: write) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #53 = { minsize nounwind optsize "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #54 = { minsize mustprogress nofree norecurse nounwind optsize willreturn memory(inaccessiblemem: readwrite) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #55 = { minsize nounwind optsize memory(argmem: write, inaccessiblemem: readwrite) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #56 = { cold noreturn nounwind memory(inaccessiblemem: write) }
attributes #57 = { minsize nofree norecurse nounwind optsize memory(argmem: readwrite, inaccessiblemem: readwrite) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #58 = { minsize nofree norecurse nounwind optsize memory(inaccessiblemem: readwrite) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #59 = { minsize nofree norecurse nosync nounwind optsize memory(argmem: readwrite) "no-builtins" "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #60 = { minsize nofree norecurse noreturn nosync nounwind optsize memory(none) "target-cpu"="generic" "target-features"="+bulk-memory,+mutable-globals,+sign-ext,+nontrapping-fptoint" }
attributes #61 = { nounwind }
attributes #62 = { noreturn nounwind }

!llvm.ident = !{!0, !0, !0}

!0 = !{!"rustc version 1.80.0-nightly (1871252fc 2024-05-15)"}
!1 = !{i8 0, i8 5}
!2 = !{!3}
!3 = distinct !{!3, !4, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!4 = distinct !{!4, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!5 = !{!6}
!6 = distinct !{!6, !4, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!7 = !{!8}
!8 = distinct !{!8, !9, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!9 = distinct !{!9, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!10 = !{!11}
!11 = distinct !{!11, !9, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!12 = !{!13}
!13 = distinct !{!13, !14, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E: %_0"}
!14 = distinct !{!14, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E"}
!15 = !{!16, !17}
!16 = distinct !{!16, !14, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E: %message"}
!17 = distinct !{!17, !14, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E: %location"}
!18 = !{!19}
!19 = distinct !{!19, !20, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!20 = distinct !{!20, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!21 = !{!22}
!22 = distinct !{!22, !20, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!23 = !{!24}
!24 = distinct !{!24, !25, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!25 = distinct !{!25, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!26 = !{!27}
!27 = distinct !{!27, !25, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!28 = !{!29}
!29 = distinct !{!29, !30, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!30 = distinct !{!30, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!31 = !{!32}
!32 = distinct !{!32, !30, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!33 = !{!34}
!34 = distinct !{!34, !35, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!35 = distinct !{!35, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!36 = !{!37}
!37 = distinct !{!37, !35, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!38 = !{!39}
!39 = distinct !{!39, !40, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!40 = distinct !{!40, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!41 = !{!42}
!42 = distinct !{!42, !40, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!43 = !{!44}
!44 = distinct !{!44, !45, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!45 = distinct !{!45, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!46 = !{!47}
!47 = distinct !{!47, !45, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!48 = !{}
!49 = !{i8 0, i8 2}
!50 = !{!51}
!51 = distinct !{!51, !52, !"_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE: %d"}
!52 = distinct !{!52, !"_ZN4core3num7dec2flt7decimal35number_of_digits_decimal_left_shift17h806e09be2966579aE"}
!53 = !{!54}
!54 = distinct !{!54, !55, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!55 = distinct !{!55, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!56 = !{!57, !58}
!57 = distinct !{!57, !55, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!58 = distinct !{!58, !55, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!59 = !{!60}
!60 = distinct !{!60, !61, !"_ZN50_$LT$u64$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h2bdf049497afc77dE: %self"}
!61 = distinct !{!61, !"_ZN50_$LT$u64$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h2bdf049497afc77dE"}
!62 = !{i64 0, i64 2}
!63 = !{i64 1}
!64 = !{i64 8}
!65 = !{i32 0, i32 1114112}
!66 = !{!67}
!67 = distinct !{!67, !68, !"_ZN4core3mem7replace17hf147d9f24bd3a892E: %dest"}
!68 = distinct !{!68, !"_ZN4core3mem7replace17hf147d9f24bd3a892E"}
!69 = !{i8 0, i8 4}
!70 = !{!71}
!71 = distinct !{!71, !72, !"_ZN4core3mem7replace17hb353137c3ffe413dE: %dest"}
!72 = distinct !{!72, !"_ZN4core3mem7replace17hb353137c3ffe413dE"}
!73 = !{!74, !76}
!74 = distinct !{!74, !75, !"_ZN108_$LT$core..iter..adapters..filter..Filter$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count8to_usize28_$u7b$$u7b$closure$u7d$$u7d$17h4a23cf77b8e7c553E: argument 0"}
!75 = distinct !{!75, !"_ZN108_$LT$core..iter..adapters..filter..Filter$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count8to_usize28_$u7b$$u7b$closure$u7d$$u7d$17h4a23cf77b8e7c553E"}
!76 = distinct !{!76, !77, !"_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h8ef1ddb5554470b0E: %elt"}
!77 = distinct !{!77, !"_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h8ef1ddb5554470b0E"}
!78 = !{!79}
!79 = distinct !{!79, !80, !"_ZN4core3str5count23char_count_general_case28_$u7b$$u7b$closure$u7d$$u7d$17h9fb48479affa24b9E: %_2"}
!80 = distinct !{!80, !"_ZN4core3str5count23char_count_general_case28_$u7b$$u7b$closure$u7d$$u7d$17h9fb48479affa24b9E"}
!81 = !{!82}
!82 = distinct !{!82, !83, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!83 = distinct !{!83, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!84 = !{!85}
!85 = distinct !{!85, !83, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!86 = !{!87}
!87 = distinct !{!87, !88, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!88 = distinct !{!88, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!89 = !{!90, !91}
!90 = distinct !{!90, !88, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!91 = distinct !{!91, !88, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!92 = !{!93}
!93 = distinct !{!93, !94, !"_ZN79_$LT$core..num..dec2flt..decimal..Decimal$u20$as$u20$core..default..Default$GT$7default17h4d85356c8b5d2eecE: %_0"}
!94 = distinct !{!94, !"_ZN79_$LT$core..num..dec2flt..decimal..Decimal$u20$as$u20$core..default..Default$GT$7default17h4d85356c8b5d2eecE"}
!95 = !{!96, !98}
!96 = distinct !{!96, !97, !"_ZN4core3num7dec2flt7decimal7Decimal13try_add_digit17hc6db34624771618aE: %self"}
!97 = distinct !{!97, !"_ZN4core3num7dec2flt7decimal7Decimal13try_add_digit17hc6db34624771618aE"}
!98 = distinct !{!98, !99, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hcec61df756ecaa3fE: argument 1"}
!99 = distinct !{!99, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hcec61df756ecaa3fE"}
!100 = !{!101, !103}
!101 = distinct !{!101, !102, !"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E: %_1"}
!102 = distinct !{!102, !"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h671af1edd561b317E"}
!103 = distinct !{!103, !99, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hcec61df756ecaa3fE: %self.0"}
!104 = !{!105}
!105 = distinct !{!105, !106, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE: %self.0"}
!106 = distinct !{!106, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE"}
!107 = !{!108}
!108 = distinct !{!108, !106, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17he12949a6a291cfdbE: argument 1"}
!109 = !{!110, !108}
!110 = distinct !{!110, !111, !"_ZN4core3num7dec2flt7decimal7Decimal13try_add_digit17hc6db34624771618aE: %self"}
!111 = distinct !{!111, !"_ZN4core3num7dec2flt7decimal7Decimal13try_add_digit17hc6db34624771618aE"}
!112 = !{!113, !105}
!113 = distinct !{!113, !114, !"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E: %_1"}
!114 = distinct !{!114, !"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17he06ca59bc4de3718E"}
!115 = !{!116}
!116 = distinct !{!116, !117, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E: %self.0"}
!117 = distinct !{!117, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E"}
!118 = !{!119}
!119 = distinct !{!119, !120, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$9write_u6417h6227d0630d3e6945E: %self.0"}
!120 = distinct !{!120, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$9write_u6417h6227d0630d3e6945E"}
!121 = !{!122, !124}
!122 = distinct !{!122, !123, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!123 = distinct !{!123, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!124 = distinct !{!124, !125, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E: %slice.0"}
!125 = distinct !{!125, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E"}
!126 = !{!127}
!127 = distinct !{!127, !128, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h18fad062cb322872E: %slice.0"}
!128 = distinct !{!128, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h18fad062cb322872E"}
!129 = !{!130}
!130 = distinct !{!130, !131, !"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h405dc968155a6df5E: %_1"}
!131 = distinct !{!131, !"_ZN4core3num7dec2flt7decimal13parse_decimal28_$u7b$$u7b$closure$u7d$$u7d$17h405dc968155a6df5E"}
!132 = !{!133}
!133 = distinct !{!133, !134, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!134 = distinct !{!134, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!135 = !{!136, !137}
!136 = distinct !{!136, !134, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!137 = distinct !{!137, !134, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!138 = !{!139}
!139 = distinct !{!139, !140, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!140 = distinct !{!140, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!141 = !{!142, !143}
!142 = distinct !{!142, !140, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!143 = distinct !{!143, !140, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!144 = !{i64 0, i64 65}
!145 = !{!146}
!146 = distinct !{!146, !147, !"_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE: argument 1"}
!147 = distinct !{!147, !"_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE"}
!148 = !{!149, !146}
!149 = distinct !{!149, !147, !"_ZN4core3num7dec2flt5parse20parse_partial_number17he36e42661fe2e23dE: %_0"}
!150 = !{!149}
!151 = !{!152, !149}
!152 = distinct !{!152, !153, !"_ZN4core3num7dec2flt5parse16parse_scientific17h895c34437f34f362E: %s_ref"}
!153 = distinct !{!153, !"_ZN4core3num7dec2flt5parse16parse_scientific17h895c34437f34f362E"}
!154 = !{!155}
!155 = distinct !{!155, !156, !"_ZN4core3num20_$LT$impl$u20$u8$GT$14is_ascii_digit17h26f5214352a71ac5E: %self"}
!156 = distinct !{!156, !"_ZN4core3num20_$LT$impl$u20$u8$GT$14is_ascii_digit17h26f5214352a71ac5E"}
!157 = !{!158}
!158 = distinct !{!158, !159, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hb5e1675c0de3efa0E: %self.0"}
!159 = distinct !{!159, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hb5e1675c0de3efa0E"}
!160 = !{!161, !152, !149}
!161 = distinct !{!161, !159, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hb5e1675c0de3efa0E: argument 1"}
!162 = !{!163}
!163 = distinct !{!163, !164, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E: %self.0"}
!164 = distinct !{!164, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E"}
!165 = !{!166}
!166 = distinct !{!166, !167, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hbe65d5a5498aa7f6E: %self.0"}
!167 = distinct !{!167, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hbe65d5a5498aa7f6E"}
!168 = !{!169}
!169 = distinct !{!169, !167, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$12parse_digits17hbe65d5a5498aa7f6E: argument 1"}
!170 = !{!171}
!171 = distinct !{!171, !172, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E: %self.0"}
!172 = distinct !{!172, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E"}
!173 = !{!174}
!174 = distinct !{!174, !175, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E: %self.0"}
!175 = distinct !{!175, !"_ZN70_$LT$$u5b$u8$u5d$$u20$as$u20$core..num..dec2flt..common..ByteSlice$GT$8read_u6417h4690c4e8fe9032f1E"}
!176 = !{!177}
!177 = distinct !{!177, !178, !"_ZN74_$LT$core..num..dec2flt..ParseFloatError$u20$as$u20$core..error..Error$GT$11description17hb4b5fa7a011e204eE: %self"}
!178 = distinct !{!178, !"_ZN74_$LT$core..num..dec2flt..ParseFloatError$u20$as$u20$core..error..Error$GT$11description17hb4b5fa7a011e204eE"}
!179 = !{!180}
!180 = distinct !{!180, !181, !"_ZN4core3str21_$LT$impl$u20$str$GT$12char_indices17h2838a5b81276d371E: %_0"}
!181 = distinct !{!181, !"_ZN4core3str21_$LT$impl$u20$str$GT$12char_indices17h2838a5b81276d371E"}
!182 = !{!183}
!183 = distinct !{!183, !181, !"_ZN4core3str21_$LT$impl$u20$str$GT$12char_indices17h2838a5b81276d371E: %self.0"}
!184 = !{!185}
!185 = distinct !{!185, !186, !"_ZN4core3str21_$LT$impl$u20$str$GT$3get17h01a20465f72419f4E: %self.0"}
!186 = distinct !{!186, !"_ZN4core3str21_$LT$impl$u20$str$GT$3get17h01a20465f72419f4E"}
!187 = !{!188}
!188 = distinct !{!188, !189, !"_ZN102_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1721542733c944eeE: %self"}
!189 = distinct !{!189, !"_ZN102_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1721542733c944eeE"}
!190 = !{i32 0, i32 1114113}
!191 = !{!192}
!192 = distinct !{!192, !193, !"_ZN102_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1721542733c944eeE: %self"}
!193 = distinct !{!193, !"_ZN102_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1721542733c944eeE"}
!194 = !{!195}
!195 = distinct !{!195, !196, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E: %self.0"}
!196 = distinct !{!196, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E"}
!197 = !{!198}
!198 = distinct !{!198, !199, !"_ZN4core3str11validations15next_code_point17hcc383184494d4d51E: %bytes"}
!199 = distinct !{!199, !"_ZN4core3str11validations15next_code_point17hcc383184494d4d51E"}
!200 = !{!201, !198}
!201 = distinct !{!201, !202, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E: %self"}
!202 = distinct !{!202, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E"}
!203 = !{!204, !206, !201, !198}
!204 = distinct !{!204, !205, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E: %self"}
!205 = distinct !{!205, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E"}
!206 = distinct !{!206, !207, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E: %self"}
!207 = distinct !{!207, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E"}
!208 = !{!209, !211, !213, !198}
!209 = distinct !{!209, !210, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E: %self"}
!210 = distinct !{!210, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E"}
!211 = distinct !{!211, !212, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E: %self"}
!212 = distinct !{!212, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E"}
!213 = distinct !{!213, !214, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E: %self"}
!214 = distinct !{!214, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E"}
!215 = !{!216, !218, !220, !198}
!216 = distinct !{!216, !217, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E: %self"}
!217 = distinct !{!217, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E"}
!218 = distinct !{!218, !219, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E: %self"}
!219 = distinct !{!219, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E"}
!220 = distinct !{!220, !221, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E: %self"}
!221 = distinct !{!221, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E"}
!222 = !{!223, !225, !227, !198}
!223 = distinct !{!223, !224, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E: %self"}
!224 = distinct !{!224, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E"}
!225 = distinct !{!225, !226, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E: %self"}
!226 = distinct !{!226, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E"}
!227 = distinct !{!227, !228, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E: %self"}
!228 = distinct !{!228, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E"}
!229 = !{!230}
!230 = distinct !{!230, !231, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!231 = distinct !{!231, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!232 = !{!233}
!233 = distinct !{!233, !231, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!234 = !{!235}
!235 = distinct !{!235, !236, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!236 = distinct !{!236, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!237 = !{!238, !239}
!238 = distinct !{!238, !236, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!239 = distinct !{!239, !236, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!240 = !{!241}
!241 = distinct !{!241, !242, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!242 = distinct !{!242, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!243 = !{!244, !245}
!244 = distinct !{!244, !242, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!245 = distinct !{!245, !242, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!246 = !{!247}
!247 = distinct !{!247, !248, !"_ZN4core3fmt9Formatter3new17h6366a7c4a6d2e8aeE: %_0"}
!248 = distinct !{!248, !"_ZN4core3fmt9Formatter3new17h6366a7c4a6d2e8aeE"}
!249 = !{!250}
!250 = distinct !{!250, !248, !"_ZN4core3fmt9Formatter3new17h6366a7c4a6d2e8aeE: %buf.1"}
!251 = !{!252}
!252 = distinct !{!252, !253, !"_ZN4core3fmt2rt8Argument3fmt17hcf78a17c15e807acE: %self"}
!253 = distinct !{!253, !"_ZN4core3fmt2rt8Argument3fmt17hcf78a17c15e807acE"}
!254 = !{!255}
!255 = distinct !{!255, !253, !"_ZN4core3fmt2rt8Argument3fmt17hcf78a17c15e807acE: %f"}
!256 = !{!257}
!257 = distinct !{!257, !258, !"_ZN4core3fmt3run17h9135b97a6e9b35aaE: %fmt"}
!258 = distinct !{!258, !"_ZN4core3fmt3run17h9135b97a6e9b35aaE"}
!259 = !{!260}
!260 = distinct !{!260, !258, !"_ZN4core3fmt3run17h9135b97a6e9b35aaE: %arg"}
!261 = !{!262}
!262 = distinct !{!262, !258, !"_ZN4core3fmt3run17h9135b97a6e9b35aaE: %args.0"}
!263 = !{!257, !262}
!264 = !{!260, !262}
!265 = !{!266}
!266 = distinct !{!266, !267, !"_ZN4core3fmt2rt8Argument3fmt17hcf78a17c15e807acE: %self"}
!267 = distinct !{!267, !"_ZN4core3fmt2rt8Argument3fmt17hcf78a17c15e807acE"}
!268 = !{!266, !262}
!269 = !{!270, !257, !260}
!270 = distinct !{!270, !267, !"_ZN4core3fmt2rt8Argument3fmt17hcf78a17c15e807acE: %f"}
!271 = !{!266, !260, !262}
!272 = !{i64 0, i64 3}
!273 = !{!274}
!274 = distinct !{!274, !275, !"_ZN4core3fmt2rt8Argument8as_usize17he3397e77cd0bf1ccE: %self"}
!275 = distinct !{!275, !"_ZN4core3fmt2rt8Argument8as_usize17he3397e77cd0bf1ccE"}
!276 = !{i8 48, i8 71}
!277 = !{!278}
!278 = distinct !{!278, !279, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!279 = distinct !{!279, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!280 = !{!281}
!281 = distinct !{!281, !282, !"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3dfb136e4e7c75d9E: %slice.0"}
!282 = distinct !{!282, !"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3dfb136e4e7c75d9E"}
!283 = !{!284}
!284 = distinct !{!284, !285, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!285 = distinct !{!285, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!286 = !{!287, !288}
!287 = distinct !{!287, !285, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!288 = distinct !{!288, !285, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!289 = !{!290}
!290 = distinct !{!290, !291, !"_ZN49_$LT$u8$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hf0cdbbad1118e763E: %self"}
!291 = distinct !{!291, !"_ZN49_$LT$u8$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hf0cdbbad1118e763E"}
!292 = !{i8 48, i8 103}
!293 = !{!294}
!294 = distinct !{!294, !295, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!295 = distinct !{!295, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!296 = !{!297}
!297 = distinct !{!297, !298, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!298 = distinct !{!298, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!299 = !{!300, !301}
!300 = distinct !{!300, !298, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!301 = distinct !{!301, !298, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!302 = !{!303, !305}
!303 = distinct !{!303, !304, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hfe7de454aa6fd61cE: %slice.0"}
!304 = distinct !{!304, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hfe7de454aa6fd61cE"}
!305 = distinct !{!305, !306, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3953a884b63c4d12E: %slice.0"}
!306 = distinct !{!306, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3953a884b63c4d12E"}
!307 = !{!308, !310}
!308 = distinct !{!308, !309, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h1bd5e2c24d09abeaE: %slice.0"}
!309 = distinct !{!309, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h1bd5e2c24d09abeaE"}
!310 = distinct !{!310, !311, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17hfb24af3a50083534E: %slice.0"}
!311 = distinct !{!311, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17hfb24af3a50083534E"}
!312 = !{!313}
!313 = distinct !{!313, !314, !"_ZN4core3num6bignum8Big32x4010from_small17hffc952f5412fa263E: %_0"}
!314 = distinct !{!314, !"_ZN4core3num6bignum8Big32x4010from_small17hffc952f5412fa263E"}
!315 = !{!316}
!316 = distinct !{!316, !317, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!317 = distinct !{!317, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!318 = !{!319}
!319 = distinct !{!319, !317, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!320 = !{!316, !319}
!321 = !{i8 -1, i8 2}
!322 = !{!323}
!323 = distinct !{!323, !324, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!324 = distinct !{!324, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!325 = !{!326}
!326 = distinct !{!326, !324, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!327 = !{!323, !326}
!328 = !{!329}
!329 = distinct !{!329, !330, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!330 = distinct !{!330, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!331 = !{!332}
!332 = distinct !{!332, !330, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!333 = !{!329, !332}
!334 = !{!335}
!335 = distinct !{!335, !336, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!336 = distinct !{!336, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!337 = !{!338}
!338 = distinct !{!338, !336, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!339 = !{!335, !338}
!340 = !{!341, !343, !344}
!341 = distinct !{!341, !342, !"_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE: %scale"}
!342 = distinct !{!342, !"_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE"}
!343 = distinct !{!343, !342, !"_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE: %scale2"}
!344 = distinct !{!344, !342, !"_ZN4core3num7flt2dec8strategy6dragon15div_rem_upto_1617hfd0063334ecb048aE: %scale4"}
!345 = !{!341, !343}
!346 = !{!341}
!347 = !{!348}
!348 = distinct !{!348, !349, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!349 = distinct !{!349, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!350 = !{!351}
!351 = distinct !{!351, !349, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!352 = !{!348, !351}
!353 = !{!354, !356}
!354 = distinct !{!354, !355, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!355 = distinct !{!355, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!356 = distinct !{!356, !357, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!357 = distinct !{!357, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!358 = !{!359, !361}
!359 = distinct !{!359, !360, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h6513d61d21ae4866E: %_0"}
!360 = distinct !{!360, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h6513d61d21ae4866E"}
!361 = distinct !{!361, !360, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h6513d61d21ae4866E: %self"}
!362 = !{!363, !365}
!363 = distinct !{!363, !364, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h6513d61d21ae4866E: %_0"}
!364 = distinct !{!364, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h6513d61d21ae4866E"}
!365 = distinct !{!365, !364, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h6513d61d21ae4866E: %self"}
!366 = !{!367}
!367 = distinct !{!367, !368, !"_ZN4core3num7flt2dec8round_up28_$u7b$$u7b$closure$u7d$$u7d$17hf58ce754e39c89d7E: %_2"}
!368 = distinct !{!368, !"_ZN4core3num7flt2dec8round_up28_$u7b$$u7b$closure$u7d$$u7d$17hf58ce754e39c89d7E"}
!369 = !{!370}
!370 = distinct !{!370, !371, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h75b70dea0e95579aE: %self"}
!371 = distinct !{!371, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h75b70dea0e95579aE"}
!372 = !{!373}
!373 = distinct !{!373, !374, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!374 = distinct !{!374, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!375 = !{!376, !377}
!376 = distinct !{!376, !374, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!377 = distinct !{!377, !374, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!378 = !{!379}
!379 = distinct !{!379, !380, !"_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17hfc48cf7cf337830eE: %self"}
!380 = distinct !{!380, !"_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17hfc48cf7cf337830eE"}
!381 = !{!382, !384, !379}
!382 = distinct !{!382, !383, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h72c88eb84fd95193E: %self"}
!383 = distinct !{!383, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h72c88eb84fd95193E"}
!384 = distinct !{!384, !385, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hb8745f4a2213c899E: %self"}
!385 = distinct !{!385, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hb8745f4a2213c899E"}
!386 = !{!387, !388}
!387 = distinct !{!387, !383, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h72c88eb84fd95193E: %other"}
!388 = distinct !{!388, !380, !"_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17hfc48cf7cf337830eE: argument 1"}
!389 = !{!384, !379}
!390 = !{!388}
!391 = !{!392, !394, !384, !379}
!392 = distinct !{!392, !393, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hdc9e38279eb21866E: %self"}
!393 = distinct !{!393, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hdc9e38279eb21866E"}
!394 = distinct !{!394, !395, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h2b76ff1feba55d15E: %self"}
!395 = distinct !{!395, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h2b76ff1feba55d15E"}
!396 = !{!397}
!397 = distinct !{!397, !398, !"_ZN4core4iter8adapters6cloned14clone_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h8c056d6a11610d18E: %elt"}
!398 = distinct !{!398, !"_ZN4core4iter8adapters6cloned14clone_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h8c056d6a11610d18E"}
!399 = !{!400, !397}
!400 = distinct !{!400, !401, !"_ZN4core5clone5impls52_$LT$impl$u20$core..clone..Clone$u20$for$u20$u32$GT$5clone17hb923b222bf57c1afE: %self"}
!401 = distinct !{!401, !"_ZN4core5clone5impls52_$LT$impl$u20$core..clone..Clone$u20$for$u20$u32$GT$5clone17hb923b222bf57c1afE"}
!402 = !{!403, !379, !388}
!403 = distinct !{!403, !398, !"_ZN4core4iter8adapters6cloned14clone_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h8c056d6a11610d18E: %_1"}
!404 = !{!405, !407, !403, !397, !379}
!405 = distinct !{!405, !406, !"_ZN4core4iter6traits8iterator12iter_compare7compare28_$u7b$$u7b$closure$u7d$$u7d$17ha2ce1b94b0c550fdE: %_1"}
!406 = distinct !{!406, !"_ZN4core4iter6traits8iterator12iter_compare7compare28_$u7b$$u7b$closure$u7d$$u7d$17ha2ce1b94b0c550fdE"}
!407 = distinct !{!407, !408, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17h5ca232790444dcfcE: %_1"}
!408 = distinct !{!408, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17h5ca232790444dcfcE"}
!409 = !{!410}
!410 = distinct !{!410, !411, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hb8745f4a2213c899E: %self"}
!411 = distinct !{!411, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hb8745f4a2213c899E"}
!412 = !{!413, !410}
!413 = distinct !{!413, !414, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h72c88eb84fd95193E: %self"}
!414 = distinct !{!414, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h72c88eb84fd95193E"}
!415 = !{!416}
!416 = distinct !{!416, !414, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h72c88eb84fd95193E: %other"}
!417 = !{!418, !420, !410}
!418 = distinct !{!418, !419, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hdc9e38279eb21866E: %self"}
!419 = distinct !{!419, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hdc9e38279eb21866E"}
!420 = distinct !{!420, !421, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h2b76ff1feba55d15E: %self"}
!421 = distinct !{!421, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h2b76ff1feba55d15E"}
!422 = !{!423, !425}
!423 = distinct !{!423, !424, !"_ZN4core5clone5impls52_$LT$impl$u20$core..clone..Clone$u20$for$u20$u32$GT$5clone17hb923b222bf57c1afE: %self"}
!424 = distinct !{!424, !"_ZN4core5clone5impls52_$LT$impl$u20$core..clone..Clone$u20$for$u20$u32$GT$5clone17hb923b222bf57c1afE"}
!425 = distinct !{!425, !426, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17ha3ddb39ea93d44efE: argument 0"}
!426 = distinct !{!426, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17ha3ddb39ea93d44efE"}
!427 = !{!428}
!428 = distinct !{!428, !429, !"_ZN4core3num6bignum8Big32x4010from_small17hffc952f5412fa263E: %_0"}
!429 = distinct !{!429, !"_ZN4core3num6bignum8Big32x4010from_small17hffc952f5412fa263E"}
!430 = !{!431}
!431 = distinct !{!431, !432, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!432 = distinct !{!432, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!433 = !{!434}
!434 = distinct !{!434, !432, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!435 = !{!431, !434}
!436 = !{!437}
!437 = distinct !{!437, !438, !"_ZN4core3num7flt2dec8strategy6dragon10div_2pow1017h30cc80e8a2121a0cE: %x"}
!438 = distinct !{!438, !"_ZN4core3num7flt2dec8strategy6dragon10div_2pow1017h30cc80e8a2121a0cE"}
!439 = !{!440}
!440 = distinct !{!440, !441, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!441 = distinct !{!441, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!442 = !{!443}
!443 = distinct !{!443, !441, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!444 = !{!440, !443}
!445 = !{!446}
!446 = distinct !{!446, !447, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!447 = distinct !{!447, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!448 = !{!449}
!449 = distinct !{!449, !447, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!450 = !{!446, !449}
!451 = !{!452}
!452 = distinct !{!452, !453, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %_0"}
!453 = distinct !{!453, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E"}
!454 = !{!455}
!455 = distinct !{!455, !453, !"_ZN66_$LT$core..num..bignum..Big32x40$u20$as$u20$core..clone..Clone$GT$5clone17hb6571db16139b9c2E: %self"}
!456 = !{!452, !455}
!457 = !{!458, !460}
!458 = distinct !{!458, !459, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!459 = distinct !{!459, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!460 = distinct !{!460, !461, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!461 = distinct !{!461, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!462 = !{!463, !465}
!463 = distinct !{!463, !464, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!464 = distinct !{!464, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!465 = distinct !{!465, !466, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!466 = distinct !{!466, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!467 = !{!468}
!468 = distinct !{!468, !469, !"_ZN4core3num6bignum8Big32x407is_zero28_$u7b$$u7b$closure$u7d$$u7d$17h4bc852097152669bE: %_2"}
!469 = distinct !{!469, !"_ZN4core3num6bignum8Big32x407is_zero28_$u7b$$u7b$closure$u7d$$u7d$17h4bc852097152669bE"}
!470 = !{!471}
!471 = distinct !{!471, !472, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h6cf977ab9d6abd33E: %self"}
!472 = distinct !{!472, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h6cf977ab9d6abd33E"}
!473 = !{!474}
!474 = distinct !{!474, !475, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!475 = distinct !{!475, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!476 = !{!477}
!477 = distinct !{!477, !475, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!478 = !{!479, !481}
!479 = distinct !{!479, !480, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!480 = distinct !{!480, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!481 = distinct !{!481, !482, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!482 = distinct !{!482, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!483 = !{!484, !486}
!484 = distinct !{!484, !485, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!485 = distinct !{!485, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!486 = distinct !{!486, !487, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!487 = distinct !{!487, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!488 = !{i16 0, i16 3}
!489 = !{!490}
!490 = distinct !{!490, !491, !"_ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..error..Error$GT$11description17ha6bb1ccec0c73d2fE: %self"}
!491 = distinct !{!491, !"_ZN70_$LT$core..num..error..ParseIntError$u20$as$u20$core..error..Error$GT$11description17ha6bb1ccec0c73d2fE"}
!492 = !{!493}
!493 = distinct !{!493, !494, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!494 = distinct !{!494, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!495 = !{!496}
!496 = distinct !{!496, !494, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!497 = !{!498}
!498 = distinct !{!498, !499, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!499 = distinct !{!499, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!500 = !{!501}
!501 = distinct !{!501, !499, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!502 = !{!503}
!503 = distinct !{!503, !504, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!504 = distinct !{!504, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!505 = !{!506}
!506 = distinct !{!506, !504, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!507 = !{!508}
!508 = distinct !{!508, !509, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!509 = distinct !{!509, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!510 = !{!511}
!511 = distinct !{!511, !509, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!512 = !{!513}
!513 = distinct !{!513, !514, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!514 = distinct !{!514, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!515 = !{!516}
!516 = distinct !{!516, !514, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!517 = !{!518}
!518 = distinct !{!518, !519, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!519 = distinct !{!519, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!520 = !{!521}
!521 = distinct !{!521, !519, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!522 = !{!523}
!523 = distinct !{!523, !524, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!524 = distinct !{!524, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!525 = !{!526}
!526 = distinct !{!526, !524, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!527 = !{!528}
!528 = distinct !{!528, !529, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!529 = distinct !{!529, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!530 = !{!531}
!531 = distinct !{!531, !529, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!532 = !{!533}
!533 = distinct !{!533, !534, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!534 = distinct !{!534, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!535 = !{!536}
!536 = distinct !{!536, !534, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!537 = !{!538}
!538 = distinct !{!538, !539, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!539 = distinct !{!539, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!540 = !{!541}
!541 = distinct !{!541, !539, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!542 = !{!543}
!543 = distinct !{!543, !544, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!544 = distinct !{!544, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!545 = !{!546, !547}
!546 = distinct !{!546, !544, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!547 = distinct !{!547, !544, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!548 = !{!549}
!549 = distinct !{!549, !550, !"_ZN50_$LT$u32$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h4f1ef2a1dcd63ec6E: %self"}
!550 = distinct !{!550, !"_ZN50_$LT$u32$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h4f1ef2a1dcd63ec6E"}
!551 = !{i64 1, i64 -9223372036854775807}
!552 = !{!553}
!553 = distinct !{!553, !554, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!554 = distinct !{!554, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!555 = !{!556, !557}
!556 = distinct !{!556, !554, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!557 = distinct !{!557, !554, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!558 = !{i64 1, i64 0}
!559 = !{!560}
!560 = distinct !{!560, !561, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!561 = distinct !{!561, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!562 = !{!563}
!563 = distinct !{!563, !564, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!564 = distinct !{!564, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!565 = !{!566}
!566 = distinct !{!566, !567, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!567 = distinct !{!567, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!568 = !{!569}
!569 = distinct !{!569, !567, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!570 = !{!571}
!571 = distinct !{!571, !572, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!572 = distinct !{!572, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!573 = !{!571, !569}
!574 = !{!575, !566, !576}
!575 = distinct !{!575, !572, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!576 = distinct !{!576, !567, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!577 = !{!571, !575, !566, !569, !576}
!578 = !{!571, !566, !569}
!579 = !{!569, !576}
!580 = !{!581}
!581 = distinct !{!581, !582, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E: %op"}
!582 = distinct !{!582, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hebafd53168c2af88E"}
!583 = !{!584}
!584 = distinct !{!584, !585, !"_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive28_$u7b$$u7b$closure$u7d$$u7d$17ha0581ad586554990E: %_1"}
!585 = distinct !{!585, !"_ZN4core3fmt8builders11DebugStruct21finish_non_exhaustive28_$u7b$$u7b$closure$u7d$$u7d$17ha0581ad586554990E"}
!586 = !{!584, !581}
!587 = !{!588}
!588 = distinct !{!588, !589, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!589 = distinct !{!589, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!590 = !{!591, !584, !581}
!591 = distinct !{!591, !589, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!592 = !{!588, !591, !584, !581}
!593 = !{!588, !584, !581}
!594 = !{!595}
!595 = distinct !{!595, !596, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E: %self"}
!596 = distinct !{!596, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E"}
!597 = !{!598, !584, !581}
!598 = distinct !{!598, !599, !"_ZN4core3fmt8builders11DebugStruct9is_pretty17h3dbc20d8b7881113E: %self"}
!599 = distinct !{!599, !"_ZN4core3fmt8builders11DebugStruct9is_pretty17h3dbc20d8b7881113E"}
!600 = !{!601}
!601 = distinct !{!601, !602, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!602 = distinct !{!602, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!603 = !{!604, !584, !581}
!604 = distinct !{!604, !602, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!605 = !{!601, !604, !584, !581}
!606 = !{!601, !584, !581}
!607 = !{!608}
!608 = distinct !{!608, !609, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %fmt"}
!609 = distinct !{!609, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE"}
!610 = !{!611}
!611 = distinct !{!611, !609, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %slot"}
!612 = !{!613}
!613 = distinct !{!613, !614, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!614 = distinct !{!614, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!615 = !{!616}
!616 = distinct !{!616, !614, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!617 = !{!613, !608}
!618 = !{!619, !616, !620, !621, !611, !622, !584, !581}
!619 = distinct !{!619, !614, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!620 = distinct !{!620, !614, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!621 = distinct !{!621, !609, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %_0"}
!622 = distinct !{!622, !609, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %state"}
!623 = !{!624, !626, !627, !616, !611}
!624 = distinct !{!624, !625, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!625 = distinct !{!625, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!626 = distinct !{!626, !625, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!627 = distinct !{!627, !628, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!628 = distinct !{!628, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!629 = !{!630, !631, !619, !613, !620, !621, !608, !622, !584, !581}
!630 = distinct !{!630, !628, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!631 = distinct !{!631, !628, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!632 = !{!633, !584, !581}
!633 = distinct !{!633, !634, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!634 = distinct !{!634, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!635 = !{!636}
!636 = distinct !{!636, !637, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!637 = distinct !{!637, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!638 = !{!639, !584, !581}
!639 = distinct !{!639, !637, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!640 = !{!636, !639, !584, !581}
!641 = !{!636, !584, !581}
!642 = !{!643, !645, !646, !648}
!643 = distinct !{!643, !644, !"_ZN52_$LT$char$u20$as$u20$core..str..pattern..Pattern$GT$13into_searcher17h030ac302f21bf915E: %_0"}
!644 = distinct !{!644, !"_ZN52_$LT$char$u20$as$u20$core..str..pattern..Pattern$GT$13into_searcher17h030ac302f21bf915E"}
!645 = distinct !{!645, !644, !"_ZN52_$LT$char$u20$as$u20$core..str..pattern..Pattern$GT$13into_searcher17h030ac302f21bf915E: %haystack.0"}
!646 = distinct !{!646, !647, !"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E: %_0"}
!647 = distinct !{!647, !"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E"}
!648 = distinct !{!648, !647, !"_ZN4core3str21_$LT$impl$u20$str$GT$15split_inclusive17h94150951353f5f90E: %self.0"}
!649 = !{!650, !652}
!650 = distinct !{!650, !651, !"_ZN4core3str4iter22SplitInternal$LT$P$GT$14next_inclusive17h1146d1ca6169d71eE: %self"}
!651 = distinct !{!651, !"_ZN4core3str4iter22SplitInternal$LT$P$GT$14next_inclusive17h1146d1ca6169d71eE"}
!652 = distinct !{!652, !653, !"_ZN99_$LT$core..str..iter..SplitInclusive$LT$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hda2c156dba80ab5aE: %self"}
!653 = distinct !{!653, !"_ZN99_$LT$core..str..iter..SplitInclusive$LT$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hda2c156dba80ab5aE"}
!654 = !{!652}
!655 = !{!650}
!656 = !{!657}
!657 = distinct !{!657, !658, !"_ZN81_$LT$core..str..pattern..CharSearcher$u20$as$u20$core..str..pattern..Searcher$GT$10next_match17h1eee342c4efddc3bE: %self"}
!658 = distinct !{!658, !"_ZN81_$LT$core..str..pattern..CharSearcher$u20$as$u20$core..str..pattern..Searcher$GT$10next_match17h1eee342c4efddc3bE"}
!659 = !{!657, !650, !652}
!660 = !{!661}
!661 = distinct !{!661, !658, !"_ZN81_$LT$core..str..pattern..CharSearcher$u20$as$u20$core..str..pattern..Searcher$GT$10next_match17h1eee342c4efddc3bE: %_0"}
!662 = !{!661, !657, !650, !652}
!663 = !{!664, !666, !661}
!664 = distinct !{!664, !665, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!665 = distinct !{!665, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!666 = distinct !{!666, !667, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hecf92d1ccc4b5bccE: %self"}
!667 = distinct !{!667, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hecf92d1ccc4b5bccE"}
!668 = !{!669, !650, !652}
!669 = distinct !{!669, !670, !"_ZN4core3str4iter22SplitInternal$LT$P$GT$7get_end17hbc3326e0ef0912b8E: %self"}
!670 = distinct !{!670, !"_ZN4core3str4iter22SplitInternal$LT$P$GT$7get_end17hbc3326e0ef0912b8E"}
!671 = !{!672}
!672 = distinct !{!672, !673, !"_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E: %dst.0"}
!673 = distinct !{!673, !"_ZN4core4char7methods15encode_utf8_raw17h8d77a6b2ebb07729E"}
!674 = !{!675}
!675 = distinct !{!675, !676, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!676 = distinct !{!676, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!677 = !{!678, !679}
!678 = distinct !{!678, !676, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!679 = distinct !{!679, !676, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!680 = !{!681, !683}
!681 = distinct !{!681, !682, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE: %self.0"}
!682 = distinct !{!682, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE"}
!683 = distinct !{!683, !682, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE: %other.0"}
!684 = !{!685}
!685 = distinct !{!685, !686, !"_ZN52_$LT$char$u20$as$u20$core..str..pattern..Pattern$GT$12is_suffix_of17h28c37e57f75835e2E: %haystack.0"}
!686 = distinct !{!686, !"_ZN52_$LT$char$u20$as$u20$core..str..pattern..Pattern$GT$12is_suffix_of17h28c37e57f75835e2E"}
!687 = !{!688}
!688 = distinct !{!688, !689, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %_0"}
!689 = distinct !{!689, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E"}
!690 = !{!691}
!691 = distinct !{!691, !689, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %fmt"}
!692 = !{!693}
!693 = distinct !{!693, !694, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!694 = distinct !{!694, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!695 = !{!693, !691}
!696 = !{!697, !688, !698}
!697 = distinct !{!697, !694, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!698 = distinct !{!698, !689, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %name.0"}
!699 = !{!693, !697, !688, !691, !698}
!700 = !{!693, !688, !691}
!701 = !{!691, !698}
!702 = !{!703, !705}
!703 = distinct !{!703, !704, !"_ZN4core3fmt8builders10DebugTuple10field_with28_$u7b$$u7b$closure$u7d$$u7d$17h0863e85be71893c5E: %_1"}
!704 = distinct !{!704, !"_ZN4core3fmt8builders10DebugTuple10field_with28_$u7b$$u7b$closure$u7d$$u7d$17h0863e85be71893c5E"}
!705 = distinct !{!705, !706, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE: %op"}
!706 = distinct !{!706, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h2c51f359475f819dE"}
!707 = !{!708}
!708 = distinct !{!708, !709, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!709 = distinct !{!709, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!710 = !{!711, !703, !705}
!711 = distinct !{!711, !709, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!712 = !{!708, !711, !703, !705}
!713 = !{!708, !703, !705}
!714 = !{!715}
!715 = distinct !{!715, !716, !"_ZN4core3fmt8builders10DebugTuple5field28_$u7b$$u7b$closure$u7d$$u7d$17h2d9470ddc2d63e52E: %_1.1"}
!716 = distinct !{!716, !"_ZN4core3fmt8builders10DebugTuple5field28_$u7b$$u7b$closure$u7d$$u7d$17h2d9470ddc2d63e52E"}
!717 = !{!718, !703, !705}
!718 = distinct !{!718, !716, !"_ZN4core3fmt8builders10DebugTuple5field28_$u7b$$u7b$closure$u7d$$u7d$17h2d9470ddc2d63e52E: %f"}
!719 = !{!715, !703, !705}
!720 = !{!721}
!721 = distinct !{!721, !722, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!722 = distinct !{!722, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!723 = !{!724, !703, !705}
!724 = distinct !{!724, !722, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!725 = !{!721, !724, !703, !705}
!726 = !{!721, !703, !705}
!727 = !{!728, !730}
!728 = distinct !{!728, !729, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!729 = distinct !{!729, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!730 = distinct !{!730, !731, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %fmt"}
!731 = distinct !{!731, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE"}
!732 = !{!733, !734, !735, !736, !737, !738, !703, !705}
!733 = distinct !{!733, !729, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!734 = distinct !{!734, !729, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!735 = distinct !{!735, !729, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!736 = distinct !{!736, !731, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %_0"}
!737 = distinct !{!737, !731, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %slot"}
!738 = distinct !{!738, !731, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %state"}
!739 = !{!736}
!740 = !{!730}
!741 = !{!737}
!742 = !{!733}
!743 = !{!728}
!744 = !{!734}
!745 = !{!746, !748, !749, !734, !737}
!746 = distinct !{!746, !747, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!747 = distinct !{!747, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!748 = distinct !{!748, !747, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!749 = distinct !{!749, !750, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!750 = distinct !{!750, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!751 = !{!752, !753, !733, !728, !735, !736, !730, !738, !703, !705}
!752 = distinct !{!752, !750, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!753 = distinct !{!753, !750, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!754 = !{!733, !736}
!755 = !{!728, !734, !735, !730, !737, !738, !703, !705}
!756 = !{!757}
!757 = distinct !{!757, !758, !"_ZN4core3fmt8builders10DebugTuple5field28_$u7b$$u7b$closure$u7d$$u7d$17h2d9470ddc2d63e52E: %_1.1"}
!758 = distinct !{!758, !"_ZN4core3fmt8builders10DebugTuple5field28_$u7b$$u7b$closure$u7d$$u7d$17h2d9470ddc2d63e52E"}
!759 = !{!760, !703, !705}
!760 = distinct !{!760, !758, !"_ZN4core3fmt8builders10DebugTuple5field28_$u7b$$u7b$closure$u7d$$u7d$17h2d9470ddc2d63e52E: %f"}
!761 = !{!757, !703, !705}
!762 = !{!763}
!763 = distinct !{!763, !764, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!764 = distinct !{!764, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!765 = !{!766, !703, !705}
!766 = distinct !{!766, !764, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!767 = !{!763, !766, !703, !705}
!768 = !{!763, !703, !705}
!769 = !{!770}
!770 = distinct !{!770, !771, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E: %op"}
!771 = distinct !{!771, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h016b194cf0f55772E"}
!772 = !{!773}
!773 = distinct !{!773, !774, !"_ZN4core3fmt8builders10DebugTuple6finish28_$u7b$$u7b$closure$u7d$$u7d$17ha37a1f9dccf581cfE: %_1"}
!774 = distinct !{!774, !"_ZN4core3fmt8builders10DebugTuple6finish28_$u7b$$u7b$closure$u7d$$u7d$17ha37a1f9dccf581cfE"}
!775 = !{!773, !770}
!776 = !{!777}
!777 = distinct !{!777, !778, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!778 = distinct !{!778, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!779 = !{!780, !773, !770}
!780 = distinct !{!780, !778, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!781 = !{!777, !780, !773, !770}
!782 = !{!777, !773, !770}
!783 = !{!784}
!784 = distinct !{!784, !785, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E: %self"}
!785 = distinct !{!785, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E"}
!786 = !{!787, !773, !770}
!787 = distinct !{!787, !788, !"_ZN4core3fmt8builders10DebugTuple9is_pretty17h17213f18d1dd8aecE: %self"}
!788 = distinct !{!788, !"_ZN4core3fmt8builders10DebugTuple9is_pretty17h17213f18d1dd8aecE"}
!789 = !{!790}
!790 = distinct !{!790, !791, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!791 = distinct !{!791, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!792 = !{!793, !773, !770}
!793 = distinct !{!793, !791, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!794 = !{!790, !793, !773, !770}
!795 = !{!790, !773, !770}
!796 = !{!797}
!797 = distinct !{!797, !798, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h622cc83655087be0E: %self"}
!798 = distinct !{!798, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h622cc83655087be0E"}
!799 = !{!800}
!800 = distinct !{!800, !801, !"_ZN4core3ops8function6FnOnce9call_once17h7410664db9324726E: argument 0"}
!801 = distinct !{!801, !"_ZN4core3ops8function6FnOnce9call_once17h7410664db9324726E"}
!802 = !{!803}
!803 = distinct !{!803, !804, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E: %_1"}
!804 = distinct !{!804, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E"}
!805 = !{!806}
!806 = distinct !{!806, !807, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE: %_1"}
!807 = distinct !{!807, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE"}
!808 = !{!806, !803}
!809 = !{!810}
!810 = distinct !{!810, !811, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!811 = distinct !{!811, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!812 = !{!810, !806, !803}
!813 = !{!814}
!814 = distinct !{!814, !815, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE: %self"}
!815 = distinct !{!815, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE"}
!816 = !{!817}
!817 = distinct !{!817, !818, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E: %_1"}
!818 = distinct !{!818, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E"}
!819 = !{!820}
!820 = distinct !{!820, !821, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE: %_1"}
!821 = distinct !{!821, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE"}
!822 = !{!820, !817}
!823 = !{!824}
!824 = distinct !{!824, !825, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!825 = distinct !{!825, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!826 = !{!820, !817, !814}
!827 = !{!824, !820, !817, !814}
!828 = !{!829, !831}
!829 = distinct !{!829, !830, !"_ZN99_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..Fn$LT$$LP$$RF$u8$C$$RP$$GT$$GT$4call17h101b6b3d38bbdc14E: argument 0"}
!830 = distinct !{!830, !"_ZN99_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..Fn$LT$$LP$$RF$u8$C$$RP$$GT$$GT$4call17h101b6b3d38bbdc14E"}
!831 = distinct !{!831, !832, !"_ZN102_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..FnMut$LT$$LP$$RF$u8$C$$RP$$GT$$GT$8call_mut17h8a9a8d5866311bfaE: argument 0"}
!832 = distinct !{!832, !"_ZN102_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..FnMut$LT$$LP$$RF$u8$C$$RP$$GT$$GT$8call_mut17h8a9a8d5866311bfaE"}
!833 = !{i48 1099511627776, i48 8796093022208}
!834 = !{i8 0, i8 -128}
!835 = !{!836}
!836 = distinct !{!836, !837, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!837 = distinct !{!837, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!838 = !{!839}
!839 = distinct !{!839, !837, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!840 = !{!841}
!841 = distinct !{!841, !842, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!842 = distinct !{!842, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!843 = !{!844}
!844 = distinct !{!844, !842, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!845 = !{!846}
!846 = distinct !{!846, !847, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!847 = distinct !{!847, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!848 = !{!849}
!849 = distinct !{!849, !847, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!850 = !{!851}
!851 = distinct !{!851, !852, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!852 = distinct !{!852, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!853 = !{!851, !849}
!854 = !{!855, !846, !856}
!855 = distinct !{!855, !852, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!856 = distinct !{!856, !847, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!857 = !{!851, !855, !846, !849, !856}
!858 = !{!851, !846, !849}
!859 = !{!849, !856}
!860 = !{!861}
!861 = distinct !{!861, !862, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE: %self"}
!862 = distinct !{!862, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE"}
!863 = !{!864}
!864 = distinct !{!864, !865, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE: %self"}
!865 = distinct !{!865, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE"}
!866 = !{!867}
!867 = distinct !{!867, !868, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE: %self"}
!868 = distinct !{!868, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE"}
!869 = !{!870}
!870 = distinct !{!870, !871, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE: %self"}
!871 = distinct !{!871, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE"}
!872 = !{!873, !875}
!873 = distinct !{!873, !874, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17ha1a25d202e667aa6E: %_1"}
!874 = distinct !{!874, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17ha1a25d202e667aa6E"}
!875 = distinct !{!875, !876, !"_ZN4core6option15Option$LT$T$GT$3map17hef633e043e25d56aE: %f"}
!876 = distinct !{!876, !"_ZN4core6option15Option$LT$T$GT$3map17hef633e043e25d56aE"}
!877 = !{!878, !880}
!878 = distinct !{!878, !879, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!879 = distinct !{!879, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!880 = distinct !{!880, !881, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E: %self"}
!881 = distinct !{!881, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E"}
!882 = !{!883}
!883 = distinct !{!883, !884, !"_ZN83_$LT$$RF$mut$u20$I$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h0926dc69703f696dE: %self"}
!884 = distinct !{!884, !"_ZN83_$LT$$RF$mut$u20$I$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h0926dc69703f696dE"}
!885 = !{!886}
!886 = distinct !{!886, !887, !"_ZN4core3ops11index_range10IndexRange14next_unchecked17h1cf348807302680aE: %self"}
!887 = distinct !{!887, !"_ZN4core3ops11index_range10IndexRange14next_unchecked17h1cf348807302680aE"}
!888 = !{!889, !891}
!889 = distinct !{!889, !890, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h45dfc82c8dc83259E: %_1"}
!890 = distinct !{!890, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h45dfc82c8dc83259E"}
!891 = distinct !{!891, !892, !"_ZN4core6option15Option$LT$T$GT$3map17hfc9b42fcd0b3e3e9E: %f"}
!892 = distinct !{!892, !"_ZN4core6option15Option$LT$T$GT$3map17hfc9b42fcd0b3e3e9E"}
!893 = !{!894, !896}
!894 = distinct !{!894, !895, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h71e32f038d1cf072E: %_1"}
!895 = distinct !{!895, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h71e32f038d1cf072E"}
!896 = distinct !{!896, !897, !"_ZN4core6option15Option$LT$T$GT$3map17hce107ee1c7425811E: %f"}
!897 = distinct !{!897, !"_ZN4core6option15Option$LT$T$GT$3map17hce107ee1c7425811E"}
!898 = !{!899, !901}
!899 = distinct !{!899, !900, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!900 = distinct !{!900, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!901 = distinct !{!901, !902, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E: %self"}
!902 = distinct !{!902, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E"}
!903 = !{!904}
!904 = distinct !{!904, !905, !"_ZN4core3ops11index_range10IndexRange11take_prefix17hf614d2c972166570E: argument 0"}
!905 = distinct !{!905, !"_ZN4core3ops11index_range10IndexRange11take_prefix17hf614d2c972166570E"}
!906 = !{!907}
!907 = distinct !{!907, !908, !"_ZN108_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hd5cd86009baaac89E: argument 0"}
!908 = distinct !{!908, !"_ZN108_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hd5cd86009baaac89E"}
!909 = !{!910, !912, !907}
!910 = distinct !{!910, !911, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!911 = distinct !{!911, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!912 = distinct !{!912, !913, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E: %self"}
!913 = distinct !{!913, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E"}
!914 = !{!915}
!915 = distinct !{!915, !916, !"_ZN83_$LT$$RF$mut$u20$I$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h0926dc69703f696dE: %self"}
!916 = distinct !{!916, !"_ZN83_$LT$$RF$mut$u20$I$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h0926dc69703f696dE"}
!917 = !{!918, !907}
!918 = distinct !{!918, !919, !"_ZN4core3ops11index_range10IndexRange19next_back_unchecked17h1f1b2775e92e7875E: %self"}
!919 = distinct !{!919, !"_ZN4core3ops11index_range10IndexRange19next_back_unchecked17h1f1b2775e92e7875E"}
!920 = !{!921, !923}
!921 = distinct !{!921, !922, !"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h60aef14749b2ddccE: %_1"}
!922 = distinct !{!922, !"_ZN114_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h60aef14749b2ddccE"}
!923 = distinct !{!923, !924, !"_ZN4core6option15Option$LT$T$GT$3map17h35c2ff38a3982f84E: %f"}
!924 = distinct !{!924, !"_ZN4core6option15Option$LT$T$GT$3map17h35c2ff38a3982f84E"}
!925 = !{!926}
!926 = distinct !{!926, !927, !"_ZN4core3ops11index_range10IndexRange11take_suffix17h4bdca6f58a5f814bE: argument 0"}
!927 = distinct !{!927, !"_ZN4core3ops11index_range10IndexRange11take_suffix17h4bdca6f58a5f814bE"}
!928 = !{!929}
!929 = distinct !{!929, !930, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!930 = distinct !{!930, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!931 = !{!932, !934, !936}
!932 = distinct !{!932, !933, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!933 = distinct !{!933, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!934 = distinct !{!934, !935, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E: %self"}
!935 = distinct !{!935, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E"}
!936 = distinct !{!936, !937, !"_ZN4core4iter6traits10exact_size17ExactSizeIterator8is_empty17hc6dd6faa0ec6317aE: %self"}
!937 = distinct !{!937, !"_ZN4core4iter6traits10exact_size17ExactSizeIterator8is_empty17hc6dd6faa0ec6317aE"}
!938 = !{!939, !941}
!939 = distinct !{!939, !940, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE: %self"}
!940 = distinct !{!940, !"_ZN73_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..clone..Clone$GT$5clone17h3a8c94afcfae089dE"}
!941 = distinct !{!941, !942, !"_ZN4core5array4iter21IntoIter$LT$T$C$_$GT$8as_slice17h13fcc8ccc09f19d0E: %self"}
!942 = distinct !{!942, !"_ZN4core5array4iter21IntoIter$LT$T$C$_$GT$8as_slice17h13fcc8ccc09f19d0E"}
!943 = !{!944, !946}
!944 = distinct !{!944, !945, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h521070355ead8e1eE: %_0"}
!945 = distinct !{!945, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h521070355ead8e1eE"}
!946 = distinct !{!946, !945, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h521070355ead8e1eE: %self"}
!947 = !{!948}
!948 = distinct !{!948, !949, !"_ZN4core5clone5impls53_$LT$impl$u20$core..clone..Clone$u20$for$u20$char$GT$5clone17hd2679e3642cd3c47E: %self"}
!949 = distinct !{!949, !"_ZN4core5clone5impls53_$LT$impl$u20$core..clone..Clone$u20$for$u20$char$GT$5clone17hd2679e3642cd3c47E"}
!950 = !{!951}
!951 = distinct !{!951, !952, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h8d7dc999d0b5a8c3E: %self"}
!952 = distinct !{!952, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h8d7dc999d0b5a8c3E"}
!953 = !{!954}
!954 = distinct !{!954, !955, !"_ZN4core3ops11index_range10IndexRange3end17h459e15bb1469c096E: %self"}
!955 = distinct !{!955, !"_ZN4core3ops11index_range10IndexRange3end17h459e15bb1469c096E"}
!956 = !{!957}
!957 = distinct !{!957, !958, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!958 = distinct !{!958, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!959 = !{!960}
!960 = distinct !{!960, !961, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!961 = distinct !{!961, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!962 = !{!963, !965}
!963 = distinct !{!963, !964, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!964 = distinct !{!964, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!965 = distinct !{!965, !964, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!966 = !{!963}
!967 = !{!968, !970}
!968 = distinct !{!968, !969, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$8as_ascii17h98f22951eb065160E: %self"}
!969 = distinct !{!969, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$8as_ascii17h98f22951eb065160E"}
!970 = distinct !{!970, !971, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$6as_str17h538a89cc02c7e4d1E: %self"}
!971 = distinct !{!971, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$6as_str17h538a89cc02c7e4d1E"}
!972 = !{!973}
!973 = distinct !{!973, !974, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!974 = distinct !{!974, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!975 = !{!976}
!976 = distinct !{!976, !974, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!977 = !{!973, !976}
!978 = !{!979}
!979 = distinct !{!979, !980, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!980 = distinct !{!980, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!981 = !{!982}
!982 = distinct !{!982, !980, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!983 = !{!984}
!984 = distinct !{!984, !985, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!985 = distinct !{!985, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!986 = !{!984, !982}
!987 = !{!988, !979, !989}
!988 = distinct !{!988, !985, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!989 = distinct !{!989, !980, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!990 = !{!984, !988, !979, !982, !989}
!991 = !{!984, !979, !982}
!992 = !{!982, !989}
!993 = !{!994}
!994 = distinct !{!994, !995, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!995 = distinct !{!995, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!996 = !{!997}
!997 = distinct !{!997, !995, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!998 = !{!999}
!999 = distinct !{!999, !1000, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1000 = distinct !{!1000, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1001 = !{!999, !997}
!1002 = !{!1003, !994, !1004}
!1003 = distinct !{!1003, !1000, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1004 = distinct !{!1004, !995, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!1005 = !{!999, !1003, !994, !997, !1004}
!1006 = !{!999, !994, !997}
!1007 = !{!997, !1004}
!1008 = !{!1009}
!1009 = distinct !{!1009, !1010, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE: %op"}
!1010 = distinct !{!1010, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h4d4a7580f27ebfccE"}
!1011 = !{!1012}
!1012 = distinct !{!1012, !1013, !"_ZN4core3fmt8builders11DebugStruct6finish28_$u7b$$u7b$closure$u7d$$u7d$17hab9f7e876704a30bE: %_1"}
!1013 = distinct !{!1013, !"_ZN4core3fmt8builders11DebugStruct6finish28_$u7b$$u7b$closure$u7d$$u7d$17hab9f7e876704a30bE"}
!1014 = !{!1012, !1009}
!1015 = !{!1016}
!1016 = distinct !{!1016, !1017, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E: %self"}
!1017 = distinct !{!1017, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E"}
!1018 = !{!1019, !1012, !1009}
!1019 = distinct !{!1019, !1020, !"_ZN4core3fmt8builders11DebugStruct9is_pretty17h3dbc20d8b7881113E: %self"}
!1020 = distinct !{!1020, !"_ZN4core3fmt8builders11DebugStruct9is_pretty17h3dbc20d8b7881113E"}
!1021 = !{!1022}
!1022 = distinct !{!1022, !1023, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1023 = distinct !{!1023, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1024 = !{!1025, !1012, !1009}
!1025 = distinct !{!1025, !1023, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1026 = !{!1022, !1025, !1012, !1009}
!1027 = !{!1022, !1012, !1009}
!1028 = !{!1029}
!1029 = distinct !{!1029, !1030, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1030 = distinct !{!1030, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1031 = !{!1032, !1012, !1009}
!1032 = distinct !{!1032, !1030, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1033 = !{!1029, !1032, !1012, !1009}
!1034 = !{!1029, !1012, !1009}
!1035 = !{!1036}
!1036 = distinct !{!1036, !1037, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!1037 = distinct !{!1037, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!1038 = !{!1039}
!1039 = distinct !{!1039, !1037, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!1040 = !{!1041}
!1041 = distinct !{!1041, !1042, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1042 = distinct !{!1042, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1043 = !{!1041, !1039}
!1044 = !{!1045, !1036, !1046}
!1045 = distinct !{!1045, !1042, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1046 = distinct !{!1046, !1037, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!1047 = !{!1041, !1045, !1036, !1039, !1046}
!1048 = !{!1041, !1036, !1039}
!1049 = !{!1039, !1046}
!1050 = !{!1051}
!1051 = distinct !{!1051, !1052, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1052 = distinct !{!1052, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1053 = !{!1054, !1055}
!1054 = distinct !{!1054, !1052, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1055 = distinct !{!1055, !1052, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1056 = !{!1057}
!1057 = distinct !{!1057, !1058, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1058 = distinct !{!1058, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1059 = !{!1060, !1061}
!1060 = distinct !{!1060, !1058, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1061 = distinct !{!1061, !1058, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1062 = !{!1063}
!1063 = distinct !{!1063, !1064, !"_ZN74_$LT$core..char..convert..ParseCharError$u20$as$u20$core..error..Error$GT$11description17h106e7a365a5a636eE: %self"}
!1064 = distinct !{!1064, !"_ZN74_$LT$core..char..convert..ParseCharError$u20$as$u20$core..error..Error$GT$11description17h106e7a365a5a636eE"}
!1065 = !{!1066}
!1066 = distinct !{!1066, !1067, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1067 = distinct !{!1067, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1068 = !{!1069, !1070}
!1069 = distinct !{!1069, !1067, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1070 = distinct !{!1070, !1067, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1071 = !{!1072}
!1072 = distinct !{!1072, !1073, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!1073 = distinct !{!1073, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!1074 = !{!1075, !1077}
!1075 = distinct !{!1075, !1076, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$8as_ascii17h9b40f35d94f535ceE: %self"}
!1076 = distinct !{!1076, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$8as_ascii17h9b40f35d94f535ceE"}
!1077 = distinct !{!1077, !1078, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$6as_str17h0fa92d892959bddcE: %self"}
!1078 = distinct !{!1078, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$6as_str17h0fa92d892959bddcE"}
!1079 = !{!1080}
!1080 = distinct !{!1080, !1081, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1081 = distinct !{!1081, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1082 = !{!1083}
!1083 = distinct !{!1083, !1081, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1084 = !{!1080, !1083}
!1085 = !{i8 0, i8 -127}
!1086 = !{!1087, !1089}
!1087 = distinct !{!1087, !1088, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$8as_ascii17h9b40f35d94f535ceE: %self"}
!1088 = distinct !{!1088, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$8as_ascii17h9b40f35d94f535ceE"}
!1089 = distinct !{!1089, !1090, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$6as_str17h0fa92d892959bddcE: %self"}
!1090 = distinct !{!1090, !"_ZN4core6escape24EscapeIterInner$LT$_$GT$6as_str17h0fa92d892959bddcE"}
!1091 = !{!1092}
!1092 = distinct !{!1092, !1093, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1093 = distinct !{!1093, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1094 = !{!1095}
!1095 = distinct !{!1095, !1093, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1096 = !{!1092, !1095}
!1097 = !{!1098}
!1098 = distinct !{!1098, !1099, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1099 = distinct !{!1099, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1100 = !{!1101}
!1101 = distinct !{!1101, !1102, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E: %_0"}
!1102 = distinct !{!1102, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E"}
!1103 = !{!1104}
!1104 = distinct !{!1104, !1102, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E: %self"}
!1105 = !{!1106, !1108, !1104}
!1106 = distinct !{!1106, !1107, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!1107 = distinct !{!1107, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!1108 = distinct !{!1108, !1109, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E: %self"}
!1109 = distinct !{!1109, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E"}
!1110 = !{!1111}
!1111 = distinct !{!1111, !1112, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17h6e042a86cbcea9e9E: %self"}
!1112 = distinct !{!1112, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4last17h6e042a86cbcea9e9E"}
!1113 = !{!1114, !1116}
!1114 = distinct !{!1114, !1115, !"_ZN4core3ops11index_range10IndexRange11take_prefix17hf614d2c972166570E: argument 0"}
!1115 = distinct !{!1115, !"_ZN4core3ops11index_range10IndexRange11take_prefix17hf614d2c972166570E"}
!1116 = distinct !{!1116, !1117, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17hb28842f0dc5a07ceE: %self"}
!1117 = distinct !{!1117, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17hb28842f0dc5a07ceE"}
!1118 = !{!1119, !1121}
!1119 = distinct !{!1119, !1120, !"_ZN4core3ops11index_range10IndexRange5start17he50722b931937b81E: %self"}
!1120 = distinct !{!1120, !"_ZN4core3ops11index_range10IndexRange5start17he50722b931937b81E"}
!1121 = distinct !{!1121, !1122, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h65b06255bf4fa567E: %self"}
!1122 = distinct !{!1122, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h65b06255bf4fa567E"}
!1123 = !{!1121}
!1124 = !{!1125, !1127}
!1125 = distinct !{!1125, !1126, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!1126 = distinct !{!1126, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!1127 = distinct !{!1127, !1128, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E: %self"}
!1128 = distinct !{!1128, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E"}
!1129 = !{!1130, !1132, !1134, !1136}
!1130 = distinct !{!1130, !1131, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!1131 = distinct !{!1131, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!1132 = distinct !{!1132, !1133, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E: %self"}
!1133 = distinct !{!1133, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E"}
!1134 = distinct !{!1134, !1135, !"_ZN4core4iter6traits10exact_size17ExactSizeIterator8is_empty17hc6dd6faa0ec6317aE: %self"}
!1135 = distinct !{!1135, !"_ZN4core4iter6traits10exact_size17ExactSizeIterator8is_empty17hc6dd6faa0ec6317aE"}
!1136 = distinct !{!1136, !1137, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5a69dd0c223342c2E: %self"}
!1137 = distinct !{!1137, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5a69dd0c223342c2E"}
!1138 = !{!1139}
!1139 = distinct !{!1139, !1140, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!1140 = distinct !{!1140, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!1141 = !{!1142}
!1142 = distinct !{!1142, !1140, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!1143 = !{!1144}
!1144 = distinct !{!1144, !1145, !"_ZN4core5slice5ascii30_$LT$impl$u20$$u5b$u8$u5d$$GT$12escape_ascii17hed75857c4d7e4c39E: %_0"}
!1145 = distinct !{!1145, !"_ZN4core5slice5ascii30_$LT$impl$u20$$u5b$u8$u5d$$GT$12escape_ascii17hed75857c4d7e4c39E"}
!1146 = !{!1147}
!1147 = distinct !{!1147, !1145, !"_ZN4core5slice5ascii30_$LT$impl$u20$$u5b$u8$u5d$$GT$12escape_ascii17hed75857c4d7e4c39E: %self.0"}
!1148 = !{!1149}
!1149 = distinct !{!1149, !1150, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1150 = distinct !{!1150, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1151 = !{!1152, !1153}
!1152 = distinct !{!1152, !1150, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1153 = distinct !{!1153, !1150, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1154 = !{!1155, !1157}
!1155 = distinct !{!1155, !1156, !"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..clone..Clone$GT$5clone17h58f3c1836aca0e05E: %_0"}
!1156 = distinct !{!1156, !"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..clone..Clone$GT$5clone17h58f3c1836aca0e05E"}
!1157 = distinct !{!1157, !1156, !"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..clone..Clone$GT$5clone17h58f3c1836aca0e05E: %self"}
!1158 = !{!1159}
!1159 = distinct !{!1159, !1160, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1160 = distinct !{!1160, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1161 = !{!1162}
!1162 = distinct !{!1162, !1163, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E: argument 1"}
!1163 = distinct !{!1163, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E"}
!1164 = !{!1165, !1167, !1168, !1170, !1171, !1173, !1175}
!1165 = distinct !{!1165, !1166, !"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hbb547480cd9740a7E: %_2"}
!1166 = distinct !{!1166, !"_ZN70_$LT$core..slice..ascii..EscapeAscii$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hbb547480cd9740a7E"}
!1167 = distinct !{!1167, !1163, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold5check28_$u7b$$u7b$closure$u7d$$u7d$17hcd214c4a06afe7a2E: %_1"}
!1168 = distinct !{!1168, !1169, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17hdbac934df68f9823E: %self"}
!1169 = distinct !{!1169, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17hdbac934df68f9823E"}
!1170 = distinct !{!1170, !1169, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17hdbac934df68f9823E: argument 1"}
!1171 = distinct !{!1171, !1172, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9ca420d947e4b368E: %self"}
!1172 = distinct !{!1172, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9ca420d947e4b368E"}
!1173 = distinct !{!1173, !1174, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17he41b08820f29109dE: %self"}
!1174 = distinct !{!1174, !"_ZN115_$LT$core..iter..adapters..take_while..TakeWhile$LT$I$C$P$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17he41b08820f29109dE"}
!1175 = distinct !{!1175, !1176, !"_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE: %self"}
!1176 = distinct !{!1176, !"_ZN4core4iter6traits8iterator8Iterator5count17hc1502c471bf0d39cE"}
!1177 = !{!1178}
!1178 = distinct !{!1178, !1179, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1179 = distinct !{!1179, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1180 = !{!1181}
!1181 = distinct !{!1181, !1182, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1182 = distinct !{!1182, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1183 = !{!1184}
!1184 = distinct !{!1184, !1185, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1185 = distinct !{!1185, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1186 = !{!1187, !1189, !1191}
!1187 = distinct !{!1187, !1188, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h77b20578254cce48E: %self"}
!1188 = distinct !{!1188, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h77b20578254cce48E"}
!1189 = distinct !{!1189, !1190, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h28a4a788263a2d55E: %self"}
!1190 = distinct !{!1190, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h28a4a788263a2d55E"}
!1191 = distinct !{!1191, !1192, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17he04060f83e5b09f4E: %self"}
!1192 = distinct !{!1192, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17he04060f83e5b09f4E"}
!1193 = !{!1194}
!1194 = distinct !{!1194, !1192, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17he04060f83e5b09f4E: %_0"}
!1195 = !{!1191}
!1196 = !{!1197}
!1197 = distinct !{!1197, !1198, !"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$9spec_next17h2521e9cc90c01692E: %self"}
!1198 = distinct !{!1198, !"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$9spec_next17h2521e9cc90c01692E"}
!1199 = !{!1200, !1197}
!1200 = distinct !{!1200, !1201, !"_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u8$GT$2lt17h5b3bd8294857a4dcE: %other"}
!1201 = distinct !{!1201, !"_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u8$GT$2lt17h5b3bd8294857a4dcE"}
!1202 = !{!1203}
!1203 = distinct !{!1203, !1201, !"_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u8$GT$2lt17h5b3bd8294857a4dcE: %self"}
!1204 = !{!1205, !1207, !1209, !1211}
!1205 = distinct !{!1205, !1206, !"_ZN49_$LT$T$u20$as$u20$core..array..SpecArrayClone$GT$5clone17h46d2ffafae672924E: %array"}
!1206 = distinct !{!1206, !"_ZN49_$LT$T$u20$as$u20$core..array..SpecArrayClone$GT$5clone17h46d2ffafae672924E"}
!1207 = distinct !{!1207, !1208, !"_ZN4core5array71_$LT$impl$u20$core..clone..Clone$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5clone17h4d64bcfb3c96942fE: %self"}
!1208 = distinct !{!1208, !"_ZN4core5array71_$LT$impl$u20$core..clone..Clone$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5clone17h4d64bcfb3c96942fE"}
!1209 = distinct !{!1209, !1210, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0dfb0dda5fb93265E: %self"}
!1210 = distinct !{!1210, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0dfb0dda5fb93265E"}
!1211 = distinct !{!1211, !1212, !"_ZN65_$LT$core..ascii..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h82c9ea83e4f08f5bE: %self"}
!1212 = distinct !{!1212, !"_ZN65_$LT$core..ascii..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h82c9ea83e4f08f5bE"}
!1213 = !{!1214, !1216, !1209, !1211}
!1214 = distinct !{!1214, !1215, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1215 = distinct !{!1215, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1216 = distinct !{!1216, !1217, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE: %self"}
!1217 = distinct !{!1217, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE"}
!1218 = !{!1219, !1216, !1209, !1211}
!1219 = distinct !{!1219, !1220, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1220 = distinct !{!1220, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1221 = !{!1222}
!1222 = distinct !{!1222, !1223, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1223 = distinct !{!1223, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1224 = !{!1225}
!1225 = distinct !{!1225, !1223, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1226 = !{!1222, !1225}
!1227 = !{!1228}
!1228 = distinct !{!1228, !1229, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1229 = distinct !{!1229, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1230 = !{!1231, !1232}
!1231 = distinct !{!1231, !1229, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1232 = distinct !{!1232, !1229, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1233 = !{!1234}
!1234 = distinct !{!1234, !1235, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!1235 = distinct !{!1235, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!1236 = !{!1237}
!1237 = distinct !{!1237, !1235, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!1238 = !{!1239}
!1239 = distinct !{!1239, !1240, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!1240 = distinct !{!1240, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!1241 = !{!1242}
!1242 = distinct !{!1242, !1240, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!1243 = !{!1244}
!1244 = distinct !{!1244, !1245, !"_ZN4core3str11validations19run_utf8_validation17ha51a0c58fb114bf5E: %_0"}
!1245 = distinct !{!1245, !"_ZN4core3str11validations19run_utf8_validation17ha51a0c58fb114bf5E"}
!1246 = !{!1247}
!1247 = distinct !{!1247, !1245, !"_ZN4core3str11validations19run_utf8_validation17ha51a0c58fb114bf5E: %v.0"}
!1248 = !{!1249}
!1249 = distinct !{!1249, !1250, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!1250 = distinct !{!1250, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!1251 = !{!1252}
!1252 = distinct !{!1252, !1250, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!1253 = !{!1254}
!1254 = distinct !{!1254, !1255, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1255 = distinct !{!1255, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1256 = !{!1254, !1252}
!1257 = !{!1258, !1249, !1259}
!1258 = distinct !{!1258, !1255, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1259 = distinct !{!1259, !1250, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!1260 = !{!1254, !1258, !1249, !1252, !1259}
!1261 = !{!1254, !1249, !1252}
!1262 = !{!1252, !1259}
!1263 = !{!1264}
!1264 = distinct !{!1264, !1265, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1265 = distinct !{!1265, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1266 = !{!1267, !1268}
!1267 = distinct !{!1267, !1265, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1268 = distinct !{!1268, !1265, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1269 = !{!1270}
!1270 = distinct !{!1270, !1271, !"_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h8f302c87e42a7342E: %self"}
!1271 = distinct !{!1271, !"_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h8f302c87e42a7342E"}
!1272 = !{!1273}
!1273 = distinct !{!1273, !1274, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!1274 = distinct !{!1274, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!1275 = !{!1276}
!1276 = distinct !{!1276, !1274, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!1277 = !{!1278}
!1278 = distinct !{!1278, !1279, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1279 = distinct !{!1279, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1280 = !{!1278, !1276}
!1281 = !{!1282, !1273, !1283}
!1282 = distinct !{!1282, !1279, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1283 = distinct !{!1283, !1274, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!1284 = !{!1278, !1282, !1273, !1276, !1283}
!1285 = !{!1278, !1273, !1276}
!1286 = !{!1276, !1283}
!1287 = !{!1288}
!1288 = distinct !{!1288, !1289, !"_ZN4core2io12borrowed_buf11BorrowedBuf8capacity17hd3feea92abc3055dE: %self"}
!1289 = distinct !{!1289, !"_ZN4core2io12borrowed_buf11BorrowedBuf8capacity17hd3feea92abc3055dE"}
!1290 = !{!1291, !1293}
!1291 = distinct !{!1291, !1292, !"_ZN4core3fmt8builders11DebugStruct10field_with28_$u7b$$u7b$closure$u7d$$u7d$17heb7000eb94963ccbE: %_1"}
!1292 = distinct !{!1292, !"_ZN4core3fmt8builders11DebugStruct10field_with28_$u7b$$u7b$closure$u7d$$u7d$17heb7000eb94963ccbE"}
!1293 = distinct !{!1293, !1294, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E: %op"}
!1294 = distinct !{!1294, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h11a4c07ec3065601E"}
!1295 = !{!1296}
!1296 = distinct !{!1296, !1297, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1297 = distinct !{!1297, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1298 = !{!1299, !1291, !1293}
!1299 = distinct !{!1299, !1297, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1300 = !{!1296, !1299, !1291, !1293}
!1301 = !{!1296, !1291, !1293}
!1302 = !{!1303}
!1303 = distinct !{!1303, !1304, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1304 = distinct !{!1304, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1305 = !{!1306, !1291, !1293}
!1306 = distinct !{!1306, !1304, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1307 = !{!1303, !1306, !1291, !1293}
!1308 = !{!1303, !1291, !1293}
!1309 = !{!1310}
!1310 = distinct !{!1310, !1311, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1311 = distinct !{!1311, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1312 = !{!1313, !1291, !1293}
!1313 = distinct !{!1313, !1311, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1314 = !{!1310, !1313, !1291, !1293}
!1315 = !{!1310, !1291, !1293}
!1316 = !{!1317}
!1317 = distinct !{!1317, !1318, !"_ZN4core3fmt8builders11DebugStruct5field28_$u7b$$u7b$closure$u7d$$u7d$17hcf70f189a1db7d14E: %_1.1"}
!1318 = distinct !{!1318, !"_ZN4core3fmt8builders11DebugStruct5field28_$u7b$$u7b$closure$u7d$$u7d$17hcf70f189a1db7d14E"}
!1319 = !{!1320, !1291, !1293}
!1320 = distinct !{!1320, !1318, !"_ZN4core3fmt8builders11DebugStruct5field28_$u7b$$u7b$closure$u7d$$u7d$17hcf70f189a1db7d14E: %f"}
!1321 = !{!1317, !1291, !1293}
!1322 = !{!1323}
!1323 = distinct !{!1323, !1324, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1324 = distinct !{!1324, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1325 = !{!1326, !1291, !1293}
!1326 = distinct !{!1326, !1324, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1327 = !{!1323, !1326, !1291, !1293}
!1328 = !{!1323, !1291, !1293}
!1329 = !{!1330, !1332}
!1330 = distinct !{!1330, !1331, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!1331 = distinct !{!1331, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!1332 = distinct !{!1332, !1333, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %fmt"}
!1333 = distinct !{!1333, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE"}
!1334 = !{!1335, !1336, !1337, !1338, !1339, !1340, !1291, !1293}
!1335 = distinct !{!1335, !1331, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!1336 = distinct !{!1336, !1331, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!1337 = distinct !{!1337, !1331, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!1338 = distinct !{!1338, !1333, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %_0"}
!1339 = distinct !{!1339, !1333, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %slot"}
!1340 = distinct !{!1340, !1333, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %state"}
!1341 = !{!1338}
!1342 = !{!1332}
!1343 = !{!1339}
!1344 = !{!1335}
!1345 = !{!1330}
!1346 = !{!1336}
!1347 = !{!1348, !1350, !1351, !1336, !1339}
!1348 = distinct !{!1348, !1349, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!1349 = distinct !{!1349, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!1350 = distinct !{!1350, !1349, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!1351 = distinct !{!1351, !1352, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!1352 = distinct !{!1352, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!1353 = !{!1354, !1355, !1335, !1330, !1337, !1338, !1332, !1340, !1291, !1293}
!1354 = distinct !{!1354, !1352, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!1355 = distinct !{!1355, !1352, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!1356 = !{!1335, !1338}
!1357 = !{!1330, !1336, !1337, !1332, !1339, !1340, !1291, !1293}
!1358 = !{!1359, !1291, !1293}
!1359 = distinct !{!1359, !1360, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1360 = distinct !{!1360, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1361 = !{!1362, !1291, !1293}
!1362 = distinct !{!1362, !1363, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1363 = distinct !{!1363, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1364 = !{!1365}
!1365 = distinct !{!1365, !1366, !"_ZN4core3fmt8builders11DebugStruct5field28_$u7b$$u7b$closure$u7d$$u7d$17hcf70f189a1db7d14E: %_1.1"}
!1366 = distinct !{!1366, !"_ZN4core3fmt8builders11DebugStruct5field28_$u7b$$u7b$closure$u7d$$u7d$17hcf70f189a1db7d14E"}
!1367 = !{!1368, !1291, !1293}
!1368 = distinct !{!1368, !1366, !"_ZN4core3fmt8builders11DebugStruct5field28_$u7b$$u7b$closure$u7d$$u7d$17hcf70f189a1db7d14E: %f"}
!1369 = !{!1365, !1291, !1293}
!1370 = !{!1371}
!1371 = distinct !{!1371, !1372, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1372 = distinct !{!1372, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1373 = !{!1374, !1291, !1293}
!1374 = distinct !{!1374, !1372, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1375 = !{!1371, !1374, !1291, !1293}
!1376 = !{!1371, !1291, !1293}
!1377 = !{i8 0, i8 -125}
!1378 = !{!1379}
!1379 = distinct !{!1379, !1380, !"_ZN106_$LT$core..iter..adapters..flatten..Flatten$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h97f863ed795007a7E: %self"}
!1380 = distinct !{!1380, !"_ZN106_$LT$core..iter..adapters..flatten..Flatten$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h97f863ed795007a7E"}
!1381 = !{!1382}
!1382 = distinct !{!1382, !1383, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbf72b0960ed033acE: %self"}
!1383 = distinct !{!1383, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbf72b0960ed033acE"}
!1384 = !{!1385}
!1385 = distinct !{!1385, !1386, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hb12f2da4c28ffbc6E: %self"}
!1386 = distinct !{!1386, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hb12f2da4c28ffbc6E"}
!1387 = !{!1382, !1388, !1379, !1389}
!1388 = distinct !{!1388, !1383, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbf72b0960ed033acE: %fold"}
!1389 = distinct !{!1389, !1380, !"_ZN106_$LT$core..iter..adapters..flatten..Flatten$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h97f863ed795007a7E: %fold"}
!1390 = !{!1385, !1391, !1382, !1388, !1379, !1389}
!1391 = distinct !{!1391, !1386, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hb12f2da4c28ffbc6E: argument 1"}
!1392 = !{!1393}
!1393 = distinct !{!1393, !1394, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9fceaeaad394fe21E: %self"}
!1394 = distinct !{!1394, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9fceaeaad394fe21E"}
!1395 = !{!1396}
!1396 = distinct !{!1396, !1394, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9fceaeaad394fe21E: %fold.1"}
!1397 = !{!1398}
!1398 = distinct !{!1398, !1399, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17hb12757f413201338E: %self"}
!1399 = distinct !{!1399, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17hb12757f413201338E"}
!1400 = !{!1401}
!1401 = distinct !{!1401, !1399, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17hb12757f413201338E: %fold.1"}
!1402 = !{!1398, !1393, !1385, !1382, !1379}
!1403 = !{!1404, !1401, !1405, !1396, !1391, !1388, !1389}
!1404 = distinct !{!1404, !1399, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17hb12757f413201338E: %fold.0"}
!1405 = distinct !{!1405, !1394, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h9fceaeaad394fe21E: %fold.0"}
!1406 = !{!1407}
!1407 = distinct !{!1407, !1408, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h2fdccae3a3055e90E: %self"}
!1408 = distinct !{!1408, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h2fdccae3a3055e90E"}
!1409 = !{!1410}
!1410 = distinct !{!1410, !1408, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h2fdccae3a3055e90E: argument 2"}
!1411 = !{!1412, !1414, !1415, !1417, !1419, !1407, !1398, !1393, !1385, !1382, !1379}
!1412 = distinct !{!1412, !1413, !"_ZN4core3mem7replace17h0a122acea724d5b0E: %dest"}
!1413 = distinct !{!1413, !"_ZN4core3mem7replace17h0a122acea724d5b0E"}
!1414 = distinct !{!1414, !1413, !"_ZN4core3mem7replace17h0a122acea724d5b0E: %src"}
!1415 = distinct !{!1415, !1416, !"_ZN4core6option15Option$LT$T$GT$4take17h15a3e1880ebb001fE: %self"}
!1416 = distinct !{!1416, !"_ZN4core6option15Option$LT$T$GT$4take17h15a3e1880ebb001fE"}
!1417 = distinct !{!1417, !1418, !"_ZN86_$LT$core..option..Item$LT$A$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h154d73d81733fb89E: %self"}
!1418 = distinct !{!1418, !"_ZN86_$LT$core..option..Item$LT$A$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h154d73d81733fb89E"}
!1419 = distinct !{!1419, !1420, !"_ZN90_$LT$core..option..IntoIter$LT$A$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17haac37a1879ca2c50E: %self"}
!1420 = distinct !{!1420, !"_ZN90_$LT$core..option..IntoIter$LT$A$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17haac37a1879ca2c50E"}
!1421 = !{!1422, !1423, !1424, !1425, !1426, !1410, !1404, !1401, !1405, !1396, !1391, !1388, !1389}
!1422 = distinct !{!1422, !1413, !"_ZN4core3mem7replace17h0a122acea724d5b0E: %result"}
!1423 = distinct !{!1423, !1416, !"_ZN4core6option15Option$LT$T$GT$4take17h15a3e1880ebb001fE: %_0"}
!1424 = distinct !{!1424, !1418, !"_ZN86_$LT$core..option..Item$LT$A$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h154d73d81733fb89E: %_0"}
!1425 = distinct !{!1425, !1420, !"_ZN90_$LT$core..option..IntoIter$LT$A$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17haac37a1879ca2c50E: %_0"}
!1426 = distinct !{!1426, !1408, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h2fdccae3a3055e90E: argument 1"}
!1427 = !{!1428, !1430, !1410, !1401, !1396, !1385, !1382, !1379}
!1428 = distinct !{!1428, !1429, !"_ZN4core6option15Option$LT$T$GT$6insert17h9f64877b30a759c1E: %self"}
!1429 = distinct !{!1429, !"_ZN4core6option15Option$LT$T$GT$6insert17h9f64877b30a759c1E"}
!1430 = distinct !{!1430, !1429, !"_ZN4core6option15Option$LT$T$GT$6insert17h9f64877b30a759c1E: %value"}
!1431 = !{!1432, !1407, !1426, !1398, !1404, !1393, !1405, !1391, !1388, !1389}
!1432 = distinct !{!1432, !1433, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h35cecd5d5403aa6eE: %_1"}
!1433 = distinct !{!1433, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h35cecd5d5403aa6eE"}
!1434 = !{!1407, !1410, !1398, !1401, !1393, !1396, !1385, !1382, !1379}
!1435 = !{!1426, !1404, !1405, !1391, !1388, !1389}
!1436 = !{!1432, !1437, !1407, !1398, !1393}
!1437 = distinct !{!1437, !1433, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17h35cecd5d5403aa6eE: %iter"}
!1438 = !{!1385, !1382, !1379}
!1439 = !{!1391, !1388, !1389}
!1440 = !{i8 0, i8 -126}
!1441 = !{!1442}
!1442 = distinct !{!1442, !1443, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h06e53dd16f7ebaffE: %self"}
!1443 = distinct !{!1443, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h06e53dd16f7ebaffE"}
!1444 = !{!1445}
!1445 = distinct !{!1445, !1446, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hc65bad8226bbc71aE: %self"}
!1446 = distinct !{!1446, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hc65bad8226bbc71aE"}
!1447 = !{!1448}
!1448 = distinct !{!1448, !1449, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17h623fabf5b26c245aE: %self"}
!1449 = distinct !{!1449, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17h623fabf5b26c245aE"}
!1450 = !{!1445, !1451, !1442, !1452}
!1451 = distinct !{!1451, !1446, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hc65bad8226bbc71aE: %fold"}
!1452 = distinct !{!1452, !1443, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h06e53dd16f7ebaffE: %fold"}
!1453 = !{!1448, !1454, !1445, !1451, !1442, !1452}
!1454 = distinct !{!1454, !1449, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17h623fabf5b26c245aE: argument 1"}
!1455 = !{!1448, !1445, !1442}
!1456 = !{!1454, !1451, !1452}
!1457 = !{!1458, !1460, !1448, !1445, !1442}
!1458 = distinct !{!1458, !1459, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h2666a59aabb31b87E: %self"}
!1459 = distinct !{!1459, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h2666a59aabb31b87E"}
!1460 = distinct !{!1460, !1461, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E: %self"}
!1461 = distinct !{!1461, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E"}
!1462 = !{!1463, !1464, !1465, !1466, !1454, !1451, !1452}
!1463 = distinct !{!1463, !1459, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h2666a59aabb31b87E: %fold.0"}
!1464 = distinct !{!1464, !1459, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h2666a59aabb31b87E: %fold.1"}
!1465 = distinct !{!1465, !1461, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E: %fold.0"}
!1466 = distinct !{!1466, !1461, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17hbef3822b9d1393b0E: %fold.1"}
!1467 = !{!1468}
!1468 = distinct !{!1468, !1469, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h91d8219346482b86E: argument 1"}
!1469 = distinct !{!1469, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h91d8219346482b86E"}
!1470 = !{!1471}
!1471 = distinct !{!1471, !1469, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h91d8219346482b86E: %self"}
!1472 = !{!1473}
!1473 = distinct !{!1473, !1474, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E: %_1"}
!1474 = distinct !{!1474, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E"}
!1475 = !{!1476}
!1476 = distinct !{!1476, !1477, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE: %_1"}
!1477 = distinct !{!1477, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE"}
!1478 = !{!1476, !1473}
!1479 = !{!1480, !1482, !1471, !1468}
!1480 = distinct !{!1480, !1481, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE: %self"}
!1481 = distinct !{!1481, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE"}
!1482 = distinct !{!1482, !1483, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17ha113602a77913c43E: %self"}
!1483 = distinct !{!1483, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17ha113602a77913c43E"}
!1484 = !{!1485}
!1485 = distinct !{!1485, !1486, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1486 = distinct !{!1486, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1487 = !{!1476, !1473, !1480, !1482, !1471, !1468}
!1488 = !{!1485, !1476, !1473, !1480, !1482, !1471, !1468}
!1489 = !{!1490}
!1490 = distinct !{!1490, !1491, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h303bc4205ce6491aE: argument 1"}
!1491 = distinct !{!1491, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h303bc4205ce6491aE"}
!1492 = !{!1493}
!1493 = distinct !{!1493, !1491, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h303bc4205ce6491aE: %self"}
!1494 = !{!1495}
!1495 = distinct !{!1495, !1496, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1496 = distinct !{!1496, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1497 = !{!1498, !1500, !1502, !1493, !1490}
!1498 = distinct !{!1498, !1499, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE: %_1"}
!1499 = distinct !{!1499, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17hc474c6133dc1179cE"}
!1500 = distinct !{!1500, !1501, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E: %_1"}
!1501 = distinct !{!1501, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17hd6cd3ede58b9af90E"}
!1502 = distinct !{!1502, !1503, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE: %self"}
!1503 = distinct !{!1503, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h5c7ae24c70d98bbdE"}
!1504 = !{!1495, !1498, !1500, !1502, !1493, !1490}
!1505 = !{!1506}
!1506 = distinct !{!1506, !1507, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17hed3fe1f0375f2091E: %f"}
!1507 = distinct !{!1507, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17hed3fe1f0375f2091E"}
!1508 = !{!1509, !1511, !1506}
!1509 = distinct !{!1509, !1510, !"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17hd1ac5b8560e335f7E: %_1"}
!1510 = distinct !{!1510, !"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17hd1ac5b8560e335f7E"}
!1511 = distinct !{!1511, !1507, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17hed3fe1f0375f2091E: %self"}
!1512 = !{!1513}
!1513 = distinct !{!1513, !1514, !"_ZN4core6option15Option$LT$T$GT$6insert17h9f64877b30a759c1E: %value"}
!1514 = distinct !{!1514, !"_ZN4core6option15Option$LT$T$GT$6insert17h9f64877b30a759c1E"}
!1515 = !{!1516, !1513}
!1516 = distinct !{!1516, !1514, !"_ZN4core6option15Option$LT$T$GT$6insert17h9f64877b30a759c1E: %self"}
!1517 = !{!1518, !1509, !1511, !1506}
!1518 = distinct !{!1518, !1519, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha24128191c71c1e7E: %_1"}
!1519 = distinct !{!1519, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha24128191c71c1e7E"}
!1520 = !{!1521, !1516}
!1521 = distinct !{!1521, !1522, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h952e9f529622d170E: %self"}
!1522 = distinct !{!1522, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h952e9f529622d170E"}
!1523 = !{!1513, !1518, !1524, !1509, !1511, !1506}
!1524 = distinct !{!1524, !1519, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17ha24128191c71c1e7E: %iter"}
!1525 = !{!1518, !1524, !1509, !1511, !1506}
!1526 = !{!1527}
!1527 = distinct !{!1527, !1528, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1528 = distinct !{!1528, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1529 = !{!1530}
!1530 = distinct !{!1530, !1531, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1531 = distinct !{!1531, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1532 = !{!1533}
!1533 = distinct !{!1533, !1534, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1534 = distinct !{!1534, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1535 = !{!1536}
!1536 = distinct !{!1536, !1537, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1537 = distinct !{!1537, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1538 = !{!1539}
!1539 = distinct !{!1539, !1540, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1540 = distinct !{!1540, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1541 = !{!1542}
!1542 = distinct !{!1542, !1543, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1543 = distinct !{!1543, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1544 = !{!1545}
!1545 = distinct !{!1545, !1546, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E: %_0"}
!1546 = distinct !{!1546, !"_ZN4core4char11EscapeDebug9backslash17ha1e5f1c4842008c9E"}
!1547 = !{!1548}
!1548 = distinct !{!1548, !1549, !"_ZN4core4char11EscapeDebug9printable17h74af51d46cd1ac9cE: %_0"}
!1549 = distinct !{!1549, !"_ZN4core4char11EscapeDebug9printable17h74af51d46cd1ac9cE"}
!1550 = !{!1551, !1553, !1555}
!1551 = distinct !{!1551, !1552, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E: %self"}
!1552 = distinct !{!1552, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E"}
!1553 = distinct !{!1553, !1554, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h4560b4d2eaab7f64E: %header"}
!1554 = distinct !{!1554, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h4560b4d2eaab7f64E"}
!1555 = distinct !{!1555, !1556, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h3976d9380ed7f026E: %k"}
!1556 = distinct !{!1556, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h3976d9380ed7f026E"}
!1557 = !{!1558, !1559, !1561}
!1558 = distinct !{!1558, !1556, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h3976d9380ed7f026E: %_1"}
!1559 = distinct !{!1559, !1560, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h591fbf99a97aefbaE: argument 0"}
!1560 = distinct !{!1560, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h591fbf99a97aefbaE"}
!1561 = distinct !{!1561, !1562, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E: %b"}
!1562 = distinct !{!1562, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h440d879e7fb94b14E"}
!1563 = !{i32 0, i32 33}
!1564 = !{!1565}
!1565 = distinct !{!1565, !1566, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!1566 = distinct !{!1566, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!1567 = !{!1568, !1570}
!1568 = distinct !{!1568, !1569, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1569 = distinct !{!1569, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1570 = distinct !{!1570, !1571, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE: argument 0"}
!1571 = distinct !{!1571, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE"}
!1572 = !{!1573}
!1573 = distinct !{!1573, !1574, !"_ZN104_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h8c46cf401f0dddecE: %self"}
!1574 = distinct !{!1574, !"_ZN104_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h8c46cf401f0dddecE"}
!1575 = !{!1576, !1578}
!1576 = distinct !{!1576, !1577, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1577 = distinct !{!1577, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1578 = distinct !{!1578, !1579, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE: argument 0"}
!1579 = distinct !{!1579, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE"}
!1580 = !{!1581}
!1581 = distinct !{!1581, !1582, !"_ZN104_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h8c46cf401f0dddecE: %self"}
!1582 = distinct !{!1582, !"_ZN104_$LT$core..iter..adapters..cloned..Cloned$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h8c46cf401f0dddecE"}
!1583 = !{!1584}
!1584 = distinct !{!1584, !1585, !"_ZN4core4char11EscapeDebug5clear17hd385b4d5fa6e7d6fE: %self"}
!1585 = distinct !{!1585, !"_ZN4core4char11EscapeDebug5clear17hd385b4d5fa6e7d6fE"}
!1586 = !{!1587}
!1587 = distinct !{!1587, !1588, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E: %self"}
!1588 = distinct !{!1588, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd45b80568466fc98E"}
!1589 = !{!1590, !1592, !1587}
!1590 = distinct !{!1590, !1591, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E: %self"}
!1591 = distinct !{!1591, !"_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h4c2985825c233ba3E"}
!1592 = distinct !{!1592, !1593, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E: %self"}
!1593 = distinct !{!1593, !"_ZN110_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hba1b26794c84ec17E"}
!1594 = !{!1595, !1597}
!1595 = distinct !{!1595, !1596, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1596 = distinct !{!1596, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1597 = distinct !{!1597, !1598, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE: argument 0"}
!1598 = distinct !{!1598, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE"}
!1599 = !{!1600}
!1600 = distinct !{!1600, !1601, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hf3c07fb81c225c20E: %self"}
!1601 = distinct !{!1601, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hf3c07fb81c225c20E"}
!1602 = !{!1603, !1600}
!1603 = distinct !{!1603, !1604, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46ae18862cc7f02aE: %self"}
!1604 = distinct !{!1604, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46ae18862cc7f02aE"}
!1605 = !{!1606}
!1606 = distinct !{!1606, !1604, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46ae18862cc7f02aE: %other"}
!1607 = !{!1608, !1610, !1600}
!1608 = distinct !{!1608, !1609, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hfd498af172b5b915E: %self"}
!1609 = distinct !{!1609, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hfd498af172b5b915E"}
!1610 = distinct !{!1610, !1611, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h025b05d57ee54e0eE: %self"}
!1611 = distinct !{!1611, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h025b05d57ee54e0eE"}
!1612 = !{!1613, !1615}
!1613 = distinct !{!1613, !1614, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1614 = distinct !{!1614, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1615 = distinct !{!1615, !1616, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE: argument 0"}
!1616 = distinct !{!1616, !"_ZN4core6option19Option$LT$$RF$T$GT$6cloned17hdf7f509a325cab3eE"}
!1617 = !{!1618}
!1618 = distinct !{!1618, !1619, !"_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17h659ff56eef53bc49E: %self"}
!1619 = distinct !{!1619, !"_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17h659ff56eef53bc49E"}
!1620 = !{!1621, !1623, !1618}
!1621 = distinct !{!1621, !1622, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46ae18862cc7f02aE: %self"}
!1622 = distinct !{!1622, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46ae18862cc7f02aE"}
!1623 = distinct !{!1623, !1624, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hf3c07fb81c225c20E: %self"}
!1624 = distinct !{!1624, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hf3c07fb81c225c20E"}
!1625 = !{!1626, !1627}
!1626 = distinct !{!1626, !1622, !"_ZN78_$LT$core..ptr..non_null..NonNull$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46ae18862cc7f02aE: %other"}
!1627 = distinct !{!1627, !1619, !"_ZN4core4iter6traits12double_ended19DoubleEndedIterator9try_rfold17h659ff56eef53bc49E: argument 1"}
!1628 = !{!1623, !1618}
!1629 = !{!1627}
!1630 = !{!1631, !1633, !1623, !1618}
!1631 = distinct !{!1631, !1632, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hfd498af172b5b915E: %self"}
!1632 = distinct !{!1632, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hfd498af172b5b915E"}
!1633 = distinct !{!1633, !1634, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h025b05d57ee54e0eE: %self"}
!1634 = distinct !{!1634, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h025b05d57ee54e0eE"}
!1635 = !{!1636}
!1636 = distinct !{!1636, !1637, !"_ZN4core4iter8adapters6cloned14clone_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2cea0406c9847443E: %elt"}
!1637 = distinct !{!1637, !"_ZN4core4iter8adapters6cloned14clone_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2cea0406c9847443E"}
!1638 = !{!1639, !1636}
!1639 = distinct !{!1639, !1640, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1640 = distinct !{!1640, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1641 = !{!1642, !1618, !1627}
!1642 = distinct !{!1642, !1637, !"_ZN4core4iter8adapters6cloned14clone_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2cea0406c9847443E: %_1"}
!1643 = !{!1644, !1646, !1642, !1636, !1618}
!1644 = distinct !{!1644, !1645, !"_ZN4core4iter6traits8iterator12iter_compare7compare28_$u7b$$u7b$closure$u7d$$u7d$17h2f2aa32d6ca7a130E: %_1"}
!1645 = distinct !{!1645, !"_ZN4core4iter6traits8iterator12iter_compare7compare28_$u7b$$u7b$closure$u7d$$u7d$17h2f2aa32d6ca7a130E"}
!1646 = distinct !{!1646, !1647, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17h2e60635b63d78b0dE: %_1"}
!1647 = distinct !{!1647, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17h2e60635b63d78b0dE"}
!1648 = !{!1649}
!1649 = distinct !{!1649, !1650, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hf243db877ee7f9a7E: %_0"}
!1650 = distinct !{!1650, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hf243db877ee7f9a7E"}
!1651 = !{!1652}
!1652 = distinct !{!1652, !1650, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hf243db877ee7f9a7E: %self"}
!1653 = !{!1654, !1656, !1652}
!1654 = distinct !{!1654, !1655, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h73ef27a5eab8d6e2E: %self"}
!1655 = distinct !{!1655, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h73ef27a5eab8d6e2E"}
!1656 = distinct !{!1656, !1657, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hdab1ec771568cdf4E: %self"}
!1657 = distinct !{!1657, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hdab1ec771568cdf4E"}
!1658 = !{!1659}
!1659 = distinct !{!1659, !1660, !"_ZN67_$LT$core..char..EscapeDebugInner$u20$as$u20$core..clone..Clone$GT$5clone17h1128c003ff8706abE: %_0"}
!1660 = distinct !{!1660, !"_ZN67_$LT$core..char..EscapeDebugInner$u20$as$u20$core..clone..Clone$GT$5clone17h1128c003ff8706abE"}
!1661 = !{!1662, !1664, !1666, !1668, !1669}
!1662 = distinct !{!1662, !1663, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1663 = distinct !{!1663, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1664 = distinct !{!1664, !1665, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE: %self"}
!1665 = distinct !{!1665, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE"}
!1666 = distinct !{!1666, !1667, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E: %self"}
!1667 = distinct !{!1667, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E"}
!1668 = distinct !{!1668, !1660, !"_ZN67_$LT$core..char..EscapeDebugInner$u20$as$u20$core..clone..Clone$GT$5clone17h1128c003ff8706abE: %self"}
!1669 = distinct !{!1669, !1670, !"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE: %self"}
!1670 = distinct !{!1670, !"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE"}
!1671 = !{!1672, !1659, !1673}
!1672 = distinct !{!1672, !1667, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E: %_0"}
!1673 = distinct !{!1673, !1670, !"_ZN62_$LT$core..char..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17h8e9c33ce130c88daE: %_0"}
!1674 = !{!1675, !1664, !1666, !1668, !1669}
!1675 = distinct !{!1675, !1676, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1676 = distinct !{!1676, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1677 = !{!1659, !1668}
!1678 = !{!1659, !1668, !1669}
!1679 = !{!1673}
!1680 = !{!1668, !1659, !1669}
!1681 = !{!1682, !1684, !1686}
!1682 = distinct !{!1682, !1683, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb0ade021b45da165E: %self"}
!1683 = distinct !{!1683, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb0ade021b45da165E"}
!1684 = distinct !{!1684, !1685, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hdf60fce75e6386c8E: %self"}
!1685 = distinct !{!1685, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hdf60fce75e6386c8E"}
!1686 = distinct !{!1686, !1687, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6abc4ec1e60c2947E: %self"}
!1687 = distinct !{!1687, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6abc4ec1e60c2947E"}
!1688 = !{!1689}
!1689 = distinct !{!1689, !1687, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6abc4ec1e60c2947E: %_0"}
!1690 = !{!1691}
!1691 = distinct !{!1691, !1692, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E: %_0"}
!1692 = distinct !{!1692, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E"}
!1693 = !{!1694, !1691, !1686}
!1694 = distinct !{!1694, !1692, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E: %self"}
!1695 = !{!1696, !1698, !1700, !1702, !1694, !1686}
!1696 = distinct !{!1696, !1697, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1697 = distinct !{!1697, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1698 = distinct !{!1698, !1699, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE: %self"}
!1699 = distinct !{!1699, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE"}
!1700 = distinct !{!1700, !1701, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E: %self"}
!1701 = distinct !{!1701, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E"}
!1702 = distinct !{!1702, !1703, !"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h6657558aeab8a5d1E: %self"}
!1703 = distinct !{!1703, !"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h6657558aeab8a5d1E"}
!1704 = !{!1705, !1706, !1691, !1689}
!1705 = distinct !{!1705, !1701, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E: %_0"}
!1706 = distinct !{!1706, !1703, !"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h6657558aeab8a5d1E: %_0"}
!1707 = !{!1708, !1698, !1700, !1702, !1694, !1686}
!1708 = distinct !{!1708, !1709, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1709 = distinct !{!1709, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1710 = !{!1691, !1694}
!1711 = !{!1712}
!1712 = distinct !{!1712, !1713, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E: %_0"}
!1713 = distinct !{!1713, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E"}
!1714 = !{!1715, !1712, !1686}
!1715 = distinct !{!1715, !1713, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb7cd8646661f59f8E: %self"}
!1716 = !{!1717, !1719, !1721, !1723, !1715, !1686}
!1717 = distinct !{!1717, !1718, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1718 = distinct !{!1718, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1719 = distinct !{!1719, !1720, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE: %self"}
!1720 = distinct !{!1720, !"_ZN73_$LT$core..ops..range..Range$LT$Idx$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hef2b5bc965314fbdE"}
!1721 = distinct !{!1721, !1722, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E: %self"}
!1722 = distinct !{!1722, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E"}
!1723 = distinct !{!1723, !1724, !"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h6657558aeab8a5d1E: %self"}
!1724 = distinct !{!1724, !"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h6657558aeab8a5d1E"}
!1725 = !{!1726, !1727, !1712, !1689}
!1726 = distinct !{!1726, !1722, !"_ZN77_$LT$core..escape..EscapeIterInner$LT$_$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h1bc22552b835e610E: %_0"}
!1727 = distinct !{!1727, !1724, !"_ZN64_$LT$core..char..EscapeDefault$u20$as$u20$core..clone..Clone$GT$5clone17h6657558aeab8a5d1E: %_0"}
!1728 = !{!1729, !1719, !1721, !1723, !1715, !1686}
!1729 = distinct !{!1729, !1730, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!1730 = distinct !{!1730, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!1731 = !{!1712, !1715}
!1732 = !{!1733, !1735}
!1733 = distinct !{!1733, !1734, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE: %_0"}
!1734 = distinct !{!1734, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE"}
!1735 = distinct !{!1735, !1734, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE: %iter"}
!1736 = !{!1737}
!1737 = distinct !{!1737, !1738, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0bc2b628fc0cd7c3E: %self"}
!1738 = distinct !{!1738, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0bc2b628fc0cd7c3E"}
!1739 = !{!1740}
!1740 = distinct !{!1740, !1741, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17ha9022bf56b31dc07E: %_0"}
!1741 = distinct !{!1741, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17ha9022bf56b31dc07E"}
!1742 = !{!1743, !1744, !1737}
!1743 = distinct !{!1743, !1741, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17ha9022bf56b31dc07E: %self"}
!1744 = distinct !{!1744, !1745, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h60c98214fa78f18eE: %self"}
!1745 = distinct !{!1745, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h60c98214fa78f18eE"}
!1746 = !{!1740, !1747, !1748}
!1747 = distinct !{!1747, !1745, !"_ZN80_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h60c98214fa78f18eE: %_0"}
!1748 = distinct !{!1748, !1738, !"_ZN96_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h0bc2b628fc0cd7c3E: %_0"}
!1749 = !{!1748, !1737}
!1750 = !{!1748}
!1751 = !{!1752}
!1752 = distinct !{!1752, !1753, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h1d15aa28ea571eb4E: %f"}
!1753 = distinct !{!1753, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h1d15aa28ea571eb4E"}
!1754 = !{!1755, !1757, !1752}
!1755 = distinct !{!1755, !1756, !"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h3b9607433d3cd40aE: %_1"}
!1756 = distinct !{!1756, !"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h3b9607433d3cd40aE"}
!1757 = distinct !{!1757, !1753, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h1d15aa28ea571eb4E: %self"}
!1758 = !{!1759}
!1759 = distinct !{!1759, !1760, !"_ZN4core6option15Option$LT$T$GT$6insert17h05b00492e6e12e5aE: %value"}
!1760 = distinct !{!1760, !"_ZN4core6option15Option$LT$T$GT$6insert17h05b00492e6e12e5aE"}
!1761 = !{!1762, !1759}
!1762 = distinct !{!1762, !1760, !"_ZN4core6option15Option$LT$T$GT$6insert17h05b00492e6e12e5aE: %self"}
!1763 = !{!1764, !1755, !1757, !1752}
!1764 = distinct !{!1764, !1765, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17hb015bd3d9072c317E: %_1"}
!1765 = distinct !{!1765, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17hb015bd3d9072c317E"}
!1766 = !{!1767, !1762}
!1767 = distinct !{!1767, !1768, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h102221f5dba0ebf0E: %self"}
!1768 = distinct !{!1768, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h102221f5dba0ebf0E"}
!1769 = !{!1759, !1764, !1770, !1755, !1757, !1752}
!1770 = distinct !{!1770, !1765, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17hb015bd3d9072c317E: %iter"}
!1771 = !{!1764, !1770, !1755, !1757, !1752}
!1772 = !{!1773}
!1773 = distinct !{!1773, !1774, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h8b13523514ade1d8E: argument 1"}
!1774 = distinct !{!1774, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h8b13523514ade1d8E"}
!1775 = !{!1776}
!1776 = distinct !{!1776, !1774, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h8b13523514ade1d8E: %self"}
!1777 = !{!1778}
!1778 = distinct !{!1778, !1779, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1779 = distinct !{!1779, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1780 = !{!1781, !1783, !1785, !1776, !1773}
!1781 = distinct !{!1781, !1782, !"_ZN69_$LT$core..str..iter..EscapeDefault$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h66c561b463c06f0cE: %_1"}
!1782 = distinct !{!1782, !"_ZN69_$LT$core..str..iter..EscapeDefault$u20$as$u20$core..fmt..Display$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h66c561b463c06f0cE"}
!1783 = distinct !{!1783, !1784, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17h75d01db3fbb05ed9E: %_1"}
!1784 = distinct !{!1784, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each4call28_$u7b$$u7b$closure$u7d$$u7d$17h75d01db3fbb05ed9E"}
!1785 = distinct !{!1785, !1786, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h901fbe3bd41964acE: %self"}
!1786 = distinct !{!1786, !"_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17h901fbe3bd41964acE"}
!1787 = !{!1778, !1781, !1783, !1785, !1776, !1773}
!1788 = !{!1789}
!1789 = distinct !{!1789, !1790, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h30b06563716f6f24E: %f"}
!1790 = distinct !{!1790, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h30b06563716f6f24E"}
!1791 = !{!1792, !1789}
!1792 = distinct !{!1792, !1790, !"_ZN4core4iter6traits8iterator8Iterator8try_fold17h30b06563716f6f24E: %self"}
!1793 = !{!1794, !1796, !1798, !1800}
!1794 = distinct !{!1794, !1795, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E: %_0"}
!1795 = distinct !{!1795, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E"}
!1796 = distinct !{!1796, !1797, !"_ZN4core4char7methods22_$LT$impl$u20$char$GT$14escape_default17ha760e7d20682cee8E: %_0"}
!1797 = distinct !{!1797, !"_ZN4core4char7methods22_$LT$impl$u20$char$GT$14escape_default17ha760e7d20682cee8E"}
!1798 = distinct !{!1798, !1799, !"_ZN95_$LT$core..str..CharEscapeDefault$u20$as$u20$core..ops..function..Fn$LT$$LP$char$C$$RP$$GT$$GT$4call17h06927fc364294028E: %_0"}
!1799 = distinct !{!1799, !"_ZN95_$LT$core..str..CharEscapeDefault$u20$as$u20$core..ops..function..Fn$LT$$LP$char$C$$RP$$GT$$GT$4call17h06927fc364294028E"}
!1800 = distinct !{!1800, !1801, !"_ZN98_$LT$core..str..CharEscapeDefault$u20$as$u20$core..ops..function..FnMut$LT$$LP$char$C$$RP$$GT$$GT$8call_mut17h653de185471607a5E: %_0"}
!1801 = distinct !{!1801, !"_ZN98_$LT$core..str..CharEscapeDefault$u20$as$u20$core..ops..function..FnMut$LT$$LP$char$C$$RP$$GT$$GT$8call_mut17h653de185471607a5E"}
!1802 = !{!1803, !1792, !1789}
!1803 = distinct !{!1803, !1804, !"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E: %_1"}
!1804 = distinct !{!1804, !"_ZN4core4iter8adapters3map12map_try_fold28_$u7b$$u7b$closure$u7d$$u7d$17h2b18f43591b1aec2E"}
!1805 = !{!1806, !1796, !1798, !1800}
!1806 = distinct !{!1806, !1807, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E: %_0"}
!1807 = distinct !{!1807, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E"}
!1808 = !{!1809, !1796, !1798, !1800}
!1809 = distinct !{!1809, !1810, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E: %_0"}
!1810 = distinct !{!1810, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E"}
!1811 = !{!1812, !1796, !1798, !1800}
!1812 = distinct !{!1812, !1813, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E: %_0"}
!1813 = distinct !{!1813, !"_ZN4core4char13EscapeDefault9backslash17h24f26e582cdde7c7E"}
!1814 = !{!1815, !1796, !1798, !1800}
!1815 = distinct !{!1815, !1816, !"_ZN4core4char13EscapeDefault9printable17h8060e57d7da69e1cE: %_0"}
!1816 = distinct !{!1816, !"_ZN4core4char13EscapeDefault9printable17h8060e57d7da69e1cE"}
!1817 = !{!1818}
!1818 = distinct !{!1818, !1819, !"_ZN4core6option15Option$LT$T$GT$6insert17h03cb821ba83263c0E: %value"}
!1819 = distinct !{!1819, !"_ZN4core6option15Option$LT$T$GT$6insert17h03cb821ba83263c0E"}
!1820 = !{!1821, !1818}
!1821 = distinct !{!1821, !1819, !"_ZN4core6option15Option$LT$T$GT$6insert17h03cb821ba83263c0E: %self"}
!1822 = !{!1823, !1821}
!1823 = distinct !{!1823, !1824, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h9b13ece09c9748b1E: %self"}
!1824 = distinct !{!1824, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h9b13ece09c9748b1E"}
!1825 = !{!1818, !1826, !1828, !1803, !1792, !1789}
!1826 = distinct !{!1826, !1827, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17hbc479662f1cdf8a9E: %_1"}
!1827 = distinct !{!1827, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17hbc479662f1cdf8a9E"}
!1828 = distinct !{!1828, !1827, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold7flatten28_$u7b$$u7b$closure$u7d$$u7d$17hbc479662f1cdf8a9E: %iter"}
!1829 = !{!1826, !1828, !1803, !1792, !1789}
!1830 = !{!1831}
!1831 = distinct !{!1831, !1832, !"_ZN4core6escape9backslash17h757ea27441529f33E: %_0"}
!1832 = distinct !{!1832, !"_ZN4core6escape9backslash17h757ea27441529f33E"}
!1833 = !{!1834}
!1834 = distinct !{!1834, !1835, !"_ZN4core6escape9backslash17h757ea27441529f33E: %_0"}
!1835 = distinct !{!1835, !"_ZN4core6escape9backslash17h757ea27441529f33E"}
!1836 = !{!1837}
!1837 = distinct !{!1837, !1838, !"_ZN4core6escape9backslash17h757ea27441529f33E: %_0"}
!1838 = distinct !{!1838, !"_ZN4core6escape9backslash17h757ea27441529f33E"}
!1839 = !{!1840}
!1840 = distinct !{!1840, !1841, !"_ZN4core6escape9backslash17h757ea27441529f33E: %_0"}
!1841 = distinct !{!1841, !"_ZN4core6escape9backslash17h757ea27441529f33E"}
!1842 = !{!1843}
!1843 = distinct !{!1843, !1844, !"_ZN4core6escape9backslash17h757ea27441529f33E: %_0"}
!1844 = distinct !{!1844, !"_ZN4core6escape9backslash17h757ea27441529f33E"}
!1845 = !{!1846}
!1846 = distinct !{!1846, !1847, !"_ZN4core6escape9backslash17h757ea27441529f33E: %_0"}
!1847 = distinct !{!1847, !"_ZN4core6escape9backslash17h757ea27441529f33E"}
!1848 = !{!1849}
!1849 = distinct !{!1849, !1850, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17hc4738691201babe9E: %_0"}
!1850 = distinct !{!1850, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17hc4738691201babe9E"}
!1851 = !{!1852}
!1852 = distinct !{!1852, !1853, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h6657c543a31ee3b2E: %b"}
!1853 = distinct !{!1853, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h6657c543a31ee3b2E"}
!1854 = !{!1855}
!1855 = distinct !{!1855, !1853, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h6657c543a31ee3b2E: %_0"}
!1856 = !{!1855, !1852}
!1857 = !{!1858}
!1858 = distinct !{!1858, !1859, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E: %b"}
!1859 = distinct !{!1859, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E"}
!1860 = !{!1861}
!1861 = distinct !{!1861, !1859, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E: %_0"}
!1862 = !{!1861, !1858}
!1863 = !{!1864}
!1864 = distinct !{!1864, !1865, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h3ea40b39d50ed6d2E: %self"}
!1865 = distinct !{!1865, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h3ea40b39d50ed6d2E"}
!1866 = !{!1867}
!1867 = distinct !{!1867, !1865, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h3ea40b39d50ed6d2E: %_0"}
!1868 = !{!1869}
!1869 = distinct !{!1869, !1870, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h3af53cc934e2e2dbE: %self"}
!1870 = distinct !{!1870, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h3af53cc934e2e2dbE"}
!1871 = !{!1872}
!1872 = distinct !{!1872, !1870, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h3af53cc934e2e2dbE: %_0"}
!1873 = !{!1874}
!1874 = distinct !{!1874, !1875, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h852b2dfda3047a63E: %self"}
!1875 = distinct !{!1875, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h852b2dfda3047a63E"}
!1876 = !{!1877}
!1877 = distinct !{!1877, !1875, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h852b2dfda3047a63E: %_0"}
!1878 = !{!1879, !1881}
!1879 = distinct !{!1879, !1880, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!1880 = distinct !{!1880, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!1881 = distinct !{!1881, !1882, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E: %self"}
!1882 = distinct !{!1882, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E"}
!1883 = !{!1884}
!1884 = distinct !{!1884, !1885, !"_ZN4core3net7ip_addr8Ipv4Addr6octets17haba7e3a525f57dfaE: %self"}
!1885 = distinct !{!1885, !"_ZN4core3net7ip_addr8Ipv4Addr6octets17haba7e3a525f57dfaE"}
!1886 = !{!1887}
!1887 = distinct !{!1887, !1888, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!1888 = distinct !{!1888, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!1889 = !{!1890}
!1890 = distinct !{!1890, !1891, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17ha758566af97259fbE: %_0"}
!1891 = distinct !{!1891, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17ha758566af97259fbE"}
!1892 = !{!1893}
!1893 = distinct !{!1893, !1894, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1894 = distinct !{!1894, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1895 = !{!1896, !1897}
!1896 = distinct !{!1896, !1894, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1897 = distinct !{!1897, !1894, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1898 = !{!1899}
!1899 = distinct !{!1899, !1900, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17h2442d0e4fd1f185cE: %self"}
!1900 = distinct !{!1900, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17h2442d0e4fd1f185cE"}
!1901 = !{!1902, !1904, !1906, !1899}
!1902 = distinct !{!1902, !1903, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!1903 = distinct !{!1903, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!1904 = distinct !{!1904, !1905, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!1905 = distinct !{!1905, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!1906 = distinct !{!1906, !1907, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h5c4806ae32df0021E: %self"}
!1907 = distinct !{!1907, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h5c4806ae32df0021E"}
!1908 = !{!1909}
!1909 = distinct !{!1909, !1910, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1910 = distinct !{!1910, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1911 = !{!1912, !1913}
!1912 = distinct !{!1912, !1910, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1913 = distinct !{!1913, !1910, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1914 = !{!1915}
!1915 = distinct !{!1915, !1916, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!1916 = distinct !{!1916, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!1917 = !{!1918}
!1918 = distinct !{!1918, !1919, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17h50e12091281d275aE: %_0"}
!1919 = distinct !{!1919, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17h50e12091281d275aE"}
!1920 = !{!1921}
!1921 = distinct !{!1921, !1922, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1922 = distinct !{!1922, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1923 = !{!1924, !1925}
!1924 = distinct !{!1924, !1922, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1925 = distinct !{!1925, !1922, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1926 = !{!1927}
!1927 = distinct !{!1927, !1928, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17heaa4b222dc147c8aE: %self"}
!1928 = distinct !{!1928, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17heaa4b222dc147c8aE"}
!1929 = !{!1930, !1932, !1934, !1927}
!1930 = distinct !{!1930, !1931, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!1931 = distinct !{!1931, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!1932 = distinct !{!1932, !1933, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!1933 = distinct !{!1933, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!1934 = distinct !{!1934, !1935, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h322b030dee16e7ebE: %self"}
!1935 = distinct !{!1935, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h322b030dee16e7ebE"}
!1936 = !{!1937}
!1937 = distinct !{!1937, !1938, !"_ZN4core3net7ip_addr8Ipv6Addr8segments17hef65b5a6cc3e028eE: %_0"}
!1938 = distinct !{!1938, !"_ZN4core3net7ip_addr8Ipv6Addr8segments17hef65b5a6cc3e028eE"}
!1939 = !{!1940}
!1940 = distinct !{!1940, !1938, !"_ZN4core3net7ip_addr8Ipv6Addr8segments17hef65b5a6cc3e028eE: %self"}
!1941 = !{!1942}
!1942 = distinct !{!1942, !1943, !"_ZN4core3net7ip_addr8Ipv6Addr14to_ipv4_mapped17h28707096c3c94bd7E: %self"}
!1943 = distinct !{!1943, !"_ZN4core3net7ip_addr8Ipv6Addr14to_ipv4_mapped17h28707096c3c94bd7E"}
!1944 = !{!1945}
!1945 = distinct !{!1945, !1946, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1946 = distinct !{!1946, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1947 = !{!1948, !1949}
!1948 = distinct !{!1948, !1946, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1949 = distinct !{!1949, !1946, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1950 = !{!1951, !1953, !1955}
!1951 = distinct !{!1951, !1952, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h65cf54a75691fcbbE: %slice.0"}
!1952 = distinct !{!1952, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h65cf54a75691fcbbE"}
!1953 = distinct !{!1953, !1954, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h8f0f6b1e3711d5c5E: %slice.0"}
!1954 = distinct !{!1954, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h8f0f6b1e3711d5c5E"}
!1955 = distinct !{!1955, !1956, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf7517d10c7e0945dE: %self"}
!1956 = distinct !{!1956, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf7517d10c7e0945dE"}
!1957 = !{!1958}
!1958 = distinct !{!1958, !1959, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1959 = distinct !{!1959, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1960 = !{!1961}
!1961 = distinct !{!1961, !1959, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1962 = !{!1958, !1961}
!1963 = !{!1964, !1966}
!1964 = distinct !{!1964, !1965, !"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc09499095a140c44E: %slice.0"}
!1965 = distinct !{!1965, !"_ZN110_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc09499095a140c44E"}
!1966 = distinct !{!1966, !1967, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h4027c1003d1c1d9fE: %self"}
!1967 = distinct !{!1967, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h4027c1003d1c1d9fE"}
!1968 = !{!1969}
!1969 = distinct !{!1969, !1970, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h0008bc4ed66f84c4E: %self"}
!1970 = distinct !{!1970, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17h0008bc4ed66f84c4E"}
!1971 = !{!1972}
!1972 = distinct !{!1972, !1973, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1973 = distinct !{!1973, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1974 = !{!1975, !1976}
!1975 = distinct !{!1975, !1973, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1976 = distinct !{!1976, !1973, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1977 = !{!1978}
!1978 = distinct !{!1978, !1979, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!1979 = distinct !{!1979, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!1980 = !{!1981}
!1981 = distinct !{!1981, !1982, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!1982 = distinct !{!1982, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!1983 = !{!1984, !1985}
!1984 = distinct !{!1984, !1982, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!1985 = distinct !{!1985, !1982, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!1986 = !{i64 2}
!1987 = !{!1988}
!1988 = distinct !{!1988, !1989, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!1989 = distinct !{!1989, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!1990 = !{!1991}
!1991 = distinct !{!1991, !1989, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!1992 = !{!1988, !1991}
!1993 = !{!1994}
!1994 = distinct !{!1994, !1995, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17haadb52fa6098ddf2E: %self"}
!1995 = distinct !{!1995, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17haadb52fa6098ddf2E"}
!1996 = !{!1997}
!1997 = distinct !{!1997, !1998, !"_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE: %_0"}
!1998 = distinct !{!1998, !"_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE"}
!1999 = !{!2000}
!2000 = distinct !{!2000, !1998, !"_ZN4core3net6parser6Parser10parse_with17h3bb89723162b675eE: %self"}
!2001 = !{!2002, !2004, !1997}
!2002 = distinct !{!2002, !2003, !"_ZN4core3net6parser6Parser12read_ip_addr17h883c622ce5733e7aE: %_0"}
!2003 = distinct !{!2003, !"_ZN4core3net6parser6Parser12read_ip_addr17h883c622ce5733e7aE"}
!2004 = distinct !{!2004, !2005, !"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E: %_0"}
!2005 = distinct !{!2005, !"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E"}
!2006 = !{!2007, !2009, !2010, !2012, !2013, !2002, !2014, !2004, !2015, !1997, !2000}
!2007 = distinct !{!2007, !2008, !"_ZN4core3net6parser6Parser12read_ip_addr28_$u7b$$u7b$closure$u7d$$u7d$17h4d27f35c3f587e97E: %_0"}
!2008 = distinct !{!2008, !"_ZN4core3net6parser6Parser12read_ip_addr28_$u7b$$u7b$closure$u7d$$u7d$17h4d27f35c3f587e97E"}
!2009 = distinct !{!2009, !2008, !"_ZN4core3net6parser6Parser12read_ip_addr28_$u7b$$u7b$closure$u7d$$u7d$17h4d27f35c3f587e97E: %_1"}
!2010 = distinct !{!2010, !2011, !"_ZN4core6option15Option$LT$T$GT$7or_else17ha71bace95fdfd081E: %_0"}
!2011 = distinct !{!2011, !"_ZN4core6option15Option$LT$T$GT$7or_else17ha71bace95fdfd081E"}
!2012 = distinct !{!2012, !2011, !"_ZN4core6option15Option$LT$T$GT$7or_else17ha71bace95fdfd081E: %self"}
!2013 = distinct !{!2013, !2011, !"_ZN4core6option15Option$LT$T$GT$7or_else17ha71bace95fdfd081E: %f"}
!2014 = distinct !{!2014, !2003, !"_ZN4core3net6parser6Parser12read_ip_addr17h883c622ce5733e7aE: %self"}
!2015 = distinct !{!2015, !2005, !"_ZN4core3net6parser44_$LT$impl$u20$core..net..ip_addr..IpAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17h4d931aaf679d3ea1E: %p"}
!2016 = !{!2007, !2010, !2012, !2002, !2004, !1997}
!2017 = !{!2018}
!2018 = distinct !{!2018, !2019, !"_ZN4core6option15Option$LT$T$GT$3map17hb73fc80965e36bc2E: %_0"}
!2019 = distinct !{!2019, !"_ZN4core6option15Option$LT$T$GT$3map17hb73fc80965e36bc2E"}
!2020 = !{!2021}
!2021 = distinct !{!2021, !2019, !"_ZN4core6option15Option$LT$T$GT$3map17hb73fc80965e36bc2E: %self"}
!2022 = !{!2018, !2007, !2009, !2010, !2012, !2013, !2002, !2014, !2004, !2015, !1997, !2000}
!2023 = !{!2018, !2021}
!2024 = !{!2009, !2012, !2013, !2014, !2015, !1997, !2000}
!2025 = !{!1997, !2000}
!2026 = !{!2027, !1997}
!2027 = distinct !{!2027, !2028, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE: %_0"}
!2028 = distinct !{!2028, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE"}
!2029 = !{!2030, !2000}
!2030 = distinct !{!2030, !2028, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE: %self"}
!2031 = !{!2032}
!2032 = distinct !{!2032, !2033, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE: %self"}
!2033 = distinct !{!2033, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE"}
!2034 = !{!2035, !1997}
!2035 = distinct !{!2035, !2033, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd2cf0724b8c2d1ddE: %_0"}
!2036 = !{!2032, !2000}
!2037 = !{!2035, !2032, !1997}
!2038 = !{!2039}
!2039 = distinct !{!2039, !2040, !"_ZN4core3net6parser6Parser15read_atomically17he961abdfbc76d5b0E: %self"}
!2040 = distinct !{!2040, !"_ZN4core3net6parser6Parser15read_atomically17he961abdfbc76d5b0E"}
!2041 = !{!2042}
!2042 = distinct !{!2042, !2043, !"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E: %p"}
!2043 = distinct !{!2043, !"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$17hf6f004a8be2cfd94E"}
!2044 = !{!2042, !2039}
!2045 = !{!2046}
!2046 = distinct !{!2046, !2047, !"_ZN4core3net6parser6Parser14read_separator17h4e1234849decd381E: %self"}
!2047 = distinct !{!2047, !"_ZN4core3net6parser6Parser14read_separator17h4e1234849decd381E"}
!2048 = !{!2049}
!2049 = distinct !{!2049, !2050, !"_ZN4core3net6parser6Parser15read_atomically17h88ab397aa52c58fcE: %self"}
!2050 = distinct !{!2050, !"_ZN4core3net6parser6Parser15read_atomically17h88ab397aa52c58fcE"}
!2051 = !{!2052}
!2052 = distinct !{!2052, !2053, !"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he2142d71951c94e7E: %p"}
!2053 = distinct !{!2053, !"_ZN4core3net6parser6Parser14read_separator28_$u7b$$u7b$closure$u7d$$u7d$17he2142d71951c94e7E"}
!2054 = !{!2049, !2046, !2042, !2039}
!2055 = !{!2056}
!2056 = distinct !{!2056, !2057, !"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hc834a5f16ead93c7E: %p"}
!2057 = distinct !{!2057, !"_ZN4core3net6parser6Parser14read_ipv4_addr28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hc834a5f16ead93c7E"}
!2058 = !{!2059}
!2059 = distinct !{!2059, !2060, !"_ZN4core3net6parser6Parser11read_number17hc017aa7bfb635f04E: %self"}
!2060 = distinct !{!2060, !"_ZN4core3net6parser6Parser11read_number17hc017aa7bfb635f04E"}
!2061 = !{!2062}
!2062 = distinct !{!2062, !2063, !"_ZN4core3net6parser6Parser15read_atomically17hfd50b317884a08d0E: %self"}
!2063 = distinct !{!2063, !"_ZN4core3net6parser6Parser15read_atomically17hfd50b317884a08d0E"}
!2064 = !{!2065}
!2065 = distinct !{!2065, !2066, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h63fc5d3bc93f6a06E: %p"}
!2066 = distinct !{!2066, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h63fc5d3bc93f6a06E"}
!2067 = !{!2068, !2070}
!2068 = distinct !{!2068, !2069, !"_ZN4core3net6parser6Parser9peek_char28_$u7b$$u7b$closure$u7d$$u7d$17h1c2c4772aaa9ce01E: %_2"}
!2069 = distinct !{!2069, !"_ZN4core3net6parser6Parser9peek_char28_$u7b$$u7b$closure$u7d$$u7d$17h1c2c4772aaa9ce01E"}
!2070 = distinct !{!2070, !2071, !"_ZN4core6option15Option$LT$T$GT$3map17h98afd5b21617e196E: argument 0"}
!2071 = distinct !{!2071, !"_ZN4core6option15Option$LT$T$GT$3map17h98afd5b21617e196E"}
!2072 = !{!2073, !2075, !2065, !2062, !2076, !2059, !2056, !2052, !2049, !2046, !2042, !2039}
!2073 = distinct !{!2073, !2074, !"_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E: %self"}
!2074 = distinct !{!2074, !"_ZN4core3net6parser6Parser9peek_char17h341d16cdd3976287E"}
!2075 = distinct !{!2075, !2066, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h63fc5d3bc93f6a06E: %_1"}
!2076 = distinct !{!2076, !2063, !"_ZN4core3net6parser6Parser15read_atomically17hfd50b317884a08d0E: %inner"}
!2077 = !{!2078, !2080, !2075, !2076}
!2078 = distinct !{!2078, !2079, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE: %_1"}
!2079 = distinct !{!2079, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h0ca08806e1479f8cE"}
!2080 = distinct !{!2080, !2081, !"_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E: %inner"}
!2081 = distinct !{!2081, !"_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E"}
!2082 = !{!2083, !2065, !2062, !2059, !2056, !2052, !2049, !2046, !2042, !2039}
!2083 = distinct !{!2083, !2081, !"_ZN4core3net6parser6Parser15read_atomically17h74fc89fe6b3e4174E: %self"}
!2084 = !{!2080, !2075, !2076}
!2085 = !{!2086}
!2086 = distinct !{!2086, !2087, !"_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E: %_0"}
!2087 = distinct !{!2087, !"_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E"}
!2088 = !{!2089}
!2089 = distinct !{!2089, !2087, !"_ZN4core3net6parser6Parser15read_atomically17h950e2a56ee33f708E: %self"}
!2090 = !{!2091, !2093, !2086, !2089}
!2091 = distinct !{!2091, !2092, !"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE: %_0"}
!2092 = distinct !{!2092, !"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE"}
!2093 = distinct !{!2093, !2092, !"_ZN4core3net6parser6Parser14read_ipv6_addr28_$u7b$$u7b$closure$u7d$$u7d$17h6930deaf77e40ccfE: %p"}
!2094 = !{!2091, !2086}
!2095 = !{!2096, !2098, !2100, !2091, !2093, !2086, !2089}
!2096 = distinct !{!2096, !2097, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h65cf54a75691fcbbE: %slice.0"}
!2097 = distinct !{!2097, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h65cf54a75691fcbbE"}
!2098 = distinct !{!2098, !2099, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h8f0f6b1e3711d5c5E: %slice.0"}
!2099 = distinct !{!2099, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h8f0f6b1e3711d5c5E"}
!2100 = distinct !{!2100, !2101, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3dc5b4b474f6211bE: %self"}
!2101 = distinct !{!2101, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3dc5b4b474f6211bE"}
!2102 = !{!2103, !2105}
!2103 = distinct !{!2103, !2104, !"_ZN4core3net6parser6Parser15read_atomically17h7a4d9c15bad41371E: %self"}
!2104 = distinct !{!2104, !"_ZN4core3net6parser6Parser15read_atomically17h7a4d9c15bad41371E"}
!2105 = distinct !{!2105, !2106, !"_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE: %self"}
!2106 = distinct !{!2106, !"_ZN4core3net6parser6Parser14read_separator17h1062da2d3c8bedabE"}
!2107 = !{!2108, !2110}
!2108 = distinct !{!2108, !2109, !"_ZN4core3net6parser6Parser15read_atomically17hd15de72c674568a5E: %self"}
!2109 = distinct !{!2109, !"_ZN4core3net6parser6Parser15read_atomically17hd15de72c674568a5E"}
!2110 = distinct !{!2110, !2111, !"_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E: %self"}
!2111 = distinct !{!2111, !"_ZN4core3net6parser6Parser14read_separator17h2c900f619f5923c0E"}
!2112 = !{!2113}
!2113 = distinct !{!2113, !2114, !"_ZN4core3net6parser6Parser15read_atomically17h8c9cb7503731b76fE: %self"}
!2114 = distinct !{!2114, !"_ZN4core3net6parser6Parser15read_atomically17h8c9cb7503731b76fE"}
!2115 = !{!2116}
!2116 = distinct !{!2116, !2114, !"_ZN4core3net6parser6Parser15read_atomically17h8c9cb7503731b76fE: %inner"}
!2117 = !{!2118, !2116}
!2118 = distinct !{!2118, !2119, !"_ZN4core3net6parser6Parser15read_given_char28_$u7b$$u7b$closure$u7d$$u7d$17h0c0038d13117f626E: %_1"}
!2119 = distinct !{!2119, !"_ZN4core3net6parser6Parser15read_given_char28_$u7b$$u7b$closure$u7d$$u7d$17h0c0038d13117f626E"}
!2120 = !{!2121}
!2121 = distinct !{!2121, !2122, !"_ZN4core6option15Option$LT$T$GT$3map17h6ad20d73440e7878E: %f"}
!2122 = distinct !{!2122, !"_ZN4core6option15Option$LT$T$GT$3map17h6ad20d73440e7878E"}
!2123 = !{!2124}
!2124 = distinct !{!2124, !2125, !"_ZN4core3net6parser6Parser9read_char28_$u7b$$u7b$closure$u7d$$u7d$17h0da26f97a503c2a8E: %_1"}
!2125 = distinct !{!2125, !"_ZN4core3net6parser6Parser9read_char28_$u7b$$u7b$closure$u7d$$u7d$17h0da26f97a503c2a8E"}
!2126 = !{!2124, !2127, !2128, !2121}
!2127 = distinct !{!2127, !2125, !"_ZN4core3net6parser6Parser9read_char28_$u7b$$u7b$closure$u7d$$u7d$17h0da26f97a503c2a8E: %_2"}
!2128 = distinct !{!2128, !2122, !"_ZN4core6option15Option$LT$T$GT$3map17h6ad20d73440e7878E: %self"}
!2129 = !{!2124, !2121}
!2130 = !{!2127, !2128}
!2131 = !{!2132}
!2132 = distinct !{!2132, !2133, !"_ZN4core3net6parser6Parser15read_atomically17hdef7b1b30cbe1d80E: %self"}
!2133 = distinct !{!2133, !"_ZN4core3net6parser6Parser15read_atomically17hdef7b1b30cbe1d80E"}
!2134 = !{!2135}
!2135 = distinct !{!2135, !2133, !"_ZN4core3net6parser6Parser15read_atomically17hdef7b1b30cbe1d80E: %inner"}
!2136 = !{!2137}
!2137 = distinct !{!2137, !2138, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E: %p"}
!2138 = distinct !{!2138, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E"}
!2139 = !{!2140}
!2140 = distinct !{!2140, !2141, !"_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E: %self"}
!2141 = distinct !{!2141, !"_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E"}
!2142 = !{!2143, !2145, !2146, !2135}
!2143 = distinct !{!2143, !2144, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE: %_1"}
!2144 = distinct !{!2144, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE"}
!2145 = distinct !{!2145, !2141, !"_ZN4core3net6parser6Parser15read_atomically17hc448e0067766e9b3E: %inner"}
!2146 = distinct !{!2146, !2138, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17hb7d017bce208d4f7E: %_1"}
!2147 = !{!2143, !2148, !2140, !2145, !2146, !2137, !2132, !2135}
!2148 = distinct !{!2148, !2144, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h194a487043d83f6bE: %p"}
!2149 = !{!2140, !2137, !2132}
!2150 = !{!2145, !2146, !2135}
!2151 = !{!2152}
!2152 = distinct !{!2152, !2153, !"_ZN4core3net6parser6Parser15read_atomically17h5e4d6cb6edf9114fE: %self"}
!2153 = distinct !{!2153, !"_ZN4core3net6parser6Parser15read_atomically17h5e4d6cb6edf9114fE"}
!2154 = !{!2155}
!2155 = distinct !{!2155, !2156, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E: %p"}
!2156 = distinct !{!2156, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h01826431b8f712f0E"}
!2157 = !{!2158}
!2158 = distinct !{!2158, !2159, !"_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E: %self"}
!2159 = distinct !{!2159, !"_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E"}
!2160 = !{!2161, !2163}
!2161 = distinct !{!2161, !2162, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E: %_1"}
!2162 = distinct !{!2162, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E"}
!2163 = distinct !{!2163, !2159, !"_ZN4core3net6parser6Parser15read_atomically17h66778603d6fa5c88E: %inner"}
!2164 = !{!2161, !2165, !2158, !2163, !2155, !2152}
!2165 = distinct !{!2165, !2162, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17hab7f048872d74f77E: %p"}
!2166 = !{!2158, !2155, !2152}
!2167 = !{!2163}
!2168 = !{!2169}
!2169 = distinct !{!2169, !2170, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!2170 = distinct !{!2170, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!2171 = !{!2172}
!2172 = distinct !{!2172, !2170, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!2173 = !{!2174}
!2174 = distinct !{!2174, !2175, !"_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E: %self"}
!2175 = distinct !{!2175, !"_ZN4core3net6parser6Parser10parse_with17hb2b73009168c2a84E"}
!2176 = !{!2177}
!2177 = distinct !{!2177, !2178, !"_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE: %_0"}
!2178 = distinct !{!2178, !"_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE"}
!2179 = !{!2180}
!2180 = distinct !{!2180, !2178, !"_ZN4core3net6parser6Parser10parse_with17h091dc90ce04b794cE: %self"}
!2181 = !{!2177, !2180}
!2182 = !{!2183, !2177}
!2183 = distinct !{!2183, !2184, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E: %_0"}
!2184 = distinct !{!2184, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E"}
!2185 = !{!2186, !2180}
!2186 = distinct !{!2186, !2184, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E: %self"}
!2187 = !{!2188, !2177}
!2188 = distinct !{!2188, !2189, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E: %_0"}
!2189 = distinct !{!2189, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E"}
!2190 = !{!2191, !2180}
!2191 = distinct !{!2191, !2189, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hcf88c69411f494d8E: %self"}
!2192 = !{!2193}
!2193 = distinct !{!2193, !2194, !"_ZN4core3net6parser6Parser10parse_with17h41d1a8b950e28494E: %self"}
!2194 = distinct !{!2194, !"_ZN4core3net6parser6Parser10parse_with17h41d1a8b950e28494E"}
!2195 = !{!2196}
!2196 = distinct !{!2196, !2197, !"_ZN4core3net6parser6Parser15read_atomically17h996f42e87a40eb32E: %self"}
!2197 = distinct !{!2197, !"_ZN4core3net6parser6Parser15read_atomically17h996f42e87a40eb32E"}
!2198 = !{!2199}
!2199 = distinct !{!2199, !2200, !"_ZN4core3net6parser6Parser15read_atomically17h48cb0b49b87518d3E: %self"}
!2200 = distinct !{!2200, !"_ZN4core3net6parser6Parser15read_atomically17h48cb0b49b87518d3E"}
!2201 = !{i64 1024, i64 0}
!2202 = !{!2203}
!2203 = distinct !{!2203, !2204, !"_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E: %_0"}
!2204 = distinct !{!2204, !"_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E"}
!2205 = !{!2206}
!2206 = distinct !{!2206, !2204, !"_ZN4core3net6parser6Parser10parse_with17h2d48ce97cf584621E: %self"}
!2207 = !{!2203, !2206}
!2208 = !{!2209, !2203}
!2209 = distinct !{!2209, !2210, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE: %_0"}
!2210 = distinct !{!2210, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE"}
!2211 = !{!2212, !2206}
!2212 = distinct !{!2212, !2210, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE: %self"}
!2213 = !{!2214, !2203}
!2214 = distinct !{!2214, !2215, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE: %_0"}
!2215 = distinct !{!2215, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE"}
!2216 = !{!2217, !2206}
!2217 = distinct !{!2217, !2215, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h0345029f42ace8cdE: %self"}
!2218 = !{!2219}
!2219 = distinct !{!2219, !2220, !"_ZN4core3net6parser6Parser15read_atomically17h42137cbba1a947d6E: %_0"}
!2220 = distinct !{!2220, !"_ZN4core3net6parser6Parser15read_atomically17h42137cbba1a947d6E"}
!2221 = !{!2222}
!2222 = distinct !{!2222, !2220, !"_ZN4core3net6parser6Parser15read_atomically17h42137cbba1a947d6E: %self"}
!2223 = !{!2224}
!2224 = distinct !{!2224, !2225, !"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E: %p"}
!2225 = distinct !{!2225, !"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E"}
!2226 = !{!2227, !2219}
!2227 = distinct !{!2227, !2225, !"_ZN4core3net6parser6Parser19read_socket_addr_v628_$u7b$$u7b$closure$u7d$$u7d$17h28d98bee46f0e560E: %_0"}
!2228 = !{!2227, !2224, !2219, !2222}
!2229 = !{!2230}
!2230 = distinct !{!2230, !2231, !"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7c25d294b92b4e2eE: %self"}
!2231 = distinct !{!2231, !"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7c25d294b92b4e2eE"}
!2232 = !{!2233, !2227, !2224, !2219, !2222}
!2233 = distinct !{!2233, !2231, !"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7c25d294b92b4e2eE: %_0"}
!2234 = !{!2235, !2237, !2224, !2222}
!2235 = distinct !{!2235, !2236, !"_ZN4core3net6parser6Parser15read_atomically17hc1fe7560d3308e47E: %self"}
!2236 = distinct !{!2236, !"_ZN4core3net6parser6Parser15read_atomically17hc1fe7560d3308e47E"}
!2237 = distinct !{!2237, !2238, !"_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E: %self"}
!2238 = distinct !{!2238, !"_ZN4core3net6parser6Parser13read_scope_id17hada6f9114e93af77E"}
!2239 = !{!2240, !2242, !2244, !2235, !2237, !2224, !2222}
!2240 = distinct !{!2240, !2241, !"_ZN4core3net6parser6Parser15read_atomically17h4fd596cb9158362eE: %self"}
!2241 = distinct !{!2241, !"_ZN4core3net6parser6Parser15read_atomically17h4fd596cb9158362eE"}
!2242 = distinct !{!2242, !2243, !"_ZN4core3net6parser6Parser11read_number17h50b1b25fc29f9a5eE: %self"}
!2243 = distinct !{!2243, !"_ZN4core3net6parser6Parser11read_number17h50b1b25fc29f9a5eE"}
!2244 = distinct !{!2244, !2245, !"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E: %p"}
!2245 = distinct !{!2245, !"_ZN4core3net6parser6Parser13read_scope_id28_$u7b$$u7b$closure$u7d$$u7d$17h02694f861fd99d28E"}
!2246 = !{!2247, !2249, !2227, !2219}
!2247 = distinct !{!2247, !2248, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E: %_1"}
!2248 = distinct !{!2248, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$28_$u7b$$u7b$closure$u7d$$u7d$17h190dfbb87aa3cae9E"}
!2249 = distinct !{!2249, !2250, !"_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E: %inner"}
!2250 = distinct !{!2250, !"_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E"}
!2251 = !{!2252, !2253, !2240, !2242, !2244, !2235, !2237, !2224, !2222}
!2252 = distinct !{!2252, !2250, !"_ZN4core3net6parser6Parser15read_atomically17h69ae57a8230501a1E: %self"}
!2253 = distinct !{!2253, !2254, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E: %p"}
!2254 = distinct !{!2254, !"_ZN4core3net6parser6Parser11read_number28_$u7b$$u7b$closure$u7d$$u7d$17h76016f943638c219E"}
!2255 = !{!2249, !2227, !2219}
!2256 = !{!2224, !2219, !2222}
!2257 = !{!2258}
!2258 = distinct !{!2258, !2259, !"_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E: %_0"}
!2259 = distinct !{!2259, !"_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E"}
!2260 = !{!2261}
!2261 = distinct !{!2261, !2259, !"_ZN4core3net6parser6Parser10parse_with17h0c48494694351393E: %self"}
!2262 = !{!2263, !2265, !2258}
!2263 = distinct !{!2263, !2264, !"_ZN4core3net6parser6Parser16read_socket_addr17h8adb22bc80920783E: %_0"}
!2264 = distinct !{!2264, !"_ZN4core3net6parser6Parser16read_socket_addr17h8adb22bc80920783E"}
!2265 = distinct !{!2265, !2266, !"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE: %_0"}
!2266 = distinct !{!2266, !"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE"}
!2267 = !{!2268, !2270, !2271, !2273, !2274, !2263, !2275, !2265, !2276, !2258, !2261}
!2268 = distinct !{!2268, !2269, !"_ZN4core3net6parser6Parser16read_socket_addr28_$u7b$$u7b$closure$u7d$$u7d$17hdc1897810a3c68f1E: %_0"}
!2269 = distinct !{!2269, !"_ZN4core3net6parser6Parser16read_socket_addr28_$u7b$$u7b$closure$u7d$$u7d$17hdc1897810a3c68f1E"}
!2270 = distinct !{!2270, !2269, !"_ZN4core3net6parser6Parser16read_socket_addr28_$u7b$$u7b$closure$u7d$$u7d$17hdc1897810a3c68f1E: %_1"}
!2271 = distinct !{!2271, !2272, !"_ZN4core6option15Option$LT$T$GT$7or_else17hd3bacd0a6e375ba0E: %_0"}
!2272 = distinct !{!2272, !"_ZN4core6option15Option$LT$T$GT$7or_else17hd3bacd0a6e375ba0E"}
!2273 = distinct !{!2273, !2272, !"_ZN4core6option15Option$LT$T$GT$7or_else17hd3bacd0a6e375ba0E: %self"}
!2274 = distinct !{!2274, !2272, !"_ZN4core6option15Option$LT$T$GT$7or_else17hd3bacd0a6e375ba0E: %f"}
!2275 = distinct !{!2275, !2264, !"_ZN4core3net6parser6Parser16read_socket_addr17h8adb22bc80920783E: %self"}
!2276 = distinct !{!2276, !2266, !"_ZN4core3net6parser52_$LT$impl$u20$core..net..socket_addr..SocketAddr$GT$11parse_ascii28_$u7b$$u7b$closure$u7d$$u7d$17hb6106f49db903e2cE: %p"}
!2277 = !{!2268, !2271, !2273, !2263, !2265, !2258}
!2278 = !{i32 0, i32 2}
!2279 = !{!2280}
!2280 = distinct !{!2280, !2281, !"_ZN4core6option15Option$LT$T$GT$3map17ha546ad7461151855E: %self"}
!2281 = distinct !{!2281, !"_ZN4core6option15Option$LT$T$GT$3map17ha546ad7461151855E"}
!2282 = !{!2283, !2268, !2270, !2271, !2273, !2274, !2263, !2275, !2265, !2276, !2258, !2261}
!2283 = distinct !{!2283, !2281, !"_ZN4core6option15Option$LT$T$GT$3map17ha546ad7461151855E: %_0"}
!2284 = !{!2258, !2261}
!2285 = !{!2286, !2258}
!2286 = distinct !{!2286, !2287, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E: %_0"}
!2287 = distinct !{!2287, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E"}
!2288 = !{!2289, !2261}
!2289 = distinct !{!2289, !2287, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E: %self"}
!2290 = !{!2291}
!2291 = distinct !{!2291, !2292, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E: %self"}
!2292 = distinct !{!2292, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E"}
!2293 = !{!2294, !2258}
!2294 = distinct !{!2294, !2292, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hfed5702bb0f3dc93E: %_0"}
!2295 = !{!2291, !2261}
!2296 = !{!2294, !2291, !2258}
!2297 = !{i8 0, i8 6}
!2298 = !{!2299}
!2299 = distinct !{!2299, !2300, !"_ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..error..Error$GT$11description17h7a049e3ac22b3d63E: %self"}
!2300 = distinct !{!2300, !"_ZN72_$LT$core..net..parser..AddrParseError$u20$as$u20$core..error..Error$GT$11description17h7a049e3ac22b3d63E"}
!2301 = !{!2302}
!2302 = distinct !{!2302, !2303, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2303 = distinct !{!2303, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2304 = !{!2305}
!2305 = distinct !{!2305, !2303, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2306 = !{!2302, !2305}
!2307 = !{i16 0, i16 2}
!2308 = !{!2309}
!2309 = distinct !{!2309, !2310, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!2310 = distinct !{!2310, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!2311 = !{!2312}
!2312 = distinct !{!2312, !2313, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17hbecb54c32106b9f9E: %_0"}
!2313 = distinct !{!2313, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17hbecb54c32106b9f9E"}
!2314 = !{!2315}
!2315 = distinct !{!2315, !2316, !"_ZN4core3net11socket_addr12SocketAddrV44port17h7493a9b986c0e732E: %self"}
!2316 = distinct !{!2316, !"_ZN4core3net11socket_addr12SocketAddrV44port17h7493a9b986c0e732E"}
!2317 = !{!2318}
!2318 = distinct !{!2318, !2319, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2319 = distinct !{!2319, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2320 = !{!2321, !2322}
!2321 = distinct !{!2321, !2319, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2322 = distinct !{!2322, !2319, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2323 = !{!2324}
!2324 = distinct !{!2324, !2325, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17hdfbef00fb5c77bf3E: %self"}
!2325 = distinct !{!2325, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17hdfbef00fb5c77bf3E"}
!2326 = !{!2327, !2329, !2331, !2324}
!2327 = distinct !{!2327, !2328, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!2328 = distinct !{!2328, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!2329 = distinct !{!2329, !2330, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!2330 = distinct !{!2330, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!2331 = distinct !{!2331, !2332, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h878ef570ba8d9540E: %self"}
!2332 = distinct !{!2332, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h878ef570ba8d9540E"}
!2333 = !{!2334}
!2334 = distinct !{!2334, !2335, !"_ZN4core3net11socket_addr12SocketAddrV44port17h7493a9b986c0e732E: %self"}
!2335 = distinct !{!2335, !"_ZN4core3net11socket_addr12SocketAddrV44port17h7493a9b986c0e732E"}
!2336 = !{!2337}
!2337 = distinct !{!2337, !2338, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2338 = distinct !{!2338, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2339 = !{!2340, !2341}
!2340 = distinct !{!2340, !2338, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2341 = distinct !{!2341, !2338, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2342 = !{!2343}
!2343 = distinct !{!2343, !2344, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!2344 = distinct !{!2344, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!2345 = !{!2346}
!2346 = distinct !{!2346, !2347, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17h696609c8fa045629E: %_0"}
!2347 = distinct !{!2347, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$3new17h696609c8fa045629E"}
!2348 = !{!2349}
!2349 = distinct !{!2349, !2350, !"_ZN4core3net11socket_addr12SocketAddrV68scope_id17hf794c3317e8d47a4E: %self"}
!2350 = distinct !{!2350, !"_ZN4core3net11socket_addr12SocketAddrV68scope_id17hf794c3317e8d47a4E"}
!2351 = !{!2352}
!2352 = distinct !{!2352, !2353, !"_ZN4core3net11socket_addr12SocketAddrV68scope_id17hf794c3317e8d47a4E: %self"}
!2353 = distinct !{!2353, !"_ZN4core3net11socket_addr12SocketAddrV68scope_id17hf794c3317e8d47a4E"}
!2354 = !{!2355}
!2355 = distinct !{!2355, !2356, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E: %self"}
!2356 = distinct !{!2356, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E"}
!2357 = !{!2358}
!2358 = distinct !{!2358, !2359, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2359 = distinct !{!2359, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2360 = !{!2361, !2362}
!2361 = distinct !{!2361, !2359, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2362 = distinct !{!2362, !2359, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2363 = !{!2364}
!2364 = distinct !{!2364, !2365, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E: %self"}
!2365 = distinct !{!2365, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E"}
!2366 = !{!2367}
!2367 = distinct !{!2367, !2368, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2368 = distinct !{!2368, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2369 = !{!2370, !2371}
!2370 = distinct !{!2370, !2368, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2371 = distinct !{!2371, !2368, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2372 = !{!2373}
!2373 = distinct !{!2373, !2374, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17he2662b0a301897b0E: %self"}
!2374 = distinct !{!2374, !"_ZN4core3net14display_buffer22DisplayBuffer$LT$_$GT$6as_str17he2662b0a301897b0E"}
!2375 = !{!2376, !2378, !2380, !2373}
!2376 = distinct !{!2376, !2377, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E: %slice.0"}
!2377 = distinct !{!2377, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf930a1bea2b06804E"}
!2378 = distinct !{!2378, !2379, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E: %slice.0"}
!2379 = distinct !{!2379, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hf57779b82b273072E"}
!2380 = distinct !{!2380, !2381, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0881aed43b99ebd6E: %self"}
!2381 = distinct !{!2381, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0881aed43b99ebd6E"}
!2382 = !{!2383}
!2383 = distinct !{!2383, !2384, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E: %self"}
!2384 = distinct !{!2384, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E"}
!2385 = !{!2386}
!2386 = distinct !{!2386, !2387, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2387 = distinct !{!2387, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2388 = !{!2389, !2390}
!2389 = distinct !{!2389, !2387, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2390 = distinct !{!2390, !2387, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2391 = !{!2392}
!2392 = distinct !{!2392, !2393, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E: %self"}
!2393 = distinct !{!2393, !"_ZN4core3net11socket_addr12SocketAddrV64port17hff209305a90f42b8E"}
!2394 = !{!2395}
!2395 = distinct !{!2395, !2396, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2396 = distinct !{!2396, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2397 = !{!2398, !2399}
!2398 = distinct !{!2398, !2396, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2399 = distinct !{!2399, !2396, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2400 = !{!2401}
!2401 = distinct !{!2401, !2402, !"_ZN50_$LT$u16$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hce0785dd988c29e0E: %self"}
!2402 = distinct !{!2402, !"_ZN50_$LT$u16$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hce0785dd988c29e0E"}
!2403 = !{!2404}
!2404 = distinct !{!2404, !2405, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd472f0f563555566E: %self"}
!2405 = distinct !{!2405, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd472f0f563555566E"}
!2406 = !{!2407}
!2407 = distinct !{!2407, !2408, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd3cbf3403b4601e5E: %self"}
!2408 = distinct !{!2408, !"_ZN75_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write..write_fmt..SpecWriteFmt$GT$14spec_write_fmt17hd3cbf3403b4601e5E"}
!2409 = !{!2410}
!2410 = distinct !{!2410, !2411, !"_ZN4core5clone5impls52_$LT$impl$u20$core..clone..Clone$u20$for$u20$u32$GT$5clone17hb923b222bf57c1afE: %self"}
!2411 = distinct !{!2411, !"_ZN4core5clone5impls52_$LT$impl$u20$core..clone..Clone$u20$for$u20$u32$GT$5clone17hb923b222bf57c1afE"}
!2412 = !{!2413}
!2413 = distinct !{!2413, !2414, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E: %self"}
!2414 = distinct !{!2414, !"_ZN4core5clone5impls51_$LT$impl$u20$core..clone..Clone$u20$for$u20$u8$GT$5clone17h484cd7335e76e808E"}
!2415 = !{!2416}
!2416 = distinct !{!2416, !2417, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2417 = distinct !{!2417, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2418 = !{!2419, !2420}
!2419 = distinct !{!2419, !2417, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2420 = distinct !{!2420, !2417, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2421 = !{!2422}
!2422 = distinct !{!2422, !2423, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2423 = distinct !{!2423, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2424 = !{!2425, !2426}
!2425 = distinct !{!2425, !2423, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2426 = distinct !{!2426, !2423, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2427 = !{!2428}
!2428 = distinct !{!2428, !2429, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2429 = distinct !{!2429, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2430 = !{!2431}
!2431 = distinct !{!2431, !2432, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2432 = distinct !{!2432, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2433 = !{!2434}
!2434 = distinct !{!2434, !2435, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2435 = distinct !{!2435, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2436 = !{!2437}
!2437 = distinct !{!2437, !2438, !"_ZN54_$LT$dyn$u20$core..any..Any$u2b$core..marker..Send$GT$12downcast_ref17hc6261dadf980aa14E: %self.1"}
!2438 = distinct !{!2438, !"_ZN54_$LT$dyn$u20$core..any..Any$u2b$core..marker..Send$GT$12downcast_ref17hc6261dadf980aa14E"}
!2439 = !{!2440}
!2440 = distinct !{!2440, !2441, !"_ZN31_$LT$dyn$u20$core..any..Any$GT$12downcast_ref17hb424e67268a95b01E: %self.1"}
!2441 = distinct !{!2441, !"_ZN31_$LT$dyn$u20$core..any..Any$GT$12downcast_ref17hb424e67268a95b01E"}
!2442 = !{!2443}
!2443 = distinct !{!2443, !2444, !"_ZN31_$LT$dyn$u20$core..any..Any$GT$2is17hc37880f2218a716eE: %self.1"}
!2444 = distinct !{!2444, !"_ZN31_$LT$dyn$u20$core..any..Any$GT$2is17hc37880f2218a716eE"}
!2445 = !{!2443, !2440, !2437}
!2446 = !{!2447}
!2447 = distinct !{!2447, !2448, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2448 = distinct !{!2448, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2449 = !{!2450}
!2450 = distinct !{!2450, !2451, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2451 = distinct !{!2451, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2452 = !{!2453}
!2453 = distinct !{!2453, !2454, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E: %_0"}
!2454 = distinct !{!2454, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E"}
!2455 = !{!2456, !2457}
!2456 = distinct !{!2456, !2454, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E: %message"}
!2457 = distinct !{!2457, !2454, !"_ZN4core5panic10panic_info9PanicInfo20internal_constructor17hde76c56c91d45264E: %location"}
!2458 = !{!2459}
!2459 = distinct !{!2459, !2460, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!2460 = distinct !{!2460, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!2461 = !{!2462}
!2462 = distinct !{!2462, !2460, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!2463 = !{!2464}
!2464 = distinct !{!2464, !2465, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!2465 = distinct !{!2465, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!2466 = !{!2467}
!2467 = distinct !{!2467, !2465, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!2468 = !{!2469}
!2469 = distinct !{!2469, !2470, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!2470 = distinct !{!2470, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!2471 = !{!2472, !2473, !2474}
!2472 = distinct !{!2472, !2470, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!2473 = distinct !{!2473, !2470, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!2474 = distinct !{!2474, !2470, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!2475 = !{!2476}
!2476 = distinct !{!2476, !2477, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2477 = distinct !{!2477, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2478 = !{!2479}
!2479 = distinct !{!2479, !2477, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2480 = !{!2476, !2479}
!2481 = !{!2482}
!2482 = distinct !{!2482, !2483, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!2483 = distinct !{!2483, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!2484 = !{!2485}
!2485 = distinct !{!2485, !2483, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!2486 = !{!2487}
!2487 = distinct !{!2487, !2483, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!2488 = !{!2482, !2487, !2489}
!2489 = distinct !{!2489, !2483, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!2490 = !{!2491, !2493, !2494, !2487}
!2491 = distinct !{!2491, !2492, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!2492 = distinct !{!2492, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!2493 = distinct !{!2493, !2492, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!2494 = distinct !{!2494, !2495, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!2495 = distinct !{!2495, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!2496 = !{!2497, !2498, !2482, !2485, !2489}
!2497 = distinct !{!2497, !2495, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!2498 = distinct !{!2498, !2495, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!2499 = !{!2485, !2487, !2489}
!2500 = !{!2501}
!2501 = distinct !{!2501, !2502, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E: %self"}
!2502 = distinct !{!2502, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E"}
!2503 = !{!2504, !2506}
!2504 = distinct !{!2504, !2505, !"_ZN4core3fmt8builders10DebugInner10entry_with28_$u7b$$u7b$closure$u7d$$u7d$17hd1b5b30e38132d87E: %_1"}
!2505 = distinct !{!2505, !"_ZN4core3fmt8builders10DebugInner10entry_with28_$u7b$$u7b$closure$u7d$$u7d$17hd1b5b30e38132d87E"}
!2506 = distinct !{!2506, !2507, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E: %op"}
!2507 = distinct !{!2507, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h84ee9005f4ecb370E"}
!2508 = !{!2509}
!2509 = distinct !{!2509, !2510, !"_ZN4core3fmt8builders8DebugSet5entry28_$u7b$$u7b$closure$u7d$$u7d$17h46276a86245e07b7E: %_1.1"}
!2510 = distinct !{!2510, !"_ZN4core3fmt8builders8DebugSet5entry28_$u7b$$u7b$closure$u7d$$u7d$17h46276a86245e07b7E"}
!2511 = !{!2512, !2504, !2506}
!2512 = distinct !{!2512, !2510, !"_ZN4core3fmt8builders8DebugSet5entry28_$u7b$$u7b$closure$u7d$$u7d$17h46276a86245e07b7E: %f"}
!2513 = !{!2509, !2504, !2506}
!2514 = !{!2515}
!2515 = distinct !{!2515, !2516, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2516 = distinct !{!2516, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2517 = !{!2518, !2504, !2506}
!2518 = distinct !{!2518, !2516, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2519 = !{!2515, !2518, !2504, !2506}
!2520 = !{!2515, !2504, !2506}
!2521 = !{!2522}
!2522 = distinct !{!2522, !2523, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2523 = distinct !{!2523, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2524 = !{!2525, !2504, !2506}
!2525 = distinct !{!2525, !2523, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2526 = !{!2522, !2525, !2504, !2506}
!2527 = !{!2522, !2504, !2506}
!2528 = !{!2529, !2531}
!2529 = distinct !{!2529, !2530, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!2530 = distinct !{!2530, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!2531 = distinct !{!2531, !2532, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %fmt"}
!2532 = distinct !{!2532, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE"}
!2533 = !{!2534, !2535, !2536, !2537, !2538, !2539, !2504, !2506}
!2534 = distinct !{!2534, !2530, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!2535 = distinct !{!2535, !2530, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!2536 = distinct !{!2536, !2530, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!2537 = distinct !{!2537, !2532, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %_0"}
!2538 = distinct !{!2538, !2532, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %slot"}
!2539 = distinct !{!2539, !2532, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %state"}
!2540 = !{!2537}
!2541 = !{!2531}
!2542 = !{!2538}
!2543 = !{!2534}
!2544 = !{!2529}
!2545 = !{!2535}
!2546 = !{!2547, !2549, !2550, !2535, !2538}
!2547 = distinct !{!2547, !2548, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!2548 = distinct !{!2548, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!2549 = distinct !{!2549, !2548, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!2550 = distinct !{!2550, !2551, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!2551 = distinct !{!2551, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!2552 = !{!2553, !2554, !2534, !2529, !2536, !2537, !2531, !2539, !2504, !2506}
!2553 = distinct !{!2553, !2551, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!2554 = distinct !{!2554, !2551, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!2555 = !{!2534, !2537}
!2556 = !{!2529, !2535, !2536, !2531, !2538, !2539, !2504, !2506}
!2557 = !{!2558}
!2558 = distinct !{!2558, !2559, !"_ZN4core3fmt8builders8DebugSet5entry28_$u7b$$u7b$closure$u7d$$u7d$17h46276a86245e07b7E: %_1.1"}
!2559 = distinct !{!2559, !"_ZN4core3fmt8builders8DebugSet5entry28_$u7b$$u7b$closure$u7d$$u7d$17h46276a86245e07b7E"}
!2560 = !{!2561, !2504, !2506}
!2561 = distinct !{!2561, !2559, !"_ZN4core3fmt8builders8DebugSet5entry28_$u7b$$u7b$closure$u7d$$u7d$17h46276a86245e07b7E: %f"}
!2562 = !{!2558, !2504, !2506}
!2563 = !{!2564}
!2564 = distinct !{!2564, !2565, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2565 = distinct !{!2565, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2566 = !{!2567, !2504, !2506}
!2567 = distinct !{!2567, !2565, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2568 = !{!2564, !2567, !2504, !2506}
!2569 = !{!2564, !2504, !2506}
!2570 = !{!2571}
!2571 = distinct !{!2571, !2572, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E: %self"}
!2572 = distinct !{!2572, !"_ZN4core3fmt9Formatter9alternate17h858a6ea9c8844045E"}
!2573 = !{!2574}
!2574 = distinct !{!2574, !2575, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he61de0894aac8714E: %op"}
!2575 = distinct !{!2575, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he61de0894aac8714E"}
!2576 = !{!2577}
!2577 = distinct !{!2577, !2578, !"_ZN4core3fmt8builders8DebugSet6finish28_$u7b$$u7b$closure$u7d$$u7d$17had182df20535a56dE: %_1"}
!2578 = distinct !{!2578, !"_ZN4core3fmt8builders8DebugSet6finish28_$u7b$$u7b$closure$u7d$$u7d$17had182df20535a56dE"}
!2579 = !{!2580}
!2580 = distinct !{!2580, !2581, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2581 = distinct !{!2581, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2582 = !{!2580, !2577, !2574}
!2583 = !{!2584}
!2584 = distinct !{!2584, !2581, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2585 = !{!2580, !2584, !2577, !2574}
!2586 = !{!2587}
!2587 = distinct !{!2587, !2588, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!2588 = distinct !{!2588, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!2589 = !{!2590}
!2590 = distinct !{!2590, !2591, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!2591 = distinct !{!2591, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!2592 = !{!2593}
!2593 = distinct !{!2593, !2594, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!2594 = distinct !{!2594, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!2595 = !{!2596}
!2596 = distinct !{!2596, !2597, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h6cc4ffec1cfe4895E: %op"}
!2597 = distinct !{!2597, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17h6cc4ffec1cfe4895E"}
!2598 = !{!2599}
!2599 = distinct !{!2599, !2600, !"_ZN4core3fmt8builders9DebugList6finish28_$u7b$$u7b$closure$u7d$$u7d$17hb6cd7d9bd2648dfcE: %_1"}
!2600 = distinct !{!2600, !"_ZN4core3fmt8builders9DebugList6finish28_$u7b$$u7b$closure$u7d$$u7d$17hb6cd7d9bd2648dfcE"}
!2601 = !{!2602}
!2602 = distinct !{!2602, !2603, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2603 = distinct !{!2603, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2604 = !{!2602, !2599, !2596}
!2605 = !{!2606}
!2606 = distinct !{!2606, !2603, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2607 = !{!2602, !2606, !2599, !2596}
!2608 = !{!2609, !2611}
!2609 = distinct !{!2609, !2610, !"_ZN4core3fmt8builders8DebugMap8key_with28_$u7b$$u7b$closure$u7d$$u7d$17h4fa7bc1bf3354b44E: %_1"}
!2610 = distinct !{!2610, !"_ZN4core3fmt8builders8DebugMap8key_with28_$u7b$$u7b$closure$u7d$$u7d$17h4fa7bc1bf3354b44E"}
!2611 = distinct !{!2611, !2612, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E: %op"}
!2612 = distinct !{!2612, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he42c041fe4a0c6d2E"}
!2613 = !{!2614}
!2614 = distinct !{!2614, !2615, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!2615 = distinct !{!2615, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!2616 = !{!2617, !2609, !2611}
!2617 = distinct !{!2617, !2615, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!2618 = !{!2619}
!2619 = distinct !{!2619, !2620, !"_ZN4core3fmt8builders8DebugMap3key28_$u7b$$u7b$closure$u7d$$u7d$17hb8420feafda49ab7E: %_1.1"}
!2620 = distinct !{!2620, !"_ZN4core3fmt8builders8DebugMap3key28_$u7b$$u7b$closure$u7d$$u7d$17hb8420feafda49ab7E"}
!2621 = !{!2622, !2609, !2611}
!2622 = distinct !{!2622, !2620, !"_ZN4core3fmt8builders8DebugMap3key28_$u7b$$u7b$closure$u7d$$u7d$17hb8420feafda49ab7E: %f"}
!2623 = !{!2619, !2609, !2611}
!2624 = !{!2625}
!2625 = distinct !{!2625, !2626, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2626 = distinct !{!2626, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2627 = !{!2628, !2609, !2611}
!2628 = distinct !{!2628, !2626, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2629 = !{!2625, !2628, !2609, !2611}
!2630 = !{!2625, !2609, !2611}
!2631 = !{!2632}
!2632 = distinct !{!2632, !2633, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2633 = distinct !{!2633, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2634 = !{!2635, !2609, !2611}
!2635 = distinct !{!2635, !2633, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2636 = !{!2632, !2635, !2609, !2611}
!2637 = !{!2632, !2609, !2611}
!2638 = !{!2639}
!2639 = distinct !{!2639, !2640, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2640 = distinct !{!2640, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2641 = !{!2642, !2609, !2611}
!2642 = distinct !{!2642, !2640, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2643 = !{!2639, !2642, !2609, !2611}
!2644 = !{!2639, !2609, !2611}
!2645 = !{!2646, !2648}
!2646 = distinct !{!2646, !2647, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!2647 = distinct !{!2647, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!2648 = distinct !{!2648, !2649, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %fmt"}
!2649 = distinct !{!2649, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE"}
!2650 = !{!2651, !2652, !2653, !2654, !2655, !2656, !2609, !2611}
!2651 = distinct !{!2651, !2647, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!2652 = distinct !{!2652, !2647, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!2653 = distinct !{!2653, !2647, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!2654 = distinct !{!2654, !2649, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %_0"}
!2655 = distinct !{!2655, !2649, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %slot"}
!2656 = distinct !{!2656, !2649, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %state"}
!2657 = !{!2654}
!2658 = !{!2648}
!2659 = !{!2655}
!2660 = !{!2651}
!2661 = !{!2646}
!2662 = !{!2652}
!2663 = !{!2664, !2666, !2667, !2652, !2655}
!2664 = distinct !{!2664, !2665, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!2665 = distinct !{!2665, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!2666 = distinct !{!2666, !2665, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!2667 = distinct !{!2667, !2668, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!2668 = distinct !{!2668, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!2669 = !{!2670, !2671, !2651, !2646, !2653, !2654, !2648, !2656, !2609, !2611}
!2670 = distinct !{!2670, !2668, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!2671 = distinct !{!2671, !2668, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!2672 = !{!2651, !2654}
!2673 = !{!2646, !2652, !2653, !2648, !2655, !2656, !2609, !2611}
!2674 = !{!2675}
!2675 = distinct !{!2675, !2676, !"_ZN4core3fmt8builders8DebugMap3key28_$u7b$$u7b$closure$u7d$$u7d$17hb8420feafda49ab7E: %_1.1"}
!2676 = distinct !{!2676, !"_ZN4core3fmt8builders8DebugMap3key28_$u7b$$u7b$closure$u7d$$u7d$17hb8420feafda49ab7E"}
!2677 = !{!2678, !2609, !2611}
!2678 = distinct !{!2678, !2676, !"_ZN4core3fmt8builders8DebugMap3key28_$u7b$$u7b$closure$u7d$$u7d$17hb8420feafda49ab7E: %f"}
!2679 = !{!2675, !2609, !2611}
!2680 = !{!2681}
!2681 = distinct !{!2681, !2682, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2682 = distinct !{!2682, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2683 = !{!2684, !2609, !2611}
!2684 = distinct !{!2684, !2682, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2685 = !{!2681, !2684, !2609, !2611}
!2686 = !{!2681, !2609, !2611}
!2687 = !{!2688, !2690}
!2688 = distinct !{!2688, !2689, !"_ZN4core3fmt8builders8DebugMap10value_with28_$u7b$$u7b$closure$u7d$$u7d$17he7d28c49df220492E: %_1"}
!2689 = distinct !{!2689, !"_ZN4core3fmt8builders8DebugMap10value_with28_$u7b$$u7b$closure$u7d$$u7d$17he7d28c49df220492E"}
!2690 = distinct !{!2690, !2691, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E: %op"}
!2691 = distinct !{!2691, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17hf5c4c85bcc8dab77E"}
!2692 = !{!2693}
!2693 = distinct !{!2693, !2694, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!2694 = distinct !{!2694, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!2695 = !{!2696, !2688, !2690}
!2696 = distinct !{!2696, !2694, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!2697 = !{!2698}
!2698 = distinct !{!2698, !2699, !"_ZN4core3fmt8builders8DebugMap5value28_$u7b$$u7b$closure$u7d$$u7d$17h7b4aa79d29454c77E: %_1.1"}
!2699 = distinct !{!2699, !"_ZN4core3fmt8builders8DebugMap5value28_$u7b$$u7b$closure$u7d$$u7d$17h7b4aa79d29454c77E"}
!2700 = !{!2701, !2688, !2690}
!2701 = distinct !{!2701, !2699, !"_ZN4core3fmt8builders8DebugMap5value28_$u7b$$u7b$closure$u7d$$u7d$17h7b4aa79d29454c77E: %f"}
!2702 = !{!2698, !2688, !2690}
!2703 = !{!2704}
!2704 = distinct !{!2704, !2705, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %_0"}
!2705 = distinct !{!2705, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE"}
!2706 = !{!2707}
!2707 = distinct !{!2707, !2705, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %fmt"}
!2708 = !{!2709}
!2709 = distinct !{!2709, !2705, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %slot"}
!2710 = !{!2711}
!2711 = distinct !{!2711, !2712, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %_0"}
!2712 = distinct !{!2712, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E"}
!2713 = !{!2714}
!2714 = distinct !{!2714, !2712, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %self"}
!2715 = !{!2716}
!2716 = distinct !{!2716, !2712, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.0"}
!2717 = !{!2714, !2707}
!2718 = !{!2711, !2716, !2719, !2704, !2709, !2720, !2688, !2690}
!2719 = distinct !{!2719, !2712, !"_ZN4core3fmt9Formatter8wrap_buf17hd4ed5acaf8e84d15E: %wrap.1"}
!2720 = distinct !{!2720, !2705, !"_ZN4core3fmt8builders10PadAdapter4wrap17hd5862b413b06c15eE: %state"}
!2721 = !{!2722, !2724, !2725, !2716, !2709}
!2722 = distinct !{!2722, !2723, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %self"}
!2723 = distinct !{!2723, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E"}
!2724 = distinct !{!2724, !2723, !"_ZN4core6option15Option$LT$T$GT$6insert17hb32a6c367f17c6e8E: %value"}
!2725 = distinct !{!2725, !2726, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.0"}
!2726 = distinct !{!2726, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E"}
!2727 = !{!2728, !2729, !2711, !2714, !2719, !2704, !2707, !2720, !2688, !2690}
!2728 = distinct !{!2728, !2726, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %_1.1"}
!2729 = distinct !{!2729, !2726, !"_ZN4core3fmt8builders10PadAdapter4wrap28_$u7b$$u7b$closure$u7d$$u7d$17h5df137cc27756093E: %buf.1"}
!2730 = !{!2711, !2704}
!2731 = !{!2714, !2716, !2719, !2707, !2709, !2720, !2688, !2690}
!2732 = !{!2733}
!2733 = distinct !{!2733, !2734, !"_ZN4core3fmt8builders8DebugMap5value28_$u7b$$u7b$closure$u7d$$u7d$17h7b4aa79d29454c77E: %_1.1"}
!2734 = distinct !{!2734, !"_ZN4core3fmt8builders8DebugMap5value28_$u7b$$u7b$closure$u7d$$u7d$17h7b4aa79d29454c77E"}
!2735 = !{!2736, !2688, !2690}
!2736 = distinct !{!2736, !2734, !"_ZN4core3fmt8builders8DebugMap5value28_$u7b$$u7b$closure$u7d$$u7d$17h7b4aa79d29454c77E: %f"}
!2737 = !{!2733, !2688, !2690}
!2738 = !{!2739}
!2739 = distinct !{!2739, !2740, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2740 = distinct !{!2740, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2741 = !{!2742, !2688, !2690}
!2742 = distinct !{!2742, !2740, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2743 = !{!2739, !2742, !2688, !2690}
!2744 = !{!2739, !2688, !2690}
!2745 = !{!2746}
!2746 = distinct !{!2746, !2747, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he07dffd40e9aecafE: %op.0"}
!2747 = distinct !{!2747, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he07dffd40e9aecafE"}
!2748 = !{!2749}
!2749 = distinct !{!2749, !2747, !"_ZN4core6result19Result$LT$T$C$E$GT$8and_then17he07dffd40e9aecafE: %op.1"}
!2750 = !{!2751}
!2751 = distinct !{!2751, !2752, !"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E: %_1.0"}
!2752 = distinct !{!2752, !"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E"}
!2753 = !{!2754}
!2754 = distinct !{!2754, !2752, !"_ZN4core3fmt8builders8DebugMap6finish28_$u7b$$u7b$closure$u7d$$u7d$17he1f56aa4ca6b4b63E: %_1.1"}
!2755 = !{!2754, !2749}
!2756 = !{!2751, !2746}
!2757 = !{!2751, !2754, !2746, !2749}
!2758 = !{!2759}
!2759 = distinct !{!2759, !2760, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!2760 = distinct !{!2760, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!2761 = !{!2762, !2751, !2754, !2746, !2749}
!2762 = distinct !{!2762, !2760, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!2763 = !{!2764}
!2764 = distinct !{!2764, !2765, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2765 = distinct !{!2765, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2766 = !{!2764, !2751, !2746}
!2767 = !{!2768, !2754, !2749}
!2768 = distinct !{!2768, !2765, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2769 = !{!2764, !2768, !2751, !2754, !2746, !2749}
!2770 = !{!2764, !2751, !2754, !2746, !2749}
!2771 = !{!2772}
!2772 = distinct !{!2772, !2773, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2773 = distinct !{!2773, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2774 = !{i8 48, i8 56}
!2775 = !{!2776}
!2776 = distinct !{!2776, !2777, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2777 = distinct !{!2777, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2778 = !{!2779}
!2779 = distinct !{!2779, !2780, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2780 = distinct !{!2780, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2781 = !{!2782, !2783}
!2782 = distinct !{!2782, !2780, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2783 = distinct !{!2783, !2780, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2784 = !{!2785}
!2785 = distinct !{!2785, !2786, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2786 = distinct !{!2786, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2787 = !{i8 48, i8 50}
!2788 = !{!2789}
!2789 = distinct !{!2789, !2790, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2790 = distinct !{!2790, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2791 = !{!2792}
!2792 = distinct !{!2792, !2793, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!2793 = distinct !{!2793, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!2794 = !{!2795, !2796}
!2795 = distinct !{!2795, !2793, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!2796 = distinct !{!2796, !2793, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!2797 = !{!2798}
!2798 = distinct !{!2798, !2799, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2799 = distinct !{!2799, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2800 = !{!2801}
!2801 = distinct !{!2801, !2802, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2802 = distinct !{!2802, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2803 = !{!2804}
!2804 = distinct !{!2804, !2805, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2805 = distinct !{!2805, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2806 = !{!2807}
!2807 = distinct !{!2807, !2808, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2808 = distinct !{!2808, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2809 = !{!2810}
!2810 = distinct !{!2810, !2811, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2811 = distinct !{!2811, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2812 = !{!2813}
!2813 = distinct !{!2813, !2814, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2814 = distinct !{!2814, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2815 = !{!2816}
!2816 = distinct !{!2816, !2817, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2817 = distinct !{!2817, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2818 = !{!2819}
!2819 = distinct !{!2819, !2820, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2820 = distinct !{!2820, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2821 = !{!2822}
!2822 = distinct !{!2822, !2823, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2823 = distinct !{!2823, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2824 = !{!2825}
!2825 = distinct !{!2825, !2826, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2826 = distinct !{!2826, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2827 = !{!2828}
!2828 = distinct !{!2828, !2829, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E: %self"}
!2829 = distinct !{!2829, !"_ZN4core3mem12maybe_uninit20MaybeUninit$LT$T$GT$5write17h226b79eb0914d538E"}
!2830 = !{!2831}
!2831 = distinct !{!2831, !2832, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2832 = distinct !{!2832, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2833 = !{!2834}
!2834 = distinct !{!2834, !2832, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2835 = !{!2831, !2834}
!2836 = !{!2837}
!2837 = distinct !{!2837, !2838, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!2838 = distinct !{!2838, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!2839 = !{!2840}
!2840 = distinct !{!2840, !2838, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!2841 = !{!2842}
!2842 = distinct !{!2842, !2843, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2843 = distinct !{!2843, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2844 = !{!2842, !2840}
!2845 = !{!2846, !2837, !2847}
!2846 = distinct !{!2846, !2843, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2847 = distinct !{!2847, !2838, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!2848 = !{!2842, !2846, !2837, !2840, !2847}
!2849 = !{!2842, !2837, !2840}
!2850 = !{!2840, !2847}
!2851 = !{!2852}
!2852 = distinct !{!2852, !2853, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!2853 = distinct !{!2853, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!2854 = !{!2855}
!2855 = distinct !{!2855, !2853, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!2856 = !{!2857}
!2857 = distinct !{!2857, !2858, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2858 = distinct !{!2858, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2859 = !{!2857, !2855}
!2860 = !{!2861, !2852, !2862}
!2861 = distinct !{!2861, !2858, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2862 = distinct !{!2862, !2853, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!2863 = !{!2857, !2861, !2852, !2855, !2862}
!2864 = !{!2857, !2852, !2855}
!2865 = !{!2855, !2862}
!2866 = !{!2867}
!2867 = distinct !{!2867, !2868, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!2868 = distinct !{!2868, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!2869 = !{!2870}
!2870 = distinct !{!2870, !2868, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!2871 = !{!2872}
!2872 = distinct !{!2872, !2873, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2873 = distinct !{!2873, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2874 = !{!2872, !2870}
!2875 = !{!2876, !2867, !2877}
!2876 = distinct !{!2876, !2873, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2877 = distinct !{!2877, !2868, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!2878 = !{!2872, !2876, !2867, !2870, !2877}
!2879 = !{!2872, !2867, !2870}
!2880 = !{!2870, !2877}
!2881 = !{!2882}
!2882 = distinct !{!2882, !2883, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!2883 = distinct !{!2883, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!2884 = !{!2885}
!2885 = distinct !{!2885, !2883, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!2886 = !{!2887}
!2887 = distinct !{!2887, !2888, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2888 = distinct !{!2888, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2889 = !{!2887, !2885}
!2890 = !{!2891, !2882, !2892}
!2891 = distinct !{!2891, !2888, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2892 = distinct !{!2892, !2883, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!2893 = !{!2887, !2891, !2882, !2885, !2892}
!2894 = !{!2887, !2882, !2885}
!2895 = !{!2885, !2892}
!2896 = !{!2897}
!2897 = distinct !{!2897, !2898, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!2898 = distinct !{!2898, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!2899 = !{!2900}
!2900 = distinct !{!2900, !2898, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!2901 = !{!2902}
!2902 = distinct !{!2902, !2903, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2903 = distinct !{!2903, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2904 = !{!2902, !2900}
!2905 = !{!2906, !2897, !2907}
!2906 = distinct !{!2906, !2903, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2907 = distinct !{!2907, !2898, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!2908 = !{!2902, !2906, !2897, !2900, !2907}
!2909 = !{!2902, !2897, !2900}
!2910 = !{!2900, !2907}
!2911 = !{!2912}
!2912 = distinct !{!2912, !2913, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!2913 = distinct !{!2913, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!2914 = !{!2915}
!2915 = distinct !{!2915, !2913, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!2916 = !{!2917}
!2917 = distinct !{!2917, !2918, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2918 = distinct !{!2918, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2919 = !{!2917, !2915}
!2920 = !{!2921, !2912, !2922}
!2921 = distinct !{!2921, !2918, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2922 = distinct !{!2922, !2913, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!2923 = !{!2917, !2921, !2912, !2915, !2922}
!2924 = !{!2917, !2912, !2915}
!2925 = !{!2915, !2922}
!2926 = !{!2927, !2929}
!2927 = distinct !{!2927, !2928, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h094f05473238e222E: %_0"}
!2928 = distinct !{!2928, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h094f05473238e222E"}
!2929 = distinct !{!2929, !2928, !"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h094f05473238e222E: %self"}
!2930 = !{!2931}
!2931 = distinct !{!2931, !2932, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2932 = distinct !{!2932, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2933 = !{!2934}
!2934 = distinct !{!2934, !2932, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2935 = !{!2931, !2934}
!2936 = !{!2937}
!2937 = distinct !{!2937, !2938, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %_0"}
!2938 = distinct !{!2938, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E"}
!2939 = !{!2940}
!2940 = distinct !{!2940, !2938, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %fmt"}
!2941 = !{!2942}
!2942 = distinct !{!2942, !2943, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2943 = distinct !{!2943, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2944 = !{!2942, !2940}
!2945 = !{!2946, !2937, !2947}
!2946 = distinct !{!2946, !2943, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2947 = distinct !{!2947, !2938, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %name.0"}
!2948 = !{!2942, !2946, !2937, !2940, !2947}
!2949 = !{!2942, !2937, !2940}
!2950 = !{!2940, !2947}
!2951 = !{!2952}
!2952 = distinct !{!2952, !2953, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %_0"}
!2953 = distinct !{!2953, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E"}
!2954 = !{!2955}
!2955 = distinct !{!2955, !2953, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %fmt"}
!2956 = !{!2957}
!2957 = distinct !{!2957, !2958, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2958 = distinct !{!2958, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2959 = !{!2957, !2955}
!2960 = !{!2961, !2952, !2962}
!2961 = distinct !{!2961, !2958, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2962 = distinct !{!2962, !2953, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %name.0"}
!2963 = !{!2957, !2961, !2952, !2955, !2962}
!2964 = !{!2957, !2952, !2955}
!2965 = !{!2955, !2962}
!2966 = !{!2967}
!2967 = distinct !{!2967, !2968, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %_0"}
!2968 = distinct !{!2968, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E"}
!2969 = !{!2970}
!2970 = distinct !{!2970, !2968, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %fmt"}
!2971 = !{!2972}
!2972 = distinct !{!2972, !2973, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2973 = distinct !{!2973, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2974 = !{!2972, !2970}
!2975 = !{!2976, !2967, !2977}
!2976 = distinct !{!2976, !2973, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2977 = distinct !{!2977, !2968, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %name.0"}
!2978 = !{!2972, !2976, !2967, !2970, !2977}
!2979 = !{!2972, !2967, !2970}
!2980 = !{!2970, !2977}
!2981 = !{!2982}
!2982 = distinct !{!2982, !2983, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %_0"}
!2983 = distinct !{!2983, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E"}
!2984 = !{!2985}
!2985 = distinct !{!2985, !2983, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %fmt"}
!2986 = !{!2987}
!2987 = distinct !{!2987, !2988, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!2988 = distinct !{!2988, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!2989 = !{!2987, !2985}
!2990 = !{!2991, !2982, !2992}
!2991 = distinct !{!2991, !2988, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!2992 = distinct !{!2992, !2983, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %name.0"}
!2993 = !{!2987, !2991, !2982, !2985, !2992}
!2994 = !{!2987, !2982, !2985}
!2995 = !{!2985, !2992}
!2996 = !{!2997}
!2997 = distinct !{!2997, !2998, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %_0"}
!2998 = distinct !{!2998, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E"}
!2999 = !{!3000}
!3000 = distinct !{!3000, !2998, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %fmt"}
!3001 = !{!3002}
!3002 = distinct !{!3002, !3003, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3003 = distinct !{!3003, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3004 = !{!3002, !3000}
!3005 = !{!3006, !2997, !3007}
!3006 = distinct !{!3006, !3003, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3007 = distinct !{!3007, !2998, !"_ZN4core3fmt8builders15debug_tuple_new17h6752981545b6d956E: %name.0"}
!3008 = !{!3002, !3006, !2997, !3000, !3007}
!3009 = !{!3002, !2997, !3000}
!3010 = !{!3000, !3007}
!3011 = !{!3012}
!3012 = distinct !{!3012, !3013, !"_ZN4core3fmt8builders14debug_list_new17hdb97562de3f13fb9E: %_0"}
!3013 = distinct !{!3013, !"_ZN4core3fmt8builders14debug_list_new17hdb97562de3f13fb9E"}
!3014 = !{!3015}
!3015 = distinct !{!3015, !3013, !"_ZN4core3fmt8builders14debug_list_new17hdb97562de3f13fb9E: %fmt"}
!3016 = !{!3017}
!3017 = distinct !{!3017, !3018, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3018 = distinct !{!3018, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3019 = !{!3017, !3015}
!3020 = !{!3021, !3012}
!3021 = distinct !{!3021, !3018, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3022 = !{!3017, !3021, !3012, !3015}
!3023 = !{!3017, !3012, !3015}
!3024 = !{!3025}
!3025 = distinct !{!3025, !3026, !"_ZN4core3fmt8builders13debug_set_new17h4aa73b2e7239d434E: %_0"}
!3026 = distinct !{!3026, !"_ZN4core3fmt8builders13debug_set_new17h4aa73b2e7239d434E"}
!3027 = !{!3028}
!3028 = distinct !{!3028, !3026, !"_ZN4core3fmt8builders13debug_set_new17h4aa73b2e7239d434E: %fmt"}
!3029 = !{!3030}
!3030 = distinct !{!3030, !3031, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3031 = distinct !{!3031, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3032 = !{!3030, !3028}
!3033 = !{!3034, !3025}
!3034 = distinct !{!3034, !3031, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3035 = !{!3030, !3034, !3025, !3028}
!3036 = !{!3030, !3025, !3028}
!3037 = !{!3038}
!3038 = distinct !{!3038, !3039, !"_ZN4core3fmt8builders13debug_map_new17hd599137234339a73E: %_0"}
!3039 = distinct !{!3039, !"_ZN4core3fmt8builders13debug_map_new17hd599137234339a73E"}
!3040 = !{!3041}
!3041 = distinct !{!3041, !3039, !"_ZN4core3fmt8builders13debug_map_new17hd599137234339a73E: %fmt"}
!3042 = !{!3043}
!3043 = distinct !{!3043, !3044, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3044 = distinct !{!3044, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3045 = !{!3043, !3041}
!3046 = !{!3047, !3038}
!3047 = distinct !{!3047, !3044, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3048 = !{!3043, !3047, !3038, !3041}
!3049 = !{!3043, !3038, !3041}
!3050 = !{!3051}
!3051 = distinct !{!3051, !3052, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3052 = distinct !{!3052, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3053 = !{!3054, !3056}
!3054 = distinct !{!3054, !3055, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3055 = distinct !{!3055, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3056 = distinct !{!3056, !3055, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3057 = !{!3054}
!3058 = !{!3059}
!3059 = distinct !{!3059, !3060, !"_ZN93_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9767169f4f60ebd5E: %self"}
!3060 = distinct !{!3060, !"_ZN93_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9767169f4f60ebd5E"}
!3061 = !{!3062}
!3062 = distinct !{!3062, !3063, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3063 = distinct !{!3063, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3064 = !{!3065, !3067}
!3065 = distinct !{!3065, !3066, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3066 = distinct !{!3066, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3067 = distinct !{!3067, !3066, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3068 = !{!3065}
!3069 = !{!3070}
!3070 = distinct !{!3070, !3071, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3071 = distinct !{!3071, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3072 = !{!3073, !3075, !3077}
!3073 = distinct !{!3073, !3074, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E: %self.0"}
!3074 = distinct !{!3074, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E"}
!3075 = distinct !{!3075, !3076, !"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$3get17h053de4732af4c98fE: %slice.0"}
!3076 = distinct !{!3076, !"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$3get17h053de4732af4c98fE"}
!3077 = distinct !{!3077, !3078, !"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE: %slice.0"}
!3078 = distinct !{!3078, !"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE"}
!3079 = !{!3080}
!3080 = distinct !{!3080, !3078, !"_ZN4core3str6traits112_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..RangeFrom$LT$usize$GT$$GT$5index17h15474a864fa99f0aE: argument 1"}
!3081 = !{!3082, !3084, !3086}
!3082 = distinct !{!3082, !3083, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E: %self.0"}
!3083 = distinct !{!3083, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E"}
!3084 = distinct !{!3084, !3085, !"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$3get17h8ee9c219cc8bb448E: %slice.0"}
!3085 = distinct !{!3085, !"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$3get17h8ee9c219cc8bb448E"}
!3086 = distinct !{!3086, !3087, !"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE: %slice.0"}
!3087 = distinct !{!3087, !"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE"}
!3088 = !{!3089}
!3089 = distinct !{!3089, !3087, !"_ZN4core3str6traits108_$LT$impl$u20$core..slice..index..SliceIndex$LT$str$GT$$u20$for$u20$core..ops..range..Range$LT$usize$GT$$GT$5index17h4dcc06943469470fE: argument 1"}
!3090 = !{!3091, !3084, !3086}
!3091 = distinct !{!3091, !3092, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E: %self.0"}
!3092 = distinct !{!3092, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E"}
!3093 = !{!3094}
!3094 = distinct !{!3094, !3095, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3095 = distinct !{!3095, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3096 = !{!3097, !3098}
!3097 = distinct !{!3097, !3095, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3098 = distinct !{!3098, !3095, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3099 = !{!3100}
!3100 = distinct !{!3100, !3101, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E: %self.0"}
!3101 = distinct !{!3101, !"_ZN4core3str21_$LT$impl$u20$str$GT$16is_char_boundary17hc702db04e3a72d18E"}
!3102 = !{!3103}
!3103 = distinct !{!3103, !3104, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3104 = distinct !{!3104, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3105 = !{!3106, !3107}
!3106 = distinct !{!3106, !3104, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3107 = distinct !{!3107, !3104, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3108 = !{!3109}
!3109 = distinct !{!3109, !3110, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3110 = distinct !{!3110, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3111 = !{!3112, !3113}
!3112 = distinct !{!3112, !3110, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3113 = distinct !{!3113, !3110, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3114 = !{!3115, !3117, !3119}
!3115 = distinct !{!3115, !3116, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3116 = distinct !{!3116, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3117 = distinct !{!3117, !3118, !"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E: %self"}
!3118 = distinct !{!3118, !"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E"}
!3119 = distinct !{!3119, !3118, !"_ZN115_$LT$core..ops..range..RangeInclusive$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hed9f6a3d5e6e9977E: %slice.0"}
!3120 = !{!3121}
!3121 = distinct !{!3121, !3122, !"_ZN4core3str21_$LT$impl$u20$str$GT$19floor_char_boundary28_$u7b$$u7b$closure$u7d$$u7d$17h0cbb9dad2618334dE: %b"}
!3122 = distinct !{!3122, !"_ZN4core3str21_$LT$impl$u20$str$GT$19floor_char_boundary28_$u7b$$u7b$closure$u7d$$u7d$17h0cbb9dad2618334dE"}
!3123 = !{!3124}
!3124 = distinct !{!3124, !3125, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E: %self"}
!3125 = distinct !{!3125, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h20fc6b54babeec24E"}
!3126 = !{!3127, !3129}
!3127 = distinct !{!3127, !3128, !"_ZN4core6option15Option$LT$T$GT$7is_some17hce958a5823677a84E: %self"}
!3128 = distinct !{!3128, !"_ZN4core6option15Option$LT$T$GT$7is_some17hce958a5823677a84E"}
!3129 = distinct !{!3129, !3130, !"_ZN4core6option15Option$LT$T$GT$7is_none17hcebd587fb24390afE: %self"}
!3130 = distinct !{!3130, !"_ZN4core6option15Option$LT$T$GT$7is_none17hcebd587fb24390afE"}
!3131 = !{!3132}
!3132 = distinct !{!3132, !3133, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3133 = distinct !{!3133, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3134 = !{!3135}
!3135 = distinct !{!3135, !3136, !"_ZN4core5slice6memchr7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1cc27a2b4d151029E: %elt"}
!3136 = distinct !{!3136, !"_ZN4core5slice6memchr7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1cc27a2b4d151029E"}
!3137 = !{!3138, !3139, !3141}
!3138 = distinct !{!3138, !3136, !"_ZN4core5slice6memchr7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1cc27a2b4d151029E: %_1"}
!3139 = distinct !{!3139, !3140, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h9753f5729e76c462E: %self"}
!3140 = distinct !{!3140, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h9753f5729e76c462E"}
!3141 = distinct !{!3141, !3140, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h9753f5729e76c462E: argument 1"}
!3142 = !{!3143, !3145}
!3143 = distinct !{!3143, !3144, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3144 = distinct !{!3144, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3145 = distinct !{!3145, !3146, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E: %slice.0"}
!3146 = distinct !{!3146, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E"}
!3147 = !{!3148}
!3148 = distinct !{!3148, !3149, !"_ZN4core5slice6memchr7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h22413bdf98040593E: %elt"}
!3149 = distinct !{!3149, !"_ZN4core5slice6memchr7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h22413bdf98040593E"}
!3150 = !{!3151, !3152, !3154}
!3151 = distinct !{!3151, !3149, !"_ZN4core5slice6memchr7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h22413bdf98040593E: %_1"}
!3152 = distinct !{!3152, !3153, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17hbb1fd2bcdd31a676E: %self"}
!3153 = distinct !{!3153, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17hbb1fd2bcdd31a676E"}
!3154 = distinct !{!3154, !3153, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17hbb1fd2bcdd31a676E: argument 1"}
!3155 = !{!3156}
!3156 = distinct !{!3156, !3157, !"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE: %self"}
!3157 = distinct !{!3157, !"_ZN129_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hcfaaebe331359cfcE"}
!3158 = !{!3159}
!3159 = distinct !{!3159, !3160, !"_ZN131_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17ha64b08c21844249eE: %self"}
!3160 = distinct !{!3160, !"_ZN131_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17ha64b08c21844249eE"}
!3161 = !{!3162, !3164, !3159, !3156}
!3162 = distinct !{!3162, !3163, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h2d8d75fe25bc0aa3E: %self"}
!3163 = distinct !{!3163, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h2d8d75fe25bc0aa3E"}
!3164 = distinct !{!3164, !3165, !"_ZN4core4iter8adapters7flatten17and_then_or_clear17hcd038e4f5d537c1fE: %opt"}
!3165 = distinct !{!3165, !"_ZN4core4iter8adapters7flatten17and_then_or_clear17hcd038e4f5d537c1fE"}
!3166 = !{!3164, !3159, !3156}
!3167 = !{!3168}
!3168 = distinct !{!3168, !3169, !"_ZN115_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hbf44b514402d9201E: %self"}
!3169 = distinct !{!3169, !"_ZN115_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hbf44b514402d9201E"}
!3170 = !{!3171}
!3171 = distinct !{!3171, !3172, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$9next_back17h02014aeba49947a1E: %self"}
!3172 = distinct !{!3172, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$9next_back17h02014aeba49947a1E"}
!3173 = !{!3171, !3168, !3159, !3156}
!3174 = !{!3175}
!3175 = distinct !{!3175, !3176, !"_ZN117_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h8330f419719b7b8eE: %self"}
!3176 = distinct !{!3176, !"_ZN117_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h8330f419719b7b8eE"}
!3177 = !{!3178, !3175, !3171, !3168, !3159, !3156}
!3178 = distinct !{!3178, !3179, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hf3c07fb81c225c20E: %self"}
!3179 = distinct !{!3179, !"_ZN106_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17hf3c07fb81c225c20E"}
!3180 = !{!3181, !3183, !3178, !3175, !3171, !3168, !3159, !3156}
!3181 = distinct !{!3181, !3182, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hfd498af172b5b915E: %self"}
!3182 = distinct !{!3182, !"_ZN4core5slice4iter13Iter$LT$T$GT$11pre_dec_end17hfd498af172b5b915E"}
!3183 = distinct !{!3183, !3184, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h025b05d57ee54e0eE: %self"}
!3184 = distinct !{!3184, !"_ZN4core5slice4iter13Iter$LT$T$GT$19next_back_unchecked17h025b05d57ee54e0eE"}
!3185 = !{!3186, !3188, !3190, !3192}
!3186 = distinct !{!3186, !3187, !"_ZN99_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..Fn$LT$$LP$$RF$u8$C$$RP$$GT$$GT$4call17h101b6b3d38bbdc14E: argument 0"}
!3187 = distinct !{!3187, !"_ZN99_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..Fn$LT$$LP$$RF$u8$C$$RP$$GT$$GT$4call17h101b6b3d38bbdc14E"}
!3188 = distinct !{!3188, !3189, !"_ZN102_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..FnMut$LT$$LP$$RF$u8$C$$RP$$GT$$GT$8call_mut17h8a9a8d5866311bfaE: argument 0"}
!3189 = distinct !{!3189, !"_ZN102_$LT$core..slice..ascii..EscapeByte$u20$as$u20$core..ops..function..FnMut$LT$$LP$$RF$u8$C$$RP$$GT$$GT$8call_mut17h8a9a8d5866311bfaE"}
!3190 = distinct !{!3190, !3191, !"_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h3ea0d806417ba206E: argument 0"}
!3191 = distinct !{!3191, !"_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h3ea0d806417ba206E"}
!3192 = distinct !{!3192, !3193, !"_ZN4core6option15Option$LT$T$GT$3map17h96f55c4b991fb627E: argument 0"}
!3193 = distinct !{!3193, !"_ZN4core6option15Option$LT$T$GT$3map17h96f55c4b991fb627E"}
!3194 = !{!3175, !3171, !3168, !3159, !3156}
!3195 = !{!3196, !3198, !3159, !3156}
!3196 = distinct !{!3196, !3197, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h2d8d75fe25bc0aa3E: %self"}
!3197 = distinct !{!3197, !"_ZN4core6option15Option$LT$T$GT$6as_mut17h2d8d75fe25bc0aa3E"}
!3198 = distinct !{!3198, !3199, !"_ZN4core4iter8adapters7flatten17and_then_or_clear17hab4d0aabfbdcba1fE: %opt"}
!3199 = distinct !{!3199, !"_ZN4core4iter8adapters7flatten17and_then_or_clear17hab4d0aabfbdcba1fE"}
!3200 = !{!3198, !3159, !3156}
!3201 = !{!3159, !3156}
!3202 = !{!3203, !3205, !3207}
!3203 = distinct !{!3203, !3204, !"_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u8$GT$2lt17h5b3bd8294857a4dcE: %self"}
!3204 = distinct !{!3204, !"_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u8$GT$2lt17h5b3bd8294857a4dcE"}
!3205 = distinct !{!3205, !3206, !"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$14spec_next_back17h067dd4d3d2906570E: %self"}
!3206 = distinct !{!3206, !"_ZN89_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..iter..range..RangeIteratorImpl$GT$14spec_next_back17h067dd4d3d2906570E"}
!3207 = distinct !{!3207, !3208, !"_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4f235216e3b9799cE: %self"}
!3208 = distinct !{!3208, !"_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4f235216e3b9799cE"}
!3209 = !{!3210}
!3210 = distinct !{!3210, !3204, !"_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u8$GT$2lt17h5b3bd8294857a4dcE: %other"}
!3211 = !{!3205, !3207}
!3212 = !{!3213}
!3213 = distinct !{!3213, !3214, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!3214 = distinct !{!3214, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!3215 = !{!3216}
!3216 = distinct !{!3216, !3214, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!3217 = !{!3218}
!3218 = distinct !{!3218, !3219, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3219 = distinct !{!3219, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3220 = !{!3218, !3216}
!3221 = !{!3222, !3213, !3223}
!3222 = distinct !{!3222, !3219, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3223 = distinct !{!3223, !3214, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!3224 = !{!3218, !3222, !3213, !3216, !3223}
!3225 = !{!3218, !3213, !3216}
!3226 = !{!3216, !3223}
!3227 = !{!3228}
!3228 = distinct !{!3228, !3229, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3229 = distinct !{!3229, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3230 = !{!3231}
!3231 = distinct !{!3231, !3229, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3232 = !{!3233}
!3233 = distinct !{!3233, !3234, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3234 = distinct !{!3234, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3235 = !{!3236}
!3236 = distinct !{!3236, !3234, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3237 = !{!3238}
!3238 = distinct !{!3238, !3239, !"_ZN4core3str11validations19run_utf8_validation17ha51a0c58fb114bf5E: %_0"}
!3239 = distinct !{!3239, !"_ZN4core3str11validations19run_utf8_validation17ha51a0c58fb114bf5E"}
!3240 = !{!3241}
!3241 = distinct !{!3241, !3239, !"_ZN4core3str11validations19run_utf8_validation17ha51a0c58fb114bf5E: %v.0"}
!3242 = !{!3243}
!3243 = distinct !{!3243, !3244, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3244 = distinct !{!3244, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3245 = !{!3246, !3247}
!3246 = distinct !{!3246, !3244, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3247 = distinct !{!3247, !3244, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3248 = !{!3249}
!3249 = distinct !{!3249, !3250, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3250 = distinct !{!3250, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3251 = !{!3252, !3253}
!3252 = distinct !{!3252, !3250, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3253 = distinct !{!3253, !3250, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3254 = !{!3255}
!3255 = distinct !{!3255, !3256, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3256 = distinct !{!3256, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3257 = !{!3258}
!3258 = distinct !{!3258, !3256, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3259 = !{!3260}
!3260 = distinct !{!3260, !3261, !"_ZN4core3fmt9Formatter10debug_list17h8db100d5324b69d2E: %_0"}
!3261 = distinct !{!3261, !"_ZN4core3fmt9Formatter10debug_list17h8db100d5324b69d2E"}
!3262 = !{!3263}
!3263 = distinct !{!3263, !3261, !"_ZN4core3fmt9Formatter10debug_list17h8db100d5324b69d2E: %self"}
!3264 = !{!3265}
!3265 = distinct !{!3265, !3266, !"_ZN4core3fmt8builders14debug_list_new17hdb97562de3f13fb9E: %_0"}
!3266 = distinct !{!3266, !"_ZN4core3fmt8builders14debug_list_new17hdb97562de3f13fb9E"}
!3267 = !{!3268}
!3268 = distinct !{!3268, !3266, !"_ZN4core3fmt8builders14debug_list_new17hdb97562de3f13fb9E: %fmt"}
!3269 = !{!3270}
!3270 = distinct !{!3270, !3271, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3271 = distinct !{!3271, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3272 = !{!3270, !3268, !3263}
!3273 = !{!3274, !3265, !3260}
!3274 = distinct !{!3274, !3271, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3275 = !{!3270, !3274, !3265, !3268, !3260, !3263}
!3276 = !{!3270, !3265, !3268, !3260, !3263}
!3277 = !{!3265, !3260}
!3278 = !{!3268, !3263}
!3279 = !{!3280, !3282}
!3280 = distinct !{!3280, !3281, !"_ZN71_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hd2fac998cd3a0375E: %self"}
!3281 = distinct !{!3281, !"_ZN71_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hd2fac998cd3a0375E"}
!3282 = distinct !{!3282, !3283, !"_ZN61_$LT$core..str..iter..Chars$u20$as$u20$core..clone..Clone$GT$5clone17h2d71ca6f2dd2f57aE: %self"}
!3283 = distinct !{!3283, !"_ZN61_$LT$core..str..iter..Chars$u20$as$u20$core..clone..Clone$GT$5clone17h2d71ca6f2dd2f57aE"}
!3284 = !{!3285}
!3285 = distinct !{!3285, !3286, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3286 = distinct !{!3286, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3287 = !{!3288}
!3288 = distinct !{!3288, !3286, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3289 = !{!3290}
!3290 = distinct !{!3290, !3291, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!3291 = distinct !{!3291, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!3292 = !{!3293}
!3293 = distinct !{!3293, !3291, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!3294 = !{!3295}
!3295 = distinct !{!3295, !3296, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3296 = distinct !{!3296, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3297 = !{!3295, !3293}
!3298 = !{!3299, !3290, !3300}
!3299 = distinct !{!3299, !3296, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3300 = distinct !{!3300, !3291, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!3301 = !{!3295, !3299, !3290, !3293, !3300}
!3302 = !{!3295, !3290, !3293}
!3303 = !{!3293, !3300}
!3304 = !{!3305}
!3305 = distinct !{!3305, !3306, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3306 = distinct !{!3306, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3307 = !{!3308}
!3308 = distinct !{!3308, !3306, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3309 = !{!3310}
!3310 = distinct !{!3310, !3311, !"_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE: %needle.0"}
!3311 = distinct !{!3311, !"_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE"}
!3312 = !{!3313}
!3313 = distinct !{!3313, !3311, !"_ZN4core3str7pattern14TwoWaySearcher3new17hc68c48b47c2ca03dE: %_0"}
!3314 = !{!3315, !3317, !3313, !3310}
!3315 = distinct !{!3315, !3316, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3316 = distinct !{!3316, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3317 = distinct !{!3317, !3318, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E: %slice.0"}
!3318 = distinct !{!3318, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E"}
!3319 = !{!3320, !3313, !3310}
!3320 = distinct !{!3320, !3321, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3321 = distinct !{!3321, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3322 = !{!3323, !3325, !3310}
!3323 = distinct !{!3323, !3324, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE: %self.0"}
!3324 = distinct !{!3324, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE"}
!3325 = distinct !{!3325, !3324, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE: %other.0"}
!3326 = !{!3327, !3329, !3310}
!3327 = distinct !{!3327, !3328, !"_ZN4core3str7pattern14TwoWaySearcher14byteset_create28_$u7b$$u7b$closure$u7d$$u7d$17h037e5f71fd0e171fE: %_3"}
!3328 = distinct !{!3328, !"_ZN4core3str7pattern14TwoWaySearcher14byteset_create28_$u7b$$u7b$closure$u7d$$u7d$17h037e5f71fd0e171fE"}
!3329 = distinct !{!3329, !3330, !"_ZN4core3str7pattern14TwoWaySearcher14byteset_create17hb767193c5b20aa96E: %bytes.0"}
!3330 = distinct !{!3330, !"_ZN4core3str7pattern14TwoWaySearcher14byteset_create17hb767193c5b20aa96E"}
!3331 = !{!3332}
!3332 = distinct !{!3332, !3333, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3333 = distinct !{!3333, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3334 = !{!3335}
!3335 = distinct !{!3335, !3336, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3336 = distinct !{!3336, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3337 = !{!3338, !3340}
!3338 = distinct !{!3338, !3339, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3339 = distinct !{!3339, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3340 = distinct !{!3340, !3339, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3341 = !{!3338}
!3342 = !{!3343}
!3343 = distinct !{!3343, !3344, !"_ZN93_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9767169f4f60ebd5E: %self"}
!3344 = distinct !{!3344, !"_ZN93_$LT$core..char..EscapeDebug$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9767169f4f60ebd5E"}
!3345 = !{!3346}
!3346 = distinct !{!3346, !3347, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!3347 = distinct !{!3347, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!3348 = !{!3349, !3350, !3351}
!3349 = distinct !{!3349, !3347, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!3350 = distinct !{!3350, !3347, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!3351 = distinct !{!3351, !3347, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!3352 = !{!3353, !3355}
!3353 = distinct !{!3353, !3354, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3354 = distinct !{!3354, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3355 = distinct !{!3355, !3354, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3356 = !{!3353}
!3357 = !{!3358}
!3358 = distinct !{!3358, !3359, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3359 = distinct !{!3359, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3360 = !{!3361}
!3361 = distinct !{!3361, !3362, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!3362 = distinct !{!3362, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!3363 = !{!3364}
!3364 = distinct !{!3364, !3362, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!3365 = !{!3366}
!3366 = distinct !{!3366, !3367, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3367 = distinct !{!3367, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3368 = !{!3366, !3364}
!3369 = !{!3370, !3361, !3371}
!3370 = distinct !{!3370, !3367, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3371 = distinct !{!3371, !3362, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!3372 = !{!3366, !3370, !3361, !3364, !3371}
!3373 = !{!3366, !3361, !3364}
!3374 = !{!3364, !3371}
!3375 = !{!3376}
!3376 = distinct !{!3376, !3377, !"_ZN4core3str5lossy10Utf8Chunks5debug17h37df3e5f0b5ddc6cE: %self"}
!3377 = distinct !{!3377, !"_ZN4core3str5lossy10Utf8Chunks5debug17h37df3e5f0b5ddc6cE"}
!3378 = !{!3379}
!3379 = distinct !{!3379, !3380, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3380 = distinct !{!3380, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3381 = !{!3382}
!3382 = distinct !{!3382, !3380, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3383 = !{!3384}
!3384 = distinct !{!3384, !3385, !"_ZN4core6option15Option$LT$T$GT$3map17hbb791a3209453931E: %_0"}
!3385 = distinct !{!3385, !"_ZN4core6option15Option$LT$T$GT$3map17hbb791a3209453931E"}
!3386 = !{!3387, !3389}
!3387 = distinct !{!3387, !3388, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE: %_0"}
!3388 = distinct !{!3388, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE"}
!3389 = distinct !{!3389, !3388, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hd1a0d96f091818cbE: %iter"}
!3390 = !{!3391}
!3391 = distinct !{!3391, !3392, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3392 = distinct !{!3392, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3393 = !{!3394}
!3394 = distinct !{!3394, !3395, !"_ZN4core3fmt9Formatter5width17h6a9e28a7cc46442aE: %self"}
!3395 = distinct !{!3395, !"_ZN4core3fmt9Formatter5width17h6a9e28a7cc46442aE"}
!3396 = !{!3397}
!3397 = distinct !{!3397, !3398, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3398 = distinct !{!3398, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3399 = !{!3400, !3401}
!3400 = distinct !{!3400, !3398, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3401 = distinct !{!3401, !3398, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3402 = !{!3403}
!3403 = distinct !{!3403, !3404, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3404 = distinct !{!3404, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3405 = !{!3406, !3407}
!3406 = distinct !{!3406, !3404, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3407 = distinct !{!3407, !3404, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3408 = !{!3409}
!3409 = distinct !{!3409, !3410, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!3410 = distinct !{!3410, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!3411 = !{!3412, !3413}
!3412 = distinct !{!3412, !3410, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!3413 = distinct !{!3413, !3410, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
!3414 = !{!3415, !3417, !3419}
!3415 = distinct !{!3415, !3416, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3416 = distinct !{!3416, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3417 = distinct !{!3417, !3418, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E: %slice.0"}
!3418 = distinct !{!3418, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E"}
!3419 = distinct !{!3419, !3420, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE: %self"}
!3420 = distinct !{!3420, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdbb19a7883f704ffE"}
!3421 = !{!3422}
!3422 = distinct !{!3422, !3423, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!3423 = distinct !{!3423, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!3424 = !{!3425}
!3425 = distinct !{!3425, !3426, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!3426 = distinct !{!3426, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!3427 = !{!3428, !3429, !3430}
!3428 = distinct !{!3428, !3426, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!3429 = distinct !{!3429, !3426, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!3430 = distinct !{!3430, !3426, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!3431 = !{i32 0, i32 8}
!3432 = !{!3433}
!3433 = distinct !{!3433, !3434, !"_ZN4core4time21TryFromFloatSecsError11description17h8a0491697d15705fE: %self"}
!3434 = distinct !{!3434, !"_ZN4core4time21TryFromFloatSecsError11description17h8a0491697d15705fE"}
!3435 = !{!3436}
!3436 = distinct !{!3436, !3437, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!3437 = distinct !{!3437, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!3438 = !{!3439}
!3439 = distinct !{!3439, !3437, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!3440 = !{!3441}
!3441 = distinct !{!3441, !3442, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3442 = distinct !{!3442, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3443 = !{!3441, !3439}
!3444 = !{!3445, !3436, !3446}
!3445 = distinct !{!3445, !3442, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3446 = distinct !{!3446, !3437, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!3447 = !{!3441, !3445, !3436, !3439, !3446}
!3448 = !{!3441, !3436, !3439}
!3449 = !{!3439, !3446}
!3450 = !{!3451}
!3451 = distinct !{!3451, !3452, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!3452 = distinct !{!3452, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!3453 = !{!3454}
!3454 = distinct !{!3454, !3452, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!3455 = !{!3456}
!3456 = distinct !{!3456, !3457, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3457 = distinct !{!3457, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3458 = !{!3456, !3454}
!3459 = !{!3460, !3451, !3461}
!3460 = distinct !{!3460, !3457, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3461 = distinct !{!3461, !3452, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!3462 = !{!3456, !3460, !3451, !3454, !3461}
!3463 = !{!3456, !3451, !3454}
!3464 = !{!3454, !3461}
!3465 = !{!3466}
!3466 = distinct !{!3466, !3467, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %_0"}
!3467 = distinct !{!3467, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E"}
!3468 = !{!3469}
!3469 = distinct !{!3469, !3467, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %fmt"}
!3470 = !{!3471}
!3471 = distinct !{!3471, !3472, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3472 = distinct !{!3472, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3473 = !{!3471, !3469}
!3474 = !{!3475, !3466, !3476}
!3475 = distinct !{!3475, !3472, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3476 = distinct !{!3476, !3467, !"_ZN4core3fmt8builders16debug_struct_new17h4d0fd22ca19ec356E: %name.0"}
!3477 = !{!3471, !3475, !3466, !3469, !3476}
!3478 = !{!3471, !3466, !3469}
!3479 = !{!3469, !3476}
!3480 = !{!3481}
!3481 = distinct !{!3481, !3482, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3482 = distinct !{!3482, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3483 = !{!3484}
!3484 = distinct !{!3484, !3482, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3485 = !{!3481, !3484}
!3486 = !{!3487}
!3487 = distinct !{!3487, !3488, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %self"}
!3488 = distinct !{!3488, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE"}
!3489 = !{!3490}
!3490 = distinct !{!3490, !3488, !"_ZN4core3fmt9Formatter9write_str17hc22d74c16e1de03eE: %data.0"}
!3491 = !{!3487, !3490}
!3492 = !{!3493}
!3493 = distinct !{!3493, !3494, !"_ZN4core3num6bignum8Big32x4010bit_length28_$u7b$$u7b$closure$u7d$$u7d$17h27ce8f1880ed206bE: %_2"}
!3494 = distinct !{!3494, !"_ZN4core3num6bignum8Big32x4010bit_length28_$u7b$$u7b$closure$u7d$$u7d$17h27ce8f1880ed206bE"}
!3495 = !{!3496}
!3496 = distinct !{!3496, !3497, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h7552f4139ece6b6aE: %self"}
!3497 = distinct !{!3497, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h7552f4139ece6b6aE"}
!3498 = !{!3499, !3501}
!3499 = distinct !{!3499, !3500, !"_ZN4core3cmp5impls70_$LT$impl$u20$core..cmp..PartialOrd$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2ge17hd98921350e750193E: %self"}
!3500 = distinct !{!3500, !"_ZN4core3cmp5impls70_$LT$impl$u20$core..cmp..PartialOrd$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2ge17hd98921350e750193E"}
!3501 = distinct !{!3501, !3500, !"_ZN4core3cmp5impls70_$LT$impl$u20$core..cmp..PartialOrd$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2ge17hd98921350e750193E: %other"}
!3502 = !{!3503, !3505, !3506, !3508}
!3503 = distinct !{!3503, !3504, !"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h60902c1f14f939e6E: %self.0"}
!3504 = distinct !{!3504, !"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h60902c1f14f939e6E"}
!3505 = distinct !{!3505, !3504, !"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h60902c1f14f939e6E: %other.0"}
!3506 = distinct !{!3506, !3507, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17h67aa832c9cc924bbE: %self.0"}
!3507 = distinct !{!3507, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17h67aa832c9cc924bbE"}
!3508 = distinct !{!3508, !3507, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17h67aa832c9cc924bbE: %other.0"}
!3509 = !{!3510}
!3510 = distinct !{!3510, !3511, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!3511 = distinct !{!3511, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!3512 = !{!3513, !3514, !3515}
!3513 = distinct !{!3513, !3511, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!3514 = distinct !{!3514, !3511, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!3515 = distinct !{!3515, !3511, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!3516 = !{!3517}
!3517 = distinct !{!3517, !3518, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!3518 = distinct !{!3518, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!3519 = !{!3520, !3521, !3522}
!3520 = distinct !{!3520, !3518, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!3521 = distinct !{!3521, !3518, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!3522 = distinct !{!3522, !3518, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!3523 = !{!3524, !3526}
!3524 = distinct !{!3524, !3525, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3525 = distinct !{!3525, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3526 = distinct !{!3526, !3527, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E: %slice.0"}
!3527 = distinct !{!3527, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E"}
!3528 = !{!3529}
!3529 = distinct !{!3529, !3530, !"_ZN4core3num6bignum5tests6Big8x37is_zero28_$u7b$$u7b$closure$u7d$$u7d$17hdb97952fc034d714E: %_2"}
!3530 = distinct !{!3530, !"_ZN4core3num6bignum5tests6Big8x37is_zero28_$u7b$$u7b$closure$u7d$$u7d$17hdb97952fc034d714E"}
!3531 = !{!3532}
!3532 = distinct !{!3532, !3533, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h21642c49e73d4e7eE: %self"}
!3533 = distinct !{!3533, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$3all17h21642c49e73d4e7eE"}
!3534 = !{!3535}
!3535 = distinct !{!3535, !3536, !"_ZN4core3num6bignum5tests6Big8x310bit_length28_$u7b$$u7b$closure$u7d$$u7d$17h6d5a79df23d6367aE: %_2"}
!3536 = distinct !{!3536, !"_ZN4core3num6bignum5tests6Big8x310bit_length28_$u7b$$u7b$closure$u7d$$u7d$17h6d5a79df23d6367aE"}
!3537 = !{!3538}
!3538 = distinct !{!3538, !3539, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h9efb5721ca50597eE: %self"}
!3539 = distinct !{!3539, !"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9rposition17h9efb5721ca50597eE"}
!3540 = !{i8 0, i8 9}
!3541 = !{!3542, !3544}
!3542 = distinct !{!3542, !3543, !"_ZN4core3cmp5impls70_$LT$impl$u20$core..cmp..PartialOrd$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2ge17h0b40e2090d4bcae6E: %self"}
!3543 = distinct !{!3543, !"_ZN4core3cmp5impls70_$LT$impl$u20$core..cmp..PartialOrd$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2ge17h0b40e2090d4bcae6E"}
!3544 = distinct !{!3544, !3543, !"_ZN4core3cmp5impls70_$LT$impl$u20$core..cmp..PartialOrd$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2ge17h0b40e2090d4bcae6E: %other"}
!3545 = !{!3546, !3548, !3549, !3551}
!3546 = distinct !{!3546, !3547, !"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE: %self.0"}
!3547 = distinct !{!3547, !"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE"}
!3548 = distinct !{!3548, !3547, !"_ZN73_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..cmp..SlicePartialEq$LT$B$GT$$GT$5equal17h5ffc22a26070867cE: %other.0"}
!3549 = distinct !{!3549, !3550, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE: %self.0"}
!3550 = distinct !{!3550, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE"}
!3551 = distinct !{!3551, !3550, !"_ZN4core5slice3cmp81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$U$u5d$$GT$$u20$for$u20$$u5b$T$u5d$$GT$2eq17hdf60040b4c89975dE: %other.0"}
!3552 = !{!3553}
!3553 = distinct !{!3553, !3554, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!3554 = distinct !{!3554, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!3555 = !{!3556, !3557, !3558}
!3556 = distinct !{!3556, !3554, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!3557 = distinct !{!3557, !3554, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!3558 = distinct !{!3558, !3554, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!3559 = !{!3560}
!3560 = distinct !{!3560, !3561, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %_0"}
!3561 = distinct !{!3561, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE"}
!3562 = !{!3563, !3564, !3565}
!3563 = distinct !{!3563, !3561, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %pieces.0"}
!3564 = distinct !{!3564, !3561, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %args.0"}
!3565 = distinct !{!3565, !3561, !"_ZN4core3fmt9Arguments16new_v1_formatted17hbb607661e9343f8dE: %fmt.0"}
!3566 = !{!3567}
!3567 = distinct !{!3567, !3568, !"_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE: %s.0"}
!3568 = distinct !{!3568, !"_ZN4core3num7dec2flt7dec2flt17h14d19b99e4682d3cE"}
!3569 = !{i8 0, i8 3}
!3570 = !{!3571}
!3571 = distinct !{!3571, !3572, !"_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE: %_0"}
!3572 = distinct !{!3572, !"_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE"}
!3573 = !{!3574}
!3574 = distinct !{!3574, !3572, !"_ZN4core3num7dec2flt7dec2flt17h5ce4ed3918329d8bE: %s.0"}
!3575 = !{!3571, !3574}
!3576 = !{!3577}
!3577 = distinct !{!3577, !3578, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hcba711b1035ac6a6E: %self"}
!3578 = distinct !{!3578, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hcba711b1035ac6a6E"}
!3579 = !{!3580}
!3580 = distinct !{!3580, !3578, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hcba711b1035ac6a6E: %_0"}
!3581 = !{!3582}
!3582 = distinct !{!3582, !3583, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h5ea8513b26a34542E: %_0"}
!3583 = distinct !{!3583, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h5ea8513b26a34542E"}
!3584 = !{!3585}
!3585 = distinct !{!3585, !3586, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h0c2d8fb9a738134aE: %_0"}
!3586 = distinct !{!3586, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h0c2d8fb9a738134aE"}
!3587 = !{!3588}
!3588 = distinct !{!3588, !3589, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc8a7b13af339a047E: %self"}
!3589 = distinct !{!3589, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc8a7b13af339a047E"}
!3590 = !{!3591}
!3591 = distinct !{!3591, !3589, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc8a7b13af339a047E: %_0"}
!3592 = !{!3593}
!3593 = distinct !{!3593, !3594, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h9d850f0443da0f19E: %_0"}
!3594 = distinct !{!3594, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h9d850f0443da0f19E"}
!3595 = !{!3596}
!3596 = distinct !{!3596, !3597, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h6b7d484607a51ba7E: %_0"}
!3597 = distinct !{!3597, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h6b7d484607a51ba7E"}
!3598 = !{!3599}
!3599 = distinct !{!3599, !3600, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h96f71212757862ccE: %self"}
!3600 = distinct !{!3600, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h96f71212757862ccE"}
!3601 = !{!3602}
!3602 = distinct !{!3602, !3600, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h96f71212757862ccE: %_0"}
!3603 = !{!3604}
!3604 = distinct !{!3604, !3605, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd3a696a631760b35E: %_0"}
!3605 = distinct !{!3605, !"_ZN4core6option15Option$LT$T$GT$5ok_or17hd3a696a631760b35E"}
!3606 = !{!3607}
!3607 = distinct !{!3607, !3608, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h38e73daa6ae1fd55E: %_0"}
!3608 = distinct !{!3608, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h38e73daa6ae1fd55E"}
!3609 = !{!3610}
!3610 = distinct !{!3610, !3611, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hcf44d4c3d6571de5E: %self"}
!3611 = distinct !{!3611, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hcf44d4c3d6571de5E"}
!3612 = !{!3613}
!3613 = distinct !{!3613, !3611, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hcf44d4c3d6571de5E: %_0"}
!3614 = !{!3615}
!3615 = distinct !{!3615, !3616, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h6ddf4d05a23e09f7E: %_0"}
!3616 = distinct !{!3616, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h6ddf4d05a23e09f7E"}
!3617 = !{!3618}
!3618 = distinct !{!3618, !3619, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc6c43cc91a3086ddE: %_0"}
!3619 = distinct !{!3619, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc6c43cc91a3086ddE"}
!3620 = !{!3621}
!3621 = distinct !{!3621, !3622, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h218283df9d67b4edE: %self"}
!3622 = distinct !{!3622, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h218283df9d67b4edE"}
!3623 = !{!3624}
!3624 = distinct !{!3624, !3622, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h218283df9d67b4edE: %_0"}
!3625 = !{!3626}
!3626 = distinct !{!3626, !3627, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h5d129a7e2d3ccbeaE: %_0"}
!3627 = distinct !{!3627, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h5d129a7e2d3ccbeaE"}
!3628 = !{!3629}
!3629 = distinct !{!3629, !3630, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h1a6b0570bd2dcb05E: %_0"}
!3630 = distinct !{!3630, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h1a6b0570bd2dcb05E"}
!3631 = !{!3632}
!3632 = distinct !{!3632, !3633, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h651bbc577f00ea6dE: %self"}
!3633 = distinct !{!3633, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h651bbc577f00ea6dE"}
!3634 = !{!3635}
!3635 = distinct !{!3635, !3633, !"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h651bbc577f00ea6dE: %_0"}
!3636 = !{!3637}
!3637 = distinct !{!3637, !3638, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h969e3fece3ca9063E: %_0"}
!3638 = distinct !{!3638, !"_ZN4core6option15Option$LT$T$GT$5ok_or17h969e3fece3ca9063E"}
!3639 = !{!3640}
!3640 = distinct !{!3640, !3641, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h7ca8689e38e8ad7cE: %_0"}
!3641 = distinct !{!3641, !"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h7ca8689e38e8ad7cE"}
!3642 = !{!3643}
!3643 = distinct !{!3643, !3644, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h48bcde66bd917760E: %_0"}
!3644 = distinct !{!3644, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h48bcde66bd917760E"}
!3645 = !{!3646}
!3646 = distinct !{!3646, !3644, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h48bcde66bd917760E: %self"}
!3647 = !{!3648}
!3648 = distinct !{!3648, !3649, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E: %_0"}
!3649 = distinct !{!3649, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E"}
!3650 = !{!3651}
!3651 = distinct !{!3651, !3649, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hef9268403d333770E: %self"}
!3652 = !{!3653, !3655, !3651, !3646}
!3653 = distinct !{!3653, !3654, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!3654 = distinct !{!3654, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!3655 = distinct !{!3655, !3656, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E: %self"}
!3656 = distinct !{!3656, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E"}
!3657 = !{!3648, !3643}
!3658 = !{!3651, !3646}
!3659 = !{!3660}
!3660 = distinct !{!3660, !3661, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h7a99a15d825f3ac3E: %self"}
!3661 = distinct !{!3661, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$5count17h7a99a15d825f3ac3E"}
!3662 = !{!3663, !3665, !3667}
!3663 = distinct !{!3663, !3664, !"_ZN4core3ops11index_range10IndexRange11take_prefix17hf614d2c972166570E: argument 0"}
!3664 = distinct !{!3664, !"_ZN4core3ops11index_range10IndexRange11take_prefix17hf614d2c972166570E"}
!3665 = distinct !{!3665, !3666, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17hb28842f0dc5a07ceE: %self"}
!3666 = distinct !{!3666, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17hb28842f0dc5a07ceE"}
!3667 = distinct !{!3667, !3668, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17h9b5ea5e354de1a72E: %self"}
!3668 = distinct !{!3668, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$10advance_by17h9b5ea5e354de1a72E"}
!3669 = !{!3670, !3672, !3674}
!3670 = distinct !{!3670, !3671, !"_ZN4core3ops11index_range10IndexRange5start17he50722b931937b81E: %self"}
!3671 = distinct !{!3671, !"_ZN4core3ops11index_range10IndexRange5start17he50722b931937b81E"}
!3672 = distinct !{!3672, !3673, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h65b06255bf4fa567E: %self"}
!3673 = distinct !{!3673, !"_ZN99_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h65b06255bf4fa567E"}
!3674 = distinct !{!3674, !3675, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h35ffa320d75bb18dE: %self"}
!3675 = distinct !{!3675, !"_ZN86_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..iterator..Iterator$GT$24__iterator_get_unchecked17h35ffa320d75bb18dE"}
!3676 = !{!3672, !3674}
!3677 = !{!3678, !3680, !3682}
!3678 = distinct !{!3678, !3679, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!3679 = distinct !{!3679, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!3680 = distinct !{!3680, !3681, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E: %self"}
!3681 = distinct !{!3681, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h1d3419bd2c5a4c97E"}
!3682 = distinct !{!3682, !3683, !"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h3054065ab641c220E: %self"}
!3683 = distinct !{!3683, !"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h3054065ab641c220E"}
!3684 = !{!3685, !3687, !3689, !3691, !3693}
!3685 = distinct !{!3685, !3686, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE: %self"}
!3686 = distinct !{!3686, !"_ZN4core3ops11index_range10IndexRange3len17hf807ff2739e278daE"}
!3687 = distinct !{!3687, !3688, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E: %self"}
!3688 = distinct !{!3688, !"_ZN104_$LT$core..ops..index_range..IndexRange$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$3len17h9856130f44f5b7d7E"}
!3689 = distinct !{!3689, !3690, !"_ZN4core4iter6traits10exact_size17ExactSizeIterator8is_empty17hc6dd6faa0ec6317aE: %self"}
!3690 = distinct !{!3690, !"_ZN4core4iter6traits10exact_size17ExactSizeIterator8is_empty17hc6dd6faa0ec6317aE"}
!3691 = distinct !{!3691, !3692, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5a69dd0c223342c2E: %self"}
!3692 = distinct !{!3692, !"_ZN110_$LT$core..array..iter..IntoIter$LT$T$C$_$GT$$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h5a69dd0c223342c2E"}
!3693 = distinct !{!3693, !3694, !"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h8e8072a8915fa581E: %self"}
!3694 = distinct !{!3694, !"_ZN97_$LT$core..char..CaseMappingIter$u20$as$u20$core..iter..traits..exact_size..ExactSizeIterator$GT$8is_empty17h8e8072a8915fa581E"}
!3695 = !{!3696}
!3696 = distinct !{!3696, !3697, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E: %self"}
!3697 = distinct !{!3697, !"_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h3d1d221a06938975E"}
!3698 = !{!3699, !3701}
!3699 = distinct !{!3699, !3700, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E: %_0"}
!3700 = distinct !{!3700, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E"}
!3701 = distinct !{!3701, !3702, !"_ZN4core4iter8adapters3zip3zip17ha87121c3d8d6a784E: %_0"}
!3702 = distinct !{!3702, !"_ZN4core4iter8adapters3zip3zip17ha87121c3d8d6a784E"}
!3703 = !{!3704}
!3704 = distinct !{!3704, !3705, !"_ZN51_$LT$u8$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h10a67e5b0870fedeE: %self"}
!3705 = distinct !{!3705, !"_ZN51_$LT$u8$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h10a67e5b0870fedeE"}
!3706 = !{!3707, !3709}
!3707 = distinct !{!3707, !3708, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcc6b0debae37a799E: %self"}
!3708 = distinct !{!3708, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcc6b0debae37a799E"}
!3709 = distinct !{!3709, !3710, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17hf84032830baeeefdE: %self"}
!3710 = distinct !{!3710, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17hf84032830baeeefdE"}
!3711 = !{!3712, !3714, !3707, !3709}
!3712 = distinct !{!3712, !3713, !"_ZN4core5slice4iter16IterMut$LT$T$GT$14post_inc_start17he978bbd2adb7e2a4E: %self"}
!3713 = distinct !{!3713, !"_ZN4core5slice4iter16IterMut$LT$T$GT$14post_inc_start17he978bbd2adb7e2a4E"}
!3714 = distinct !{!3714, !3715, !"_ZN113_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hd555ab7ffda94dd5E: %self"}
!3715 = distinct !{!3715, !"_ZN113_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hd555ab7ffda94dd5E"}
!3716 = !{!3717, !3719}
!3717 = distinct !{!3717, !3718, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E: %_0"}
!3718 = distinct !{!3718, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$3new17h56c0f83bf1e4b1e0E"}
!3719 = distinct !{!3719, !3720, !"_ZN4core4iter8adapters3zip3zip17ha87121c3d8d6a784E: %_0"}
!3720 = distinct !{!3720, !"_ZN4core4iter8adapters3zip3zip17ha87121c3d8d6a784E"}
!3721 = !{!3722}
!3722 = distinct !{!3722, !3723, !"_ZN50_$LT$u8$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h43309843b4cf43c4E: %self"}
!3723 = distinct !{!3723, !"_ZN50_$LT$u8$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h43309843b4cf43c4E"}
!3724 = !{!3725}
!3725 = distinct !{!3725, !3726, !"_ZN51_$LT$u8$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h10a67e5b0870fedeE: %self"}
!3726 = distinct !{!3726, !"_ZN51_$LT$u8$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17h10a67e5b0870fedeE"}
!3727 = !{!3728, !3730}
!3728 = distinct !{!3728, !3729, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcc6b0debae37a799E: %self"}
!3729 = distinct !{!3729, !"_ZN94_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcc6b0debae37a799E"}
!3730 = distinct !{!3730, !3731, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17h558aa22db747f417E: %self"}
!3731 = distinct !{!3731, !"_ZN111_$LT$core..iter..adapters..zip..Zip$LT$A$C$B$GT$$u20$as$u20$core..iter..adapters..zip..ZipImpl$LT$A$C$B$GT$$GT$4next17h558aa22db747f417E"}
!3732 = !{!3733, !3735, !3728, !3730}
!3733 = distinct !{!3733, !3734, !"_ZN4core5slice4iter16IterMut$LT$T$GT$14post_inc_start17he978bbd2adb7e2a4E: %self"}
!3734 = distinct !{!3734, !"_ZN4core5slice4iter16IterMut$LT$T$GT$14post_inc_start17he978bbd2adb7e2a4E"}
!3735 = distinct !{!3735, !3736, !"_ZN113_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hd555ab7ffda94dd5E: %self"}
!3736 = distinct !{!3736, !"_ZN113_$LT$core..slice..iter..IterMut$LT$T$GT$$u20$as$u20$core..iter..traits..unchecked_iterator..UncheckedIterator$GT$14next_unchecked17hd555ab7ffda94dd5E"}
!3737 = !{!3738}
!3738 = distinct !{!3738, !3739, !"_ZN50_$LT$u8$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h43309843b4cf43c4E: %self"}
!3739 = distinct !{!3739, !"_ZN50_$LT$u8$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h43309843b4cf43c4E"}
!3740 = !{!3741}
!3741 = distinct !{!3741, !3742, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3742 = distinct !{!3742, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3743 = !{!3744}
!3744 = distinct !{!3744, !3742, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3745 = !{!3746}
!3746 = distinct !{!3746, !3747, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3747 = distinct !{!3747, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3748 = !{!3749}
!3749 = distinct !{!3749, !3747, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3750 = !{!3751}
!3751 = distinct !{!3751, !3752, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3752 = distinct !{!3752, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3753 = !{!3754}
!3754 = distinct !{!3754, !3752, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3755 = !{!3756}
!3756 = distinct !{!3756, !3757, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3757 = distinct !{!3757, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3758 = !{!3759}
!3759 = distinct !{!3759, !3757, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3760 = !{!3761}
!3761 = distinct !{!3761, !3762, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3762 = distinct !{!3762, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3763 = !{!3764}
!3764 = distinct !{!3764, !3762, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3765 = !{!3766}
!3766 = distinct !{!3766, !3767, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3767 = distinct !{!3767, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3768 = !{!3769}
!3769 = distinct !{!3769, !3767, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3770 = !{!3771}
!3771 = distinct !{!3771, !3772, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3772 = distinct !{!3772, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3773 = !{!3774}
!3774 = distinct !{!3774, !3772, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3775 = !{!3776}
!3776 = distinct !{!3776, !3777, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3777 = distinct !{!3777, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3778 = !{!3779}
!3779 = distinct !{!3779, !3777, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3780 = !{!3781}
!3781 = distinct !{!3781, !3782, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3782 = distinct !{!3782, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3783 = !{!3784}
!3784 = distinct !{!3784, !3782, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3785 = !{!3786}
!3786 = distinct !{!3786, !3787, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3787 = distinct !{!3787, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3788 = !{!3789}
!3789 = distinct !{!3789, !3787, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3790 = !{!3791}
!3791 = distinct !{!3791, !3792, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3792 = distinct !{!3792, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3793 = !{!3794}
!3794 = distinct !{!3794, !3792, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3795 = !{!3796}
!3796 = distinct !{!3796, !3797, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3797 = distinct !{!3797, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3798 = !{!3799}
!3799 = distinct !{!3799, !3797, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3800 = !{!3801}
!3801 = distinct !{!3801, !3802, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3802 = distinct !{!3802, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3803 = !{!3804}
!3804 = distinct !{!3804, !3802, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3805 = !{!3806}
!3806 = distinct !{!3806, !3807, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3807 = distinct !{!3807, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3808 = !{!3809}
!3809 = distinct !{!3809, !3807, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3810 = !{!3811}
!3811 = distinct !{!3811, !3812, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3812 = distinct !{!3812, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3813 = !{!3814}
!3814 = distinct !{!3814, !3812, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3815 = !{!3816}
!3816 = distinct !{!3816, !3817, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3817 = distinct !{!3817, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3818 = !{!3819}
!3819 = distinct !{!3819, !3817, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3820 = !{!3821}
!3821 = distinct !{!3821, !3822, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %_0"}
!3822 = distinct !{!3822, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E"}
!3823 = !{!3824}
!3824 = distinct !{!3824, !3822, !"_ZN4core3fmt9Arguments9new_const17hb227f71bcfb20144E: %pieces.0"}
!3825 = !{!3826}
!3826 = distinct !{!3826, !3827, !"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E: %f"}
!3827 = distinct !{!3827, !"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E"}
!3828 = !{!3829}
!3829 = distinct !{!3829, !3827, !"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i8$GT$3fmt17h139cba4b9e6f3983E: %self"}
!3830 = !{!3831}
!3831 = distinct !{!3831, !3832, !"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E: %f"}
!3832 = distinct !{!3832, !"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E"}
!3833 = !{!3834}
!3834 = distinct !{!3834, !3832, !"_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h67ca03420ff9de05E: %self"}
!3835 = !{!3836}
!3836 = distinct !{!3836, !3837, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E: %f"}
!3837 = distinct !{!3837, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E"}
!3838 = !{!3839}
!3839 = distinct !{!3839, !3837, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i16$GT$3fmt17hfe225202d615cdc3E: %self"}
!3840 = !{!3841}
!3841 = distinct !{!3841, !3842, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE: %f"}
!3842 = distinct !{!3842, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE"}
!3843 = !{!3844}
!3844 = distinct !{!3844, !3842, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h9ae31e949b136f9bE: %self"}
!3845 = !{!3846}
!3846 = distinct !{!3846, !3847, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E: %f"}
!3847 = distinct !{!3847, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E"}
!3848 = !{!3849}
!3849 = distinct !{!3849, !3847, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbdbb9fc8eb9e4cc1E: %self"}
!3850 = !{!3851}
!3851 = distinct !{!3851, !3852, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E: %f"}
!3852 = distinct !{!3852, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E"}
!3853 = !{!3854}
!3854 = distinct !{!3854, !3852, !"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17h14685f7450508175E: %self"}
!3855 = !{!3856}
!3856 = distinct !{!3856, !3857, !"_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E: %fmt"}
!3857 = distinct !{!3857, !"_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E"}
!3858 = !{!3859}
!3859 = distinct !{!3859, !3857, !"_ZN4core3fmt5float22float_to_general_debug17hb8fa251a15ea3329E: %num"}
!3860 = !{!3861, !3856}
!3861 = distinct !{!3861, !3862, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3862 = distinct !{!3862, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3863 = !{!3864, !3859}
!3864 = distinct !{!3864, !3865, !"_ZN55_$LT$f32$u20$as$u20$core..fmt..float..GeneralFormat$GT$44already_rounded_value_should_use_exponential17hef8dfb070a58ece0E: %self"}
!3865 = distinct !{!3865, !"_ZN55_$LT$f32$u20$as$u20$core..fmt..float..GeneralFormat$GT$44already_rounded_value_should_use_exponential17hef8dfb070a58ece0E"}
!3866 = !{!3867}
!3867 = distinct !{!3867, !3868, !"_ZN64_$LT$core..num..fmt..Formatted$u20$as$u20$core..clone..Clone$GT$5clone17h74d213b7a53a7c65E: %_0"}
!3868 = distinct !{!3868, !"_ZN64_$LT$core..num..fmt..Formatted$u20$as$u20$core..clone..Clone$GT$5clone17h74d213b7a53a7c65E"}
!3869 = !{!3870}
!3870 = distinct !{!3870, !3868, !"_ZN64_$LT$core..num..fmt..Formatted$u20$as$u20$core..clone..Clone$GT$5clone17h74d213b7a53a7c65E: %self"}
!3871 = !{!3872, !3870}
!3872 = distinct !{!3872, !3873, !"_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$$RF$T$GT$5clone17h40cf25be305a2e2aE: %self"}
!3873 = distinct !{!3873, !"_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$$RF$T$GT$5clone17h40cf25be305a2e2aE"}
!3874 = !{!3875, !3870}
!3875 = distinct !{!3875, !3876, !"_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$$RF$T$GT$5clone17h1cb3ee4edd27eac3E: %self"}
!3876 = distinct !{!3876, !"_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$$RF$T$GT$5clone17h1cb3ee4edd27eac3E"}
!3877 = !{!3878}
!3878 = distinct !{!3878, !3879, !"_ZN4core3fmt9Formatter19sign_aware_zero_pad17h8fd352a51657db76E: %self"}
!3879 = distinct !{!3879, !"_ZN4core3fmt9Formatter19sign_aware_zero_pad17h8fd352a51657db76E"}
!3880 = !{!3881}
!3881 = distinct !{!3881, !3882, !"_ZN4core3fmt9Formatter21write_formatted_parts11write_bytes17hf38a4f0d01f4b90eE: %buf.1"}
!3882 = distinct !{!3882, !"_ZN4core3fmt9Formatter21write_formatted_parts11write_bytes17hf38a4f0d01f4b90eE"}
!3883 = !{!3884}
!3884 = distinct !{!3884, !3882, !"_ZN4core3fmt9Formatter21write_formatted_parts11write_bytes17hf38a4f0d01f4b90eE: %s.0"}
!3885 = !{!3886, !3888, !3890}
!3886 = distinct !{!3886, !3887, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E: %slice.0"}
!3887 = distinct !{!3887, !"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3747183b3214657E"}
!3888 = distinct !{!3888, !3889, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E: %slice.0"}
!3889 = distinct !{!3889, !"_ZN108_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hc20e6f2661174208E"}
!3890 = distinct !{!3890, !3891, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE: %self"}
!3891 = distinct !{!3891, !"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcf2b109bdaefac3dE"}
!3892 = !{!3893}
!3893 = distinct !{!3893, !3894, !"_ZN4core3fmt9Formatter21write_formatted_parts11write_bytes17hf38a4f0d01f4b90eE: %buf.1"}
!3894 = distinct !{!3894, !"_ZN4core3fmt9Formatter21write_formatted_parts11write_bytes17hf38a4f0d01f4b90eE"}
!3895 = !{!3896}
!3896 = distinct !{!3896, !3894, !"_ZN4core3fmt9Formatter21write_formatted_parts11write_bytes17hf38a4f0d01f4b90eE: %s.0"}
!3897 = !{!3898, !3900}
!3898 = distinct !{!3898, !3899, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3899 = distinct !{!3899, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3900 = distinct !{!3900, !3901, !"_ZN4core3fmt5float24float_to_decimal_display17had750c2861999593E: %fmt"}
!3901 = distinct !{!3901, !"_ZN4core3fmt5float24float_to_decimal_display17had750c2861999593E"}
!3902 = !{!3903}
!3903 = distinct !{!3903, !3901, !"_ZN4core3fmt5float24float_to_decimal_display17had750c2861999593E: %num"}
!3904 = !{!3900}
!3905 = !{!3906}
!3906 = distinct !{!3906, !3907, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3907 = distinct !{!3907, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3908 = !{!3909}
!3909 = distinct !{!3909, !3910, !"_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E: %fmt"}
!3910 = distinct !{!3910, !"_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E"}
!3911 = !{!3912}
!3912 = distinct !{!3912, !3910, !"_ZN4core3fmt5float22float_to_general_debug17h1059d132b96eebc7E: %num"}
!3913 = !{!3914, !3909}
!3914 = distinct !{!3914, !3915, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3915 = distinct !{!3915, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3916 = !{!3917, !3912}
!3917 = distinct !{!3917, !3918, !"_ZN55_$LT$f64$u20$as$u20$core..fmt..float..GeneralFormat$GT$44already_rounded_value_should_use_exponential17hf4a9dcca147ad6d3E: %self"}
!3918 = distinct !{!3918, !"_ZN55_$LT$f64$u20$as$u20$core..fmt..float..GeneralFormat$GT$44already_rounded_value_should_use_exponential17hf4a9dcca147ad6d3E"}
!3919 = !{!3920, !3922}
!3920 = distinct !{!3920, !3921, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3921 = distinct !{!3921, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3922 = distinct !{!3922, !3923, !"_ZN4core3fmt5float24float_to_decimal_display17hc21b0f0404385887E: %fmt"}
!3923 = distinct !{!3923, !"_ZN4core3fmt5float24float_to_decimal_display17hc21b0f0404385887E"}
!3924 = !{!3925}
!3925 = distinct !{!3925, !3923, !"_ZN4core3fmt5float24float_to_decimal_display17hc21b0f0404385887E: %num"}
!3926 = !{!3922}
!3927 = !{!3928}
!3928 = distinct !{!3928, !3929, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3929 = distinct !{!3929, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3930 = !{!3931}
!3931 = distinct !{!3931, !3932, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!3932 = distinct !{!3932, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!3933 = !{!3934}
!3934 = distinct !{!3934, !3935, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3935 = distinct !{!3935, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3936 = !{!3937}
!3937 = distinct !{!3937, !3938, !"_ZN49_$LT$u8$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hf0cdbbad1118e763E: %self"}
!3938 = distinct !{!3938, !"_ZN49_$LT$u8$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hf0cdbbad1118e763E"}
!3939 = !{!3940}
!3940 = distinct !{!3940, !3941, !"_ZN50_$LT$u16$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hce0785dd988c29e0E: %self"}
!3941 = distinct !{!3941, !"_ZN50_$LT$u16$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hce0785dd988c29e0E"}
!3942 = !{!3943}
!3943 = distinct !{!3943, !3944, !"_ZN50_$LT$u32$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h4f1ef2a1dcd63ec6E: %self"}
!3944 = distinct !{!3944, !"_ZN50_$LT$u32$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h4f1ef2a1dcd63ec6E"}
!3945 = !{!3946}
!3946 = distinct !{!3946, !3947, !"_ZN50_$LT$u64$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h2bdf049497afc77dE: %self"}
!3947 = distinct !{!3947, !"_ZN50_$LT$u64$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h2bdf049497afc77dE"}
!3948 = !{!3949}
!3949 = distinct !{!3949, !3950, !"_ZN49_$LT$u8$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hf0cdbbad1118e763E: %self"}
!3950 = distinct !{!3950, !"_ZN49_$LT$u8$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hf0cdbbad1118e763E"}
!3951 = !{!3952}
!3952 = distinct !{!3952, !3953, !"_ZN50_$LT$u16$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hce0785dd988c29e0E: %self"}
!3953 = distinct !{!3953, !"_ZN50_$LT$u16$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417hce0785dd988c29e0E"}
!3954 = !{!3955}
!3955 = distinct !{!3955, !3956, !"_ZN50_$LT$u32$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h4f1ef2a1dcd63ec6E: %self"}
!3956 = distinct !{!3956, !"_ZN50_$LT$u32$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h4f1ef2a1dcd63ec6E"}
!3957 = !{!3958}
!3958 = distinct !{!3958, !3959, !"_ZN50_$LT$u64$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h2bdf049497afc77dE: %self"}
!3959 = distinct !{!3959, !"_ZN50_$LT$u64$u20$as$u20$core..fmt..num..DisplayInt$GT$6to_u6417h2bdf049497afc77dE"}
!3960 = !{!3961}
!3961 = distinct !{!3961, !3962, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE: %self"}
!3962 = distinct !{!3962, !"_ZN4core3fmt9Formatter9precision17h48abd92be43ca23eE"}
!3963 = !{!3964}
!3964 = distinct !{!3964, !3965, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E: %self"}
!3965 = distinct !{!3965, !"_ZN4core3fmt9Formatter9sign_plus17hc2efa7b6ff597be3E"}
!3966 = !{!3967}
!3967 = distinct !{!3967, !3968, !"_ZN51_$LT$u128$u20$as$u20$core..fmt..num..DisplayInt$GT$7to_u12817h95da4f708b33a38aE: %self"}
!3968 = distinct !{!3968, !"_ZN51_$LT$u128$u20$as$u20$core..fmt..num..DisplayInt$GT$7to_u12817h95da4f708b33a38aE"}
!3969 = !{!3970}
!3970 = distinct !{!3970, !3971, !"_ZN51_$LT$u128$u20$as$u20$core..fmt..num..DisplayInt$GT$7to_u12817h95da4f708b33a38aE: %self"}
!3971 = distinct !{!3971, !"_ZN51_$LT$u128$u20$as$u20$core..fmt..num..DisplayInt$GT$7to_u12817h95da4f708b33a38aE"}
!3972 = !{!3973}
!3973 = distinct !{!3973, !3974, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17hc7f14dcd7e368093E: %self"}
!3974 = distinct !{!3974, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17hc7f14dcd7e368093E"}
!3975 = !{!3976}
!3976 = distinct !{!3976, !3977, !"_ZN86_$LT$core..iter..adapters..chain..Chain$LT$A$C$B$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h3fc6b3f66267914cE: %self"}
!3977 = distinct !{!3977, !"_ZN86_$LT$core..iter..adapters..chain..Chain$LT$A$C$B$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h3fc6b3f66267914cE"}
!3978 = !{!3979, !3976, !3980, !3973}
!3979 = distinct !{!3979, !3977, !"_ZN86_$LT$core..iter..adapters..chain..Chain$LT$A$C$B$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h3fc6b3f66267914cE: %_0"}
!3980 = distinct !{!3980, !3974, !"_ZN67_$LT$core..str..iter..EscapeDebug$u20$as$u20$core..clone..Clone$GT$5clone17hc7f14dcd7e368093E: %_0"}
!3981 = !{!3982}
!3982 = distinct !{!3982, !3983, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E: %_0"}
!3983 = distinct !{!3983, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E"}
!3984 = !{!3985}
!3985 = distinct !{!3985, !3983, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17hb1445d5775396cd1E: %self"}
!3986 = !{!3985, !3976, !3973}
!3987 = !{!3982, !3979, !3980}
!3988 = !{!3985, !3979, !3976, !3980, !3973}
!3989 = !{!3979, !3980}
!3990 = !{!3991}
!3991 = distinct !{!3991, !3992, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6875c2a2b9661f91E: %_0"}
!3992 = distinct !{!3992, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6875c2a2b9661f91E"}
!3993 = !{!3994}
!3994 = distinct !{!3994, !3992, !"_ZN68_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..clone..Clone$GT$5clone17h6875c2a2b9661f91E: %self"}
!3995 = !{!3994, !3976, !3973}
!3996 = !{!3991, !3979, !3980}
!3997 = !{!3994, !3979, !3976, !3980, !3973}
!3998 = !{!3999}
!3999 = distinct !{!3999, !4000, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E: %self"}
!4000 = distinct !{!4000, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E"}
!4001 = !{!4002}
!4002 = distinct !{!4002, !4003, !"_ZN89_$LT$core..str..iter..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h202256f19c66a7f5E: %self"}
!4003 = distinct !{!4003, !"_ZN89_$LT$core..str..iter..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h202256f19c66a7f5E"}
!4004 = !{!4005}
!4005 = distinct !{!4005, !4006, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h883b80e99b1a11dfE: %self"}
!4006 = distinct !{!4006, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h883b80e99b1a11dfE"}
!4007 = !{!4008}
!4008 = distinct !{!4008, !4009, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h24c0c2a4ef215687E: %self"}
!4009 = distinct !{!4009, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h24c0c2a4ef215687E"}
!4010 = !{!4011}
!4011 = distinct !{!4011, !4012, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hfde697022c5d11b6E: %self"}
!4012 = distinct !{!4012, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hfde697022c5d11b6E"}
!4013 = !{!4008, !4014, !4005, !4015, !4002, !4016, !3999, !4017}
!4014 = distinct !{!4014, !4009, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h24c0c2a4ef215687E: %fold"}
!4015 = distinct !{!4015, !4006, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h883b80e99b1a11dfE: %fold"}
!4016 = distinct !{!4016, !4003, !"_ZN89_$LT$core..str..iter..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h202256f19c66a7f5E: %fold"}
!4017 = distinct !{!4017, !4000, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each17hcc570824c59e9c40E: %f"}
!4018 = !{!4011, !4019, !4008, !4014, !4005, !4015, !4002, !4016, !3999, !4017}
!4019 = distinct !{!4019, !4012, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hfde697022c5d11b6E: argument 1"}
!4020 = !{!4011, !4008, !4005, !4002, !3999}
!4021 = !{!4019, !4014, !4015, !4016, !4017}
!4022 = !{!4023, !4025, !4011, !4008, !4005, !4002, !3999}
!4023 = distinct !{!4023, !4024, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h7baa6f097e75d123E: %self"}
!4024 = distinct !{!4024, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h7baa6f097e75d123E"}
!4025 = distinct !{!4025, !4026, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E: %self"}
!4026 = distinct !{!4026, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E"}
!4027 = !{!4028, !4029, !4030, !4031, !4019, !4014, !4015, !4016, !4017}
!4028 = distinct !{!4028, !4024, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h7baa6f097e75d123E: %fold.0"}
!4029 = distinct !{!4029, !4024, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h7baa6f097e75d123E: %fold.1"}
!4030 = distinct !{!4030, !4026, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E: %fold.0"}
!4031 = distinct !{!4031, !4026, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h0b3747e4a530ee95E: %fold.1"}
!4032 = !{!4033}
!4033 = distinct !{!4033, !4034, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE: %self"}
!4034 = distinct !{!4034, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE"}
!4035 = !{!4036}
!4036 = distinct !{!4036, !4037, !"_ZN89_$LT$core..str..iter..EscapeUnicode$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h42c58b3330f1c102E: %self"}
!4037 = distinct !{!4037, !"_ZN89_$LT$core..str..iter..EscapeUnicode$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h42c58b3330f1c102E"}
!4038 = !{!4039}
!4039 = distinct !{!4039, !4040, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h61c2f243cef23f41E: %self"}
!4040 = distinct !{!4040, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h61c2f243cef23f41E"}
!4041 = !{!4042}
!4042 = distinct !{!4042, !4043, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h251c1d43f049b306E: %self"}
!4043 = distinct !{!4043, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h251c1d43f049b306E"}
!4044 = !{!4045}
!4045 = distinct !{!4045, !4046, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hfdee2500ea6f6f0dE: %self"}
!4046 = distinct !{!4046, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hfdee2500ea6f6f0dE"}
!4047 = !{!4042, !4048, !4039, !4049, !4036, !4050, !4033, !4051}
!4048 = distinct !{!4048, !4043, !"_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h251c1d43f049b306E: %fold"}
!4049 = distinct !{!4049, !4040, !"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h61c2f243cef23f41E: %fold"}
!4050 = distinct !{!4050, !4037, !"_ZN89_$LT$core..str..iter..EscapeUnicode$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h42c58b3330f1c102E: %fold"}
!4051 = distinct !{!4051, !4034, !"_ZN4core4iter6traits8iterator8Iterator12try_for_each17hb5f28a289cb3e52aE: %f"}
!4052 = !{!4045, !4053, !4042, !4048, !4039, !4049, !4036, !4050, !4033, !4051}
!4053 = distinct !{!4053, !4046, !"_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$13iter_try_fold17hfdee2500ea6f6f0dE: argument 1"}
!4054 = !{!4045, !4042, !4039, !4036, !4033}
!4055 = !{!4053, !4048, !4049, !4050, !4051}
!4056 = !{!4057, !4059, !4045, !4042, !4039, !4036, !4033}
!4057 = distinct !{!4057, !4058, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h8ecfdfe54f0639d6E: %self"}
!4058 = distinct !{!4058, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h8ecfdfe54f0639d6E"}
!4059 = distinct !{!4059, !4060, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E: %self"}
!4060 = distinct !{!4060, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E"}
!4061 = !{!4062, !4063, !4064, !4065, !4053, !4048, !4049, !4050, !4051}
!4062 = distinct !{!4062, !4058, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h8ecfdfe54f0639d6E: %fold.0"}
!4063 = distinct !{!4063, !4058, !"_ZN107_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..adapters..fuse..FuseImpl$LT$I$GT$$GT$8try_fold17h8ecfdfe54f0639d6E: %fold.1"}
!4064 = distinct !{!4064, !4060, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E: %fold.0"}
!4065 = distinct !{!4065, !4060, !"_ZN100_$LT$core..iter..adapters..fuse..Fuse$LT$I$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$8try_fold17h254ca40ce4c055c3E: %fold.1"}
!4066 = !{!4067, !4069, !4071}
!4067 = distinct !{!4067, !4068, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E: %self"}
!4068 = distinct !{!4068, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E"}
!4069 = distinct !{!4069, !4070, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h1a6116ff70037105E: %header"}
!4070 = distinct !{!4070, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h1a6116ff70037105E"}
!4071 = distinct !{!4071, !4072, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h9c857838e224cb86E: %k"}
!4072 = distinct !{!4072, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h9c857838e224cb86E"}
!4073 = !{!4074, !4075, !4077}
!4074 = distinct !{!4074, !4072, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h9c857838e224cb86E: %_1"}
!4075 = distinct !{!4075, !4076, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h4444472a43561fa9E: argument 0"}
!4076 = distinct !{!4076, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h4444472a43561fa9E"}
!4077 = distinct !{!4077, !4078, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E: %b"}
!4078 = distinct !{!4078, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h847960c9246c9460E"}
!4079 = !{!4080, !4082, !4084}
!4080 = distinct !{!4080, !4081, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E: %self"}
!4081 = distinct !{!4081, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E"}
!4082 = distinct !{!4082, !4083, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h848e8c333bed76f9E: %header"}
!4083 = distinct !{!4083, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h848e8c333bed76f9E"}
!4084 = distinct !{!4084, !4085, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h6fd6f4dee8a3cf73E: %k"}
!4085 = distinct !{!4085, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h6fd6f4dee8a3cf73E"}
!4086 = !{!4087, !4088, !4090}
!4087 = distinct !{!4087, !4085, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h6fd6f4dee8a3cf73E: %_1"}
!4088 = distinct !{!4088, !4089, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h96625b1f332b1cb9E: argument 0"}
!4089 = distinct !{!4089, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h96625b1f332b1cb9E"}
!4090 = distinct !{!4090, !4091, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E: %b"}
!4091 = distinct !{!4091, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h8b737fe627aeaaf8E"}
!4092 = !{!4093, !4095, !4097}
!4093 = distinct !{!4093, !4094, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E: %self"}
!4094 = distinct !{!4094, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E"}
!4095 = distinct !{!4095, !4096, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h04e743446582dc55E: %header"}
!4096 = distinct !{!4096, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h04e743446582dc55E"}
!4097 = distinct !{!4097, !4098, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17ha4c1def4d339aab9E: %k"}
!4098 = distinct !{!4098, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17ha4c1def4d339aab9E"}
!4099 = !{!4100, !4101, !4103}
!4100 = distinct !{!4100, !4098, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17ha4c1def4d339aab9E: %_1"}
!4101 = distinct !{!4101, !4102, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h0331b41abeadc785E: argument 0"}
!4102 = distinct !{!4102, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h0331b41abeadc785E"}
!4103 = distinct !{!4103, !4104, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE: %b"}
!4104 = distinct !{!4104, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h7e39f2998ffbfbcaE"}
!4105 = !{!4106, !4108, !4110}
!4106 = distinct !{!4106, !4107, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E: %self"}
!4107 = distinct !{!4107, !"_ZN58_$LT$$RF$u32$u20$as$u20$core..ops..bit..Shl$LT$i32$GT$$GT$3shl17h74ae97cd86c2d5c2E"}
!4108 = distinct !{!4108, !4109, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h69467f3d8e9e707bE: %header"}
!4109 = distinct !{!4109, !"_ZN4core7unicode12unicode_data11skip_search28_$u7b$$u7b$closure$u7d$$u7d$17h69467f3d8e9e707bE"}
!4110 = distinct !{!4110, !4111, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h2d4aa1a43fe3beafE: %k"}
!4111 = distinct !{!4111, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h2d4aa1a43fe3beafE"}
!4112 = !{!4113, !4114, !4116}
!4113 = distinct !{!4113, !4111, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key28_$u7b$$u7b$closure$u7d$$u7d$17h2d4aa1a43fe3beafE: %_1"}
!4114 = distinct !{!4114, !4115, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h445d35ee51045d89E: argument 0"}
!4115 = distinct !{!4115, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h445d35ee51045d89E"}
!4116 = distinct !{!4116, !4117, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E: %b"}
!4117 = distinct !{!4117, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$20binary_search_by_key17h290c20261a885f29E"}
!4118 = !{!4119}
!4119 = distinct !{!4119, !4120, !"_ZN4core7unicode12unicode_data11conversions8to_lower28_$u7b$$u7b$closure$u7d$$u7d$17he139ba059f86c331E: %_2"}
!4120 = distinct !{!4120, !"_ZN4core7unicode12unicode_data11conversions8to_lower28_$u7b$$u7b$closure$u7d$$u7d$17he139ba059f86c331E"}
!4121 = !{!4122, !4123}
!4122 = distinct !{!4122, !4120, !"_ZN4core7unicode12unicode_data11conversions8to_lower28_$u7b$$u7b$closure$u7d$$u7d$17he139ba059f86c331E: %_1"}
!4123 = distinct !{!4123, !4124, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17he372579ccfb9552dE: argument 0"}
!4124 = distinct !{!4124, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17he372579ccfb9552dE"}
!4125 = !{!4126, !4128}
!4126 = distinct !{!4126, !4127, !"_ZN4core7unicode12unicode_data11conversions8to_lower28_$u7b$$u7b$closure$u7d$$u7d$17h73f9acbf6357982cE: %_0"}
!4127 = distinct !{!4127, !"_ZN4core7unicode12unicode_data11conversions8to_lower28_$u7b$$u7b$closure$u7d$$u7d$17h73f9acbf6357982cE"}
!4128 = distinct !{!4128, !4129, !"_ZN4core6result19Result$LT$T$C$E$GT$3map17hdaa3458ce32f92d7E: %_0"}
!4129 = distinct !{!4129, !"_ZN4core6result19Result$LT$T$C$E$GT$3map17hdaa3458ce32f92d7E"}
!4130 = !{!4131}
!4131 = distinct !{!4131, !4132, !"_ZN4core6option15Option$LT$T$GT$3map17h0136f1fa8bd80b3cE: %_0"}
!4132 = distinct !{!4132, !"_ZN4core6option15Option$LT$T$GT$3map17h0136f1fa8bd80b3cE"}
!4133 = !{!4134, !4136}
!4134 = distinct !{!4134, !4135, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E: %_0"}
!4135 = distinct !{!4135, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E"}
!4136 = distinct !{!4136, !4135, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E: %self"}
!4137 = !{!4138}
!4138 = distinct !{!4138, !4135, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E: %default"}
!4139 = !{!4136}
!4140 = !{!4134, !4138}
!4141 = !{!4142}
!4142 = distinct !{!4142, !4143, !"_ZN4core7unicode12unicode_data11conversions8to_upper28_$u7b$$u7b$closure$u7d$$u7d$17h8decb82d1b25cde7E: %_2"}
!4143 = distinct !{!4143, !"_ZN4core7unicode12unicode_data11conversions8to_upper28_$u7b$$u7b$closure$u7d$$u7d$17h8decb82d1b25cde7E"}
!4144 = !{!4145, !4146}
!4145 = distinct !{!4145, !4143, !"_ZN4core7unicode12unicode_data11conversions8to_upper28_$u7b$$u7b$closure$u7d$$u7d$17h8decb82d1b25cde7E: %_1"}
!4146 = distinct !{!4146, !4147, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h5fbf8383410912d0E: argument 0"}
!4147 = distinct !{!4147, !"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$16binary_search_by17h5fbf8383410912d0E"}
!4148 = !{!4149, !4151}
!4149 = distinct !{!4149, !4150, !"_ZN4core7unicode12unicode_data11conversions8to_upper28_$u7b$$u7b$closure$u7d$$u7d$17h4ccb3da994affc77E: %_0"}
!4150 = distinct !{!4150, !"_ZN4core7unicode12unicode_data11conversions8to_upper28_$u7b$$u7b$closure$u7d$$u7d$17h4ccb3da994affc77E"}
!4151 = distinct !{!4151, !4152, !"_ZN4core6result19Result$LT$T$C$E$GT$3map17h833a322717c932e5E: %_0"}
!4152 = distinct !{!4152, !"_ZN4core6result19Result$LT$T$C$E$GT$3map17h833a322717c932e5E"}
!4153 = !{!4154}
!4154 = distinct !{!4154, !4155, !"_ZN4core6option15Option$LT$T$GT$3map17h4c330f3ae29daff4E: %_0"}
!4155 = distinct !{!4155, !"_ZN4core6option15Option$LT$T$GT$3map17h4c330f3ae29daff4E"}
!4156 = !{!4157, !4159}
!4157 = distinct !{!4157, !4158, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E: %_0"}
!4158 = distinct !{!4158, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E"}
!4159 = distinct !{!4159, !4158, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E: %self"}
!4160 = !{!4161}
!4161 = distinct !{!4161, !4158, !"_ZN4core6result19Result$LT$T$C$E$GT$9unwrap_or17h9ded6a98a1fe1243E: %default"}
!4162 = !{!4159}
!4163 = !{!4157, !4161}
!4164 = !{i32 -1, i32 2}
!4165 = !{i32 0, i32 1333788673}
!4166 = !{i32 0, i32 1602224129}
!4167 = !{i64 0, i64 4895412794951729153}
!4168 = !{i32 0, i32 2139095041}
!4169 = !{i128 0, i128 129}
!4170 = !{i64 0, i64 5183643171103440897}
!4171 = !{i16 0, i16 17}
!4172 = !{!4173, !4175}
!4173 = distinct !{!4173, !4174, !"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E: %self"}
!4174 = distinct !{!4174, !"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E"}
!4175 = distinct !{!4175, !4176, !"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E: %self"}
!4176 = distinct !{!4176, !"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h26409b5a4f9a3825E"}
!4177 = !{!4175}
!4178 = !{!4179, !4175}
!4179 = distinct !{!4179, !4180, !"_ZN4core3mem7replace17h6f7ae29bbd78d71bE: %dest"}
!4180 = distinct !{!4180, !"_ZN4core3mem7replace17h6f7ae29bbd78d71bE"}
!4181 = !{!4182, !4184, !4186}
!4182 = distinct !{!4182, !4183, !"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E: %self"}
!4183 = distinct !{!4183, !"_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8is_empty17ha6ca27f7e69878c1E"}
!4184 = distinct !{!4184, !4185, !"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$14spec_next_back17h80d23b21f1f27d30E: %self"}
!4185 = distinct !{!4185, !"_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$14spec_next_back17h80d23b21f1f27d30E"}
!4186 = distinct !{!4186, !4187, !"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE: %self"}
!4187 = distinct !{!4187, !"_ZN4core4iter5range125_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$9next_back17hc9974cf30f8b05dfE"}
!4188 = !{!4184, !4186}
!4189 = !{!4190, !4184, !4186}
!4190 = distinct !{!4190, !4191, !"_ZN4core3mem7replace17h6f7ae29bbd78d71bE: %dest"}
!4191 = distinct !{!4191, !"_ZN4core3mem7replace17h6f7ae29bbd78d71bE"}
!4192 = !{!4193}
!4193 = distinct !{!4193, !4194, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %_0"}
!4194 = distinct !{!4194, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE"}
!4195 = !{!4196, !4197}
!4196 = distinct !{!4196, !4194, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %pieces.0"}
!4197 = distinct !{!4197, !4194, !"_ZN4core3fmt9Arguments6new_v117h794cf0e2d1584f0eE: %args.0"}
