blk_mem_cos.v,verilog,xil_defaultlib,../../../../lab_dds.srcs/sources_1/ip/blk_mem_cos/sim/blk_mem_cos.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
