// Seed: 2592971945
module module_0 (
    input wor id_0,
    input tri1 id_1
    , id_17,
    input uwire id_2,
    output tri0 id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    output wand id_7,
    input uwire id_8,
    input tri id_9,
    output wand id_10,
    output wire id_11,
    input uwire id_12,
    input uwire id_13,
    input wand id_14,
    input supply1 id_15
);
  assign id_11 = !id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wire id_12,
    output wor id_13,
    output wire id_14,
    output tri id_15,
    input supply1 id_16,
    input wand id_17,
    input wire id_18,
    input uwire id_19,
    input wand id_20,
    output wor id_21
);
  uwire id_23 = id_4;
  module_0(
      id_20,
      id_11,
      id_19,
      id_6,
      id_2,
      id_0,
      id_0,
      id_7,
      id_19,
      id_9,
      id_14,
      id_8,
      id_18,
      id_23,
      id_11,
      id_0
  );
  always @(1 or id_1 + id_23 & id_17);
  wire id_24;
endmodule
