<stg><name>imsttfb_check_var</name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="1" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp><and_exp><literal name="empty_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_bits_per_pixel), !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_xres_virtual), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_xres), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_yres_virtual), !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_yres), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_vmode), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_height), !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_width), !map !63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_left_margin), !map !67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_right_margin), !map !71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_upper_margin), !map !75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_lower_margin), !map !79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_hsync_len), !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_vsync_len), !map !87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_transp_offset), !map !91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_transp_length), !map !95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_transp_msb_right), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_blue_length), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_blue_msb_right), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_blue_offset), !map !111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_green_offset), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_green_length), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_green_msb_right), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_red_offset), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_red_length), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_red_msb_right), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_nonstd), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i32* %info_fix_smem_len), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @imsttfb_check_var_st) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %var_bits_per_pixel_r = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_bits_per_pixel)

]]></Node>
<StgValue><ssdm name="var_bits_per_pixel_r"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %empty = icmp eq i32 %var_bits_per_pixel_r, 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %empty_4 = icmp eq i32 %var_bits_per_pixel_r, 24

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %empty_5 = or i1 %empty_4, %empty

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %empty_6 = icmp eq i32 %var_bits_per_pixel_r, 16

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %empty_7 = or i1 %empty_6, %empty_5

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %empty_8 = icmp eq i32 %var_bits_per_pixel_r, 8

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %empty_9 = or i1 %empty_8, %empty_7

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:38  br i1 %empty_9, label %._crit_edge, label %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %var_xres_virtual_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_xres_virtual)

]]></Node>
<StgValue><ssdm name="var_xres_virtual_rea"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %var_xres_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_xres)

]]></Node>
<StgValue><ssdm name="var_xres_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %icmp_ln34 = icmp slt i32 %var_xres_virtual_rea, %var_xres_read

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp_ln34, label %._crit_edge4, label %1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %var_yres_virtual_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_yres_virtual)

]]></Node>
<StgValue><ssdm name="var_yres_virtual_rea"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %var_yres_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_yres)

]]></Node>
<StgValue><ssdm name="var_yres_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln34_1 = icmp slt i32 %var_yres_virtual_rea, %var_yres_read

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln34_1, label %._crit_edge4, label %2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %var_nonstd_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_nonstd)

]]></Node>
<StgValue><ssdm name="var_nonstd_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln34_2 = icmp eq i32 %var_nonstd_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln34_2, label %3, label %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %var_bits_per_pixel_r, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="29">
<![CDATA[
:1  %zext_ln41 = zext i29 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mul_ln41 = mul i32 %var_yres_read, %zext_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp><and_exp><literal name="empty_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %mul_ln41_1 = mul i32 %mul_ln41, %var_xres_read

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %vram = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %info_fix_smem_len)

]]></Node>
<StgValue><ssdm name="vram"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln41 = icmp sgt i32 %mul_ln41_1, %vram

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln41, label %._crit_edge9, label %4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln41_2 = mul i32 %var_yres_virtual_rea, %zext_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln41_3 = mul i32 %mul_ln41_2, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="mul_ln41_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln41_1 = icmp sgt i32 %mul_ln41_3, %vram

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln41_1, label %._crit_edge9, label %5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  switch i32 %var_bits_per_pixel_r, label %._crit_edge11 [
    i32 8, label %6
    i32 16, label %7
    i32 24, label %9
    i32 32, label %10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln45"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln81"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 24)

]]></Node>
<StgValue><ssdm name="write_ln85"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %var_green_length_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_green_length)

]]></Node>
<StgValue><ssdm name="var_green_length_rea"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln57 = icmp eq i32 %var_green_length_rea, 6

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln57, label %._crit_edge13.critedge, label %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 10)

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 5)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 5)

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge12:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 5)

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.critedge:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 5)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.critedge:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 5)

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.critedge:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 5)

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln48"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="var_bits_per_pixel_r" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11:0  %icmp_ln90 = icmp eq i32 %var_yres_read, %var_yres_virtual_rea

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:1  br i1 %icmp_ln90, label %._crit_edge15, label %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:0  %shl_ln92 = shl i32 %vram, 3

]]></Node>
<StgValue><ssdm name="shl_ln92"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="187" st_id="6" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="189" st_id="8" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="190" st_id="9" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="191" st_id="10" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="192" st_id="11" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="198" st_id="17" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="199" st_id="18" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="200" st_id="19" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="201" st_id="20" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="202" st_id="21" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="203" st_id="22" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="204" st_id="23" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="205" st_id="24" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="206" st_id="25" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="207" st_id="26" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="208" st_id="27" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="209" st_id="28" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="210" st_id="29" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="211" st_id="30" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="212" st_id="31" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="213" st_id="32" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="214" st_id="33" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="215" st_id="34" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="216" st_id="35" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="217" st_id="36" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="218" st_id="37" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="219" st_id="38" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1  %sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r

]]></Node>
<StgValue><ssdm name="sdiv_ln92"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="221" st_id="39" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="222" st_id="40" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="223" st_id="41" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="224" st_id="42" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="225" st_id="43" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="226" st_id="44" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="227" st_id="45" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="228" st_id="46" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="229" st_id="47" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="230" st_id="48" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="231" st_id="49" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="232" st_id="50" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="233" st_id="51" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="234" st_id="52" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="235" st_id="53" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="236" st_id="54" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="237" st_id="55" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="238" st_id="56" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="239" st_id="57" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="240" st_id="58" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="241" st_id="59" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="242" st_id="60" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="243" st_id="61" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="244" st_id="62" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="245" st_id="63" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="246" st_id="64" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="247" st_id="65" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="248" st_id="66" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="249" st_id="67" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="250" st_id="68" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="251" st_id="69" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="252" st_id="70" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="253" st_id="71" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="254" st_id="72" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="255" st_id="73" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2  %sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea

]]></Node>
<StgValue><ssdm name="sdiv_ln92_1"/></StgValue>
</operation>

<operation id="256" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:3  %icmp_ln93 = icmp slt i32 %sdiv_ln92_1, %var_yres_virtual_rea

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="257" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:4  %select_ln93 = select i1 %icmp_ln93, i32 %var_yres_virtual_rea, i32 %sdiv_ln92_1

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="258" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_yres_virtual, i32 %select_ln93)

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="259" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:6  br label %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="260" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_msb_right, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="261" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_msb_right, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="262" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_msb_right, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>

<operation id="263" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_msb_right, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="264" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_height, i32 -1)

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="265" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_width, i32 -1)

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="266" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_vmode, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="267" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_right_margin, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="268" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:8  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_left_margin, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="269" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:9  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_lower_margin, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="270" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:10  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_upper_margin, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="271" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:11  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_vsync_len, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="272" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:12  call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_hsync_len, i32 8)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="273" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_9" val="1"/>
<literal name="icmp_ln34" val="0"/>
<literal name="icmp_ln34_1" val="0"/>
<literal name="icmp_ln34_2" val="1"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:13  br label %11

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="274" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
