
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/DVR-006-001/tensil_DPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_2/system_smartconnect_2_2.dcp' for cell 'system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_1/system_smartconnect_2_1.dcp' for cell 'system_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_0_4/system_smartconnect_0_4.dcp' for cell 'system_i/smartconnect_2'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_1_0/system_smartconnect_1_0.dcp' for cell 'system_i/smartconnect_3'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_tensil_DPU_0_0/system_tensil_DPU_0_0.dcp' for cell 'system_i/tensil_DPU_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2415.934 ; gain = 0.000 ; free physical = 2632 ; free virtual = 6146
INFO: [Netlist 29-17] Analyzing 2341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc] for cell 'system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_0_4/bd_0/ip/ip_1/bd_529b_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_0_4/bd_0/ip/ip_1/bd_529b_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_0_4/bd_0/ip/ip_1/bd_529b_psr_aclk_0.xdc] for cell 'system_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_0_4/bd_0/ip/ip_1/bd_529b_psr_aclk_0.xdc] for cell 'system_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_1/bd_0/ip/ip_1/bd_91fa_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_1/bd_0/ip/ip_1/bd_91fa_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_1/bd_0/ip/ip_1/bd_91fa_psr_aclk_0.xdc] for cell 'system_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_1/bd_0/ip/ip_1/bd_91fa_psr_aclk_0.xdc] for cell 'system_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_2/bd_0/ip/ip_1/bd_90ba_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_2/bd_0/ip/ip_1/bd_90ba_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_2/bd_0/ip/ip_1/bd_90ba_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_2_2/bd_0/ip/ip_1/bd_90ba_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_1_0/bd_0/ip/ip_1/bd_51cb_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_1_0/bd_0/ip/ip_1/bd_51cb_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_1_0/bd_0/ip/ip_1/bd_51cb_psr_aclk_0.xdc] for cell 'system_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_smartconnect_1_0/bd_0/ip/ip_1/bd_51cb_psr_aclk_0.xdc] for cell 'system_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/ZyboZ7_A.xdc]
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/ZyboZ7_A.xdc]
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/timing.xdc]
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/timing.xdc]
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/mm_clk_150'. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc:12]
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/constrs_1/imports/constraints/auto.xdc]
Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.680 ; gain = 0.000 ; free physical = 2459 ; free virtual = 5973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 511 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 25 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 486 instances

20 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2465.680 ; gain = 49.934 ; free physical = 2459 ; free virtual = 5973
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2539.148 ; gain = 67.539 ; free physical = 2447 ; free virtual = 5962

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 35 inverter(s) to 211 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12db58ada

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1907 ; free virtual = 5422
INFO: [Opt 31-389] Phase Retarget created 93 cells and removed 162 cells
INFO: [Opt 31-1021] In phase Retarget, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 1034fd4e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1907 ; free virtual = 5422
INFO: [Opt 31-389] Phase Constant propagation created 293 cells and removed 909 cells
INFO: [Opt 31-1021] In phase Constant propagation, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1db46a0c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1911 ; free virtual = 5426
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 500 cells
INFO: [Opt 31-1021] In phase Sweep, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1db46a0c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1911 ; free virtual = 5426
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1db46a0c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1911 ; free virtual = 5426
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1db46a0c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1909 ; free virtual = 5424
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              93  |             162  |                                             51  |
|  Constant propagation         |             293  |             909  |                                             68  |
|  Sweep                        |               0  |             500  |                                             85  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             51  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3158.789 ; gain = 0.000 ; free physical = 1867 ; free virtual = 5381
Ending Logic Optimization Task | Checksum: e7c905f9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.789 ; gain = 506.641 ; free physical = 1867 ; free virtual = 5381

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.789 ; gain = 0.000 ; free physical = 1834 ; free virtual = 5361
Ending Netlist Obfuscation Task | Checksum: e7c905f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.789 ; gain = 0.000 ; free physical = 1834 ; free virtual = 5361
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3158.789 ; gain = 693.109 ; free physical = 1828 ; free virtual = 5356
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3198.809 ; gain = 0.000 ; free physical = 1808 ; free virtual = 5339
INFO: [Common 17-1381] The checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3198.809 ; gain = 40.020 ; free physical = 1812 ; free virtual = 5347
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1685 ; free virtual = 5220
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b802bd40

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1685 ; free virtual = 5220
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1685 ; free virtual = 5220

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8b734673

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1723 ; free virtual = 5259

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14484f4b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1688 ; free virtual = 5224

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14484f4b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1688 ; free virtual = 5224
Phase 1 Placer Initialization | Checksum: 14484f4b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1687 ; free virtual = 5222

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7792b961

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1664 ; free virtual = 5199

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eccd8100

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1661 ; free virtual = 5196

Phase 2.3 Global Placement Core
Phase 2.3 Global Placement Core | Checksum: fb77ae14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1630 ; free virtual = 5165
Phase 2 Global Placement | Checksum: fb77ae14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1641 ; free virtual = 5176

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13756bef5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1645 ; free virtual = 5181

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da334f8e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1638 ; free virtual = 5173

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f61cb1c0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1638 ; free virtual = 5173

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12716ab8e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1638 ; free virtual = 5173

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15deea306

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1630 ; free virtual = 5165

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14dcca9c5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1626 ; free virtual = 5161

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: bc2e5a46

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5120

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 183450c28

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5120
Phase 3 Detail Placement | Checksum: 183450c28

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 3315.375 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5120

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17cebe3de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.344 | TNS=-5.324 |
Phase 1 Physical Synthesis Initialization | Checksum: 125fbdc30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3364.879 ; gain = 7.938 ; free physical = 1592 ; free virtual = 5128
INFO: [Place 46-33] Processed net system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/clock_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d68a5b4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3364.879 ; gain = 7.938 ; free physical = 1591 ; free virtual = 5127
Phase 4.1.1.1 BUFG Insertion | Checksum: 17cebe3de

Time (s): cpu = 00:01:28 ; elapsed = 00:00:53 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1592 ; free virtual = 5128
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:32 ; elapsed = 00:00:56 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1591 ; free virtual = 5127
Phase 4.1 Post Commit Optimization | Checksum: f132d8bb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:56 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1591 ; free virtual = 5127

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f132d8bb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:56 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1591 ; free virtual = 5127

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f132d8bb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1591 ; free virtual = 5127
Phase 4.3 Placer Reporting | Checksum: f132d8bb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1591 ; free virtual = 5127

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.879 ; gain = 0.000 ; free physical = 1592 ; free virtual = 5127

Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1592 ; free virtual = 5127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1254d0765

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1592 ; free virtual = 5127
Ending Placer Task | Checksum: 97e6661e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1592 ; free virtual = 5127
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:58 . Memory (MB): peak = 3364.879 ; gain = 49.504 ; free physical = 1622 ; free virtual = 5158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.883 ; gain = 0.000 ; free physical = 1551 ; free virtual = 5133
INFO: [Common 17-1381] The checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3372.883 ; gain = 8.004 ; free physical = 1585 ; free virtual = 5134
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3372.883 ; gain = 0.000 ; free physical = 1579 ; free virtual = 5128
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3372.883 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5133
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 43be7549 ConstDB: 0 ShapeSum: 5427f0d5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 136afdf85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3484.383 ; gain = 63.973 ; free physical = 1428 ; free virtual = 4977
Post Restoration Checksum: NetGraph: c109fb90 NumContArr: 75a5e3f5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 136afdf85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3484.383 ; gain = 63.973 ; free physical = 1437 ; free virtual = 4987

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 136afdf85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3489.375 ; gain = 68.965 ; free physical = 1418 ; free virtual = 4967

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 136afdf85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3489.375 ; gain = 68.965 ; free physical = 1418 ; free virtual = 4967
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 47d28a7d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3532.758 ; gain = 112.348 ; free physical = 1394 ; free virtual = 4944
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.071  | TNS=0.000  | WHS=-0.213 | THS=-352.003|

Phase 2 Router Initialization | Checksum: c29b6986

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3564.758 ; gain = 144.348 ; free physical = 1389 ; free virtual = 4939

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28263
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28263
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c29b6986

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3564.758 ; gain = 144.348 ; free physical = 1386 ; free virtual = 4935
Phase 3 Initial Routing | Checksum: 16460f76f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1378 ; free virtual = 4927

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3399
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c68a7e1

Time (s): cpu = 00:01:23 ; elapsed = 00:00:50 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1384 ; free virtual = 4934

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21aff7bf2

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1384 ; free virtual = 4934

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fd40d762

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933
Phase 4 Rip-up And Reroute | Checksum: 1fd40d762

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fd40d762

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fd40d762

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933
Phase 5 Delay and Skew Optimization | Checksum: 1fd40d762

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20fe9090b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.295  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1afad8c78

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933
Phase 6 Post Hold Fix | Checksum: 1afad8c78

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.03495 %
  Global Horizontal Routing Utilization  = 11.8959 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14dfa3a82

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4932

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14dfa3a82

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1382 ; free virtual = 4931

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 136780f3b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1381 ; free virtual = 4930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.295  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 136780f3b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1383 ; free virtual = 4933
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 3581.961 ; gain = 161.551 ; free physical = 1416 ; free virtual = 4965

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:02 . Memory (MB): peak = 3581.961 ; gain = 209.078 ; free physical = 1416 ; free virtual = 4965
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.965 ; gain = 0.000 ; free physical = 1340 ; free virtual = 4946
INFO: [Common 17-1381] The checkpoint '/home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.965 ; gain = 8.004 ; free physical = 1397 ; free virtual = 4962
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3611.910 ; gain = 21.945 ; free physical = 1368 ; free virtual = 4934
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lbo/Projects/DVR-006-001/Base_system/HW/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3611.910 ; gain = 0.000 ; free physical = 1358 ; free virtual = 4924
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3644.840 ; gain = 32.930 ; free physical = 1331 ; free virtual = 4907
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 10:52:02 2022...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2421.746 ; gain = 0.000 ; free physical = 3044 ; free virtual = 6620
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2423.949 ; gain = 0.000 ; free physical = 2550 ; free virtual = 6126
INFO: [Netlist 29-17] Analyzing 2334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.730 ; gain = 20.938 ; free physical = 1858 ; free virtual = 5433
Restored from archive | CPU: 2.050000 secs | Memory: 39.672867 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.730 ; gain = 20.938 ; free physical = 1858 ; free virtual = 5433
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.730 ; gain = 0.000 ; free physical = 1862 ; free virtual = 5437
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 505 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 25 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 480 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2912.730 ; gain = 490.984 ; free physical = 1862 ; free virtual = 5437
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 input system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/output_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_1/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_2/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_3/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_4/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_5/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_6/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_7/output_mac input system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2 input system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2 input system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2 input system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 output system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_0/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_1/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_2/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_3/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_4/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_5/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_6/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_7/output_mac output system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2 output system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_3_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_4_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_5_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_0/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_1/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_2/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_3/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_4/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_5/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_6/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_7/output_mac multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_7_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2 multiplier stage system_i/tensil_DPU_0/inst/tcu/tcu/decoder/_req_T_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 222 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3481.977 ; gain = 551.402 ; free physical = 1358 ; free virtual = 5029
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 10:57:39 2022...
