read_verilog tests/1badder-load/code.v
techmap
abc
cgploss -wire_test
write_verilog test_out.v