<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/XeonPhiMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_xeon_phi_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">XeonPhiMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMI_COUNT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PPIN_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_FEATURE_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___e_n_a_b_l_e_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_ENABLES_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMM_MCA_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TEMPERATURE_TARGET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_LBR_SELECT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_RAPL_POWER_UNIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5682dff7d9e195e2e49d95f886470bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a5682dff7d9e195e2e49d95f886470bd2">IS_XEON_PHI_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a5682dff7d9e195e2e49d95f886470bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5f6b03f3628e2da7ba871b6d47b6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#adf5f6b03f3628e2da7ba871b6d47b6f2">MSR_XEON_PHI_SMI_COUNT</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr class="separator:adf5f6b03f3628e2da7ba871b6d47b6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3303f3a89357d6fee9a6714cbf55d8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a3303f3a89357d6fee9a6714cbf55d8c1">MSR_XEON_PHI_PPIN_CTL</a>&#160;&#160;&#160;0x0000004E</td></tr>
<tr class="separator:a3303f3a89357d6fee9a6714cbf55d8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37880e6c6e0ed9451ba752dc0f62e604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a37880e6c6e0ed9451ba752dc0f62e604">MSR_XEON_PHI_PPIN</a>&#160;&#160;&#160;0x0000004F</td></tr>
<tr class="separator:a37880e6c6e0ed9451ba752dc0f62e604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9a449414e9401f9e339804ff895a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a3c9a449414e9401f9e339804ff895a6a">MSR_XEON_PHI_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:a3c9a449414e9401f9e339804ff895a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05ae025f8e5dd282507e3b20d4d145f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ac05ae025f8e5dd282507e3b20d4d145f">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:ac05ae025f8e5dd282507e3b20d4d145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3050f54d039ed4680fac2b0d10235aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a3050f54d039ed4680fac2b0d10235aed">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE</a>&#160;&#160;&#160;0x000000E4</td></tr>
<tr class="separator:a3050f54d039ed4680fac2b0d10235aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6936216e4087b38f7acdcd2b65d929d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ab6936216e4087b38f7acdcd2b65d929d">MSR_XEON_PHI_FEATURE_CONFIG</a>&#160;&#160;&#160;0x0000013C</td></tr>
<tr class="separator:ab6936216e4087b38f7acdcd2b65d929d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4148a4154bb6776485bb99852f5934ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a4148a4154bb6776485bb99852f5934ce">MSR_XEON_PHI_MISC_FEATURE_ENABLES</a>&#160;&#160;&#160;0x00000140</td></tr>
<tr class="separator:a4148a4154bb6776485bb99852f5934ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7be01c787578f8304eef07fd0e3109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#adc7be01c787578f8304eef07fd0e3109">MSR_XEON_PHI_SMM_MCA_CAP</a>&#160;&#160;&#160;0x0000017D</td></tr>
<tr class="separator:adc7be01c787578f8304eef07fd0e3109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02559b7b3bc5bafdc1144fa762d5dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a02559b7b3bc5bafdc1144fa762d5dae3">MSR_XEON_PHI_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:a02559b7b3bc5bafdc1144fa762d5dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0f47045599480a32510f5a8d71ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a0c0f47045599480a32510f5a8d71ac89">MSR_XEON_PHI_TEMPERATURE_TARGET</a>&#160;&#160;&#160;0x000001A2</td></tr>
<tr class="separator:a0c0f47045599480a32510f5a8d71ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f8a9ea149e60fae87c1c7518fb4a645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a3f8a9ea149e60fae87c1c7518fb4a645">MSR_XEON_PHI_MISC_FEATURE_CONTROL</a>&#160;&#160;&#160;0x000001A4</td></tr>
<tr class="separator:a3f8a9ea149e60fae87c1c7518fb4a645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ee9ba238a5e8e10c81ec7b1ac1ca9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ac4ee9ba238a5e8e10c81ec7b1ac1ca9c">MSR_XEON_PHI_OFFCORE_RSP_0</a>&#160;&#160;&#160;0x000001A6</td></tr>
<tr class="separator:ac4ee9ba238a5e8e10c81ec7b1ac1ca9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4268edbf7b261b8ee5f6ca48fc1a2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ae4268edbf7b261b8ee5f6ca48fc1a2e3">MSR_XEON_PHI_OFFCORE_RSP_1</a>&#160;&#160;&#160;0x000001A7</td></tr>
<tr class="separator:ae4268edbf7b261b8ee5f6ca48fc1a2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a897e2310026ad46b5f49132354fe66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a4a897e2310026ad46b5f49132354fe66">MSR_XEON_PHI_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a4a897e2310026ad46b5f49132354fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacfcea06866edf855615b0eda8df2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#afacfcea06866edf855615b0eda8df2d9">MSR_XEON_PHI_LBR_SELECT</a>&#160;&#160;&#160;0x000001C8</td></tr>
<tr class="separator:afacfcea06866edf855615b0eda8df2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc7c71d36fd17e54fea26ee55f52674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#aefc7c71d36fd17e54fea26ee55f52674">MSR_XEON_PHI_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:aefc7c71d36fd17e54fea26ee55f52674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023cc5e3faec5db0b5706a65332f427b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a023cc5e3faec5db0b5706a65332f427b">MSR_XEON_PHI_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:a023cc5e3faec5db0b5706a65332f427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821f6111e1b5d3c48e46a56a1c509521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a821f6111e1b5d3c48e46a56a1c509521">MSR_XEON_PHI_LER_TO_LIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:a821f6111e1b5d3c48e46a56a1c509521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818166756949875c41b562c09f397438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a818166756949875c41b562c09f397438">MSR_XEON_PHI_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:a818166756949875c41b562c09f397438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed95b8d5e2adeac14e2b6c74257b57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a1ed95b8d5e2adeac14e2b6c74257b57c">MSR_XEON_PHI_PKG_C3_RESIDENCY</a>&#160;&#160;&#160;0x000003F8</td></tr>
<tr class="separator:a1ed95b8d5e2adeac14e2b6c74257b57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b848a5aeaf81c94f870e60385442d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a5b848a5aeaf81c94f870e60385442d7b">MSR_XEON_PHI_PKG_C6_RESIDENCY</a>&#160;&#160;&#160;0x000003F9</td></tr>
<tr class="separator:a5b848a5aeaf81c94f870e60385442d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae320753e89d11a3ea61d7bd46fa3d646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ae320753e89d11a3ea61d7bd46fa3d646">MSR_XEON_PHI_PKG_C7_RESIDENCY</a>&#160;&#160;&#160;0x000003FA</td></tr>
<tr class="separator:ae320753e89d11a3ea61d7bd46fa3d646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87db3c2907750f6d897d5364f70b026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ab87db3c2907750f6d897d5364f70b026">MSR_XEON_PHI_MC0_RESIDENCY</a>&#160;&#160;&#160;0x000003FC</td></tr>
<tr class="separator:ab87db3c2907750f6d897d5364f70b026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6176cc1be99e922768a99f9d701e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#acf6176cc1be99e922768a99f9d701e66">MSR_XEON_PHI_MC6_RESIDENCY</a>&#160;&#160;&#160;0x000003FD</td></tr>
<tr class="separator:acf6176cc1be99e922768a99f9d701e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51c52da1306333a707288fae70b75b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ad51c52da1306333a707288fae70b75b3">MSR_XEON_PHI_CORE_C6_RESIDENCY</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr class="separator:ad51c52da1306333a707288fae70b75b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee310ccbbe13f108d05ce39e1fc17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a4ee310ccbbe13f108d05ce39e1fc17b4">MSR_XEON_PHI_IA32_VMX_EPT_VPID_ENUM</a>&#160;&#160;&#160;0x0000048C</td></tr>
<tr class="separator:a4ee310ccbbe13f108d05ce39e1fc17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02c82cacb3a8041bf7d3f4cdd352a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ae02c82cacb3a8041bf7d3f4cdd352a19">MSR_XEON_PHI_IA32_VMX_FMFUNC</a>&#160;&#160;&#160;0x00000491</td></tr>
<tr class="separator:ae02c82cacb3a8041bf7d3f4cdd352a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d3ddb0f37b415b547a6a216e8a86f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a38d3ddb0f37b415b547a6a216e8a86f4">MSR_XEON_PHI_RAPL_POWER_UNIT</a>&#160;&#160;&#160;0x00000606</td></tr>
<tr class="separator:a38d3ddb0f37b415b547a6a216e8a86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a66da065776c6e181c6d8dbfdfed16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a41a66da065776c6e181c6d8dbfdfed16">MSR_XEON_PHI_PKG_C2_RESIDENCY</a>&#160;&#160;&#160;0x0000060D</td></tr>
<tr class="separator:a41a66da065776c6e181c6d8dbfdfed16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3fd44d027d711ad825330845ffa9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a2c3fd44d027d711ad825330845ffa9f8">MSR_XEON_PHI_PKG_POWER_LIMIT</a>&#160;&#160;&#160;0x00000610</td></tr>
<tr class="separator:a2c3fd44d027d711ad825330845ffa9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506827c6baf964338a14c9dfa65a5719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a506827c6baf964338a14c9dfa65a5719">MSR_XEON_PHI_PKG_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000611</td></tr>
<tr class="separator:a506827c6baf964338a14c9dfa65a5719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dca290937e832333103aa514926af23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a0dca290937e832333103aa514926af23">MSR_XEON_PHI_PKG_PERF_STATUS</a>&#160;&#160;&#160;0x00000613</td></tr>
<tr class="separator:a0dca290937e832333103aa514926af23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298b4abd5741f7822b809a45898c1231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a298b4abd5741f7822b809a45898c1231">MSR_XEON_PHI_PKG_POWER_INFO</a>&#160;&#160;&#160;0x00000614</td></tr>
<tr class="separator:a298b4abd5741f7822b809a45898c1231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08301cb03c6f5480ea79d0df4a040def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a08301cb03c6f5480ea79d0df4a040def">MSR_XEON_PHI_DRAM_POWER_LIMIT</a>&#160;&#160;&#160;0x00000618</td></tr>
<tr class="separator:a08301cb03c6f5480ea79d0df4a040def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c076f2f41aeb40dae7df031748eefa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ae0c076f2f41aeb40dae7df031748eefa">MSR_XEON_PHI_DRAM_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000619</td></tr>
<tr class="separator:ae0c076f2f41aeb40dae7df031748eefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649d7e96796955a21dda4bb6b5430e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a649d7e96796955a21dda4bb6b5430e2f">MSR_XEON_PHI_DRAM_PERF_STATUS</a>&#160;&#160;&#160;0x0000061B</td></tr>
<tr class="separator:a649d7e96796955a21dda4bb6b5430e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fe487b29af5741851c935f477af794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a95fe487b29af5741851c935f477af794">MSR_XEON_PHI_DRAM_POWER_INFO</a>&#160;&#160;&#160;0x0000061C</td></tr>
<tr class="separator:a95fe487b29af5741851c935f477af794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29df038c4c2193f05d1e33d642c7f1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a29df038c4c2193f05d1e33d642c7f1b9">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT</a>&#160;&#160;&#160;0x00000620</td></tr>
<tr class="separator:a29df038c4c2193f05d1e33d642c7f1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3419c3f0fd45d64b558ad7ed9ac647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#aac3419c3f0fd45d64b558ad7ed9ac647">MSR_XEON_PHI_PP0_POWER_LIMIT</a>&#160;&#160;&#160;0x00000638</td></tr>
<tr class="separator:aac3419c3f0fd45d64b558ad7ed9ac647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1000ccdd7d0d48f6cd4098f44d4263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#adf1000ccdd7d0d48f6cd4098f44d4263">MSR_XEON_PHI_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:adf1000ccdd7d0d48f6cd4098f44d4263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2431eeb3fa321c65e69d25244351a428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a2431eeb3fa321c65e69d25244351a428">MSR_XEON_PHI_CONFIG_TDP_NOMINAL</a>&#160;&#160;&#160;0x00000648</td></tr>
<tr class="separator:a2431eeb3fa321c65e69d25244351a428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae679d73a5b46bcae8f38e81065730a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ae679d73a5b46bcae8f38e81065730a8b">MSR_XEON_PHI_CONFIG_TDP_LEVEL1</a>&#160;&#160;&#160;0x00000649</td></tr>
<tr class="separator:ae679d73a5b46bcae8f38e81065730a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9662a83bade132fdceaf7f6e0b2d5f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a9662a83bade132fdceaf7f6e0b2d5f0f">MSR_XEON_PHI_CONFIG_TDP_LEVEL2</a>&#160;&#160;&#160;0x0000064A</td></tr>
<tr class="separator:a9662a83bade132fdceaf7f6e0b2d5f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f790bbfc5d8ba235a1f5b849f328ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a8f790bbfc5d8ba235a1f5b849f328ece">MSR_XEON_PHI_CONFIG_TDP_CONTROL</a>&#160;&#160;&#160;0x0000064B</td></tr>
<tr class="separator:a8f790bbfc5d8ba235a1f5b849f328ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8855965ad7ccb588aefc6a8fd6044de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#a8855965ad7ccb588aefc6a8fd6044de7">MSR_XEON_PHI_TURBO_ACTIVATION_RATIO</a>&#160;&#160;&#160;0x0000064C</td></tr>
<tr class="separator:a8855965ad7ccb588aefc6a8fd6044de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ff5ad394dfb5e28519f3db5cefd184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_phi_msr_8h.html#ab8ff5ad394dfb5e28519f3db5cefd184">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x00000690</td></tr>
<tr class="separator:ab8ff5ad394dfb5e28519f3db5cefd184"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel(R) Xeon(R) Phi(TM) processor Family.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a5682dff7d9e195e2e49d95f886470bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_XEON_PHI_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x57 || \</div>
<div class="line">    DisplayModel == 0x85    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel(R) Xeon(R) Phi(TM) processor Family?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a8f790bbfc5d8ba235a1f5b849f328ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_CONFIG_TDP_CONTROL&#160;&#160;&#160;0x0000064B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Control (R/W) See Table 2-24.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_CONFIG_TDP_CONTROL (0x0000064B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a8f790bbfc5d8ba235a1f5b849f328ece">MSR_XEON_PHI_CONFIG_TDP_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a8f790bbfc5d8ba235a1f5b849f328ece">MSR_XEON_PHI_CONFIG_TDP_CONTROL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_CONFIG_TDP_CONTROL is defined as MSR_CONFIG_TDP_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae679d73a5b46bcae8f38e81065730a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_CONFIG_TDP_LEVEL1&#160;&#160;&#160;0x00000649</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Level 1 ratio and power level (R/O) See Table 2-24.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_CONFIG_TDP_LEVEL1 (0x00000649) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae679d73a5b46bcae8f38e81065730a8b">MSR_XEON_PHI_CONFIG_TDP_LEVEL1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_CONFIG_TDP_LEVEL1 is defined as MSR_CONFIG_TDP_LEVEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9662a83bade132fdceaf7f6e0b2d5f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_CONFIG_TDP_LEVEL2&#160;&#160;&#160;0x0000064A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Level 2 ratio and power level (R/O) See Table 2-24.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_CONFIG_TDP_LEVEL2 (0x0000064A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a9662a83bade132fdceaf7f6e0b2d5f0f">MSR_XEON_PHI_CONFIG_TDP_LEVEL2</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_CONFIG_TDP_LEVEL2 is defined as MSR_CONFIG_TDP_LEVEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2431eeb3fa321c65e69d25244351a428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_CONFIG_TDP_NOMINAL&#160;&#160;&#160;0x00000648</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Base TDP Ratio (R/O) See Table 2-24.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_CONFIG_TDP_NOMINAL (0x00000648) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a2431eeb3fa321c65e69d25244351a428">MSR_XEON_PHI_CONFIG_TDP_NOMINAL</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_CONFIG_TDP_NOMINAL is defined as MSR_CONFIG_TDP_NOMINAL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad51c52da1306333a707288fae70b75b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_CORE_C6_RESIDENCY&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. CORE C6 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_CORE_C6_RESIDENCY (0x000003FF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ad51c52da1306333a707288fae70b75b3">MSR_XEON_PHI_CORE_C6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ad51c52da1306333a707288fae70b75b3">MSR_XEON_PHI_CORE_C6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_CORE_C6_RESIDENCY is defined as MSR_CORE_C6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab8ff5ad394dfb5e28519f3db5cefd184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS&#160;&#160;&#160;0x00000690</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS (0x00000690) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ab7b7a428447690d6efed3a1fce944ad9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ab8ff5ad394dfb5e28519f3db5cefd184">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ab8ff5ad394dfb5e28519f3db5cefd184">MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ab7b7a428447690d6efed3a1fce944ad9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_CORE_PERF_LIMIT_REASONS is defined as MSR_CORE_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae0c076f2f41aeb40dae7df031748eefa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_DRAM_ENERGY_STATUS&#160;&#160;&#160;0x00000619</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Energy Status (R/O) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_DRAM_ENERGY_STATUS (0x00000619) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae0c076f2f41aeb40dae7df031748eefa">MSR_XEON_PHI_DRAM_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_DRAM_ENERGY_STATUS is defined as MSR_DRAM_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a649d7e96796955a21dda4bb6b5430e2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_DRAM_PERF_STATUS&#160;&#160;&#160;0x0000061B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_DRAM_PERF_STATUS (0x0000061B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a649d7e96796955a21dda4bb6b5430e2f">MSR_XEON_PHI_DRAM_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_DRAM_PERF_STATUS is defined as MSR_DRAM_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95fe487b29af5741851c935f477af794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_DRAM_POWER_INFO&#160;&#160;&#160;0x0000061C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Parameters (R/W) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_DRAM_POWER_INFO (0x0000061C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a95fe487b29af5741851c935f477af794">MSR_XEON_PHI_DRAM_POWER_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a95fe487b29af5741851c935f477af794">MSR_XEON_PHI_DRAM_POWER_INFO</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_DRAM_POWER_INFO is defined as MSR_DRAM_POWER_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a08301cb03c6f5480ea79d0df4a040def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_DRAM_POWER_LIMIT&#160;&#160;&#160;0x00000618</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Power Limit Control (R/W) See Section 14.9.5, "DRAM RAPL
Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_DRAM_POWER_LIMIT (0x00000618) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a08301cb03c6f5480ea79d0df4a040def">MSR_XEON_PHI_DRAM_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a08301cb03c6f5480ea79d0df4a040def">MSR_XEON_PHI_DRAM_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_DRAM_POWER_LIMIT is defined as MSR_DRAM_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6936216e4087b38f7acdcd2b65d929d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_FEATURE_CONFIG&#160;&#160;&#160;0x0000013C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. AES Configuration (RW-L) Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_FEATURE_CONFIG (0x0000013C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_FEATURE_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_FEATURE_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_FEATURE_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#ab4b3b7b6e4e662ce713a7c0ed31cab3f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ab6936216e4087b38f7acdcd2b65d929d">MSR_XEON_PHI_FEATURE_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ab6936216e4087b38f7acdcd2b65d929d">MSR_XEON_PHI_FEATURE_CONFIG</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#ab4b3b7b6e4e662ce713a7c0ed31cab3f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_FEATURE_CONFIG is defined as MSR_FEATURE_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a02559b7b3bc5bafdc1144fa762d5dae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Enable Misc. Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3f0840240365d873cc89d8460b0eaba7">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a02559b7b3bc5bafdc1144fa762d5dae3">MSR_XEON_PHI_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a02559b7b3bc5bafdc1144fa762d5dae3">MSR_XEON_PHI_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3f0840240365d873cc89d8460b0eaba7">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4ee310ccbbe13f108d05ce39e1fc17b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_IA32_VMX_EPT_VPID_ENUM&#160;&#160;&#160;0x0000048C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Capability Reporting Register of EPT and VPID (R/O) See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_IA32_VMX_EPT_VPID_ENUM (0x0000048C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a4ee310ccbbe13f108d05ce39e1fc17b4">MSR_XEON_PHI_IA32_VMX_EPT_VPID_ENUM</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_IA32_VMX_EPT_VPID_ENUM is defined as IA32_VMX_EPT_VPID_ENUM in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae02c82cacb3a8041bf7d3f4cdd352a19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_IA32_VMX_FMFUNC&#160;&#160;&#160;0x00000491</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Capability Reporting Register of VM-Function Controls (R/O) See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_IA32_VMX_FMFUNC (0x00000491) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae02c82cacb3a8041bf7d3f4cdd352a19">MSR_XEON_PHI_IA32_VMX_FMFUNC</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_IA32_VMX_FMFUNC is defined as IA32_VMX_FMFUNC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aefc7c71d36fd17e54fea26ee55f52674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record Stack TOS (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#aefc7c71d36fd17e54fea26ee55f52674">MSR_XEON_PHI_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#aefc7c71d36fd17e54fea26ee55f52674">MSR_XEON_PHI_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afacfcea06866edf855615b0eda8df2d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_LBR_SELECT&#160;&#160;&#160;0x000001C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record Filtering Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_LBR_SELECT (0x000001C8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#afacfcea06866edf855615b0eda8df2d9">MSR_XEON_PHI_LBR_SELECT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#afacfcea06866edf855615b0eda8df2d9">MSR_XEON_PHI_LBR_SELECT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_LBR_SELECT is defined as MSR_LBR_SELECT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a023cc5e3faec5db0b5706a65332f427b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_LER_FROM_LIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Exception Record From Linear IP (R).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_LER_FROM_LIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a023cc5e3faec5db0b5706a65332f427b">MSR_XEON_PHI_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a821f6111e1b5d3c48e46a56a1c509521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_LER_TO_LIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Exception Record To Linear IP (R).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_LER_TO_LIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a821f6111e1b5d3c48e46a56a1c509521">MSR_XEON_PHI_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab87db3c2907750f6d897d5364f70b026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_MC0_RESIDENCY&#160;&#160;&#160;0x000003FC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. Module C0 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_MC0_RESIDENCY (0x000003FC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ab87db3c2907750f6d897d5364f70b026">MSR_XEON_PHI_MC0_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ab87db3c2907750f6d897d5364f70b026">MSR_XEON_PHI_MC0_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_MC0_RESIDENCY is defined as MSR_MC0_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acf6176cc1be99e922768a99f9d701e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_MC6_RESIDENCY&#160;&#160;&#160;0x000003FD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Module C6 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_MC6_RESIDENCY (0x000003FD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#acf6176cc1be99e922768a99f9d701e66">MSR_XEON_PHI_MC6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#acf6176cc1be99e922768a99f9d701e66">MSR_XEON_PHI_MC6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_MC6_RESIDENCY is defined as MSR_MC6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3f8a9ea149e60fae87c1c7518fb4a645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_MISC_FEATURE_CONTROL&#160;&#160;&#160;0x000001A4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Miscellaneous Feature Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_MISC_FEATURE_CONTROL (0x000001A4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a8af8a4913ca064ec43717ebc9265416d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3f8a9ea149e60fae87c1c7518fb4a645">MSR_XEON_PHI_MISC_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3f8a9ea149e60fae87c1c7518fb4a645">MSR_XEON_PHI_MISC_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a8af8a4913ca064ec43717ebc9265416d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_MISC_FEATURE_CONTROL is defined as MSR_MISC_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4148a4154bb6776485bb99852f5934ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_MISC_FEATURE_ENABLES&#160;&#160;&#160;0x00000140</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. MISC_FEATURE_ENABLES.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_MISC_FEATURE_ENABLES (0x00000140) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___e_n_a_b_l_e_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_ENABLES_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___e_n_a_b_l_e_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_ENABLES_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___e_n_a_b_l_e_s___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MISC_FEATURE_ENABLES_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___e_n_a_b_l_e_s___r_e_g_i_s_t_e_r.html#a2639e7086fc8be8a6444140dfed1ed70">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a4148a4154bb6776485bb99852f5934ce">MSR_XEON_PHI_MISC_FEATURE_ENABLES</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a4148a4154bb6776485bb99852f5934ce">MSR_XEON_PHI_MISC_FEATURE_ENABLES</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_i_s_c___f_e_a_t_u_r_e___e_n_a_b_l_e_s___r_e_g_i_s_t_e_r.html#a2639e7086fc8be8a6444140dfed1ed70">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a29df038c4c2193f05d1e33d642c7f1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT&#160;&#160;&#160;0x00000620</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Ratio Limit (R/W) Out of reset, the min_ratio and max_ratio fields represent the widest possible range of uncore frequencies. Writing to these fields allows software to control the minimum and the maximum frequency that hardware will select.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT (0x00000620) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a5cd2dc075576556297c359c25bd2f5e3">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a29df038c4c2193f05d1e33d642c7f1b9">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a29df038c4c2193f05d1e33d642c7f1b9">MSR_XEON_PHI_MSRUNCORE_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a5cd2dc075576556297c359c25bd2f5e3">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ac4ee9ba238a5e8e10c81ec7b1ac1ca9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_OFFCORE_RSP_0&#160;&#160;&#160;0x000001A6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Offcore Response Event Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_OFFCORE_RSP_0 (0x000001A6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ac4ee9ba238a5e8e10c81ec7b1ac1ca9c">MSR_XEON_PHI_OFFCORE_RSP_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ac4ee9ba238a5e8e10c81ec7b1ac1ca9c">MSR_XEON_PHI_OFFCORE_RSP_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_OFFCORE_RSP_0 is defined as MSR_OFFCORE_RSP_0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4268edbf7b261b8ee5f6ca48fc1a2e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_OFFCORE_RSP_1&#160;&#160;&#160;0x000001A7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Offcore Response Event Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_OFFCORE_RSP_1 (0x000001A7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae4268edbf7b261b8ee5f6ca48fc1a2e3">MSR_XEON_PHI_OFFCORE_RSP_1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae4268edbf7b261b8ee5f6ca48fc1a2e3">MSR_XEON_PHI_OFFCORE_RSP_1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_OFFCORE_RSP_1 is defined as MSR_OFFCORE_RSP_1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a818166756949875c41b562c09f397438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a818166756949875c41b562c09f397438">MSR_XEON_PHI_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a818166756949875c41b562c09f397438">MSR_XEON_PHI_PEBS_ENABLE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41a66da065776c6e181c6d8dbfdfed16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_C2_RESIDENCY&#160;&#160;&#160;0x0000060D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. Package C2 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_C2_RESIDENCY (0x0000060D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a41a66da065776c6e181c6d8dbfdfed16">MSR_XEON_PHI_PKG_C2_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a41a66da065776c6e181c6d8dbfdfed16">MSR_XEON_PHI_PKG_C2_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_C2_RESIDENCY is defined as MSR_PKG_C2_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ed95b8d5e2adeac14e2b6c74257b57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_C3_RESIDENCY&#160;&#160;&#160;0x000003F8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. Package C3 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_C3_RESIDENCY (0x000003F8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a1ed95b8d5e2adeac14e2b6c74257b57c">MSR_XEON_PHI_PKG_C3_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a1ed95b8d5e2adeac14e2b6c74257b57c">MSR_XEON_PHI_PKG_C3_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_C3_RESIDENCY is defined as MSR_PKG_C3_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b848a5aeaf81c94f870e60385442d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_C6_RESIDENCY&#160;&#160;&#160;0x000003F9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package C6 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_C6_RESIDENCY (0x000003F9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a5b848a5aeaf81c94f870e60385442d7b">MSR_XEON_PHI_PKG_C6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a5b848a5aeaf81c94f870e60385442d7b">MSR_XEON_PHI_PKG_C6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_C6_RESIDENCY is defined as MSR_PKG_C6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae320753e89d11a3ea61d7bd46fa3d646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_C7_RESIDENCY&#160;&#160;&#160;0x000003FA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package C7 Residency Counter. (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_C7_RESIDENCY (0x000003FA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae320753e89d11a3ea61d7bd46fa3d646">MSR_XEON_PHI_PKG_C7_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ae320753e89d11a3ea61d7bd46fa3d646">MSR_XEON_PHI_PKG_C7_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_C7_RESIDENCY is defined as MSR_PKG_C7_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac05ae025f8e5dd282507e3b20d4d145f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. C-State Configuration Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a839b7b73b81d45ecc9e2e636e47a0845">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ac05ae025f8e5dd282507e3b20d4d145f">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#ac05ae025f8e5dd282507e3b20d4d145f">MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a839b7b73b81d45ecc9e2e636e47a0845">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a506827c6baf964338a14c9dfa65a5719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_ENERGY_STATUS&#160;&#160;&#160;0x00000611</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG Energy Status (R/O) See Section 14.9.3, "Package RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_ENERGY_STATUS (0x00000611) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a506827c6baf964338a14c9dfa65a5719">MSR_XEON_PHI_PKG_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_ENERGY_STATUS is defined as MSR_PKG_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0dca290937e832333103aa514926af23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_PERF_STATUS&#160;&#160;&#160;0x00000613</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG Perf Status (R/O) See Section 14.9.3, "Package RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_PERF_STATUS (0x00000613) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a0dca290937e832333103aa514926af23">MSR_XEON_PHI_PKG_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_PERF_STATUS is defined as MSR_PKG_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a298b4abd5741f7822b809a45898c1231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_POWER_INFO&#160;&#160;&#160;0x00000614</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG RAPL Parameters (R/W) See Section 14.9.3, "Package RAPL
Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_POWER_INFO (0x00000614) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a298b4abd5741f7822b809a45898c1231">MSR_XEON_PHI_PKG_POWER_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a298b4abd5741f7822b809a45898c1231">MSR_XEON_PHI_PKG_POWER_INFO</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_POWER_INFO is defined as MSR_PKG_POWER_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2c3fd44d027d711ad825330845ffa9f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PKG_POWER_LIMIT&#160;&#160;&#160;0x00000610</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG RAPL Power Limit Control (R/W) See Section 14.9.3, "Package
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PKG_POWER_LIMIT (0x00000610) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a2c3fd44d027d711ad825330845ffa9f8">MSR_XEON_PHI_PKG_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a2c3fd44d027d711ad825330845ffa9f8">MSR_XEON_PHI_PKG_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PKG_POWER_LIMIT is defined as MSR_PKG_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3c9a449414e9401f9e339804ff895a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Platform Information Contains power management and other model specific features enumeration. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#aa863c4e2e5f883b849fe8ce0789572e9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3c9a449414e9401f9e339804ff895a6a">MSR_XEON_PHI_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3c9a449414e9401f9e339804ff895a6a">MSR_XEON_PHI_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#aa863c4e2e5f883b849fe8ce0789572e9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PLATFORM_INFO is defined as MSR_PLATFORM_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3050f54d039ed4680fac2b0d10235aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PMG_IO_CAPTURE_BASE&#160;&#160;&#160;0x000000E4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Power Management IO Redirection in C-state (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PMG_IO_CAPTURE_BASE (0x000000E4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html#af44407251e3b2516c3d0a3a47c392680">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3050f54d039ed4680fac2b0d10235aed">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3050f54d039ed4680fac2b0d10235aed">MSR_XEON_PHI_PMG_IO_CAPTURE_BASE</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html#af44407251e3b2516c3d0a3a47c392680">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PMG_IO_CAPTURE_BASE is defined as MSR_PMG_IO_CAPTURE_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf1000ccdd7d0d48f6cd4098f44d4263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#adf1000ccdd7d0d48f6cd4098f44d4263">MSR_XEON_PHI_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac3419c3f0fd45d64b558ad7ed9ac647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PP0_POWER_LIMIT&#160;&#160;&#160;0x00000638</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 RAPL Power Limit Control (R/W) See Section 14.9.4, "PP0/PP1
RAPL Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PP0_POWER_LIMIT (0x00000638) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#aac3419c3f0fd45d64b558ad7ed9ac647">MSR_XEON_PHI_PP0_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#aac3419c3f0fd45d64b558ad7ed9ac647">MSR_XEON_PHI_PP0_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_PP0_POWER_LIMIT is defined as MSR_PP0_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37880e6c6e0ed9451ba752dc0f62e604"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PPIN&#160;&#160;&#160;0x0000004F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number (R/O). Protected Processor Inventory Number (R/O) A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to MSR_PPIN is enabled. Access to MSR_PPIN is permitted only if MSR_PPIN_CTL[bits 1:0] = '10b'.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PPIN (0x0000004F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a37880e6c6e0ed9451ba752dc0f62e604">MSR_XEON_PHI_PPIN</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a3303f3a89357d6fee9a6714cbf55d8c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_PPIN_CTL&#160;&#160;&#160;0x0000004E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number Enable Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_PPIN_CTL (0x0000004E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PPIN_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PPIN_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_PPIN_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#a636fe097cbb72b60ef02cd8f164d4ed5">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3303f3a89357d6fee9a6714cbf55d8c1">MSR_XEON_PHI_PPIN_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a3303f3a89357d6fee9a6714cbf55d8c1">MSR_XEON_PHI_PPIN_CTL</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#a636fe097cbb72b60ef02cd8f164d4ed5">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a38d3ddb0f37b415b547a6a216e8a86f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_RAPL_POWER_UNIT&#160;&#160;&#160;0x00000606</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Unit Multipliers used in RAPL Interfaces (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_RAPL_POWER_UNIT (0x00000606) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_RAPL_POWER_UNIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_RAPL_POWER_UNIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_RAPL_POWER_UNIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html#a2a87ecc0bf5d5d6b962f9a87b9e55067">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a38d3ddb0f37b415b547a6a216e8a86f4">MSR_XEON_PHI_RAPL_POWER_UNIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_RAPL_POWER_UNIT is defined as MSR_RAPL_POWER_UNIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf5f6b03f3628e2da7ba871b6d47b6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_SMI_COUNT&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. SMI Counter (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_SMI_COUNT (0x00000034) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMI_COUNT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMI_COUNT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMI_COUNT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html#a824a5f4aab3b98485463c1bee3ca2b55">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#adf5f6b03f3628e2da7ba871b6d47b6f2">MSR_XEON_PHI_SMI_COUNT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_SMI_COUNT is defined as MSR_SMI_COUNT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc7be01c787578f8304eef07fd0e3109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_SMM_MCA_CAP&#160;&#160;&#160;0x0000017D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_SMM_MCA_CAP (0x0000017D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMM_MCA_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMM_MCA_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_SMM_MCA_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a05d48772b9f4676545e56d62474004d9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#adc7be01c787578f8304eef07fd0e3109">MSR_XEON_PHI_SMM_MCA_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#adc7be01c787578f8304eef07fd0e3109">MSR_XEON_PHI_SMM_MCA_CAP</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a05d48772b9f4676545e56d62474004d9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_SMM_MCA_CAP is defined as MSR_SMM_MCA_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0c0f47045599480a32510f5a8d71ac89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_TEMPERATURE_TARGET&#160;&#160;&#160;0x000001A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_TEMPERATURE_TARGET (0x000001A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TEMPERATURE_TARGET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TEMPERATURE_TARGET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TEMPERATURE_TARGET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a638cd626b80daf06caac3947d03575e4">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a0c0f47045599480a32510f5a8d71ac89">MSR_XEON_PHI_TEMPERATURE_TARGET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a0c0f47045599480a32510f5a8d71ac89">MSR_XEON_PHI_TEMPERATURE_TARGET</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a638cd626b80daf06caac3947d03575e4">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_TEMPERATURE_TARGET is defined as MSR_TEMPERATURE_TARGET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8855965ad7ccb588aefc6a8fd6044de7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_TURBO_ACTIVATION_RATIO&#160;&#160;&#160;0x0000064C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Control (R/W) See Table 2-24.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_TURBO_ACTIVATION_RATIO (0x0000064C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a8855965ad7ccb588aefc6a8fd6044de7">MSR_XEON_PHI_TURBO_ACTIVATION_RATIO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a8855965ad7ccb588aefc6a8fd6044de7">MSR_XEON_PHI_TURBO_ACTIVATION_RATIO</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_TURBO_ACTIVATION_RATIO is defined as MSR_TURBO_ACTIVATION_RATIO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4a897e2310026ad46b5f49132354fe66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_PHI_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode for Groups of Cores (RW).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_PHI_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#aa641cca822ecb23a7e9d9a23183957c8">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a4a897e2310026ad46b5f49132354fe66">MSR_XEON_PHI_TURBO_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_phi_msr_8h.html#a4a897e2310026ad46b5f49132354fe66">MSR_XEON_PHI_TURBO_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#aa641cca822ecb23a7e9d9a23183957c8">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_PHI_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_xeon_phi_msr_8h.html">XeonPhiMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:12:49 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
