0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/user/Documents/GitHub/Camera_Display/sim_1/new/TB_VGA_Controller.vhd,1582273137,vhdl,,,,tb_vga_controller,,,,,,,,
C:/Users/user/Documents/GitHub/Camera_Display/sources_1/new/Pulse_Generator.vhd,1582191468,vhdl,,,,pulse_generator,,,,,,,,
C:/Users/user/Documents/GitHub/Camera_Display/sources_1/new/System_Parameters.vhd,1586707778,vhdl,C:/Users/user/VGA_Display/VGA_Display.srcs/sources_1/new/Top_Level.vhd,,,system_parameters,,,,,,,,
C:/Users/user/Documents/GitHub/Camera_Display/sources_1/new/VGA_Controller.vhd,1586695900,vhdl,,,,vga_controller,,,,,,,,
C:/Users/user/VGA_Display/VGA_Display.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/user/VGA_Display/VGA_Display.srcs/sim_1/new/TB_Top_Level.vhd,1586706507,vhdl,,,,tb_top_level,,,,,,,,
C:/Users/user/VGA_Display/VGA_Display.srcs/sources_1/ip/Clock_Generator/Clock_Generator_sim_netlist.vhdl,1586705907,vhdl,,,,clock_generator;clock_generator_clock_generator_clk_wiz,,,,,,,,
C:/Users/user/VGA_Display/VGA_Display.srcs/sources_1/new/Top_Level.vhd,1586707893,vhdl,,,,top_level,,,,,,,,
