{'ack_i': {'DefVars': ['ack_r'],
           'Lines': ['387:D'],
           'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf1a290>]},
 'ack_r': {'DefVars': ['stb_o'],
           'Lines': ['390:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f79bdf1a3d0>]},
 'clk_en_i': {'DefVars': [None, None],
              'Lines': ['340:C', '347:C'],
              'Sensitivities': [['clk_en_i'], ['clk_en_i', 'pwm_signal_i']]},
 'divide_done': {'DefVars': ['stb_o'],
                 'Lines': ['390:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f79bdf1a3d0>]},
 'pwm_ff_1': {'DefVars': ['pwm_ff_2', 'rising_edge'],
              'Lines': ['332:D', '334:D'],
              'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe190>,
                                <pyverilog.vparser.ast.Assign object at 0x7f79bdefe350>]},
 'pwm_ff_2': {'DefVars': ['rising_edge'],
              'Lines': ['334:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f79bdefe350>]},
 'pwm_signal_i': {'DefVars': ['pwm_ff_1', None],
                  'Lines': ['325:D', '347:C'],
                  'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3cd0>,
                                    ['clk_en_i', 'pwm_signal_i']]},
 'rising_edge': {'DefVars': [None, None, None, None, None, None],
                 'Lines': ['339:C',
                           '339:C',
                           '346:C',
                           '346:C',
                           '386:C',
                           '386:C'],
                 'Sensitivities': [['rst_i', 'rising_edge'],
                                   ['rst_i', 'rising_edge'],
                                   ['rst_i', 'rising_edge'],
                                   ['rst_i', 'rising_edge'],
                                   ['rst_i', 'rising_edge', 'stb_o'],
                                   ['rst_i', 'rising_edge', 'stb_o']]},
 'rst_i': {'DefVars': [None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None],
           'Lines': ['324:C',
                     '324:C',
                     '331:C',
                     '331:C',
                     '339:C',
                     '339:C',
                     '346:C',
                     '346:C',
                     '386:C',
                     '386:C'],
           'Sensitivities': [['rst_i'],
                             ['rst_i'],
                             ['rst_i'],
                             ['rst_i'],
                             ['rst_i', 'rising_edge'],
                             ['rst_i', 'rising_edge'],
                             ['rst_i', 'rising_edge'],
                             ['rst_i', 'rising_edge'],
                             ['rst_i', 'rising_edge', 'stb_o'],
                             ['rst_i', 'rising_edge', 'stb_o']]},
 's_cnt': {'DefVars': ['s_cnt'],
           'Lines': ['347:D'],
           'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2190>]},
 'stb_o': {'DefVars': [None, None, None],
           'Lines': ['386:C', '387:C', '386:C'],
           'Sensitivities': [['rst_i', 'rising_edge', 'stb_o'],
                             ['stb_o'],
                             ['rst_i', 'rising_edge', 'stb_o']]},
 't_cnt': {'DefVars': ['t_cnt'],
           'Lines': ['340:D'],
           'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefea50>]}}
