// Seed: 3732881867
module module_0;
  supply1 id_1 = 1;
  assign module_2.id_11 = 0;
  assign id_1 = ~(id_1++);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    output tri1 id_5,
    output uwire id_6
);
  assign id_5 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2
    , id_19,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output tri id_8,
    output tri0 id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input wand id_15,
    input tri id_16,
    input supply0 id_17
);
  assign id_5 = 1 == 1;
  module_0 modCall_1 ();
endmodule
