# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-27 13:54+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../virt/kvm/devices/mpic.rst:5
msgid "MPIC interrupt controller"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:7
msgid "Device types supported:"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:9
msgid "KVM_DEV_TYPE_FSL_MPIC_20     Freescale MPIC v2.0"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:10
msgid "KVM_DEV_TYPE_FSL_MPIC_42     Freescale MPIC v4.2"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:12
msgid ""
"Only one MPIC instance, of any type, may be instantiated.  The created MPIC "
"will act as the system interrupt controller, connecting to each vcpu's "
"interrupt inputs."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:16
msgid "Groups:"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:17
msgid "KVM_DEV_MPIC_GRP_MISC"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:18
msgid "Attributes:"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:20
msgid "KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:21
msgid ""
"Base address of the 256 KiB MPIC register space.  Must be naturally "
"aligned.  A value of zero disables the mapping. Reset value is zero."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:25
msgid "KVM_DEV_MPIC_GRP_REGISTER (rw, 32-bit)"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:26
msgid ""
"Access an MPIC register, as if the access were made from the guest. \"attr\" "
"is the byte offset into the MPIC register space.  Accesses must be 4-byte "
"aligned."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:30
msgid ""
"MSIs may be signaled by using this attribute group to write to the relevant "
"MSIIR."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:33
msgid "KVM_DEV_MPIC_GRP_IRQ_ACTIVE (rw, 32-bit)"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:34
msgid ""
"IRQ input line for each standard openpic source.  0 is inactive and 1 is "
"active, regardless of interrupt sense."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:37
msgid ""
"For edge-triggered interrupts:  Writing 1 is considered an activating edge, "
"and writing 0 is ignored.  Reading returns 1 if a previously signaled edge "
"has not been acknowledged, and 0 otherwise."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:41
msgid ""
"\"attr\" is the IRQ number.  IRQ numbers for standard sources are the byte "
"offset of the relevant IVPR from EIVPR0, divided by 32."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:44
msgid "IRQ Routing:"
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:46
msgid ""
"The MPIC emulation supports IRQ routing. Only a single MPIC device can be "
"instantiated. Once that device has been created, it's available as irqchip "
"id 0."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:50
msgid ""
"This irqchip 0 has 256 interrupt pins, which expose the interrupts in the "
"main array of interrupt sources (a.k.a. \"SRC\" interrupts)."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:53
msgid ""
"The numbering is the same as the MPIC device tree binding -- based on the "
"register offset from the beginning of the sources array, without regard to "
"any subdivisions in chip documentation such as \"internal\" or \"external\" "
"interrupts."
msgstr ""

#: ../../../virt/kvm/devices/mpic.rst:58
msgid ""
"Access to non-SRC interrupts is not implemented through IRQ routing "
"mechanisms."
msgstr ""
