/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module def_flat(VALIDO, ACKO, VALIDI, ACKI, CLOCKII, CLOCKOI, RESET_D1_IR_N, RESET_D1_OR_N, LBC_SYNC_MODE);
  output VALIDO;
  wire VALIDO;
  output ACKO;
  wire ACKO;
  input VALIDI;
  wire VALIDI;
  input ACKI;
  wire ACKI;
  input CLOCKII;
  wire CLOCKII;
  input CLOCKOI;
  wire CLOCKOI;
  input RESET_D1_IR_N;
  wire RESET_D1_IR_N;
  input RESET_D1_OR_N;
  wire RESET_D1_OR_N;
  input LBC_SYNC_MODE;
  wire LBC_SYNC_MODE;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  reg Ack0;
  reg Ack1;
  reg Ack2;
  reg Ack3;
  reg Go0;
  reg Go1;
  reg Go2;
  reg Go3;
  reg RESET_D2_IR_N;
  reg RESET_D2_OR_N;
  wire \async_ack_mux.LEG0 ;
  wire \async_valid_mux.LEG0 ;
  wire iAck0;
  wire iGo3;
  assign ACKO = LBC_SYNC_MODE ? ACKI : \async_ack_mux.LEG0 ;
  assign VALIDO = LBC_SYNC_MODE ? VALIDI : \async_valid_mux.LEG0 ;
  assign \async_valid_mux.LEG0  = Go2 != Go3;
  assign \async_ack_mux.LEG0  = Ack2 != Ack3;
  always @(posedge CLOCKOI)
    Ack0 <= _00_;
  always @(posedge CLOCKOI)
    Go1 <= _05_;
  always @(posedge CLOCKOI)
    Go2 <= _06_;
  always @(posedge CLOCKOI)
    Go3 <= _07_;
  always @(posedge CLOCKII)
    Go0 <= _04_;
  always @(posedge CLOCKII)
    Ack1 <= _01_;
  always @(posedge CLOCKII)
    Ack2 <= _02_;
  always @(posedge CLOCKII)
    Ack3 <= _03_;
  always @(posedge CLOCKOI)
    RESET_D2_OR_N <= RESET_D1_OR_N;
  always @(posedge CLOCKII)
    RESET_D2_IR_N <= RESET_D1_IR_N;
  assign _00_ = RESET_D2_OR_N ? iAck0 : 1'h0;
  assign _05_ = RESET_D2_OR_N ? Go0 : 1'h0;
  assign _06_ = RESET_D2_OR_N ? Go1 : 1'h0;
  assign _07_ = RESET_D2_OR_N ? iGo3 : 1'h0;
  assign _04_ = RESET_D2_IR_N ? VALIDI : 1'h0;
  assign _03_ = RESET_D2_IR_N ? Ack2 : 1'h0;
  assign _02_ = RESET_D2_IR_N ? Ack1 : 1'h0;
  assign _01_ = RESET_D2_IR_N ? Ack0 : 1'h0;
  assign iGo3 = ACKI ? Go2 : Go3;
  assign iAck0 = ACKI ? Go2 : Go3;
endmodule
