Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 21:38:32 2024
| Host         : Lenovo16plus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dynamic_scan_timing_summary_routed.rpt -pb dynamic_scan_timing_summary_routed.pb -rpx dynamic_scan_timing_summary_routed.rpx -warn_on_violation
| Design       : dynamic_scan
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: d1/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.384        0.000                      0                   65        0.267        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.384        0.000                      0                   65        0.267        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.534ns (36.924%)  route 2.621ns (63.076%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294     9.383    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[0]/C
                         clock pessimism              0.299    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X14Y74         FDRE (Setup_fdre_C_R)       -0.426    14.767    d1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.534ns (36.924%)  route 2.621ns (63.076%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294     9.383    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[1]/C
                         clock pessimism              0.299    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X14Y74         FDRE (Setup_fdre_C_R)       -0.426    14.767    d1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.534ns (36.924%)  route 2.621ns (63.076%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294     9.383    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
                         clock pessimism              0.299    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X14Y74         FDRE (Setup_fdre_C_R)       -0.426    14.767    d1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.534ns (36.924%)  route 2.621ns (63.076%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294     9.383    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[3]/C
                         clock pessimism              0.299    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X14Y74         FDRE (Setup_fdre_C_R)       -0.426    14.767    d1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.534ns (38.483%)  route 2.452ns (61.517%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126     9.215    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[4]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_R)       -0.426    14.727    d1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.534ns (38.483%)  route 2.452ns (61.517%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126     9.215    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[5]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_R)       -0.426    14.727    d1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.534ns (38.483%)  route 2.452ns (61.517%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126     9.215    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_R)       -0.426    14.727    d1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.534ns (38.483%)  route 2.452ns (61.517%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126     9.215    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[7]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_R)       -0.426    14.727    d1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.534ns (39.996%)  route 2.301ns (60.004%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.975     9.064    d1/clear
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    d1/clk
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_R)       -0.426    14.729    d1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.534ns (39.996%)  route 2.301ns (60.004%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  d1/counter_reg[2]/Q
                         net (fo=3, routed)           1.326     7.073    d1/counter_reg[2]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.197 r  d1/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.197    d1/counter0_carry_i_7_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.747 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.747    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.975    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.089 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.975     9.064    d1/clear
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    d1/clk
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[11]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_R)       -0.426    14.729    d1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  d1/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.772    d1/counter_reg[6]
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  d1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    d1/counter_reg[4]_i_1_n_5
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.134     1.615    d1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    d1/clk
    SLICE_X14Y78         FDRE                                         r  d1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  d1/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.775    d1/counter_reg[18]
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  d1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    d1/counter_reg[16]_i_1_n_5
    SLICE_X14Y78         FDRE                                         r  d1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    d1/clk
    SLICE_X14Y78         FDRE                                         r  d1/counter_reg[18]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.134     1.618    d1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    d1/clk
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  d1/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.775    d1/counter_reg[14]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  d1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    d1/counter_reg[12]_i_1_n_5
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    d1/clk
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[14]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.134     1.618    d1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    d1/clk
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  d1/counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.776    d1/counter_reg[22]
    SLICE_X14Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  d1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    d1/counter_reg[20]_i_1_n_5
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    d1/clk
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[22]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.134     1.619    d1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    d1/clk
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  d1/counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.777    d1/counter_reg[26]
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  d1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    d1/counter_reg[24]_i_1_n_5
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    d1/clk
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[26]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    d1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    d1/clk
    SLICE_X14Y81         FDRE                                         r  d1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  d1/counter_reg[30]/Q
                         net (fo=3, routed)           0.127     1.778    d1/counter_reg[30]
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  d1/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    d1/counter_reg[28]_i_1_n_5
    SLICE_X14Y81         FDRE                                         r  d1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    d1/clk
    SLICE_X14Y81         FDRE                                         r  d1/counter_reg[30]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.134     1.621    d1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    d1/clk
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  d1/counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.773    d1/counter_reg[10]
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  d1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    d1/counter_reg[8]_i_1_n_5
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.996    d1/clk
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.134     1.616    d1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 d1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    d1/clk
    SLICE_X14Y78         FDRE                                         r  d1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  d1/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.775    d1/counter_reg[18]
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.921 r  d1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    d1/counter_reg[16]_i_1_n_4
    SLICE_X14Y78         FDRE                                         r  d1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    d1/clk
    SLICE_X14Y78         FDRE                                         r  d1/counter_reg[19]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.134     1.618    d1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 d1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    d1/clk
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  d1/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.775    d1/counter_reg[14]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.921 r  d1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    d1/counter_reg[12]_i_1_n_4
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    d1/clk
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[15]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.134     1.618    d1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 d1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  d1/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.772    d1/counter_reg[6]
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.918 r  d1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    d1/counter_reg[4]_i_1_n_4
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[7]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.134     1.615    d1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y74    d1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76    d1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76    d1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    d1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    d1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    d1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    d1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    d1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    d1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y74    d1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y74    d1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y74    d1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y74    d1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    d1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    d1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.775ns  (logic 4.519ns (46.227%)  route 5.256ns (53.773%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.762     1.240    de1/Q[1]
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.321     1.561 r  de1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.494     6.055    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720     9.775 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.775    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.350ns (52.743%)  route 3.898ns (47.257%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.872     1.350    c1/Q[1]
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.295     1.645 r  c1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.025     4.671    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.248 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.248    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.197ns (51.755%)  route 3.913ns (48.245%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[2]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c1/tmp_reg[2]/Q
                         net (fo=15, routed)          0.912     1.430    p1/Q[2]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.124     1.554 r  p1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.001     4.555    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.110 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.110    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.422ns (54.527%)  route 3.688ns (45.473%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.732     1.250    c1/Q[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.148     1.398 r  c1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.956     4.354    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.756     8.110 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.110    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.452ns (55.218%)  route 3.611ns (44.782%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[2]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c1/tmp_reg[2]/Q
                         net (fo=15, routed)          0.903     1.421    de1/Q[2]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.153     1.574 r  de1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.708     4.282    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.781     8.063 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.063    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.323ns (53.661%)  route 3.733ns (46.339%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.767     1.245    p1/Q[1]
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.295     1.540 r  p1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.966     4.506    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.057 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.057    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.326ns (54.020%)  route 3.682ns (45.980%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.862     1.340    de1/Q[1]
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.295     1.635 r  de1/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.820     4.455    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.009 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.009    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.564ns (57.005%)  route 3.442ns (42.995%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.872     1.350    c1/Q[1]
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.321     1.671 r  c1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.570     4.241    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.765     8.006 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.006    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 4.430ns (55.404%)  route 3.565ns (44.596%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[2]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c1/tmp_reg[2]/Q
                         net (fo=15, routed)          0.843     1.361    c1/Q[2]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.152     1.513 r  c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.722     4.235    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.760     7.995 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.995    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.392ns (57.001%)  route 3.313ns (42.999%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[2]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c1/tmp_reg[2]/Q
                         net (fo=15, routed)          0.912     1.430    p1/Q[2]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.150     1.580 r  p1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.401     3.981    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.724     7.705 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.705    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.187     0.351    c1/Q[0]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.043     0.394 r  c1/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    c1/tmp[1]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  c1/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.187     0.351    c1/Q[0]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  c1/tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    c1/tmp[0]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  c1/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.246ns (41.895%)  route 0.341ns (58.105%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.231     0.379    c1/Q[1]
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.098     0.477 r  c1/tmp[2]_i_1/O
                         net (fo=1, routed)           0.110     0.587    c1/tmp[2]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  c1/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.460ns (66.247%)  route 0.744ns (33.753%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.207     0.371    de1/Q[0]
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.045     0.416 r  de1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.537     0.953    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.203 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.203    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.461ns (63.015%)  route 0.858ns (36.985%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[2]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c1/tmp_reg[2]/Q
                         net (fo=15, routed)          0.244     0.408    c1/Q[2]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.453 r  c1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.614     1.067    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.319 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.319    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.443ns (61.868%)  route 0.890ns (38.132%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.249     0.413    c1/Q[0]
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.045     0.458 r  c1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.640     1.099    SEG_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.333 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.333    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.518ns (64.132%)  route 0.849ns (35.868%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.208     0.372    p1/Q[0]
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.049     0.421 r  p1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.641     1.062    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     2.367 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.517ns (62.519%)  route 0.910ns (37.481%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.220     0.368    p1/Q[1]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.101     0.469 r  p1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.159    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.268     2.427 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.427    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.482ns (59.191%)  route 1.022ns (40.809%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  c1/tmp_reg[1]/Q
                         net (fo=16, routed)          0.236     0.384    de1/Q[1]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.098     0.482 r  de1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.786     1.268    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.504 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.504    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.534ns (60.271%)  route 1.011ns (39.729%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  c1/tmp_reg[0]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c1/tmp_reg[0]/Q
                         net (fo=17, routed)          0.249     0.413    c1/Q[0]
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.043     0.456 r  c1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.762     1.218    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.327     2.546 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.546    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.357ns  (logic 6.910ns (44.996%)  route 8.447ns (55.004%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294    15.357    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[0]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.357ns  (logic 6.910ns (44.996%)  route 8.447ns (55.004%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294    15.357    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[1]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.357ns  (logic 6.910ns (44.996%)  route 8.447ns (55.004%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294    15.357    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[2]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.357ns  (logic 6.910ns (44.996%)  route 8.447ns (55.004%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.294    15.357    d1/clear
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y74         FDRE                                         r  d1/counter_reg[3]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.284ns  (logic 7.034ns (46.021%)  route 8.250ns (53.979%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.097    15.160    d1/clear
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124    15.284 r  d1/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000    15.284    d1/tmp_clk_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  d1/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.936    d1/clk
    SLICE_X9Y80          FDRE                                         r  d1/tmp_clk_reg/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.189ns  (logic 6.910ns (45.495%)  route 8.279ns (54.505%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126    15.189    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[4]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.189ns  (logic 6.910ns (45.495%)  route 8.279ns (54.505%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126    15.189    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[5]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.189ns  (logic 6.910ns (45.495%)  route 8.279ns (54.505%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126    15.189    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[6]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.189ns  (logic 6.910ns (45.495%)  route 8.279ns (54.505%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.126    15.189    d1/clear
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    d1/clk
    SLICE_X14Y75         FDRE                                         r  d1/counter_reg[7]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            d1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.038ns  (logic 6.910ns (45.951%)  route 8.128ns (54.049%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.759     5.741    d1/SW_IBUF[7]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  d1/counter3_i_2/O
                         net (fo=1, routed)           0.592     6.457    d1/B[7]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    10.113 f  d1/counter3/P[2]
                         net (fo=2, routed)           0.803    10.916    d1/counter2[1]
    SLICE_X12Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.040 r  d1/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.040    d1/counter1_carry_i_4_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.553 r  d1/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    d1/counter1_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  d1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.670    d1/counter1_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  d1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.787    d1/counter1_carry__1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  d1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.904    d1/counter1_carry__2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.123 r  d1/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.999    13.122    d1/counter1[17]
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.295    13.417 r  d1/counter0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.417    d1/counter0_carry__1_i_8_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.975    15.038    d1/clear
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.932    d1/clk
    SLICE_X14Y76         FDRE                                         r  d1/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 1.171ns (47.942%)  route 1.272ns (52.058%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.255     2.443    d1/clear
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    d1/clk
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[20]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 1.171ns (47.942%)  route 1.272ns (52.058%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.255     2.443    d1/clear
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    d1/clk
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[21]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 1.171ns (47.942%)  route 1.272ns (52.058%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.255     2.443    d1/clear
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    d1/clk
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[22]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 1.171ns (47.942%)  route 1.272ns (52.058%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.255     2.443    d1/clear
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    d1/clk
    SLICE_X14Y79         FDRE                                         r  d1/counter_reg[23]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 1.171ns (46.731%)  route 1.335ns (53.269%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.318     2.506    d1/clear
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    d1/clk
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[24]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 1.171ns (46.731%)  route 1.335ns (53.269%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.318     2.506    d1/clear
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    d1/clk
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[25]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 1.171ns (46.731%)  route 1.335ns (53.269%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.318     2.506    d1/clear
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    d1/clk
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[26]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 1.171ns (46.731%)  route 1.335ns (53.269%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.318     2.506    d1/clear
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    d1/clk
    SLICE_X14Y80         FDRE                                         r  d1/counter_reg[27]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.513ns  (logic 1.171ns (46.604%)  route 1.342ns (53.396%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.325     2.513    d1/clear
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    d1/clk
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[12]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            d1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.513ns  (logic 1.171ns (46.604%)  route 1.342ns (53.396%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           0.392     0.652    d1/SW_IBUF[3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.697 r  d1/counter3_i_4/O
                         net (fo=1, routed)           0.347     1.044    d1/B[5]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      0.571     1.615 r  d1/counter3/P[1]
                         net (fo=3, routed)           0.278     1.893    d1/counter2[0]
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.046     1.939 r  d1/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.939    d1/counter0_carry_i_4_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.071 r  d1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.071    d1/counter0_carry_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.110 r  d1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    d1/counter0_carry__0_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.149 r  d1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.149    d1/counter0_carry__1_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.188 r  d1/counter0_carry__2/CO[3]
                         net (fo=33, routed)          0.325     2.513    d1/clear
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    d1/clk
    SLICE_X14Y77         FDRE                                         r  d1/counter_reg[13]/C





