INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/AVACADO/alu/alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/AVACADO/alu/alu.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
