$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Wed Mar 14 10:55:44 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ rst $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_d $end
$var wire 1 1 ww_set $end
$var wire 1 2 ww_rst $end
$var wire 1 3 ww_q $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \d~input_o\ $end
$var wire 1 7 \set~input_o\ $end
$var wire 1 8 \q~0_combout\ $end
$var wire 1 9 \rst~input_o\ $end
$var wire 1 : \q~reg0_q\ $end
$var wire 1 ; \ALT_INV_rst~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
1/
10
11
02
03
04
15
16
17
18
09
0:
1;
$end
#1000000
