package Isolation
public
	with CASE_Properties;

	with CASE_Model_Transformations;

	processor HW_Proc
	end HW_Proc;

	processor implementation HW_Proc.Impl
		properties
			CASE_Properties::OS => "sel4";
	end HW_Proc.Impl;

	process SW
	end SW;

	process implementation SW.Impl
		subcomponents
			A: thread Comp_A.Impl;
			B: thread Comp_B.Impl;
			C: thread Comp_C.Impl;
		connections
			c1: port A.output -> B.input;
			c2: port B.output -> C.input;
	end SW.Impl;

	thread Comp_A
		features
			output: out event data port;
	end Comp_A;

	thread implementation Comp_A.Impl
		properties
			Dispatch_Protocol => Sporadic;
	end Comp_A.Impl;

	thread Comp_B
		features
			input: in event data port;
			output: out event data port;
	end Comp_B;

	thread implementation Comp_B.Impl
		properties
			Dispatch_Protocol => Sporadic;
	end Comp_B.Impl;

	thread Comp_C
		features
			input: in event data port;
	end Comp_C;

	thread implementation Comp_C.Impl
		properties
			Dispatch_Protocol => Sporadic;
	end Comp_C.Impl;

	virtual processor CASE_Virtual_Processor
		properties
			CASE_Properties::COMP_TYPE => ISOLATOR;
	end CASE_Virtual_Processor;

	virtual processor implementation CASE_Virtual_Processor.Impl
		properties
			CASE_Properties::OS => "Linux";
	end CASE_Virtual_Processor.Impl;

	system Critical
	end Critical;

	system implementation Critical.Impl
		subcomponents
			PROC: processor HW_Proc.Impl;
			SW: process SW.Impl;
			VPROC: virtual processor CASE_Virtual_Processor.Impl;
		properties
			Actual_Processor_Binding => (reference (PROC)) applies to SW, VPROC;
			Actual_Processor_Binding => (reference (VPROC)) applies to SW.B;
		annex resolute {**
			prove Req_Isolated(this.SW, {this.SW.B}, this.VPROC)
		**};
	end Critical.Impl;
	
end Isolation;