<stg><name>weight_load</name>


<trans_list>

<trans id="541" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="26" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="26" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="27" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="36" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="48" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="50" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="51" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="51" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="52" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="53" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="62" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="64" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="65" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="80" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="80" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="90" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="92" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="93" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="104" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="106" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="111" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="192" op_0_bw="32">
<![CDATA[
entry:0  %tmp_V = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="192" op_0_bw="32">
<![CDATA[
entry:1  %tmp_V_1 = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="192" op_0_bw="32">
<![CDATA[
entry:2  %tmp_V_2 = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="192" op_0_bw="32">
<![CDATA[
entry:3  %tmp_V_3 = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="64">
<![CDATA[
entry:4  %weight_burst_buf2_V = alloca [2304 x i512], align 8

]]></Node>
<StgValue><ssdm name="weight_burst_buf2_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="64">
<![CDATA[
entry:5  %beta_conv_burst_buf_s = alloca [4 x i512], align 8

]]></Node>
<StgValue><ssdm name="beta_conv_burst_buf_s"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="64">
<![CDATA[
entry:6  %gamma_conv_burst_buf = alloca [4 x i512], align 8

]]></Node>
<StgValue><ssdm name="gamma_conv_burst_buf"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:16  %global_weight_V_offs = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %global_weight_V_offset)

]]></Node>
<StgValue><ssdm name="global_weight_V_offs"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:17  %global_bias_V_offset_1 = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %global_bias_V_offset)

]]></Node>
<StgValue><ssdm name="global_bias_V_offset_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:28  %tmp_V_4 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:29  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:44  store i192 %tmp_V_4, i192* %tmp_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="124" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:30  %tmp_V_5 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:31  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:45  store i192 %tmp_V_5, i192* %tmp_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:32  %tmp_V_6 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:33  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:46  store i192 %tmp_V_6, i192* %tmp_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:34  %tmp_V_9 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:35  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38  %LAYER_BATCH_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_9, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="LAYER_BATCH_V"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:47  store i192 %tmp_V_9, i192* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="134" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:36  %tmp_V_8 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:37  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:39  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:40  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:41  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:42  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 34234, [6 x i8]* @p_str69, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 1026, [6 x i8]* @p_str69, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_conv_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_gamma_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_beta_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i58* %global_bias_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i58* %global_weight_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_beta_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_gamma_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_conv_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 34234, [6 x i8]* @p_str69, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 1026, [6 x i8]* @p_str69, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecMemCore([2304 x i512]* %weight_burst_buf2_V, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecMemCore([4 x i512]* %beta_conv_burst_buf_s, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecMemCore([4 x i512]* %gamma_conv_burst_buf, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:43  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
entry:48  br label %.backedge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i:0  %op_assign_i_i = phi i32 [ 0, %entry ], [ %newSel1_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="op_assign_i_i"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i:1  %i_op_assign_i_i = phi i32 [ 0, %entry ], [ %newSel4_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="i_op_assign_i_i"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i:2  %in_h_iter_i_i = phi i32 [ 0, %entry ], [ %newSel7_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="in_h_iter_i_i"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i:3  %in_w_iter_i_i = phi i32 [ 0, %entry ], [ %newSel10_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="in_w_iter_i_i"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i:4  %layer_iter_i_i = phi i32 [ 0, %entry ], [ %newSel12_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="layer_iter_i_i"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i:5  %layer_start_i_i = phi i1 [ false, %entry ], [ %layer_start_be_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="layer_start_i_i"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i:6  %done_i_i = phi i1 [ false, %entry ], [ %done_be_i_i, %_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="done_i_i"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i.i:7  br i1 %done_i_i, label %.exit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %layer_start_i_i, label %1, label %._crit_edge_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:0  %tmp_V_10 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:10  store i192 %tmp_V_10, i192* %tmp_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:2  %tmp_V_11 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:11  store i192 %tmp_V_11, i192* %tmp_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:4  %tmp_V_12 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:12  store i192 %tmp_V_12, i192* %tmp_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="180" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:6  %tmp_V_13 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:13  store i192 %tmp_V_13, i192* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:8  %tmp_V_14 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:1  %p_Val2_3 = load i192* %tmp_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:15  %LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_3, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_V"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:16  %LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_3, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_V"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:17  %LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_3, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_V"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:18  %LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_3, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_V"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:19  %tmp = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:20  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:22  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:23  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:25  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:2  %p_Val2_2 = load i192* %tmp_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:11  %weight_offset2_2 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="weight_offset2_2"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:12  %beta_depth_offset = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_2, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="beta_depth_offset"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:13  %FILTER_S1_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_2, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="FILTER_S1_V"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:14  %FILTER_S2_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_2, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="FILTER_S2_V"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv.i.i:36  %tmp_21_i_i = zext i16 %FILTER_S1_V to i32

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:37  %tmp3_i_i = mul i32 %tmp_21_i_i, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp3_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="203" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:37  %tmp3_i_i = mul i32 %tmp_21_i_i, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp3_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:37  %tmp3_i_i = mul i32 %tmp_21_i_i, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp3_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:4  %p_Val2_s = load i192* %tmp_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:5  %LAYER_IN_NUM_HW_V = trunc i192 %p_Val2_s to i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_HW_V"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:6  %LAYER_OUT_NUM_HW_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_s, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_HW_V"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:27  %tmp_21 = trunc i192 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="211" st_id="21" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="213" st_id="23" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="214" st_id="24" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:28  %factor_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_21, i1 false)

]]></Node>
<StgValue><ssdm name="factor_i_i"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:29  %beta_conv_offset = add i32 %factor_i_i, %beta_depth_offset

]]></Node>
<StgValue><ssdm name="beta_conv_offset"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:38  %p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv.i.i:0  %layer_start_1_i_i = phi i1 [ false, %1 ], [ %layer_start_i_i, %0 ]

]]></Node>
<StgValue><ssdm name="layer_start_1_i_i"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:3  %p_Val2_1 = load i192* %tmp_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:7  %LAYER_IN_NUM_V = trunc i192 %p_Val2_1 to i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_V"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:8  %LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_V"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:9  %LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_V"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:10  %LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_V"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:21  %bias_en = and i1 %tmp_17, %tmp

]]></Node>
<StgValue><ssdm name="bias_en"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:24  %norm_depth_en = and i1 %tmp_19, %tmp_18

]]></Node>
<StgValue><ssdm name="norm_depth_en"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:26  %norm_conv_en = and i1 %tmp_20, %tmp

]]></Node>
<StgValue><ssdm name="norm_conv_en"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:30  %gamma_conv_offset = add i32 %LAYER_OUT_NUM_HW_V, %beta_conv_offset

]]></Node>
<StgValue><ssdm name="gamma_conv_offset"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:31  %gamma_conv_offset_1 = add i32 %LAYER_OUT_NUM_HW_V, %beta_depth_offset

]]></Node>
<StgValue><ssdm name="gamma_conv_offset_1"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:32  %p_0575_0_i_i = select i1 %norm_conv_en, i32 %beta_depth_offset, i32 0

]]></Node>
<StgValue><ssdm name="p_0575_0_i_i"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:33  %p_i_i = select i1 %norm_conv_en, i32 %gamma_conv_offset_1, i32 0

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:34  %beta_conv_offset_1_i = select i1 %norm_depth_en, i32 %beta_conv_offset, i32 %p_0575_0_i_i

]]></Node>
<StgValue><ssdm name="beta_conv_offset_1_i"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:35  %gamma_conv_offset_1_s = select i1 %norm_depth_en, i32 %gamma_conv_offset, i32 %p_i_i

]]></Node>
<StgValue><ssdm name="gamma_conv_offset_1_s"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:39  %weight_offset2 = add i32 %weight_offset2_2, %p_1_i_i

]]></Node>
<StgValue><ssdm name="weight_offset2"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:40  %weight_offset2_1 = select i1 %tmp_18, i32 %weight_offset2, i32 %weight_offset2_2

]]></Node>
<StgValue><ssdm name="weight_offset2_1"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i.i:41  br i1 %bias_en, label %2, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %norm_conv_en, label %8, label %._crit_edge2270.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="32">
<![CDATA[
:0  %lhs_V_1 = zext i32 %op_assign_i_i to i33

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="16">
<![CDATA[
:1  %rhs_V_1 = zext i16 %LAYER_IN_NUM_T_V to i33

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %ret_V_1 = add i33 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="32">
<![CDATA[
:0  %lhs_V = zext i32 %op_assign_i_i to i33

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="16">
<![CDATA[
:1  %rhs_V = zext i16 %LAYER_IN_NUM_T_V to i33

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %ret_V = add i33 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_24_i_i = zext i32 %LAYER_IN_NUM_V to i33

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="244" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %tmp_25_i_i = icmp ult i33 %ret_V_1, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_25_i_i"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_25_i_i, label %._crit_edge2272.i.i, label %._crit_edge2271.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2271.i.i:0  %global_bias_offset_1 = add i32 %i_op_assign_i_i, %beta_conv_offset_1_i

]]></Node>
<StgValue><ssdm name="global_bias_offset_1"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2271.i.i:1  %tmp_22 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_bias_offset_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="59" op_0_bw="28">
<![CDATA[
._crit_edge2271.i.i:2  %tmp_27_cast_i_i = zext i28 %tmp_22 to i59

]]></Node>
<StgValue><ssdm name="tmp_27_cast_i_i"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="59" op_0_bw="58">
<![CDATA[
._crit_edge2271.i.i:3  %global_bias_V_offset_3 = zext i58 %global_bias_V_offset_1 to i59

]]></Node>
<StgValue><ssdm name="global_bias_V_offset_3"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
._crit_edge2271.i.i:4  %sum1_i_i = add i59 %global_bias_V_offset_3, %tmp_27_cast_i_i

]]></Node>
<StgValue><ssdm name="sum1_i_i"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
._crit_edge2271.i.i:7  %tmp_29_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %LAYER_OUT_NUM_T_V, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_29_i_i"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge2271.i.i:8  %tmp_34_cast_i_i = zext i18 %tmp_29_i_i to i19

]]></Node>
<StgValue><ssdm name="tmp_34_cast_i_i"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2271.i.i:9  %tmp_34_add_i_i_i = add i19 %tmp_34_cast_i_i, 63

]]></Node>
<StgValue><ssdm name="tmp_34_add_i_i_i"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2271.i.i:10  %tmp_34_add_i32_shr_i = call i13 @_ssdm_op_PartSelect.i13.i19.i32.i32(i19 %tmp_34_add_i_i_i, i32 6, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_34_add_i32_shr_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="59">
<![CDATA[
._crit_edge2271.i.i:5  %sum1_cast_i_i = zext i59 %sum1_i_i to i64

]]></Node>
<StgValue><ssdm name="sum1_cast_i_i"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
._crit_edge2271.i.i:6  %global_bias_V_addr = getelementptr i512* %global_weight_V, i64 %sum1_cast_i_i

]]></Node>
<StgValue><ssdm name="global_bias_V_addr"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge2271.i.i:11  %tmp_34_add_i32_shr_c = zext i13 %tmp_34_add_i32_shr_i to i32

]]></Node>
<StgValue><ssdm name="tmp_34_add_i32_shr_c"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="259" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="260" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="261" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="262" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="263" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="264" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
._crit_edge2271.i.i:12  %global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_i"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2271.i.i:13  br label %burst.rd.header26.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header26.i.i:0  %indvar1_i_i = phi i13 [ 0, %._crit_edge2271.i.i ], [ %indvar_next1_i_i, %burst.rd.body27.i.i ]

]]></Node>
<StgValue><ssdm name="indvar1_i_i"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header26.i.i:1  %exitcond1_i_i = icmp eq i13 %indvar1_i_i, %tmp_34_add_i32_shr_i

]]></Node>
<StgValue><ssdm name="exitcond1_i_i"/></StgValue>
</operation>

<operation id="268" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header26.i.i:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4096, i64 0)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="269" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header26.i.i:3  %indvar_next1_i_i = add i13 %indvar1_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next1_i_i"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header26.i.i:4  br i1 %exitcond1_i_i, label %burst.rd.end25.i.i, label %burst.rd.body27.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="271" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body27.i.i:4  %global_bias_V_addr_r = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_r"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="272" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body27.i.i:0  %burstread_rbegin1_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin1_i_s"/></StgValue>
</operation>

<operation id="273" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body27.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body27.i.i:2  call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_beta_conv_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body27.i.i:3  %indvar2_i_i = zext i13 %indvar1_i_i to i64

]]></Node>
<StgValue><ssdm name="indvar2_i_i"/></StgValue>
</operation>

<operation id="276" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27.i.i:5  %beta_conv_burst_buf_2 = getelementptr [4 x i512]* %beta_conv_burst_buf_s, i64 0, i64 %indvar2_i_i

]]></Node>
<StgValue><ssdm name="beta_conv_burst_buf_2"/></StgValue>
</operation>

<operation id="277" st_id="38" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="512" op_1_bw="2">
<![CDATA[
burst.rd.body27.i.i:6  store i512 %global_bias_V_addr_r, i512* %beta_conv_burst_buf_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body27.i.i:7  %burstread_rend38_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1_i_s)

]]></Node>
<StgValue><ssdm name="burstread_rend38_i_i"/></StgValue>
</operation>

<operation id="279" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body27.i.i:8  br label %burst.rd.header26.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="280" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end25.i.i:0  %global_bias_offset_2 = add i32 %i_op_assign_i_i, %gamma_conv_offset_1_s

]]></Node>
<StgValue><ssdm name="global_bias_offset_2"/></StgValue>
</operation>

<operation id="281" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end25.i.i:1  %tmp_24 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_bias_offset_2, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="59" op_0_bw="28">
<![CDATA[
burst.rd.end25.i.i:2  %tmp_35_cast_i_i = zext i28 %tmp_24 to i59

]]></Node>
<StgValue><ssdm name="tmp_35_cast_i_i"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
burst.rd.end25.i.i:3  %sum3_i_i = add i59 %global_bias_V_offset_3, %tmp_35_cast_i_i

]]></Node>
<StgValue><ssdm name="sum3_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="59">
<![CDATA[
burst.rd.end25.i.i:4  %sum3_cast_i_i = zext i59 %sum3_i_i to i64

]]></Node>
<StgValue><ssdm name="sum3_cast_i_i"/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
burst.rd.end25.i.i:5  %global_bias_V_addr_2 = getelementptr i512* %global_weight_V, i64 %sum3_cast_i_i

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="287" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="288" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="289" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="290" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="291" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="292" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
burst.rd.end25.i.i:6  %global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_1"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end25.i.i:7  br label %burst.rd.header41.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="294" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header41.i.i:0  %indvar4_i_i = phi i13 [ 0, %burst.rd.end25.i.i ], [ %indvar_next2_i_i, %burst.rd.body42.i.i ]

]]></Node>
<StgValue><ssdm name="indvar4_i_i"/></StgValue>
</operation>

<operation id="295" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header41.i.i:1  %exitcond3_i_i = icmp eq i13 %indvar4_i_i, %tmp_34_add_i32_shr_i

]]></Node>
<StgValue><ssdm name="exitcond3_i_i"/></StgValue>
</operation>

<operation id="296" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header41.i.i:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4096, i64 0)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="297" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header41.i.i:3  %indvar_next2_i_i = add i13 %indvar4_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next2_i_i"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header41.i.i:4  br i1 %exitcond3_i_i, label %._crit_edge2272.i.i.loopexit, label %burst.rd.body42.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="299" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body42.i.i:4  %global_bias_V_addr_2_2 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_2_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="300" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body42.i.i:0  %burstread_rbegin2_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin2_i_s"/></StgValue>
</operation>

<operation id="301" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body42.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body42.i.i:2  call void (...)* @_ssdm_op_SpecLoopName([49 x i8]* @memcpy_OC_gamma_conv)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body42.i.i:3  %indvar5_i_i = zext i13 %indvar4_i_i to i64

]]></Node>
<StgValue><ssdm name="indvar5_i_i"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body42.i.i:5  %gamma_conv_burst_buf_2 = getelementptr [4 x i512]* %gamma_conv_burst_buf, i64 0, i64 %indvar5_i_i

]]></Node>
<StgValue><ssdm name="gamma_conv_burst_buf_2"/></StgValue>
</operation>

<operation id="305" st_id="50" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="512" op_1_bw="2">
<![CDATA[
burst.rd.body42.i.i:6  store i512 %global_bias_V_addr_2_2, i512* %gamma_conv_burst_buf_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body42.i.i:7  %burstread_rend52_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2_i_s)

]]></Node>
<StgValue><ssdm name="burstread_rend52_i_i"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body42.i.i:8  br label %burst.rd.header41.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="308" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
<literal name="tmp_25_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2272.i.i.loopexit:0  br label %._crit_edge2272.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2272.i.i:0  br label %._crit_edge2270.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2270.i.i:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp, label %10, label %._crit_edge2273.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="51" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_38_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="315" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_22_i_i = zext i32 %LAYER_IN_NUM_V to i33

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %tmp_23_i_i = icmp ult i33 %ret_V, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>

<operation id="317" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_23_i_i, label %._crit_edge2269.i.i, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %global_bias_offset = add i32 %beta_depth_offset, %i_op_assign_i_i

]]></Node>
<StgValue><ssdm name="global_bias_offset"/></StgValue>
</operation>

<operation id="319" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i3 [ 0, %3 ], [ %i, %5 ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="321" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond_i_i = icmp eq i3 %i_i_i, -4

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="323" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="324" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_17_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str923)

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="326" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="3">
<![CDATA[
:2  %tmp_33_i_i = zext i3 %i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_33_i_i"/></StgValue>
</operation>

<operation id="328" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %gamma_conv_burst_buf_1 = getelementptr [4 x i512]* %gamma_conv_burst_buf, i64 0, i64 %tmp_33_i_i

]]></Node>
<StgValue><ssdm name="gamma_conv_burst_buf_1"/></StgValue>
</operation>

<operation id="329" st_id="53" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="512" op_1_bw="2">
<![CDATA[
:4  store i512 0, i512* %gamma_conv_burst_buf_1, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str923, i32 %tmp_17_i_i)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="331" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="332" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_bias_offset, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="333" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="59" op_0_bw="28">
<![CDATA[
:1  %tmp_31_cast_i_i = zext i28 %tmp_23 to i59

]]></Node>
<StgValue><ssdm name="tmp_31_cast_i_i"/></StgValue>
</operation>

<operation id="334" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="59" op_0_bw="58">
<![CDATA[
:2  %global_bias_V_offset_2 = zext i58 %global_bias_V_offset_1 to i59

]]></Node>
<StgValue><ssdm name="global_bias_V_offset_2"/></StgValue>
</operation>

<operation id="335" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:3  %sum9_i_i = add i59 %global_bias_V_offset_2, %tmp_31_cast_i_i

]]></Node>
<StgValue><ssdm name="sum9_i_i"/></StgValue>
</operation>

<operation id="336" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:6  %tmp_32_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %LAYER_OUT_NUM_T_V, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_32_i_i"/></StgValue>
</operation>

<operation id="337" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="19" op_0_bw="18">
<![CDATA[
:7  %tmp_40_cast_i_i = zext i18 %tmp_32_i_i to i19

]]></Node>
<StgValue><ssdm name="tmp_40_cast_i_i"/></StgValue>
</operation>

<operation id="338" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8  %tmp_40_add_i_i = add i19 %tmp_40_cast_i_i, 63

]]></Node>
<StgValue><ssdm name="tmp_40_add_i_i"/></StgValue>
</operation>

<operation id="339" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_40_add_i32_shr_i = call i13 @_ssdm_op_PartSelect.i13.i19.i32.i32(i19 %tmp_40_add_i_i, i32 6, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_40_add_i32_shr_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="59">
<![CDATA[
:4  %sum9_cast_i_i = zext i59 %sum9_i_i to i64

]]></Node>
<StgValue><ssdm name="sum9_cast_i_i"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:5  %global_bias_V_addr_1 = getelementptr i512* %global_weight_V, i64 %sum9_cast_i_i

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="13">
<![CDATA[
:10  %tmp_40_add_i32_shr_c = zext i13 %tmp_40_add_i32_shr_i to i32

]]></Node>
<StgValue><ssdm name="tmp_40_add_i32_shr_c"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="344" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="345" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="346" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="347" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="348" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="349" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_1"/></StgValue>
</operation>

<operation id="350" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %burst.rd.header.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="351" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header.i.i:0  %indvar_i_i = phi i13 [ 0, %6 ], [ %indvar_next_i_i, %burst.rd.body.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_i_i"/></StgValue>
</operation>

<operation id="352" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header.i.i:1  %exitcond2_i_i = icmp eq i13 %indvar_i_i, %tmp_40_add_i32_shr_i

]]></Node>
<StgValue><ssdm name="exitcond2_i_i"/></StgValue>
</operation>

<operation id="353" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header.i.i:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4096, i64 0)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="354" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header.i.i:3  %indvar_next_i_i = add i13 %indvar_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next_i_i"/></StgValue>
</operation>

<operation id="355" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header.i.i:4  br i1 %exitcond2_i_i, label %._crit_edge2269.i.i.loopexit, label %burst.rd.body.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="356" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body.i.i:4  %global_bias_V_addr_1_2 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_1_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="357" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body.i.i:0  %burstread_rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin_i_i"/></StgValue>
</operation>

<operation id="358" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body.i.i:2  call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_beta_conv_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body.i.i:3  %indvar3_i_i = zext i13 %indvar_i_i to i64

]]></Node>
<StgValue><ssdm name="indvar3_i_i"/></StgValue>
</operation>

<operation id="361" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body.i.i:5  %beta_conv_burst_buf_1 = getelementptr [4 x i512]* %beta_conv_burst_buf_s, i64 0, i64 %indvar3_i_i

]]></Node>
<StgValue><ssdm name="beta_conv_burst_buf_1"/></StgValue>
</operation>

<operation id="362" st_id="64" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="512" op_1_bw="2">
<![CDATA[
burst.rd.body.i.i:6  store i512 %global_bias_V_addr_1_2, i512* %beta_conv_burst_buf_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body.i.i:7  %burstread_rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_i_i)

]]></Node>
<StgValue><ssdm name="burstread_rend_i_i"/></StgValue>
</operation>

<operation id="364" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body.i.i:8  br label %burst.rd.header.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="365" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2269.i.i.loopexit:0  br label %._crit_edge2269.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2269.i.i:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="367" st_id="66" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="368" st_id="66" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="369" st_id="67" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="370" st_id="67" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="371" st_id="68" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="372" st_id="68" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="373" st_id="69" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="374" st_id="69" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_36_i_i = zext i16 %FILTER_S2_V to i32

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>

<operation id="376" st_id="70" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="377" st_id="70" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>

<operation id="378" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp4_i_i = mul i32 %tmp_36_i_i, %tmp_36_i_i

]]></Node>
<StgValue><ssdm name="tmp4_i_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="379" st_id="71" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="380" st_id="71" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>

<operation id="381" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp4_i_i = mul i32 %tmp_36_i_i, %tmp_36_i_i

]]></Node>
<StgValue><ssdm name="tmp4_i_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="382" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_i_i = add i32 %tmp_39_i_i, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="383" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp4_i_i = mul i32 %tmp_36_i_i, %tmp_36_i_i

]]></Node>
<StgValue><ssdm name="tmp4_i_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="384" st_id="73" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="385" st_id="74" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="386" st_id="75" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="387" st_id="76" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="388" st_id="77" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="389" st_id="78" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="390" st_id="79" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="391" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %global_weight_offset = add i32 %weight_offset2_1, %tmp2_i_i

]]></Node>
<StgValue><ssdm name="global_weight_offset"/></StgValue>
</operation>

<operation id="392" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_40_i_i = icmp eq i16 %FILTER_S2_V, 1

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="393" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_40_i_i, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_47_i_i = icmp eq i16 %FILTER_S2_V, 3

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="395" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_47_i_i, label %13, label %._crit_edge2274.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
:6  %p_shl_i_i = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %LAYER_IN_NUM_T_V, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_i_i"/></StgValue>
</operation>

<operation id="397" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="22" op_0_bw="21">
<![CDATA[
:7  %p_shl_cast_i_i = zext i21 %p_shl_i_i to i22

]]></Node>
<StgValue><ssdm name="p_shl_cast_i_i"/></StgValue>
</operation>

<operation id="398" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:8  %p_shl1_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %LAYER_IN_NUM_T_V, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_i_i"/></StgValue>
</operation>

<operation id="399" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="22" op_0_bw="18">
<![CDATA[
:9  %p_shl1_cast_i_i = zext i18 %p_shl1_i_i to i22

]]></Node>
<StgValue><ssdm name="p_shl1_cast_i_i"/></StgValue>
</operation>

<operation id="400" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:10  %tmp_50_i_i = add i22 %p_shl1_cast_i_i, %p_shl_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="401" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="22">
<![CDATA[
:11  %tmp_57_cast_i_i = zext i22 %tmp_50_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_57_cast_i_i"/></StgValue>
</operation>

<operation id="402" st_id="80" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="0"/>
<literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_51_i_i = mul i32 %tmp_38_i_i, %tmp_57_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="403" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="16">
<![CDATA[
:6  %tmp_18_i_i = zext i16 %LAYER_IN_NUM_T_V to i30

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="404" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="30" op_0_bw="16">
<![CDATA[
:7  %tmp_43_i_i = zext i16 %LAYER_OUT_NUM_T_V to i30

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="405" st_id="80" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_44_i_i = mul i30 %tmp_18_i_i, %tmp_43_i_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="406" st_id="81" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_51_i_i = mul i32 %tmp_38_i_i, %tmp_57_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="407" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_26 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_weight_offset, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="408" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="59" op_0_bw="28">
<![CDATA[
:1  %tmp_49_cast_i_i = zext i28 %tmp_26 to i59

]]></Node>
<StgValue><ssdm name="tmp_49_cast_i_i"/></StgValue>
</operation>

<operation id="409" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="59" op_0_bw="58">
<![CDATA[
:2  %global_weight_V_offs_2 = zext i58 %global_weight_V_offs to i59

]]></Node>
<StgValue><ssdm name="global_weight_V_offs_2"/></StgValue>
</operation>

<operation id="410" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:3  %sum4_i_i = add i59 %global_weight_V_offs_2, %tmp_49_cast_i_i

]]></Node>
<StgValue><ssdm name="sum4_i_i"/></StgValue>
</operation>

<operation id="411" st_id="82" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_51_i_i = mul i32 %tmp_38_i_i, %tmp_57_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="412" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_59_add_i_i = add i32 %tmp_51_i_i, 63

]]></Node>
<StgValue><ssdm name="tmp_59_add_i_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="413" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="59">
<![CDATA[
:4  %sum4_cast_i_i = zext i59 %sum4_i_i to i64

]]></Node>
<StgValue><ssdm name="sum4_cast_i_i"/></StgValue>
</operation>

<operation id="414" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:5  %global_bias_V_addr_4 = getelementptr i512* %global_weight_V, i64 %sum4_cast_i_i

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_4"/></StgValue>
</operation>

<operation id="415" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_59_add_i32_shr_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_59_add_i_i, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59_add_i32_shr_i"/></StgValue>
</operation>

<operation id="416" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="26">
<![CDATA[
:15  %tmp_69_i_i = zext i26 %tmp_59_add_i32_shr_i to i32

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="417" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="418" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="419" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="420" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="421" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="422" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="423" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_7"/></StgValue>
</operation>

<operation id="424" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %burst.rd.header66.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="425" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.rd.header66.i.i:0  %indvar8_i_i = phi i26 [ 0, %13 ], [ %indvar_next4_i_i, %burst.rd.body67.i.i ]

]]></Node>
<StgValue><ssdm name="indvar8_i_i"/></StgValue>
</operation>

<operation id="426" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header66.i.i:1  %exitcond5_i_i = icmp eq i26 %indvar8_i_i, %tmp_59_add_i32_shr_i

]]></Node>
<StgValue><ssdm name="exitcond5_i_i"/></StgValue>
</operation>

<operation id="427" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header66.i.i:2  %indvar_next4_i_i = add i26 %indvar8_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next4_i_i"/></StgValue>
</operation>

<operation id="428" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header66.i.i:3  br i1 %exitcond5_i_i, label %._crit_edge2274.i.i.loopexit, label %burst.rd.body67.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="429" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body67.i.i:4  %global_bias_V_addr_4_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_4)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_4_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="430" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body67.i.i:0  %burstread_rbegin4_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin4_i_s"/></StgValue>
</operation>

<operation id="431" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body67.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body67.i.i:2  call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_weight_bur)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="26">
<![CDATA[
burst.rd.body67.i.i:3  %indvar9_i_i = zext i26 %indvar8_i_i to i64

]]></Node>
<StgValue><ssdm name="indvar9_i_i"/></StgValue>
</operation>

<operation id="434" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body67.i.i:5  %weight_burst_buf2_V_1 = getelementptr [2304 x i512]* %weight_burst_buf2_V, i64 0, i64 %indvar9_i_i

]]></Node>
<StgValue><ssdm name="weight_burst_buf2_V_1"/></StgValue>
</operation>

<operation id="435" st_id="92" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
burst.rd.body67.i.i:6  store i512 %global_bias_V_addr_4_1, i512* %weight_burst_buf2_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body67.i.i:7  %burstread_rend78_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4_i_s)

]]></Node>
<StgValue><ssdm name="burstread_rend78_i_i"/></StgValue>
</operation>

<operation id="437" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body67.i.i:8  br label %burst.rd.header66.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="438" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2274.i.i.loopexit:0  br label %._crit_edge2274.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2274.i.i:0  br label %burst.rd.end53.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="440" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_44_i_i = mul i30 %tmp_18_i_i, %tmp_43_i_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="441" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_25 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_weight_offset, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="442" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="59" op_0_bw="28">
<![CDATA[
:1  %tmp_42_cast_i_i = zext i28 %tmp_25 to i59

]]></Node>
<StgValue><ssdm name="tmp_42_cast_i_i"/></StgValue>
</operation>

<operation id="443" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="59" op_0_bw="58">
<![CDATA[
:2  %global_weight_V_offs_1 = zext i58 %global_weight_V_offs to i59

]]></Node>
<StgValue><ssdm name="global_weight_V_offs_1"/></StgValue>
</operation>

<operation id="444" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:3  %sum_i_i = add i59 %global_weight_V_offs_1, %tmp_42_cast_i_i

]]></Node>
<StgValue><ssdm name="sum_i_i"/></StgValue>
</operation>

<operation id="445" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_44_i_i = mul i30 %tmp_18_i_i, %tmp_43_i_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="446" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:9  %tmp_46_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_44_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="447" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_52_add_i_i = add i32 %tmp_46_i_i, 63

]]></Node>
<StgValue><ssdm name="tmp_52_add_i_i"/></StgValue>
</operation>

<operation id="448" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_52_add_i32_shr_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_52_add_i_i, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52_add_i32_shr_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="449" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="59">
<![CDATA[
:4  %sum_cast_i_i = zext i59 %sum_i_i to i64

]]></Node>
<StgValue><ssdm name="sum_cast_i_i"/></StgValue>
</operation>

<operation id="450" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:5  %global_bias_V_addr_3 = getelementptr i512* %global_weight_V, i64 %sum_cast_i_i

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_3"/></StgValue>
</operation>

<operation id="451" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="26">
<![CDATA[
:12  %tmp_64_i_i = zext i26 %tmp_52_add_i32_shr_i to i32

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="452" st_id="97" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="453" st_id="98" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="454" st_id="99" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="455" st_id="100" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="456" st_id="101" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="457" st_id="102" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="458" st_id="103" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:13  %global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_6"/></StgValue>
</operation>

<operation id="459" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %burst.rd.header54.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="460" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.rd.header54.i.i:0  %indvar6_i_i = phi i26 [ 0, %11 ], [ %indvar_next3_i_i, %burst.rd.body55.i.i ]

]]></Node>
<StgValue><ssdm name="indvar6_i_i"/></StgValue>
</operation>

<operation id="461" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header54.i.i:1  %exitcond4_i_i = icmp eq i26 %indvar6_i_i, %tmp_52_add_i32_shr_i

]]></Node>
<StgValue><ssdm name="exitcond4_i_i"/></StgValue>
</operation>

<operation id="462" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header54.i.i:2  %indvar_next3_i_i = add i26 %indvar6_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next3_i_i"/></StgValue>
</operation>

<operation id="463" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header54.i.i:3  br i1 %exitcond4_i_i, label %burst.rd.end53.i.i.loopexit, label %burst.rd.body55.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="464" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body55.i.i:4  %global_bias_V_addr_3_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_3)

]]></Node>
<StgValue><ssdm name="global_bias_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="465" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body55.i.i:0  %burstread_rbegin3_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin3_i_s"/></StgValue>
</operation>

<operation id="466" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body55.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body55.i.i:2  call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_weight_bur)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="26">
<![CDATA[
burst.rd.body55.i.i:3  %indvar7_i_i = zext i26 %indvar6_i_i to i64

]]></Node>
<StgValue><ssdm name="indvar7_i_i"/></StgValue>
</operation>

<operation id="469" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body55.i.i:5  %weight_burst_buf2_V_s = getelementptr [2304 x i512]* %weight_burst_buf2_V, i64 0, i64 %indvar7_i_i

]]></Node>
<StgValue><ssdm name="weight_burst_buf2_V_s"/></StgValue>
</operation>

<operation id="470" st_id="106" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
burst.rd.body55.i.i:6  store i512 %global_bias_V_addr_3_1, i512* %weight_burst_buf2_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body55.i.i:7  %burstread_rend64_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3_i_s)

]]></Node>
<StgValue><ssdm name="burstread_rend64_i_i"/></StgValue>
</operation>

<operation id="472" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body55.i.i:8  br label %burst.rd.header54.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="473" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_40_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end53.i.i.loopexit:0  br label %burst.rd.end53.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end53.i.i:0  br label %._crit_edge2273.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="107" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192">
<![CDATA[
._crit_edge2273.i.i:0  call fastcc void @weight_load_conv_wei([2304 x i512]* %weight_burst_buf2_V, i256* %fifo_conv_weight_V_V, i192 %p_Val2_2, i192 %p_Val2_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="476" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192">
<![CDATA[
._crit_edge2273.i.i:0  call fastcc void @weight_load_conv_wei([2304 x i512]* %weight_burst_buf2_V, i256* %fifo_conv_weight_V_V, i192 %p_Val2_2, i192 %p_Val2_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2273.i.i:1  br i1 %bias_en, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %norm_conv_en, label %16, label %._crit_edge2275.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:0  call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:1  call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:0  call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:1  call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="483" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:0  call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:1  call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
<literal name="norm_conv_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge2275.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2275.i.i:0  br label %_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:0  call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="192" op_4_bw="192" op_5_bw="32">
<![CDATA[
:1  call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bias_en" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="16">
<![CDATA[
_ifconv.i.i:0  %tmp_52_i_i = zext i16 %LAYER_IN_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_52_i_i"/></StgValue>
</operation>

<operation id="491" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:1  %in_num_iter = add i32 %tmp_52_i_i, %op_assign_i_i

]]></Node>
<StgValue><ssdm name="in_num_iter"/></StgValue>
</operation>

<operation id="492" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:3  %in_h_iter = add i32 %in_h_iter_i_i, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="in_h_iter"/></StgValue>
</operation>

<operation id="493" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %in_w_iter = add i32 %in_w_iter_i_i, %LAYER_IN_W_T_V

]]></Node>
<StgValue><ssdm name="in_w_iter"/></StgValue>
</operation>

<operation id="494" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="16">
<![CDATA[
_ifconv.i.i:7  %tmp_56_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_56_i_i"/></StgValue>
</operation>

<operation id="495" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:8  %out_num_iter = add i32 %tmp_56_i_i, %i_op_assign_i_i

]]></Node>
<StgValue><ssdm name="out_num_iter"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="496" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:2  %tmp_53_i_i = icmp ult i32 %in_num_iter, %LAYER_IN_NUM_V

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="497" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:4  %tmp_54_i_i = icmp ult i32 %in_h_iter, %LAYER_IN_H_V

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="498" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:6  %tmp_55_i_i = icmp ult i32 %in_w_iter, %LAYER_IN_W_V

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="499" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:9  %tmp_57_i_i = icmp ult i32 %out_num_iter, %LAYER_OUT_NUM_V

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="500" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:10  %layer_iter = add i32 %layer_iter_i_i, 1

]]></Node>
<StgValue><ssdm name="layer_iter"/></StgValue>
</operation>

<operation id="501" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:14  %sel_tmp6_demorgan_i_s = or i1 %tmp_53_i_i, %tmp_54_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan_i_s"/></StgValue>
</operation>

<operation id="502" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:17  %sel_tmp13_demorgan_i = or i1 %sel_tmp6_demorgan_i_s, %tmp_55_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="503" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:11  %tmp_58_i_i = icmp eq i32 %layer_iter, %LAYER_BATCH_V

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="504" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:12  %sel_tmp1_i_i = xor i1 %tmp_53_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i_i"/></StgValue>
</operation>

<operation id="505" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:13  %sel_tmp2_i_i = and i1 %tmp_54_i_i, %sel_tmp1_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i_i"/></StgValue>
</operation>

<operation id="506" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:15  %sel_tmp6_i_i = xor i1 %sel_tmp6_demorgan_i_s, true

]]></Node>
<StgValue><ssdm name="sel_tmp6_i_i"/></StgValue>
</operation>

<operation id="507" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:16  %sel_tmp7_i_i = and i1 %tmp_55_i_i, %sel_tmp6_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp7_i_i"/></StgValue>
</operation>

<operation id="508" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:18  %sel_tmp_i_i = xor i1 %sel_tmp13_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp_i_i"/></StgValue>
</operation>

<operation id="509" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:19  %sel_tmp8_i_i = and i1 %tmp_57_i_i, %sel_tmp_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp8_i_i"/></StgValue>
</operation>

<operation id="510" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:20  %or_cond_i_i = or i1 %sel_tmp8_i_i, %sel_tmp7_i_i

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="511" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:21  %or_cond1_i_i = or i1 %sel_tmp2_i_i, %tmp_53_i_i

]]></Node>
<StgValue><ssdm name="or_cond1_i_i"/></StgValue>
</operation>

<operation id="512" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:22  %tmp_5_i_i = or i1 %or_cond_i_i, %sel_tmp2_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="513" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:23  %newSel_i_i = select i1 %tmp_5_i_i, i32 0, i32 %in_num_iter

]]></Node>
<StgValue><ssdm name="newSel_i_i"/></StgValue>
</operation>

<operation id="514" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:24  %or_cond2_i_i = or i1 %or_cond_i_i, %or_cond1_i_i

]]></Node>
<StgValue><ssdm name="or_cond2_i_i"/></StgValue>
</operation>

<operation id="515" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:25  %newSel1_i_i = select i1 %or_cond2_i_i, i32 %newSel_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel1_i_i"/></StgValue>
</operation>

<operation id="516" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:26  %newSel2_i_i = select i1 %sel_tmp8_i_i, i32 %out_num_iter, i32 %i_op_assign_i_i

]]></Node>
<StgValue><ssdm name="newSel2_i_i"/></StgValue>
</operation>

<operation id="517" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:27  %newSel3_i_i = select i1 %or_cond_i_i, i32 %newSel2_i_i, i32 %i_op_assign_i_i

]]></Node>
<StgValue><ssdm name="newSel3_i_i"/></StgValue>
</operation>

<operation id="518" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:28  %newSel4_i_i = select i1 %or_cond2_i_i, i32 %newSel3_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel4_i_i"/></StgValue>
</operation>

<operation id="519" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:29  %newSel5_i_i = select i1 %sel_tmp2_i_i, i32 %in_h_iter, i32 %in_h_iter_i_i

]]></Node>
<StgValue><ssdm name="newSel5_i_i"/></StgValue>
</operation>

<operation id="520" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:30  %newSel6_i_i = select i1 %or_cond_i_i, i32 0, i32 %newSel5_i_i

]]></Node>
<StgValue><ssdm name="newSel6_i_i"/></StgValue>
</operation>

<operation id="521" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:31  %newSel7_i_i = select i1 %or_cond2_i_i, i32 %newSel6_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel7_i_i"/></StgValue>
</operation>

<operation id="522" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:32  %newSel8_i_i = select i1 %sel_tmp8_i_i, i32 0, i32 %in_w_iter

]]></Node>
<StgValue><ssdm name="newSel8_i_i"/></StgValue>
</operation>

<operation id="523" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:33  %newSel9_i_i = select i1 %or_cond_i_i, i32 %newSel8_i_i, i32 %in_w_iter_i_i

]]></Node>
<StgValue><ssdm name="newSel9_i_i"/></StgValue>
</operation>

<operation id="524" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:34  %newSel10_i_i = select i1 %or_cond2_i_i, i32 %newSel9_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel10_i_i"/></StgValue>
</operation>

<operation id="525" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:35  %newSel11_i_i = select i1 %tmp_58_i_i, i32 0, i32 %layer_iter

]]></Node>
<StgValue><ssdm name="newSel11_i_i"/></StgValue>
</operation>

<operation id="526" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:36  %newSel12_i_i = select i1 %or_cond2_i_i, i32 %layer_iter_i_i, i32 %newSel11_i_i

]]></Node>
<StgValue><ssdm name="newSel12_i_i"/></StgValue>
</operation>

<operation id="527" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:37  %sel_tmp9_i_i = xor i1 %sel_tmp2_i_i, %sel_tmp1_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp9_i_i"/></StgValue>
</operation>

<operation id="528" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:38  %tmp_56_not_i_i = xor i1 %tmp_55_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_56_not_i_i"/></StgValue>
</operation>

<operation id="529" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:39  %not_sel_tmp_i_i = or i1 %sel_tmp6_demorgan_i_s, %tmp_56_not_i_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp_i_i"/></StgValue>
</operation>

<operation id="530" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:40  %tmp_58_not_i_i = xor i1 %tmp_57_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_58_not_i_i"/></StgValue>
</operation>

<operation id="531" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:41  %not_sel_tmp1_i_i = or i1 %sel_tmp13_demorgan_i, %tmp_58_not_i_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp1_i_i"/></StgValue>
</operation>

<operation id="532" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:42  %tmp6_i_i = and i1 %not_sel_tmp_i_i, %not_sel_tmp1_i_i

]]></Node>
<StgValue><ssdm name="tmp6_i_i"/></StgValue>
</operation>

<operation id="533" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:43  %sel_tmp3_i_i = and i1 %tmp6_i_i, %sel_tmp9_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp3_i_i"/></StgValue>
</operation>

<operation id="534" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:44  %layer_start_be_i_i = or i1 %layer_start_1_i_i, %sel_tmp3_i_i

]]></Node>
<StgValue><ssdm name="layer_start_be_i_i"/></StgValue>
</operation>

<operation id="535" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:45  %tmp_55_not_i_i = xor i1 %tmp_54_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_55_not_i_i"/></StgValue>
</operation>

<operation id="536" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:46  %not_sel_tmp2_i_i = or i1 %tmp_53_i_i, %tmp_55_not_i_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp2_i_i"/></StgValue>
</operation>

<operation id="537" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:47  %tmp7_i_i = and i1 %tmp_58_i_i, %sel_tmp1_i_i

]]></Node>
<StgValue><ssdm name="tmp7_i_i"/></StgValue>
</operation>

<operation id="538" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:48  %tmp9_i_i = and i1 %tmp6_i_i, %not_sel_tmp2_i_i

]]></Node>
<StgValue><ssdm name="tmp9_i_i"/></StgValue>
</operation>

<operation id="539" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i:49  %done_be_i_i = and i1 %tmp9_i_i, %tmp7_i_i

]]></Node>
<StgValue><ssdm name="done_be_i_i"/></StgValue>
</operation>

<operation id="540" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i.i:50  br label %.backedge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
